
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.043909                       # Number of seconds simulated
sim_ticks                                 43908832500                       # Number of ticks simulated
final_tick                               2894010636000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 232071                       # Simulator instruction rate (inst/s)
host_op_rate                                   236702                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26447943                       # Simulator tick rate (ticks/s)
host_mem_usage                                1004896                       # Number of bytes of host memory used
host_seconds                                  1660.20                       # Real time elapsed on the host
sim_insts                                   385283455                       # Number of instructions simulated
sim_ops                                     392973066                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.bytes_read::realview.clcd      1843200                       # Number of bytes read from this memory
system.realview.vram.bytes_read::total        1843200                       # Number of bytes read from this memory
system.realview.vram.num_reads::realview.clcd       230400                       # Number of read requests responded to by this memory
system.realview.vram.num_reads::total          230400                       # Number of read requests responded to by this memory
system.realview.vram.bw_read::realview.clcd     41977887                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_read::total          41977887                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_total::realview.clcd     41977887                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::total         41977887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker         6976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst       166400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       738880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker         7296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        48256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       720576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker         3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        71808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       636352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        22848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       369664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      4346304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7150656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       166400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        48256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        71808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        22848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        309632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1976064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide         8192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1984256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker          109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        11545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker          114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        11259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         1122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         9943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker           29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         5776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        67911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              111729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         30876                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide          128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31004                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       158875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        74336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      3789670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     16827594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       166162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker        62675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1099004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     16410730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker        84539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        61218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1635389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     14492574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker        42269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        11661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       520351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      8418898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      98984732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst              7288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data              4373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             162852337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      3789670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1099004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1635389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       520351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst         7288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7051702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        45003793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide        186568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45190361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        45003793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       158875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        74336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      3789670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     16827594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       166162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker        62675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1099004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     16410730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker        84539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        61218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1635389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     14492574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker        42269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        11661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       520351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      8418898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide        186568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     98984732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst             7288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data             4373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            208042698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      111721                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31004                       # Number of write requests accepted
system.mem_ctrls.readBursts                    111721                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31004                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7128512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1982528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7150144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1984256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    338                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         6053                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1807                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   43902666000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                111721                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31004                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        60659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.200959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.831830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.444050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39705     65.46%     65.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12950     21.35%     86.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2757      4.55%     91.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1149      1.89%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          880      1.45%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          614      1.01%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          349      0.58%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          288      0.47%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1967      3.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        60659                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.181319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.179949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    382.786478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1813     99.62%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            4      0.22%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1820                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.020330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.976670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.260524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              989     54.34%     54.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      1.59%     55.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              663     36.43%     92.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               93      5.11%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               29      1.59%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.44%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.33%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1820                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2687182239                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4775613489                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  556915000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24125.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42875.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       162.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        45.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    162.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.10                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    73207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8494                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                27.40                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     307603.19                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    15768463505                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1466140000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     26672333995                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0               183042720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1               275539320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                99874500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1               150343875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0              359439600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1              509347800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0              71351280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1             129379680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0          2867769840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1          2867769840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         13690341225                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         16506288855                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0         14335083000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1         11864953500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0           31606902165                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1           32303622870                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           719.861458                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           735.729587                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq             791323                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            791320                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               470                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              470                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           233628                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           112275                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          128                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           12474                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5027                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17501                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           22                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            77320                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           77320                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       271416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       411106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side         9586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        75879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        54080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       266013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side         2403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        56516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       110458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       316330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side         5502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        59650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        45915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       199601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side         2742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        52820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1940017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8685312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     15163695                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        12588                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       131948                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1730560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      9764080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side         4732                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       112432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3534592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     11665452                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side         6732                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       111368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1469248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      7107120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side         3084                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       101724                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               59604667                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          179292                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1231233                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           23.091295                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.288028                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23               1118828     90.87%     90.87% # Request fanout histogram
system.tol2bus.snoop_fanout::24                112405      9.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             23                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             24                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1231233                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          794615609                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         204053519                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         252965672                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6449244                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          42921210                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40729639                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         163873574                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1227499                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          28435224                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         83106312                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        194234583                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3827991                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         31829220                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy         34566086                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        127802689                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1974244                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         27402227                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.1                       # Layer utilization (%)
system.membus.trans_dist::ReadReq              109677                       # Transaction distribution
system.membus.trans_dist::ReadResp             109677                       # Transaction distribution
system.membus.trans_dist::WriteReq                470                       # Transaction distribution
system.membus.trans_dist::WriteResp               470                       # Transaction distribution
system.membus.trans_dist::Writeback             30876                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          128                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            11893                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4758                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            6053                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3891                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3261                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         1470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       277668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       281022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 281280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3455                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         2940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9126720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9133115                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9141307                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            11230                       # Total snoops (count)
system.membus.snoop_fanout::samples            160016                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  160016    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160016                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1267994                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1270996                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           426597310                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             154991                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1046911215                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       23259191                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     15455665                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1001835                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      9941914                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        8350506                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    83.992941                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        3836901                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         5397                       # Number of incorrect RAS predictions.
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits             6635412                       # DTB read hits
system.switch_cpus0.dtb.read_misses             25609                       # DTB read misses
system.switch_cpus0.dtb.write_hits            3904804                       # DTB write hits
system.switch_cpus0.dtb.write_misses             5710                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid         1194                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid             63                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries            1072                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults              111                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          1241                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              350                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses         6661021                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses        3910514                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                 10540216                       # DTB hits
system.switch_cpus0.dtb.misses                  31319                       # DTB misses
system.switch_cpus0.dtb.accesses             10571535                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.inst_hits            43749048                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              3283                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid         1194                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid             63                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries             832                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults             1730                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses        43752331                       # ITB inst accesses
system.switch_cpus0.itb.hits                 43749048                       # DTB hits
system.switch_cpus0.itb.misses                   3283                       # DTB misses
system.switch_cpus0.itb.accesses             43752331                       # DTB accesses
system.switch_cpus0.numCycles                77739880                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles      2762530                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             134603454                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23259191                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12187407                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             72862133                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2077286                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles             40245                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles         4297                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        67624                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       533918                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles         8454                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         43747205                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        37052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes            709                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77317844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.806254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.108885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         9066390     11.73%     11.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        29278046     37.87%     49.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         6542601      8.46%     58.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        32430807     41.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77317844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.299193                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.731460                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         6668788                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10899342                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         54582001                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      4171567                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        996141                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3757225                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        43322                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129530921                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts      4291887                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        996141                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        11530126                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3378538                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2993789                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         53728027                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      4691218                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     125022490                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts      2075775                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1632450                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        870754                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         44418                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        636666                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    171172229                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    577802921                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    169756397                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         3690                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    139995025                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31177183                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       157243                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       126122                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7455258                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      6828701                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4063664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       992656                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       468177                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         122701159                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       275193                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        108799897                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      2113231                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     19710407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     68948209                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        65344                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77317844                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.407177                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.924815                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17158094     22.19%     22.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17477432     22.60%     44.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     37341129     48.30%     93.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4724622      6.11%     99.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       616494      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5           73      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77317844                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       28883982     87.36%     87.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult        131321      0.40%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2390425      7.23%     94.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1659036      5.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass         7784      0.01%      0.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     96973169     89.13%     89.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1017484      0.94%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          437      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     90.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      6799806      6.25%     96.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4001217      3.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     108799897                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.399538                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt           33064764                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.303904                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    330082582                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    142685111                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    108012432                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        13050                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4874                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3712                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141848367                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           8510                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       852545                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       689066                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          339                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3293                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       167129                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        45918                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        44806                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        996141                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2338710                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        62069                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    123021885                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      6828701                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4063664                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       179634                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30417                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        10545                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3293                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       693397                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       420091                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1113488                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    108191938                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      6692030                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       576673                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                45533                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            10653640                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18056975                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           3961610                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.391717                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             108054529                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            108016144                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79829898                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213743177                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.389456                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373485                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     17733409                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       209849                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       959333                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74589987                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.382857                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.354411                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     20290963     27.20%     27.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26391759     35.38%     62.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     16721100     22.42%     85.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6047026      8.11%     93.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2974766      3.99%     97.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       835252      1.12%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       633759      0.85%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       268491      0.36%     99.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       426871      0.57%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74589987                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     98924564                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     103147320                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              10036170                       # Number of memory references committed
system.switch_cpus0.commit.loads              6139635                       # Number of loads committed
system.switch_cpus0.commit.membars              70319                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17120414                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3712                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         92664146                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2688704                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu     92094085     89.28%     89.28% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1016628      0.99%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          437      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     90.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead      6139635      5.95%     96.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite      3896535      3.78%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    103147320                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events       426871                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           194733452                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          244478826                       # The number of ROB writes
system.switch_cpus0.timesIdled                  27682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 422036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            10077765                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts           98889011                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            103111767                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.786133                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.786133                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.272050                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.272050                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       134913408                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       74500716                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2950                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            1408                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads        344097798                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        72406985                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads      143725736                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        167393                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       24352911                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     16636641                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1117977                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      8737402                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        8301445                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    95.010450                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        3828613                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         1893                       # Number of incorrect RAS predictions.
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits             4609589                       # DTB read hits
system.switch_cpus1.dtb.read_misses             15146                       # DTB read misses
system.switch_cpus1.dtb.write_hits            1715843                       # DTB write hits
system.switch_cpus1.dtb.write_misses              971                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid         1194                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid             63                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries             436                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                7                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          1328                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults              223                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses         4624735                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses        1716814                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                  6325432                       # DTB hits
system.switch_cpus1.dtb.misses                  16117                       # DTB misses
system.switch_cpus1.dtb.accesses              6341549                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.inst_hits            46492056                       # ITB inst hits
system.switch_cpus1.itb.inst_misses               653                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid         1194                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid             63                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries             300                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults              385                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses        46492709                       # ITB inst accesses
system.switch_cpus1.itb.hits                 46492056                       # DTB hits
system.switch_cpus1.itb.misses                    653                       # DTB misses
system.switch_cpus1.itb.accesses             46492709                       # DTB accesses
system.switch_cpus1.numCycles                77631364                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles      1474614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             144152619                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24352911                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12130058                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             74807025                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        2252766                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             12792                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         2637                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        10873                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        80026                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles         1869                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         46491550                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         7353                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes            279                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77516219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.883295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.058979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5561703      7.17%      7.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        31830808     41.06%     48.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         6215998      8.02%     56.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        33907710     43.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77516219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.313699                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.856886                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         5207683                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8069180                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         59445054                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles      3721851                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       1072450                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3560228                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        54388                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     135811984                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts      5034268                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       1072450                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        10221591                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3008970                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       869115                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         58098549                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      4245543                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     130825246                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts      2440748                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1472125                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1310610                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          1298                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        445799                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    186795787                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    607392223                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    183143723                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         2386                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    151336037                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35459706                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        31582                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24584                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6285159                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      4621970                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1759267                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       783791                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       390202                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         128434288                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        81951                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        112108138                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued      2454220                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22095709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     79272419                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        39995                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77516219                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.446254                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.845862                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     14214288     18.34%     18.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18174120     23.45%     41.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     41709865     53.81%     95.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      3157539      4.07%     99.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       260364      0.34%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5           43      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77516219                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       31975225     92.70%     92.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         26135      0.08%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     92.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1756359      5.09%     97.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       735095      2.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass         3692      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    104821175     93.50%     93.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       856492      0.76%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            2      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            6      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          282      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      4678771      4.17%     98.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1747718      1.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     112108138                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.444109                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           34492814                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.307674                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    338672348                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    150610026                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    111464432                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads         7180                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         2644                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         2248                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146592531                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses           4729                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       773012                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       406580                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          737                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        29688                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        50087                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        22267                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       1072450                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2677619                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56782                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    128516858                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      4621970                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1759267                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        64218                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         30352                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         3793                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          737                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       797257                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       447651                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1244908                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    111566069                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      4638760                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       525959                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  619                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             6380502                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18782308                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1741742                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.437126                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             111476324                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            111466680                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86014336                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        237508496                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.435846                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362153                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts     19854009                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        41956                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1064044                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74499308                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.427171                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.219338                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     16269612     21.84%     21.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28412370     38.14%     59.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     18728861     25.14%     85.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6405658      8.60%     93.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3394541      4.56%     98.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       657104      0.88%     99.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       272370      0.37%     99.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       132078      0.18%     99.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       226714      0.30%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74499308                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104638561                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     106323228                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               5944969                       # Number of memory references committed
system.switch_cpus1.commit.loads              4215390                       # Number of loads committed
system.switch_cpus1.commit.membars              13404                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17813512                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              2240                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         95099770                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2552973                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu     99521784     93.60%     93.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult       856193      0.81%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc          282      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead      4215390      3.96%     98.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite      1729579      1.63%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    106323228                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events       226714                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           200368023                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          255369794                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5543                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 115145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            10186281                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          104638561                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            106323228                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.741900                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.741900                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.347890                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.347890                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       142079933                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       76261657                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             2241                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             384                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads        348551748                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        82894158                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads      137244423                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31490                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       22014786                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     15265268                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       992638                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      8038365                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        7515886                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    93.500183                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        3366303                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         2875                       # Number of incorrect RAS predictions.
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits             4094909                       # DTB read hits
system.switch_cpus2.dtb.read_misses             17506                       # DTB read misses
system.switch_cpus2.dtb.write_hits            1407131                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1853                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid         1194                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid             63                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries            1033                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults               32                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          1240                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              409                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses         4112415                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses        1408984                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                  5502040                       # DTB hits
system.switch_cpus2.dtb.misses                  19359                       # DTB misses
system.switch_cpus2.dtb.accesses              5521399                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.inst_hits            41341317                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              1955                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid         1194                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid             63                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries             685                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults             1014                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses        41343272                       # ITB inst accesses
system.switch_cpus2.itb.hits                 41341317                       # DTB hits
system.switch_cpus2.itb.misses                   1955                       # DTB misses
system.switch_cpus2.itb.accesses             41343272                       # DTB accesses
system.switch_cpus2.numCycles                70775113                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles      1734430                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             128344520                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22014786                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10882189                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             67483355                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        2032218                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             23460                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         3734                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        41876                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       295527                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles         2792                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         41340160                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        13825                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes            434                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     70601283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.840349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.085972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         6436981      9.12%      9.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        28855894     40.87%     49.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4850144      6.87%     56.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        30458264     43.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     70601283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.311053                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.813413                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         4883646                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8128103                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         53469979                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      3119838                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        999716                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3092901                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        16743                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     120596291                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts      4328718                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        999716                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         9288242                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2843219                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1754864                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         52123397                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3591844                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     116021478                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts      2158735                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1258168                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1021431                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         16625                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        415769                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    165453961                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    536364321                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    159673992                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         2176                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    132563422                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        32890505                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        79802                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        62745                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5319268                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      4157923                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1484587                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       820462                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       478141                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         113746049                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       190868                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         98741808                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      2278411                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20653966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     73336015                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        79806                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     70601283                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.398584                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.853811                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     14334798     20.30%     20.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16570786     23.47%     43.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     37073442     52.51%     96.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      2464940      3.49%     99.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       157267      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           50      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     70601283                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       28419371     92.45%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            68      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     92.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1721036      5.60%     98.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       599882      1.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         8507      0.01%      0.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     92408548     93.59%     93.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       680706      0.69%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            4      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          383      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      4187231      4.24%     98.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1456429      1.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      98741808                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.395149                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           30740357                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.311321                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    301095440                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    134589112                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     98098685                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         8225                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         3146                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         2368                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     129468294                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           5364                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       751098                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       459517                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1407                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        69803                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        36590                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        40498                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        999716                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2434729                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        57807                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    113944705                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      4157923                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1484587                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       140223                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         30338                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         7570                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1407                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       727597                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       414097                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1141694                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     98217979                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      4132562                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       504497                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                 7788                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             5574862                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        16838230                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1442300                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.387747                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              98123937                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             98101053                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75188290                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        207130712                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.386095                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362999                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     18491147                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       111062                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       976245                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     67787929                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.374482                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.193312                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     16406224     24.20%     24.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25014824     36.90%     61.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     16674236     24.60%     85.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5574031      8.22%     93.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3205593      4.73%     98.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       543008      0.80%     99.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       157730      0.23%     99.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94171      0.14%     99.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       118112      0.17%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     67787929                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     91943474                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      93173274                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               5113190                       # Number of memory references committed
system.switch_cpus2.commit.loads              3698406                       # Number of loads committed
system.switch_cpus2.commit.membars              37147                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15893725                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              2368                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         82888473                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2161721                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     87379312     93.78%     93.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       680389      0.73%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc          383      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      3698406      3.97%     98.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      1414784      1.52%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     93173274                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       118112                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           179112279                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          226136620                       # The number of ROB writes
system.switch_cpus2.timesIdled                  12707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 173830                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            17042532                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           91938360                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             93168160                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.769810                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.769810                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.299021                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.299021                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       123739334                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       66836638                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             1682                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1056                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads        306883631                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        73211447                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads      123862352                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         84702                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       21353451                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     14758929                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       961095                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      7279257                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        7187515                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    98.739679                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        3304968                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         1747                       # Number of incorrect RAS predictions.
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits             3439039                       # DTB read hits
system.switch_cpus3.dtb.read_misses             14351                       # DTB read misses
system.switch_cpus3.dtb.write_hits             802676                       # DTB write hits
system.switch_cpus3.dtb.write_misses              840                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid         1194                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid             63                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries             356                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults               16                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          1213                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults              102                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses         3453390                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses         803516                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                  4241715                       # DTB hits
system.switch_cpus3.dtb.misses                  15191                       # DTB misses
system.switch_cpus3.dtb.accesses              4256906                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.inst_hits            40392242                       # ITB inst hits
system.switch_cpus3.itb.inst_misses               994                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid         1194                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid             63                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries             268                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults              627                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses        40393236                       # ITB inst accesses
system.switch_cpus3.itb.hits                 40392242                       # DTB hits
system.switch_cpus3.itb.misses                    994                       # DTB misses
system.switch_cpus3.itb.accesses             40393236                       # DTB accesses
system.switch_cpus3.numCycles                66820439                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles      1270871                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             124923387                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21353451                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10492483                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             64338602                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1938580                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles             11637                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles         1561                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        26471                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       139038                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles         1227                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         40391598                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         5528                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes            164                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     66758697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.881800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.058926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4558788      6.83%      6.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1        28164508     42.19%     49.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4644175      6.96%     55.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        29391226     44.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     66758697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.319565                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.869539                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         4227438                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6414942                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         52292927                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      2860297                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        963092                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3027029                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         6338                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     116972406                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts      4185463                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        963092                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         8378339                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2639291                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       895631                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         50942838                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2939505                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     112550775                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts      2119204                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1021540                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1001262                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          8336                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         53337                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    161615281                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    520433737                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    155555726                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         1383                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    129510975                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        32104304                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40849                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        32050                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4684425                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      3479939                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       845477                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       681304                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       358436                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         110446191                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        62723                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         95492238                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      2256022                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20042120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     72552918                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6691                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     66758697                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.430409                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     0.833720                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     12441373     18.64%     18.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15598867     23.37%     42.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     36382552     54.50%     96.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      2215402      3.32%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       120454      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5           49      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     66758697                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       28177709     94.42%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            46      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     94.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1402470      4.70%     99.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       263937      0.88%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass         1186      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     90474687     94.75%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       676327      0.71%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          253      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     95.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3506064      3.67%     99.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       833721      0.87%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      95492238                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.429087                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           29844162                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.312530                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    289837741                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    130549366                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     94949171                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         5616                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         2168                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         1488                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     125331570                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           3644                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       656023                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       378982                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          507                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        31615                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        32410                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         4524                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        963092                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2377502                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        52777                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    110511296                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      3479939                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       845477                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        34910                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         29742                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         4013                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          507                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       716956                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       400340                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1117296                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     95015708                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3468106                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       461346                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 2382                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             4295349                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        16369487                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            827243                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.421956                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              94959130                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             94950659                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         73651034                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        204429116                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.420982                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.360277                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     18074685                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        56032                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       954897                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     64022670                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.411545                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.167565                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     14007355     21.88%     21.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24197497     37.80%     59.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     16465815     25.72%     85.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5486778      8.57%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3068491      4.79%     98.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       506508      0.79%     99.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       133567      0.21%     99.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        79732      0.12%     99.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        76927      0.12%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     64022670                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     89818528                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      90370907                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               3914819                       # Number of memory references committed
system.switch_cpus3.commit.loads              3100957                       # Number of loads committed
system.switch_cpus3.commit.membars              21627                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15515073                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              1488                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         80416362                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2127599                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu     85779643     94.92%     94.92% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       676192      0.75%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc          253      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead      3100957      3.43%     99.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite       813862      0.90%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total     90370907                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        76927                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           172321776                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          219624496                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5635                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  61742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            20997206                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts           89817512                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             90369891                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.743958                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.743958                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.344162                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.344162                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       119954571                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       64844362                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              984                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             928                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads        295447264                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        71683997                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads      116237090                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         44752                       # number of misc regfile writes
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     2                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                       8192                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            2                       # Number of DMA write transactions.
system.l2.prefetcher.prefetcher.num_hwpf_identified      2366238                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr        97723                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache      2149590                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher        29317                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit         5140                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued        84468                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page       192370                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                     82558                       # number of replacements
system.l2.tags.tagsinuse                 29461.924978                       # Cycle average of tags in use
system.l2.tags.total_refs                      920714                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    115144                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.996196                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11595.947273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker    16.173946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     5.778083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   676.498888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2359.690857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker    17.983317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     9.194875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   165.370190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  2164.245993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker     4.780515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     1.894877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   233.468931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2030.095126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     3.199887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     0.866962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    77.068889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1262.504839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  8836.032874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.790890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.337768                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.353880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.020645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.072012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.066048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.007125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.061954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.038529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.269654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.899107                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          9193                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            61                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         23332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         2320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         6780                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8550                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14508                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.280548                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.001862                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.712036                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8605492                       # Number of tag accesses
system.l2.tags.data_accesses                  8605492                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.dtb.walker        32877                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker         3096                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.inst       132146                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       106510                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker        27993                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker         1140                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        26036                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        79016                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker        27783                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker         1641                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        53760                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        86825                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker        25401                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker          763                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst        22446                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        67056                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  694489                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           233628                       # number of Writeback hits
system.l2.Writeback_hits::total                233628                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          240                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          994                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          348                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          189                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1771                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          116                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                269                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        36109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         8859                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        20841                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         3397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 69206                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker        32877                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker         3096                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       132146                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       142619                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker        27993                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         1140                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        26036                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        87875                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker        27783                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker         1641                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        53760                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       107666                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker        25401                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker          763                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        22446                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        70453                       # number of demand (read+write) hits
system.l2.demand_hits::total                   763695                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker        32877                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker         3096                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       132146                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       142619                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker        27993                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         1140                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        26036                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        87875                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker        27783                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker         1641                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        53760                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       107666                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker        25401                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker          763                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        22446                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        70453                       # number of overall hits
system.l2.overall_hits::total                  763695                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker          110                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker           51                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.inst         3557                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10496                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker          115                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1004                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10654                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker           59                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         1468                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8878                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker            8                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          511                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         5489                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst                 5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 42522                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         1970                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          430                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         1175                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          844                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4419                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           90                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           92                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          149                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          113                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              444                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          789                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         1735                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu0.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4954                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker          110                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker           51                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst         3557                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12491                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker          115                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1004                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11443                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker           59                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         1468                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10613                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker            8                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          511                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         5923                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47476                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker          110                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker           51                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst         3557                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12491                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker          115                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1004                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11443                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker           59                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker           42                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         1468                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10613                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker           30                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker            8                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          511                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         5923                       # number of overall misses
system.l2.overall_misses::cpu0.inst                 5                       # number of overall misses
system.l2.overall_misses::cpu0.data                 3                       # number of overall misses
system.l2.overall_misses::total                 47476                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker      8759999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker      4074250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.inst    261404486                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    790244726                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker      9043500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker      3826750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     77466996                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    810884494                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker      5239749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker      3241749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    109980747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    654302982                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker      2644249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker       923750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     38937499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    408439994                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3189415920                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      1937385                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      1082934                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      2052875                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      2012374                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7085568                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       178990                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       214486                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       488974                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       440975                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1323425                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    117695467                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     57391430                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    104292088                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     24901648                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     304280633                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker      8759999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker      4074250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    261404486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    907940193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker      9043500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker      3826750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     77466996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    868275924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker      5239749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker      3241749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    109980747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    758595070                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker      2644249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker       923750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     38937499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    433341642                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3493696553                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker      8759999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker      4074250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    261404486                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    907940193                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker      9043500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker      3826750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     77466996                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    868275924                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker      5239749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker      3241749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    109980747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    758595070                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker      2644249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker       923750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     38937499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    433341642                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3493696553                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker        32987                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker         3147                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.inst       135703                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       117006                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker        28108                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker         1183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        27040                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        89670                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker        27842                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker         1683                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        55228                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        95703                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker        25431                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker          771                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst        22957                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        72545                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst               5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              737011                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       233628                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            233628                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         2210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1424                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         1523                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         1033                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6190                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          265                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          164                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            713                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        38104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         9648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        22576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         3831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             74160                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker        32987                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker         3147                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       135703                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       155110                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker        28108                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         1183                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        27040                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        99318                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        27842                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker         1683                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        55228                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       118279                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker        25431                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker          771                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        22957                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        76376                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               811171                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker        32987                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker         3147                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       135703                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       155110                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker        28108                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         1183                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        27040                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        99318                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        27842                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker         1683                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        55228                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       118279                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker        25431                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker          771                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        22957                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        76376                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              811171                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.003335                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.016206                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.026212                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.089705                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.004091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.036348                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.037130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.118813                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.002119                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.024955                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.026581                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.092766                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.001180                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.010376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.022259                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.075663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.057695                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.891403                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.301966                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.771504                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.817038                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.713893                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.616438                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.562264                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.689024                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.622721                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.052357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.081779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.076852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.113286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.066802                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.003335                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.016206                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.026212                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.080530                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.004091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.036348                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.037130                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.115216                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.002119                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.024955                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.026581                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.089729                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.001180                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.010376                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.022259                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.077551                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058528                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.003335                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.016206                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.026212                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.080530                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.004091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.036348                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.037130                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.115216                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.002119                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.024955                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.026581                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.089729                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.001180                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.010376                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.022259                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.077551                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058528                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 79636.354545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 79887.254902                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 73490.156311                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 75290.084413                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 78639.130435                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 88994.186047                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 77158.362550                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 76110.802891                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 88809.305085                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 77184.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 74918.764986                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 73699.367200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 88141.633333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 115468.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 76198.628180                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 74410.638368                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 75006.253704                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data   983.444162                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  2518.451163                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  1747.127660                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2384.329384                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1603.432451                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  1988.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  2331.369565                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  3281.704698                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  3902.433628                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2980.686937                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 58995.221554                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 72739.455006                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 60110.713545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 57377.069124                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61421.201655                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 79636.354545                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 79887.254902                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 73490.156311                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 72687.550476                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 78639.130435                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 88994.186047                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 77158.362550                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 75878.346937                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 88809.305085                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 77184.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 74918.764986                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 71477.911052                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 88141.633333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 115468.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 76198.628180                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 73162.526085                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73588.688032                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 79636.354545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 79887.254902                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 73490.156311                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 72687.550476                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 78639.130435                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 88994.186047                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 77158.362550                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 75878.346937                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 88809.305085                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 77184.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 74918.764986                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 71477.911052                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 88141.633333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 115468.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 76198.628180                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 73162.526085                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73588.688032                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              16844                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       574                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.344948                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                30876                       # number of writebacks
system.l2.writebacks::total                     30876                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          963                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data          175                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          252                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           24                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst          349                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           40                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          155                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1979                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data          223                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data           76                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data          192                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data           13                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              504                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          963                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data          398                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          252                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          100                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          349                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data          232                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          155                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2483                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          963                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data          398                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          252                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          100                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          349                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data          232                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          155                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2483                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker           51                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         2594                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10321                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          752                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10630                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker           58                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         1119                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8838                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          356                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         5472                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            40536                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher        84468                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          84468                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         1970                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          430                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         1175                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          844                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4419                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           90                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           92                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          149                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          113                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          444                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1772                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         1543                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4449                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker          109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         2594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12093                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker          114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker           58                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         1119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         5893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             44985                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         2594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12093                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker           58                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         1119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         5893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        84468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           129453                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker      7745999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker      3640750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    185272000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    693686981                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker      8027750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker      3458250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     56080751                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    720336496                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker      4298749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker      2886749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst     79031500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    577737999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker      2255749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker       858750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     26733500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    361204994                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2733256967                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   5024214753                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   5024214753                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     12656901                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      2793396                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      7884106                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      6431247                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     29765650                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       578083                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       626084                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       946641                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       717608                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2868416                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     83083781                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     44407820                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data     74426658                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     20343100                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    222261359                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker      7745999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker      3640750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    185272000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    776770762                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker      8027750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker      3458250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     56080751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    764744316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker      4298749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker      2886749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst     79031500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    652164657                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker      2255749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker       858750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     26733500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    381548094                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2955518326                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker      7745999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker      3640750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    185272000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    776770762                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker      8027750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker      3458250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     56080751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    764744316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker      4298749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker      2886749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst     79031500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    652164657                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker      2255749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker       858750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     26733500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    381548094                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   5024214753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7979733079                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     47574500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     32761501                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     59635000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     36683500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    176654501                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     24232500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1251000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1802001                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1220501                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     28506002                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     71807000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     34012501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     61437001                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     37904001                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    205160503                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.003304                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.016206                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.019115                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.088209                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.004056                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.036348                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.027811                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.118546                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.002083                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.024955                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.020261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.092348                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.001140                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.010376                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.015507                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.075429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.055001                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.891403                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.301966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.771504                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.817038                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.713893                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.616438                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.562264                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.689024                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.622721                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.046504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.073901                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.068347                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.109893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.059992                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.003304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.016206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.019115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.077964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.004056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.036348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.027811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.114209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.002083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.024955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.020261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.087767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.001140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.010376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.015507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.077158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055457                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.003304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.016206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.019115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.077964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.004056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.036348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.027811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.114209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.002083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.024955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.020261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.087767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.001140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.010376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.015507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.077158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159588                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 71064.211009                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 71387.254902                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 71423.284503                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 67211.218002                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 70418.859649                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 80424.418605                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 74575.466755                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 67764.486924                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 74116.362069                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 68732.119048                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 70626.899017                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 65369.766802                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 77784.448276                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 107343.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 75094.101124                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 66009.684576                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67427.890443                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 59480.687988                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 59480.687988                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  6424.822843                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  6496.269767                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  6709.877447                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  7619.960900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total  6735.833899                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  6423.144444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  6805.260870                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  6353.295302                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  6350.513274                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total  6460.396396                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 46887.009594                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 62283.057504                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 48235.034349                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 48320.902613                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49957.599236                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 71064.211009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 71387.254902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 71423.284503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 64233.090383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 70418.859649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 80424.418605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 74575.466755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 67419.934409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 74116.362069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 68732.119048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 70626.899017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 62822.912725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 77784.448276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 107343.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 75094.101124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 64745.985746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65700.085051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 71064.211009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 71387.254902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 71423.284503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 64233.090383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 70418.859649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 80424.418605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 74575.466755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 67419.934409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 74116.362069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 68732.119048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 70626.899017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 62822.912725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 77784.448276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 107343.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 75094.101124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 64745.985746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 59480.687988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61641.932431                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq               231230                       # Transaction distribution
system.iobus.trans_dist::ReadResp              231230                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 242                       # Transaction distribution
system.iobus.trans_dist::WriteResp                242                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio         1090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio          504                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::system.realview.vram.port       460800                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::total       460800                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  462944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          238                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio         2180                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio         1008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio           29                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3455                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::system.realview.vram.port      1843200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::total      1843200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side         8208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total         8208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1854863                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               215000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               545000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy               257000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy           230400000                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1156983                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1770000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           460800000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               1.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              132009                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           2                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          8                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      64                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       2                       # DTB read accesses
system.cpu0.dtb.write_accesses                      8                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                               10                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                           10                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                          11                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                      64                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                      11                       # ITB inst accesses
system.cpu0.itb.hits                               11                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                           11                       # DTB accesses
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_store_insts                         8                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     50.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     10.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      8     40.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                   10880                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements           135196                       # number of replacements
system.cpu0.icache.tags.tagsinuse          509.090255                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           43605730                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           135708                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           321.320261                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     2854381378500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   508.987582                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.102673                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.994116                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000201                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.994317                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          131                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         87629996                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        87629996                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     43605724                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu0.inst            6                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       43605730                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     43605724                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu0.inst            6                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        43605730                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     43605724                       # number of overall hits
system.cpu0.icache.overall_hits::cpu0.inst            6                       # number of overall hits
system.cpu0.icache.overall_hits::total       43605730                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       141409                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       141414                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       141409                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        141414                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       141409                       # number of overall misses
system.cpu0.icache.overall_misses::cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::total       141414                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   1395215009                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1395215009                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   1395215009                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1395215009                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   1395215009                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1395215009                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     43747133                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     43747144                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     43747133                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu0.inst           11                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     43747144                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     43747133                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           11                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     43747144                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003232                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.454545                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003233                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003232                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.454545                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003233                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003232                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.454545                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003233                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst  9866.521996                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  9866.173144                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst  9866.521996                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  9866.173144                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst  9866.521996                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  9866.173144                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       121702                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            13023                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs     9.345159                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         5706                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5706                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         5706                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5706                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         5706                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5706                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       135703                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       135703                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       135703                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       135703                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       135703                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       135703                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   1129570253                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1129570253                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   1129570253                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1129570253                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   1129570253                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1129570253                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.003102                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003102                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.003102                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003102                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.003102                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003102                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst  8323.841426                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  8323.841426                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst  8323.841426                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  8323.841426                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst  8323.841426                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  8323.841426                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           160495                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1010.799713                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9111726                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           161518                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            56.413069                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     2850213936000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1010.794140                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.005574                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.987104                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000005                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.987109                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          762                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         19286708                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        19286708                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      5308249                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5308249                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3533197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            7                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3533204                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data       197379                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       197379                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        33026                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33026                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        32779                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        32779                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      8841446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu0.data            7                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8841453                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      9038825                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu0.data            7                       # number of overall hits
system.cpu0.dcache.overall_hits::total        9038832                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       124306                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       124308                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       273673                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       273674                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        54454                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        54454                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1947                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1947                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1509                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1509                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       397979                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        397982                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       452433                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total       452436                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1942082197                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1942082197                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   2624846326                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2624846326                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     34627731                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     34627731                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      7557584                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7557584                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        27500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        27500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4566928523                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4566928523                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4566928523                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4566928523                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      5432555                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5432557                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3806870                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3806878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data       251833                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       251833                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        34973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        34973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        34288                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34288                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      9239425                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      9239435                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      9491258                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      9491268                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022882                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022882                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.071889                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.125000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.071889                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.216231                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.216231                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.055672                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055672                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.044010                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044010                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.043074                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.300000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.043074                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.047668                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.300000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.047669                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 15623.398686                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15623.147320                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data  9591.177522                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  9591.142476                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 17785.172573                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17785.172573                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  5008.339298                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5008.339298                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 11475.300262                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11475.213761                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 10094.154323                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 10094.087391                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          122                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       344177                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          30450                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          122                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    11.303021                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        81788                       # number of writebacks
system.cpu0.dcache.writebacks::total            81788                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51969                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51969                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       230387                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       230387                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           62                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           62                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       282356                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       282356                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       282356                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       282356                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72337                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72337                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        43286                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        43286                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        51733                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        51733                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1885                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1885                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         1509                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1509                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       115623                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       115623                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       167356                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       167356                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    932911750                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    932911750                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    414697810                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    414697810                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data    615931270                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    615931270                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     29805269                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     29805269                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      4551416                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4551416                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1347609560                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1347609560                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1963540830                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1963540830                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     50537499                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     50537499                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     25970001                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     25970001                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     76507500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     76507500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.013315                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013315                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.011370                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.011370                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.205426                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.205426                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.053899                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.053899                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.044010                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044010                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.012514                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012514                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.017633                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017633                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12896.743713                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12896.743713                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data  9580.414222                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  9580.414222                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 11905.964665                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 11905.964665                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 15811.813793                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15811.813793                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  3016.180252                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3016.180252                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11655.203204                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11655.203204                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11732.718456                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11732.718456                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                      37                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                      13                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    1624                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            26528                       # number of replacements
system.cpu1.icache.tags.tagsinuse          475.618799                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           46463264                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            27040                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1718.315976                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     2855075679250                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   475.618799                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.928943                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.928943                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         93010112                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        93010112                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     46463264                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       46463264                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     46463264                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        46463264                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     46463264                       # number of overall hits
system.cpu1.icache.overall_hits::total       46463264                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        28272                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        28272                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        28272                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         28272                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        28272                       # number of overall misses
system.cpu1.icache.overall_misses::total        28272                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    305169551                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    305169551                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    305169551                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    305169551                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    305169551                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    305169551                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     46491536                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     46491536                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     46491536                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     46491536                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     46491536                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     46491536                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000608                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000608                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000608                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000608                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000608                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000608                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 10794.055992                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 10794.055992                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 10794.055992                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 10794.055992                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 10794.055992                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 10794.055992                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        29182                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           70                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             2884                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    10.118585                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           70                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         1232                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1232                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         1232                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1232                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         1232                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1232                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        27040                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        27040                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        27040                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        27040                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        27040                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        27040                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    249137034                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    249137034                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    249137034                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    249137034                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    249137034                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    249137034                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000582                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000582                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000582                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000582                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000582                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000582                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst  9213.647707                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  9213.647707                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst  9213.647707                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  9213.647707                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst  9213.647707                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  9213.647707                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           101681                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          907.816543                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5292745                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           102704                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.533971                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2855736873500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   907.816543                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.886540                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.886540                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          742                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         11058047                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        11058047                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      3427421                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3427421                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      1614915                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1614915                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data       224524                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       224524                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         6671                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6671                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         6533                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         6533                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      5042336                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5042336                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      5266860                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5266860                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        53593                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        53593                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        81505                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        81505                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        58423                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        58423                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1172                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1172                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          960                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          960                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       135098                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        135098                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       193521                       # number of overall misses
system.cpu1.dcache.overall_misses::total       193521                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    981139794                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    981139794                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    846874745                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    846874745                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     19804999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     19804999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      5374085                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5374085                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        27500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        27500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1828014539                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1828014539                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1828014539                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1828014539                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      3481014                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3481014                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      1696420                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1696420                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data       282947                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       282947                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         7843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7493                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7493                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      5177434                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5177434                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      5460381                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5460381                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015396                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015396                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.048045                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.048045                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.206480                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.206480                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.149433                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.149433                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.128120                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.128120                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.026094                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026094                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.035441                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035441                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 18307.237774                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18307.237774                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 10390.463714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 10390.463714                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 16898.463311                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16898.463311                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5598.005208                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5598.005208                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 13531.025915                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 13531.025915                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data  9446.078405                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  9446.078405                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       156285                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           8875                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    17.609577                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        53227                       # number of writebacks
system.cpu1.dcache.writebacks::total            53227                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13493                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13493                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        67577                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67577                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81070                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81070                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81070                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81070                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40100                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        13928                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        13928                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        55285                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        55285                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1016                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1016                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          960                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          960                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54028                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54028                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       109313                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       109313                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    526608941                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    526608941                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    141497779                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    141497779                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data    852725039                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    852725039                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     16154251                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     16154251                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      3459915                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3459915                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        21500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        21500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    668106720                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    668106720                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1520831759                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1520831759                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     34832000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     34832000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1858500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1858500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     36690500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     36690500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.011520                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011520                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.008210                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008210                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.195390                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.195390                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.129542                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.129542                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.128120                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.128120                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.010435                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.010435                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.020019                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.020019                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13132.392544                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13132.392544                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 10159.231692                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10159.231692                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 15424.166392                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 15424.166392                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 15899.853346                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15899.853346                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  3604.078125                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3604.078125                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12365.934701                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12365.934701                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13912.633987                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13912.633987                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                      41                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                      15                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    5658                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            54718                       # number of replacements
system.cpu2.icache.tags.tagsinuse          485.658322                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           41282792                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            55230                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           747.470433                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2855056211500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   485.658322                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.948551                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.948551                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          403                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         82735470                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        82735470                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     41282792                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       41282792                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     41282792                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        41282792                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     41282792                       # number of overall hits
system.cpu2.icache.overall_hits::total       41282792                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        57328                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        57328                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        57328                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         57328                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        57328                       # number of overall misses
system.cpu2.icache.overall_misses::total        57328                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    573220418                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    573220418                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    573220418                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    573220418                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    573220418                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    573220418                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     41340120                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     41340120                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     41340120                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     41340120                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     41340120                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     41340120                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001387                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001387                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001387                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001387                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001387                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001387                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst  9998.960682                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  9998.960682                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst  9998.960682                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  9998.960682                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst  9998.960682                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  9998.960682                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        45960                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs             4957                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs     9.271737                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         2098                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2098                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         2098                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2098                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         2098                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2098                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        55230                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        55230                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        55230                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        55230                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        55230                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        55230                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    462744807                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    462744807                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    462744807                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    462744807                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    462744807                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    462744807                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.001336                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001336                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.001336                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001336                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.001336                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001336                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst  8378.504563                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  8378.504563                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst  8378.504563                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  8378.504563                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst  8378.504563                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  8378.504563                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           119377                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          948.620898                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            4378411                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           120400                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            36.365540                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2855795241500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   948.620898                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.926388                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.926388                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          731                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          9450133                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         9450133                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      2933534                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2933534                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1196378                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1196378                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       205061                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       205061                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18265                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18265                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18062                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18062                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      4129912                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4129912                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      4334973                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4334973                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        62910                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        62910                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       164040                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       164040                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data        59981                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        59981                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1875                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1875                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1528                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1528                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       226950                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        226950                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       286931                       # number of overall misses
system.cpu2.dcache.overall_misses::total       286931                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1034282251                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1034282251                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   1710119312                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1710119312                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     30549740                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     30549740                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      8774641                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      8774641                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        37500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        37500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2744401563                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2744401563                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2744401563                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2744401563                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      2996444                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2996444                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1360418                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1360418                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       265042                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       265042                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        19590                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        19590                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      4356862                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4356862                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      4621904                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4621904                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.020995                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.020995                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.120581                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.120581                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.226308                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.226308                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.093098                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.093098                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.077999                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.077999                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.052090                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.052090                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.062081                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.062081                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 16440.665252                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 16440.665252                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 10425.014094                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 10425.014094                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 16293.194667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 16293.194667                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  5742.566099                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5742.566099                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 12092.538282                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 12092.538282                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data  9564.674305                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9564.674305                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       239949                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          18229                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    13.163037                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        63961                       # number of writebacks
system.cpu2.dcache.writebacks::total            63961                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        18275                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        18275                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       138033                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       138033                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          276                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          276                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       156308                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       156308                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       156308                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       156308                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        44635                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        44635                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        26007                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        26007                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        57493                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        57493                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1599                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1599                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         1528                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1528                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        70642                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70642                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       128135                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       128135                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    557001726                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    557001726                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    280324293                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    280324293                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data    721324525                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total    721324525                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     24385512                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     24385512                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      5726359                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5726359                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        29500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        29500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    837326019                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    837326019                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1558650544                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1558650544                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     63247000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     63247000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      2703499                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      2703499                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     65950499                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     65950499                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.014896                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.014896                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.019117                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.019117                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.216920                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.216920                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.079394                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.079394                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.077999                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.077999                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.016214                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016214                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.027723                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.027723                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 12479.034973                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12479.034973                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 10778.801592                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 10778.801592                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 12546.301724                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 12546.301724                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 15250.476548                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15250.476548                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  3747.617147                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3747.617147                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 11853.090499                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11853.090499                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 12164.128021                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12164.128021                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                      20                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                      31                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    2684                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            22446                       # number of replacements
system.cpu3.icache.tags.tagsinuse          467.463773                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           40367846                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22958                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1758.334611                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     2857385275000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   467.463773                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.913015                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.913015                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          377                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         80806118                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        80806118                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     40367846                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       40367846                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     40367846                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        40367846                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     40367846                       # number of overall hits
system.cpu3.icache.overall_hits::total       40367846                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        23734                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        23734                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        23734                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         23734                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        23734                       # number of overall misses
system.cpu3.icache.overall_misses::total        23734                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    229825013                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    229825013                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    229825013                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    229825013                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    229825013                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    229825013                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     40391580                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     40391580                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     40391580                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     40391580                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     40391580                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     40391580                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000588                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000588                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000588                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000588                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000588                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000588                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst  9683.366184                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  9683.366184                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst  9683.366184                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  9683.366184                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst  9683.366184                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  9683.366184                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        16985                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs             1906                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs     8.911333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          776                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          776                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          776                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          776                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          776                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          776                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst        22958                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22958                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst        22958                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22958                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst        22958                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22958                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    186862849                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    186862849                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    186862849                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    186862849                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    186862849                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    186862849                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000568                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000568                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000568                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000568                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000568                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000568                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst  8139.334829                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  8139.334829                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst  8139.334829                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  8139.334829                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst  8139.334829                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  8139.334829                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            78030                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          893.646793                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3429306                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            79051                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            43.380931                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     2855390331500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   893.646793                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.872702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.872702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          731                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          7157836                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         7157836                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      2451752                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2451752                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       755267                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        755267                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data       200292                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       200292                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         9360                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         9360                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8798                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8798                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      3207019                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3207019                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      3407311                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3407311                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        36130                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        36130                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        24535                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        24535                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        49184                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        49184                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          825                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          825                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1052                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1052                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        60665                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         60665                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       109849                       # number of overall misses
system.cpu3.dcache.overall_misses::total       109849                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    492709493                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    492709493                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    272856769                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    272856769                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     12645493                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     12645493                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      6012608                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6012608                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        56000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        56000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    765566262                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    765566262                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    765566262                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    765566262                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      2487882                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2487882                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       779802                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       779802                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data       249476                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       249476                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        10185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        10185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         9850                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         9850                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      3267684                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3267684                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      3517160                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3517160                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014522                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014522                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.031463                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.031463                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.197149                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.197149                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.081001                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.081001                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.106802                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.106802                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.018565                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.018565                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.031232                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.031232                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 13637.129615                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13637.129615                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 11121.123660                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 11121.123660                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 15327.870303                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 15327.870303                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  5715.406844                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5715.406844                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 12619.570790                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 12619.570790                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data  6969.260184                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  6969.260184                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        24582                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1860                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    13.216129                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        34652                       # number of writebacks
system.cpu3.dcache.writebacks::total            34652                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4790                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4790                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        18163                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        18163                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            2                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        22953                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        22953                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        22953                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        22953                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        31340                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        31340                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6372                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6372                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        47116                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        47116                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          823                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          823                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         1052                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1052                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        37712                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        37712                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        84828                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        84828                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    349824469                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    349824469                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     68616424                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     68616424                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data    542644017                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total    542644017                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     10963007                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     10963007                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      3926392                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3926392                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    418440893                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    418440893                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    961084910                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    961084910                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     39042501                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     39042501                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1829499                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1829499                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     40872000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     40872000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.012597                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.012597                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.008171                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.008171                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.188860                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.188860                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.080805                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.080805                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.106802                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.106802                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.011541                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011541                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.024118                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.024118                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 11162.235769                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11162.235769                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 10768.428123                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 10768.428123                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 11517.191973                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 11517.191973                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 13320.786148                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13320.786148                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  3732.311787                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3732.311787                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 11095.696144                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11095.696144                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 11329.807493                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11329.807493                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                  114                       # number of replacements
system.iocache.tags.tagsinuse               14.426450                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  130                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2854420241000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    14.426450                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.901653                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.901653                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1170                       # Number of tag accesses
system.iocache.tags.data_accesses                1170                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide          128                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total          128                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide            2                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                2                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide            2                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 2                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide            2                       # number of overall misses
system.iocache.overall_misses::total                2                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide       218999                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       218999                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::realview.ide       218999                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       218999                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide       218999                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       218999                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide            2                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              2                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide          128                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          128                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide            2                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               2                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide            2                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              2                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 109499.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 109499.500000                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 109499.500000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 109499.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 109499.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 109499.500000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                        128                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::realview.ide            2                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::realview.ide          128                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          128                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide            2                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide            2                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide       114999                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       114999                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide      8436993                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total      8436993                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide       114999                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       114999                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide       114999                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       114999                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 57499.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 57499.500000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 65914.007812                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 65914.007812                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 57499.500000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 57499.500000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 57499.500000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 57499.500000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
