-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_compute_add is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_inout2_AWVALID : OUT STD_LOGIC;
    m_axi_inout2_AWREADY : IN STD_LOGIC;
    m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WVALID : OUT STD_LOGIC;
    m_axi_inout2_WREADY : IN STD_LOGIC;
    m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_WLAST : OUT STD_LOGIC;
    m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARVALID : OUT STD_LOGIC;
    m_axi_inout2_ARREADY : IN STD_LOGIC;
    m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RVALID : IN STD_LOGIC;
    m_axi_inout2_RREADY : OUT STD_LOGIC;
    m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_RLAST : IN STD_LOGIC;
    m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BVALID : IN STD_LOGIC;
    m_axi_inout2_BREADY : OUT STD_LOGIC;
    m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout3_AWVALID : OUT STD_LOGIC;
    m_axi_inout3_AWREADY : IN STD_LOGIC;
    m_axi_inout3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout3_WVALID : OUT STD_LOGIC;
    m_axi_inout3_WREADY : IN STD_LOGIC;
    m_axi_inout3_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout3_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout3_WLAST : OUT STD_LOGIC;
    m_axi_inout3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout3_ARVALID : OUT STD_LOGIC;
    m_axi_inout3_ARREADY : IN STD_LOGIC;
    m_axi_inout3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout3_RVALID : IN STD_LOGIC;
    m_axi_inout3_RREADY : OUT STD_LOGIC;
    m_axi_inout3_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout3_RLAST : IN STD_LOGIC;
    m_axi_inout3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout3_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout3_BVALID : IN STD_LOGIC;
    m_axi_inout3_BREADY : OUT STD_LOGIC;
    m_axi_inout3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    x : IN STD_LOGIC_VECTOR (63 downto 0);
    y : IN STD_LOGIC_VECTOR (63 downto 0);
    out_r : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of ViT_act_compute_add is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv12_C18 : STD_LOGIC_VECTOR (11 downto 0) := "110000011000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal icmp_ln11_reg_565 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter3 : BOOLEAN;
    signal icmp_ln11_reg_565_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln813_reg_551 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op78_read_state10 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter6 : BOOLEAN;
    signal ap_block_state16_pp0_stage1_iter7 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal inout2_blk_n_AR : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal inout2_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln11_reg_565_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inout2_blk_n_AW : STD_LOGIC;
    signal inout2_blk_n_W : STD_LOGIC;
    signal inout2_blk_n_B : STD_LOGIC;
    signal inout3_blk_n_AR : STD_LOGIC;
    signal inout3_blk_n_R : STD_LOGIC;
    signal icmp_ln813_fu_190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln813_fu_196_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln813_reg_555 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln11_fu_212_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln11_reg_560 : STD_LOGIC_VECTOR (511 downto 0);
    signal icmp_ln11_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln11_reg_565_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln11_reg_565_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln11_reg_565_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln11_reg_565_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln18_1_reg_569 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln813_s_reg_574 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln18_9_reg_579 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln18_9_reg_579_pp0_iter1_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln18_9_reg_579_pp0_iter2_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln18_9_reg_579_pp0_iter3_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln18_9_reg_579_pp0_iter4_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal trunc_ln18_fu_321_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln18_reg_596 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln18_6_reg_601 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln18_7_reg_606 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_611 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_616 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_216_reg_621 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_217_reg_626 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_218_reg_631 : STD_LOGIC_VECTOR (31 downto 0);
    signal inout3_addr_read_reg_636 : STD_LOGIC_VECTOR (255 downto 0);
    signal add_ln813_58_fu_411_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_58_reg_646 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_59_fu_426_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_59_reg_651 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_60_fu_441_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_60_reg_656 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_61_fu_456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_61_reg_661 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_62_fu_471_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_62_reg_666 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_63_fu_486_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_63_reg_671 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_64_fu_501_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_64_reg_676 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_65_fu_516_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_65_reg_681 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_empty_228_reg_175 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_228_reg_175 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_228_reg_175 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_228_reg_175 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_228_reg_175 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter5_empty_228_reg_175 : STD_LOGIC_VECTOR (255 downto 0);
    signal sext_ln18_fu_301_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln813_fu_311_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln18_1_fu_521_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal i_fu_114 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln11_fu_230_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_5 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln11_fu_186_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln_fu_204_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1_fu_236_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln18_fu_244_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln18_fu_248_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln813_fu_264_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln18_1_fu_280_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_219_fu_395_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln813_fu_402_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal trunc_ln813_fu_407_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_31_fu_416_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_32_fu_431_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_33_fu_446_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_34_fu_461_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_35_fu_476_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_36_fu_491_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_37_fu_506_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter7_stage0 : STD_LOGIC;
    signal ap_idle_pp0_0to6 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_1to8 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_355 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component ViT_act_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to6 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage0))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to6 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage0))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to6 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage0))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to6 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage0))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter5_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to6 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage0))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter6_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to6 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage0))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter7_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to6 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage0))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_empty_228_reg_175_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_355)) then
                if (((icmp_ln813_reg_551 = ap_const_lv1_1) and (icmp_ln11_reg_565_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_empty_228_reg_175 <= m_axi_inout3_RDATA;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter5_empty_228_reg_175 <= ap_phi_reg_pp0_iter4_empty_228_reg_175;
                end if;
            end if; 
        end if;
    end process;

    i_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln11_fu_224_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_114 <= add_ln11_fu_230_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_114 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln813_58_reg_646 <= add_ln813_58_fu_411_p2;
                add_ln813_59_reg_651 <= add_ln813_59_fu_426_p2;
                add_ln813_60_reg_656 <= add_ln813_60_fu_441_p2;
                add_ln813_61_reg_661 <= add_ln813_61_fu_456_p2;
                add_ln813_62_reg_666 <= add_ln813_62_fu_471_p2;
                add_ln813_63_reg_671 <= add_ln813_63_fu_486_p2;
                add_ln813_64_reg_676 <= add_ln813_64_fu_501_p2;
                add_ln813_65_reg_681 <= add_ln813_65_fu_516_p2;
                icmp_ln11_reg_565 <= icmp_ln11_fu_224_p2;
                icmp_ln11_reg_565_pp0_iter1_reg <= icmp_ln11_reg_565;
                icmp_ln11_reg_565_pp0_iter2_reg <= icmp_ln11_reg_565_pp0_iter1_reg;
                icmp_ln11_reg_565_pp0_iter3_reg <= icmp_ln11_reg_565_pp0_iter2_reg;
                icmp_ln11_reg_565_pp0_iter4_reg <= icmp_ln11_reg_565_pp0_iter3_reg;
                icmp_ln11_reg_565_pp0_iter5_reg <= icmp_ln11_reg_565_pp0_iter4_reg;
                icmp_ln11_reg_565_pp0_iter6_reg <= icmp_ln11_reg_565_pp0_iter5_reg;
                icmp_ln813_reg_551 <= icmp_ln813_fu_190_p2;
                    select_ln813_reg_555(1 downto 0) <= select_ln813_fu_196_p3(1 downto 0);
                trunc_ln18_9_reg_579_pp0_iter1_reg <= trunc_ln18_9_reg_579;
                trunc_ln18_9_reg_579_pp0_iter2_reg <= trunc_ln18_9_reg_579_pp0_iter1_reg;
                trunc_ln18_9_reg_579_pp0_iter3_reg <= trunc_ln18_9_reg_579_pp0_iter2_reg;
                trunc_ln18_9_reg_579_pp0_iter4_reg <= trunc_ln18_9_reg_579_pp0_iter3_reg;
                    zext_ln11_reg_560(7 downto 3) <= zext_ln11_fu_212_p1(7 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter1_empty_228_reg_175 <= ap_phi_reg_pp0_iter0_empty_228_reg_175;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter2_empty_228_reg_175 <= ap_phi_reg_pp0_iter1_empty_228_reg_175;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter3_empty_228_reg_175 <= ap_phi_reg_pp0_iter2_empty_228_reg_175;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter4_empty_228_reg_175 <= ap_phi_reg_pp0_iter3_empty_228_reg_175;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln11_reg_565_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inout3_addr_read_reg_636 <= m_axi_inout3_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln11_reg_565_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_216_reg_621 <= m_axi_inout2_RDATA(127 downto 96);
                tmp_217_reg_626 <= m_axi_inout2_RDATA(159 downto 128);
                tmp_218_reg_631 <= m_axi_inout2_RDATA(191 downto 160);
                tmp_reg_611 <= m_axi_inout2_RDATA(63 downto 32);
                tmp_s_reg_616 <= m_axi_inout2_RDATA(95 downto 64);
                trunc_ln18_6_reg_601 <= m_axi_inout2_RDATA(223 downto 192);
                trunc_ln18_7_reg_606 <= m_axi_inout2_RDATA(255 downto 224);
                trunc_ln18_reg_596 <= trunc_ln18_fu_321_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln11_fu_224_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln18_1_reg_569 <= add_ln18_fu_248_p2(63 downto 5);
                trunc_ln18_9_reg_579 <= add_ln18_1_fu_280_p2(63 downto 5);
                trunc_ln813_s_reg_574 <= add_ln813_fu_264_p2(63 downto 5);
            end if;
        end if;
    end process;
    select_ln813_reg_555(31 downto 2) <= "000000000000000000000000000000";
    zext_ln11_reg_560(2 downto 0) <= "000";
    zext_ln11_reg_560(511 downto 8) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter7_stage0, ap_idle_pp0_0to6, ap_idle_pp0_1to8, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_idle_pp0_0to6 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to8 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln11_fu_230_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_5) + unsigned(ap_const_lv12_1));
    add_ln18_1_fu_280_p2 <= std_logic_vector(unsigned(zext_ln18_fu_244_p1) + unsigned(out_r));
    add_ln18_fu_248_p2 <= std_logic_vector(unsigned(zext_ln18_fu_244_p1) + unsigned(x));
    add_ln813_58_fu_411_p2 <= std_logic_vector(unsigned(trunc_ln813_fu_407_p1) + unsigned(trunc_ln18_reg_596));
    add_ln813_59_fu_426_p2 <= std_logic_vector(unsigned(trunc_ln813_31_fu_416_p4) + unsigned(tmp_reg_611));
    add_ln813_60_fu_441_p2 <= std_logic_vector(unsigned(trunc_ln813_32_fu_431_p4) + unsigned(tmp_s_reg_616));
    add_ln813_61_fu_456_p2 <= std_logic_vector(unsigned(trunc_ln813_33_fu_446_p4) + unsigned(tmp_216_reg_621));
    add_ln813_62_fu_471_p2 <= std_logic_vector(unsigned(trunc_ln813_34_fu_461_p4) + unsigned(tmp_217_reg_626));
    add_ln813_63_fu_486_p2 <= std_logic_vector(unsigned(trunc_ln813_35_fu_476_p4) + unsigned(tmp_218_reg_631));
    add_ln813_64_fu_501_p2 <= std_logic_vector(unsigned(trunc_ln813_36_fu_491_p4) + unsigned(trunc_ln18_6_reg_601));
    add_ln813_65_fu_516_p2 <= std_logic_vector(unsigned(trunc_ln813_37_fu_506_p4) + unsigned(trunc_ln18_7_reg_606));
    add_ln813_fu_264_p2 <= std_logic_vector(unsigned(zext_ln18_fu_244_p1) + unsigned(y));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter8, m_axi_inout2_AWREADY, m_axi_inout2_RVALID, m_axi_inout2_BVALID, m_axi_inout3_RVALID, icmp_ln11_reg_565_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((m_axi_inout2_AWREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (m_axi_inout2_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((m_axi_inout2_RVALID = ap_const_logic_0) and (icmp_ln11_reg_565_pp0_iter3_reg = ap_const_lv1_0)) or ((icmp_ln11_reg_565_pp0_iter3_reg = ap_const_lv1_0) and (m_axi_inout3_RVALID = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter8, m_axi_inout2_AWREADY, m_axi_inout2_RVALID, m_axi_inout2_BVALID, m_axi_inout3_RVALID, icmp_ln11_reg_565_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((m_axi_inout2_AWREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (m_axi_inout2_BVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((m_axi_inout2_RVALID = ap_const_logic_0) and (icmp_ln11_reg_565_pp0_iter3_reg = ap_const_lv1_0)) or ((icmp_ln11_reg_565_pp0_iter3_reg = ap_const_lv1_0) and (m_axi_inout3_RVALID = ap_const_logic_0)))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_inout3_RVALID, ap_predicate_op78_read_state10)
    begin
                ap_block_pp0_stage1_01001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op78_read_state10 = ap_const_boolean_1) and (m_axi_inout3_RVALID = ap_const_logic_0));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, m_axi_inout2_WREADY, m_axi_inout3_RVALID, ap_block_state2_io, ap_predicate_op78_read_state10)
    begin
                ap_block_pp0_stage1_11001 <= (((m_axi_inout2_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op78_read_state10 = ap_const_boolean_1) and (m_axi_inout3_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, m_axi_inout2_WREADY, m_axi_inout3_RVALID, ap_block_state2_io, ap_predicate_op78_read_state10)
    begin
                ap_block_pp0_stage1_subdone <= (((m_axi_inout2_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op78_read_state10 = ap_const_boolean_1) and (m_axi_inout3_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_state10_pp0_stage1_iter4_assign_proc : process(m_axi_inout3_RVALID, ap_predicate_op78_read_state10)
    begin
                ap_block_state10_pp0_stage1_iter4 <= ((ap_predicate_op78_read_state10 = ap_const_boolean_1) and (m_axi_inout3_RVALID = ap_const_logic_0));
    end process;

        ap_block_state11_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage1_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state17_pp0_stage0_iter8_assign_proc : process(m_axi_inout2_BVALID)
    begin
                ap_block_state17_pp0_stage0_iter8 <= (m_axi_inout2_BVALID = ap_const_logic_0);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_io_assign_proc : process(m_axi_inout2_ARREADY, m_axi_inout3_ARREADY, icmp_ln11_reg_565)
    begin
                ap_block_state2_io <= (((icmp_ln11_reg_565 = ap_const_lv1_0) and (m_axi_inout3_ARREADY = ap_const_logic_0)) or ((m_axi_inout2_ARREADY = ap_const_logic_0) and (icmp_ln11_reg_565 = ap_const_lv1_0)));
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter4_assign_proc : process(m_axi_inout2_RVALID, m_axi_inout3_RVALID, icmp_ln11_reg_565_pp0_iter3_reg)
    begin
                ap_block_state9_pp0_stage0_iter4 <= (((m_axi_inout2_RVALID = ap_const_logic_0) and (icmp_ln11_reg_565_pp0_iter3_reg = ap_const_lv1_0)) or ((icmp_ln11_reg_565_pp0_iter3_reg = ap_const_lv1_0) and (m_axi_inout3_RVALID = ap_const_logic_0)));
    end process;


    ap_condition_355_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_355 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln11_reg_565, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (icmp_ln11_reg_565 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter7_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, icmp_ln11_reg_565_pp0_iter6_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (icmp_ln11_reg_565_pp0_iter6_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter7_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter7_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to6_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to6 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to8_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to8 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to8 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;
    ap_phi_reg_pp0_iter0_empty_228_reg_175 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op78_read_state10_assign_proc : process(icmp_ln11_reg_565_pp0_iter4_reg, icmp_ln813_reg_551)
    begin
                ap_predicate_op78_read_state10 <= ((icmp_ln813_reg_551 = ap_const_lv1_1) and (icmp_ln11_reg_565_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_114, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_i_5 <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_i_5 <= i_fu_114;
        end if; 
    end process;

    icmp_ln11_fu_224_p2 <= "1" when (ap_sig_allocacmp_i_5 = ap_const_lv12_C18) else "0";
    icmp_ln813_fu_190_p2 <= "0" when (trunc_ln11_fu_186_p1 = ap_const_lv5_0) else "1";

    inout2_blk_n_AR_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, m_axi_inout2_ARREADY, icmp_ln11_reg_565, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln11_reg_565 = ap_const_lv1_0))) then 
            inout2_blk_n_AR <= m_axi_inout2_ARREADY;
        else 
            inout2_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    inout2_blk_n_AW_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, m_axi_inout2_AWREADY, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            inout2_blk_n_AW <= m_axi_inout2_AWREADY;
        else 
            inout2_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    inout2_blk_n_B_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, m_axi_inout2_BVALID, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            inout2_blk_n_B <= m_axi_inout2_BVALID;
        else 
            inout2_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    inout2_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, m_axi_inout2_RVALID, ap_block_pp0_stage0, icmp_ln11_reg_565_pp0_iter3_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln11_reg_565_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            inout2_blk_n_R <= m_axi_inout2_RVALID;
        else 
            inout2_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    inout2_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage1, m_axi_inout2_WREADY, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            inout2_blk_n_W <= m_axi_inout2_WREADY;
        else 
            inout2_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    inout3_blk_n_AR_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, m_axi_inout3_ARREADY, icmp_ln11_reg_565, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln11_reg_565 = ap_const_lv1_0))) then 
            inout3_blk_n_AR <= m_axi_inout3_ARREADY;
        else 
            inout3_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    inout3_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, m_axi_inout3_RVALID, ap_predicate_op78_read_state10, ap_block_pp0_stage1, ap_block_pp0_stage0, icmp_ln11_reg_565_pp0_iter3_reg)
    begin
        if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_predicate_op78_read_state10 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln11_reg_565_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            inout3_blk_n_R <= m_axi_inout3_RVALID;
        else 
            inout3_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    lshr_ln813_fu_402_p2 <= std_logic_vector(shift_right(unsigned(tmp_219_fu_395_p3),to_integer(unsigned('0' & zext_ln11_reg_560(31-1 downto 0)))));
    m_axi_inout2_ARADDR <= sext_ln18_fu_301_p1;
    m_axi_inout2_ARBURST <= ap_const_lv2_0;
    m_axi_inout2_ARCACHE <= ap_const_lv4_0;
    m_axi_inout2_ARID <= ap_const_lv1_0;
    m_axi_inout2_ARLEN <= ap_const_lv32_1;
    m_axi_inout2_ARLOCK <= ap_const_lv2_0;
    m_axi_inout2_ARPROT <= ap_const_lv3_0;
    m_axi_inout2_ARQOS <= ap_const_lv4_0;
    m_axi_inout2_ARREGION <= ap_const_lv4_0;
    m_axi_inout2_ARSIZE <= ap_const_lv3_0;
    m_axi_inout2_ARUSER <= ap_const_lv1_0;

    m_axi_inout2_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln11_reg_565, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln11_reg_565 = ap_const_lv1_0))) then 
            m_axi_inout2_ARVALID <= ap_const_logic_1;
        else 
            m_axi_inout2_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout2_AWADDR <= sext_ln18_1_fu_521_p1;
    m_axi_inout2_AWBURST <= ap_const_lv2_0;
    m_axi_inout2_AWCACHE <= ap_const_lv4_0;
    m_axi_inout2_AWID <= ap_const_lv1_0;
    m_axi_inout2_AWLEN <= ap_const_lv32_1;
    m_axi_inout2_AWLOCK <= ap_const_lv2_0;
    m_axi_inout2_AWPROT <= ap_const_lv3_0;
    m_axi_inout2_AWQOS <= ap_const_lv4_0;
    m_axi_inout2_AWREGION <= ap_const_lv4_0;
    m_axi_inout2_AWSIZE <= ap_const_lv3_0;
    m_axi_inout2_AWUSER <= ap_const_lv1_0;

    m_axi_inout2_AWVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_inout2_AWVALID <= ap_const_logic_1;
        else 
            m_axi_inout2_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_inout2_BREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_inout2_BREADY <= ap_const_logic_1;
        else 
            m_axi_inout2_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_inout2_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, icmp_ln11_reg_565_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln11_reg_565_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_inout2_RREADY <= ap_const_logic_1;
        else 
            m_axi_inout2_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout2_WDATA <= (((((((add_ln813_65_reg_681 & add_ln813_64_reg_676) & add_ln813_63_reg_671) & add_ln813_62_reg_666) & add_ln813_61_reg_661) & add_ln813_60_reg_656) & add_ln813_59_reg_651) & add_ln813_58_reg_646);
    m_axi_inout2_WID <= ap_const_lv1_0;
    m_axi_inout2_WLAST <= ap_const_logic_0;
    m_axi_inout2_WSTRB <= ap_const_lv32_FFFFFFFF;
    m_axi_inout2_WUSER <= ap_const_lv1_0;

    m_axi_inout2_WVALID_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            m_axi_inout2_WVALID <= ap_const_logic_1;
        else 
            m_axi_inout2_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout3_ARADDR <= sext_ln813_fu_311_p1;
    m_axi_inout3_ARBURST <= ap_const_lv2_0;
    m_axi_inout3_ARCACHE <= ap_const_lv4_0;
    m_axi_inout3_ARID <= ap_const_lv1_0;
    m_axi_inout3_ARLEN <= select_ln813_reg_555;
    m_axi_inout3_ARLOCK <= ap_const_lv2_0;
    m_axi_inout3_ARPROT <= ap_const_lv3_0;
    m_axi_inout3_ARQOS <= ap_const_lv4_0;
    m_axi_inout3_ARREGION <= ap_const_lv4_0;
    m_axi_inout3_ARSIZE <= ap_const_lv3_0;
    m_axi_inout3_ARUSER <= ap_const_lv1_0;

    m_axi_inout3_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln11_reg_565, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln11_reg_565 = ap_const_lv1_0))) then 
            m_axi_inout3_ARVALID <= ap_const_logic_1;
        else 
            m_axi_inout3_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout3_AWADDR <= ap_const_lv64_0;
    m_axi_inout3_AWBURST <= ap_const_lv2_0;
    m_axi_inout3_AWCACHE <= ap_const_lv4_0;
    m_axi_inout3_AWID <= ap_const_lv1_0;
    m_axi_inout3_AWLEN <= ap_const_lv32_0;
    m_axi_inout3_AWLOCK <= ap_const_lv2_0;
    m_axi_inout3_AWPROT <= ap_const_lv3_0;
    m_axi_inout3_AWQOS <= ap_const_lv4_0;
    m_axi_inout3_AWREGION <= ap_const_lv4_0;
    m_axi_inout3_AWSIZE <= ap_const_lv3_0;
    m_axi_inout3_AWUSER <= ap_const_lv1_0;
    m_axi_inout3_AWVALID <= ap_const_logic_0;
    m_axi_inout3_BREADY <= ap_const_logic_0;

    m_axi_inout3_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_predicate_op78_read_state10, icmp_ln11_reg_565_pp0_iter3_reg, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op78_read_state10 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln11_reg_565_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            m_axi_inout3_RREADY <= ap_const_logic_1;
        else 
            m_axi_inout3_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout3_WDATA <= ap_const_lv256_lc_1;
    m_axi_inout3_WID <= ap_const_lv1_0;
    m_axi_inout3_WLAST <= ap_const_logic_0;
    m_axi_inout3_WSTRB <= ap_const_lv32_0;
    m_axi_inout3_WUSER <= ap_const_lv1_0;
    m_axi_inout3_WVALID <= ap_const_logic_0;
    select_ln813_fu_196_p3 <= 
        ap_const_lv32_2 when (icmp_ln813_fu_190_p2(0) = '1') else 
        ap_const_lv32_1;
        sext_ln18_1_fu_521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln18_9_reg_579_pp0_iter4_reg),64));

        sext_ln18_fu_301_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln18_1_reg_569),64));

        sext_ln813_fu_311_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln813_s_reg_574),64));

    shl_ln1_fu_236_p3 <= (ap_sig_allocacmp_i_5 & ap_const_lv5_0);
    shl_ln_fu_204_p3 <= (trunc_ln11_fu_186_p1 & ap_const_lv3_0);
    tmp_219_fu_395_p3 <= (ap_phi_reg_pp0_iter5_empty_228_reg_175 & inout3_addr_read_reg_636);
    trunc_ln11_fu_186_p1 <= y(5 - 1 downto 0);
    trunc_ln18_fu_321_p1 <= m_axi_inout2_RDATA(32 - 1 downto 0);
    trunc_ln813_31_fu_416_p4 <= lshr_ln813_fu_402_p2(63 downto 32);
    trunc_ln813_32_fu_431_p4 <= lshr_ln813_fu_402_p2(95 downto 64);
    trunc_ln813_33_fu_446_p4 <= lshr_ln813_fu_402_p2(127 downto 96);
    trunc_ln813_34_fu_461_p4 <= lshr_ln813_fu_402_p2(159 downto 128);
    trunc_ln813_35_fu_476_p4 <= lshr_ln813_fu_402_p2(191 downto 160);
    trunc_ln813_36_fu_491_p4 <= lshr_ln813_fu_402_p2(223 downto 192);
    trunc_ln813_37_fu_506_p4 <= lshr_ln813_fu_402_p2(255 downto 224);
    trunc_ln813_fu_407_p1 <= lshr_ln813_fu_402_p2(32 - 1 downto 0);
    zext_ln11_fu_212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_204_p3),512));
    zext_ln18_fu_244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_236_p3),64));
end behav;
