

================================================================
== Vivado HLS Report for 'operator_double_div7'
================================================================
* Date:           Fri Aug  3 14:45:06 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div7
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|    41.410|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                        |                |  Latency  |  Interval | Pipeline|
        |                Instance                |     Module     | min | max | min | max |   Type  |
        +----------------------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div7_chunk_fu_151               |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_158               |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_164               |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_170               |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_176               |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_182               |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_188               |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div7_chunk_fu_194               |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_14_i_i_lut_div7_chunk_fu_200  |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_15_i_i_lut_div7_chunk_fu_206  |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_16_i_i_lut_div7_chunk_fu_212  |lut_div7_chunk  |    0|    0|    0|    0|   none  |
        +----------------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 37.2>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %in_r) nounwind, !map !362"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !368"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_double_div7_1) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind"   --->   Operation 6 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:6945]   --->   Operation 7 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_read to i64" [test.cpp:6544->test.cpp:6957]   --->   Operation 8 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [test.cpp:6545->test.cpp:6957]   --->   Operation 9 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%new_exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [test.cpp:6546->test.cpp:6957]   --->   Operation 10 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i64 %p_Val2_s to i52" [test.cpp:6547->test.cpp:6957]   --->   Operation 11 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xf_V_5_cast = zext i52 %new_mant_V to i53" [test.cpp:6962]   --->   Operation 12 'zext' 'xf_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.74ns)   --->   "%tmp = icmp ult i52 %new_mant_V, -1125899906842624" [test.cpp:6963]   --->   Operation 13 'icmp' 'tmp' <Predicate = true> <Delay = 1.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "%shift_V_cast_cast = select i1 %tmp, i11 3, i11 2" [test.cpp:6963]   --->   Operation 14 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.32ns)   --->   "%tmp_1 = icmp eq i11 %new_exp_V, -1" [test.cpp:6965]   --->   Operation 15 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.32ns)   --->   "%tmp_2 = icmp ugt i11 %shift_V_cast_cast, %new_exp_V" [test.cpp:6966]   --->   Operation 16 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.42ns)   --->   "%new_exp_V_1 = sub i11 %new_exp_V, %shift_V_cast_cast" [test.cpp:6969]   --->   Operation 17 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1 = select i1 %tmp_1, i11 -1, i11 0" [test.cpp:6570->test.cpp:6990]   --->   Operation 18 'select' 'p_new_exp_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_7 = or i1 %tmp_1, %tmp_2" [test.cpp:6570->test.cpp:6990]   --->   Operation 19 'or' 'tmp_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_7, i11 %p_new_exp_V_1, i11 %new_exp_V_1" [test.cpp:6570->test.cpp:6990]   --->   Operation 20 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.06ns)   --->   "br i1 %tmp_1, label %._crit_edge416, label %_ifconv1" [test.cpp:6970]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 22 [1/1] (1.32ns)   --->   "%tmp_4 = icmp eq i11 %new_exp_V, 0" [test.cpp:6971]   --->   Operation 22 'icmp' 'tmp_4' <Predicate = (!tmp_1)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.32ns)   --->   "%tmp_5 = icmp ult i11 %shift_V_cast_cast, %new_exp_V" [test.cpp:6974]   --->   Operation 23 'icmp' 'tmp_5' <Predicate = (!tmp_1)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [test.cpp:6975]   --->   Operation 24 'partselect' 'tmp_9' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%icmp = icmp eq i10 %tmp_9, 0" [test.cpp:6975]   --->   Operation 25 'icmp' 'icmp' <Predicate = (!tmp_1)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.42ns)   --->   "%shift_V = sub i11 1, %new_exp_V" [test.cpp:6976]   --->   Operation 26 'sub' 'shift_V' <Predicate = (!tmp_1)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -1, %new_exp_V" [test.cpp:6978]   --->   Operation 27 'add' 'shift_V_1' <Predicate = (!tmp_1)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3_demorgan = or i1 %tmp_4, %tmp_5" [test.cpp:6971]   --->   Operation 28 'or' 'sel_tmp3_demorgan' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = xor i1 %sel_tmp3_demorgan, true" [test.cpp:6971]   --->   Operation 29 'xor' 'sel_tmp3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp4 = and i1 %icmp, %sel_tmp3" [test.cpp:6975]   --->   Operation 30 'and' 'sel_tmp4' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp4, i11 %shift_V, i11 %shift_V_1" [test.cpp:6975]   --->   Operation 31 'select' 'shift_V_2' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_4, i11 0, i11 %shift_V_2" [test.cpp:6971]   --->   Operation 32 'select' 'shift_V_3' <Predicate = (!tmp_1)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = xor i1 %tmp_4, true" [test.cpp:6971]   --->   Operation 33 'xor' 'sel_tmp7' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp8 = and i1 %tmp_5, %sel_tmp7" [test.cpp:6974]   --->   Operation 34 'and' 'sel_tmp8' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp8, i11 %shift_V_cast_cast, i11 %shift_V_3" [test.cpp:6974]   --->   Operation 35 'select' 'shift_V_4' <Predicate = (!tmp_1)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V)" [test.cpp:6982]   --->   Operation 36 'bitconcatenate' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%xf_V_1 = select i1 %tmp_4, i53 %xf_V_5_cast, i53 %tmp_3" [test.cpp:6971]   --->   Operation 37 'select' 'xf_V_1' <Predicate = (!tmp_1)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%p_cast = zext i53 %xf_V_1 to i56" [test.cpp:6971]   --->   Operation 38 'zext' 'p_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_s = zext i11 %shift_V_4 to i56" [test.cpp:6984]   --->   Operation 39 'zext' 'tmp_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_cast = zext i11 %shift_V_4 to i53" [test.cpp:6984]   --->   Operation 40 'zext' 'tmp_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%r_V_3 = lshr i53 %xf_V_1, %tmp_cast" [test.cpp:6984]   --->   Operation 41 'lshr' 'r_V_3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%r_V_1_cast = zext i53 %r_V_3 to i56" [test.cpp:6984]   --->   Operation 42 'zext' 'r_V_1_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%r_V_4 = shl i56 %p_cast, %tmp_s" [test.cpp:6986]   --->   Operation 43 'shl' 'r_V_4' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%xf_V_3 = select i1 %icmp, i56 %r_V_1_cast, i56 %r_V_4" [test.cpp:6983]   --->   Operation 44 'select' 'xf_V_3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.92ns) (out node of the LUT)   --->   "%xf_V = add i56 3, %xf_V_3" [test.cpp:6987]   --->   Operation 45 'add' 'xf_V' <Predicate = (!tmp_1)> <Delay = 2.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i2 @_ssdm_op_PartSelect.i2.i56.i32.i32(i56 %xf_V, i32 54, i32 55) nounwind" [test.cpp:6926->test.cpp:6941->test.cpp:6988]   --->   Operation 46 'partselect' 'p_Result_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i2 %p_Result_i_i to i3" [test.cpp:6926->test.cpp:6941->test.cpp:6988]   --->   Operation 47 'zext' 'd_chunk_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (3.66ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:6927->test.cpp:6941->test.cpp:6988]   --->   Operation 48 'call' 'call_ret_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i3, i3 } %call_ret_i_i, 1" [test.cpp:6927->test.cpp:6941->test.cpp:6988]   --->   Operation 49 'extractvalue' 'r_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_22_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 51, i32 53) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 50 'partselect' 'p_Result_22_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (3.66ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_i_i, i3 %r_V) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 51 'call' 'call_ret4_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_i_i = extractvalue { i3, i3 } %call_ret4_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 52 'extractvalue' 'q_chunk_V_ret2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_ret3_i_i = extractvalue { i3, i3 } %call_ret4_i_i, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 53 'extractvalue' 'r_V_ret3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_22_1_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 48, i32 50) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 54 'partselect' 'p_Result_22_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (3.66ns)   --->   "%call_ret4_1_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_1_i_i, i3 %r_V_ret3_i_i) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 55 'call' 'call_ret4_1_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_1_i_i = extractvalue { i3, i3 } %call_ret4_1_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 56 'extractvalue' 'q_chunk_V_ret2_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%r_V_ret3_1_i_i = extractvalue { i3, i3 } %call_ret4_1_i_i, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 57 'extractvalue' 'r_V_ret3_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_22_2_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 45, i32 47) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 58 'partselect' 'p_Result_22_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (3.66ns)   --->   "%call_ret4_2_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_2_i_i, i3 %r_V_ret3_1_i_i) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 59 'call' 'call_ret4_2_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_2_i_i = extractvalue { i3, i3 } %call_ret4_2_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 60 'extractvalue' 'q_chunk_V_ret2_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%r_V_ret3_2_i_i = extractvalue { i3, i3 } %call_ret4_2_i_i, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 61 'extractvalue' 'r_V_ret3_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_22_3_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 42, i32 44) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 62 'partselect' 'p_Result_22_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (3.66ns)   --->   "%call_ret4_3_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_3_i_i, i3 %r_V_ret3_2_i_i) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 63 'call' 'call_ret4_3_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_3_i_i = extractvalue { i3, i3 } %call_ret4_3_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 64 'extractvalue' 'q_chunk_V_ret2_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%r_V_ret3_3_i_i = extractvalue { i3, i3 } %call_ret4_3_i_i, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 65 'extractvalue' 'r_V_ret3_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_22_4_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 39, i32 41) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 66 'partselect' 'p_Result_22_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (3.66ns)   --->   "%call_ret4_4_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_4_i_i, i3 %r_V_ret3_3_i_i) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 67 'call' 'call_ret4_4_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_4_i_i = extractvalue { i3, i3 } %call_ret4_4_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 68 'extractvalue' 'q_chunk_V_ret2_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%r_V_ret3_4_i_i = extractvalue { i3, i3 } %call_ret4_4_i_i, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 69 'extractvalue' 'r_V_ret3_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_22_5_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 36, i32 38) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 70 'partselect' 'p_Result_22_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (3.66ns)   --->   "%call_ret4_5_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_5_i_i, i3 %r_V_ret3_4_i_i) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 71 'call' 'call_ret4_5_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_5_i_i = extractvalue { i3, i3 } %call_ret4_5_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 72 'extractvalue' 'q_chunk_V_ret2_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%r_V_ret3_5_i_i = extractvalue { i3, i3 } %call_ret4_5_i_i, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 73 'extractvalue' 'r_V_ret3_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_22_6_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 33, i32 35) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 74 'partselect' 'p_Result_22_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (3.66ns)   --->   "%call_ret4_6_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_6_i_i, i3 %r_V_ret3_5_i_i) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 75 'call' 'call_ret4_6_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_6_i_i = extractvalue { i3, i3 } %call_ret4_6_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 76 'extractvalue' 'q_chunk_V_ret2_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%r_V_ret3_6_i_i = extractvalue { i3, i3 } %call_ret4_6_i_i, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 77 'extractvalue' 'r_V_ret3_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_22_7_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 30, i32 32) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 78 'partselect' 'p_Result_22_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_22_8_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 27, i32 29) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 79 'partselect' 'p_Result_22_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_22_9_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 24, i32 26) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 80 'partselect' 'p_Result_22_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_22_i_i_8 = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 21, i32 23) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 81 'partselect' 'p_Result_22_i_i_8' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_22_10_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 18, i32 20) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 82 'partselect' 'p_Result_22_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_22_11_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 15, i32 17) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 83 'partselect' 'p_Result_22_11_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_22_12_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 12, i32 14) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 84 'partselect' 'p_Result_22_12_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_22_13_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 9, i32 11) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 85 'partselect' 'p_Result_22_13_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_22_14_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 6, i32 8) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 86 'partselect' 'p_Result_22_14_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_22_15_i_i = call i3 @_ssdm_op_PartSelect.i3.i56.i32.i32(i56 %xf_V, i32 3, i32 5) nounwind" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 87 'partselect' 'p_Result_22_15_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i56 %xf_V to i3" [test.cpp:6932->test.cpp:6941->test.cpp:6988]   --->   Operation 88 'trunc' 'tmp_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i3 %q_chunk_V_ret2_i_i to i1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 89 'trunc' 'tmp_11' <Predicate = (!tmp_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 41.4>
ST_2 : Operation 90 [1/1] (3.66ns)   --->   "%call_ret4_7_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_7_i_i, i3 %r_V_ret3_6_i_i) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 90 'call' 'call_ret4_7_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_7_i_i = extractvalue { i3, i3 } %call_ret4_7_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 91 'extractvalue' 'q_chunk_V_ret2_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_ret3_7_i_i = extractvalue { i3, i3 } %call_ret4_7_i_i, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 92 'extractvalue' 'r_V_ret3_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (3.66ns)   --->   "%call_ret4_8_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_8_i_i, i3 %r_V_ret3_7_i_i) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 93 'call' 'call_ret4_8_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_8_i_i = extractvalue { i3, i3 } %call_ret4_8_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 94 'extractvalue' 'q_chunk_V_ret2_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%r_V_ret3_8_i_i = extractvalue { i3, i3 } %call_ret4_8_i_i, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 95 'extractvalue' 'r_V_ret3_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (3.66ns)   --->   "%call_ret4_9_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_9_i_i, i3 %r_V_ret3_8_i_i) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 96 'call' 'call_ret4_9_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_9_i_i = extractvalue { i3, i3 } %call_ret4_9_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 97 'extractvalue' 'q_chunk_V_ret2_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%r_V_ret3_9_i_i = extractvalue { i3, i3 } %call_ret4_9_i_i, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 98 'extractvalue' 'r_V_ret3_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (3.66ns)   --->   "%call_ret4_i_i_9 = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_i_i_8, i3 %r_V_ret3_9_i_i) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 99 'call' 'call_ret4_i_i_9' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_i_i_10 = extractvalue { i3, i3 } %call_ret4_i_i_9, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 100 'extractvalue' 'q_chunk_V_ret2_i_i_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%r_V_ret3_i_i_11 = extractvalue { i3, i3 } %call_ret4_i_i_9, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 101 'extractvalue' 'r_V_ret3_i_i_11' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (3.66ns)   --->   "%call_ret4_10_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_10_i_i, i3 %r_V_ret3_i_i_11) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 102 'call' 'call_ret4_10_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_10_i_s = extractvalue { i3, i3 } %call_ret4_10_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 103 'extractvalue' 'q_chunk_V_ret2_10_i_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%r_V_ret3_10_i_i = extractvalue { i3, i3 } %call_ret4_10_i_i, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 104 'extractvalue' 'r_V_ret3_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (3.66ns)   --->   "%call_ret4_11_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_11_i_i, i3 %r_V_ret3_10_i_i) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 105 'call' 'call_ret4_11_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_11_i_s = extractvalue { i3, i3 } %call_ret4_11_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 106 'extractvalue' 'q_chunk_V_ret2_11_i_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%r_V_ret3_11_i_i = extractvalue { i3, i3 } %call_ret4_11_i_i, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 107 'extractvalue' 'r_V_ret3_11_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (3.66ns)   --->   "%call_ret4_12_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_12_i_i, i3 %r_V_ret3_11_i_i) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 108 'call' 'call_ret4_12_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_12_i_s = extractvalue { i3, i3 } %call_ret4_12_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 109 'extractvalue' 'q_chunk_V_ret2_12_i_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%r_V_ret3_12_i_i = extractvalue { i3, i3 } %call_ret4_12_i_i, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 110 'extractvalue' 'r_V_ret3_12_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (3.66ns)   --->   "%call_ret4_13_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_13_i_i, i3 %r_V_ret3_12_i_i) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 111 'call' 'call_ret4_13_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_13_i_s = extractvalue { i3, i3 } %call_ret4_13_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 112 'extractvalue' 'q_chunk_V_ret2_13_i_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%r_V_ret3_13_i_i = extractvalue { i3, i3 } %call_ret4_13_i_i, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 113 'extractvalue' 'r_V_ret3_13_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (3.66ns)   --->   "%call_ret4_14_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_14_i_i, i3 %r_V_ret3_13_i_i) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 114 'call' 'call_ret4_14_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_14_i_s = extractvalue { i3, i3 } %call_ret4_14_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 115 'extractvalue' 'q_chunk_V_ret2_14_i_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%r_V_ret3_14_i_i = extractvalue { i3, i3 } %call_ret4_14_i_i, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 116 'extractvalue' 'r_V_ret3_14_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (3.66ns)   --->   "%call_ret4_15_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %p_Result_22_15_i_i, i3 %r_V_ret3_14_i_i) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 117 'call' 'call_ret4_15_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_15_i_s = extractvalue { i3, i3 } %call_ret4_15_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 118 'extractvalue' 'q_chunk_V_ret2_15_i_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%r_V_ret3_15_i_i = extractvalue { i3, i3 } %call_ret4_15_i_i, 1" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 119 'extractvalue' 'r_V_ret3_15_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (3.66ns)   --->   "%call_ret4_16_i_i = call fastcc { i3, i3 } @lut_div7_chunk(i3 %tmp_10, i3 %r_V_ret3_15_i_i) nounwind" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 120 'call' 'call_ret4_16_i_i' <Predicate = (!tmp_1)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_16_i_s = extractvalue { i3, i3 } %call_ret4_16_i_i, 0" [test.cpp:6933->test.cpp:6941->test.cpp:6988]   --->   Operation 121 'extractvalue' 'q_chunk_V_ret2_16_i_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%new_mant_V_1 = call i52 @_ssdm_op_BitConcatenate.i52.i1.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3(i1 %tmp_11, i3 %q_chunk_V_ret2_1_i_i, i3 %q_chunk_V_ret2_2_i_i, i3 %q_chunk_V_ret2_3_i_i, i3 %q_chunk_V_ret2_4_i_i, i3 %q_chunk_V_ret2_5_i_i, i3 %q_chunk_V_ret2_6_i_i, i3 %q_chunk_V_ret2_7_i_i, i3 %q_chunk_V_ret2_8_i_i, i3 %q_chunk_V_ret2_9_i_i, i3 %q_chunk_V_ret2_i_i_10, i3 %q_chunk_V_ret2_10_i_s, i3 %q_chunk_V_ret2_11_i_s, i3 %q_chunk_V_ret2_12_i_s, i3 %q_chunk_V_ret2_13_i_s, i3 %q_chunk_V_ret2_14_i_s, i3 %q_chunk_V_ret2_15_i_s, i3 %q_chunk_V_ret2_16_i_s)" [test.cpp:6988]   --->   Operation 122 'bitconcatenate' 'new_mant_V_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (1.06ns)   --->   "br label %._crit_edge416" [test.cpp:6989]   --->   Operation 123 'br' <Predicate = (!tmp_1)> <Delay = 1.06>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i52 [ %new_mant_V_1, %_ifconv1 ], [ %new_mant_V, %_ifconv ]"   --->   Operation 124 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [test.cpp:6571->test.cpp:6990]   --->   Operation 125 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_s to double" [test.cpp:6572->test.cpp:6990]   --->   Operation 126 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "ret double %out" [test.cpp:6991]   --->   Operation 127 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3            (specbitsmap   ) [ 000]
StgValue_4            (specbitsmap   ) [ 000]
StgValue_5            (spectopmodule ) [ 000]
in_read               (read          ) [ 000]
StgValue_7            (speclatency   ) [ 000]
p_Val2_s              (bitcast       ) [ 000]
p_Repl2_2             (bitselect     ) [ 001]
new_exp_V             (partselect    ) [ 000]
new_mant_V            (trunc         ) [ 011]
xf_V_5_cast           (zext          ) [ 000]
tmp                   (icmp          ) [ 000]
shift_V_cast_cast     (select        ) [ 000]
tmp_1                 (icmp          ) [ 011]
tmp_2                 (icmp          ) [ 000]
new_exp_V_1           (sub           ) [ 000]
p_new_exp_V_1         (select        ) [ 000]
tmp_7                 (or            ) [ 000]
p_Repl2_1             (select        ) [ 001]
StgValue_21           (br            ) [ 011]
tmp_4                 (icmp          ) [ 000]
tmp_5                 (icmp          ) [ 000]
tmp_9                 (partselect    ) [ 000]
icmp                  (icmp          ) [ 000]
shift_V               (sub           ) [ 000]
shift_V_1             (add           ) [ 000]
sel_tmp3_demorgan     (or            ) [ 000]
sel_tmp3              (xor           ) [ 000]
sel_tmp4              (and           ) [ 000]
shift_V_2             (select        ) [ 000]
shift_V_3             (select        ) [ 000]
sel_tmp7              (xor           ) [ 000]
sel_tmp8              (and           ) [ 000]
shift_V_4             (select        ) [ 000]
tmp_3                 (bitconcatenate) [ 000]
xf_V_1                (select        ) [ 000]
p_cast                (zext          ) [ 000]
tmp_s                 (zext          ) [ 000]
tmp_cast              (zext          ) [ 000]
r_V_3                 (lshr          ) [ 000]
r_V_1_cast            (zext          ) [ 000]
r_V_4                 (shl           ) [ 000]
xf_V_3                (select        ) [ 000]
xf_V                  (add           ) [ 000]
p_Result_i_i          (partselect    ) [ 000]
d_chunk_V             (zext          ) [ 000]
call_ret_i_i          (call          ) [ 000]
r_V                   (extractvalue  ) [ 000]
p_Result_22_i_i       (partselect    ) [ 000]
call_ret4_i_i         (call          ) [ 000]
q_chunk_V_ret2_i_i    (extractvalue  ) [ 000]
r_V_ret3_i_i          (extractvalue  ) [ 000]
p_Result_22_1_i_i     (partselect    ) [ 000]
call_ret4_1_i_i       (call          ) [ 000]
q_chunk_V_ret2_1_i_i  (extractvalue  ) [ 001]
r_V_ret3_1_i_i        (extractvalue  ) [ 000]
p_Result_22_2_i_i     (partselect    ) [ 000]
call_ret4_2_i_i       (call          ) [ 000]
q_chunk_V_ret2_2_i_i  (extractvalue  ) [ 001]
r_V_ret3_2_i_i        (extractvalue  ) [ 000]
p_Result_22_3_i_i     (partselect    ) [ 000]
call_ret4_3_i_i       (call          ) [ 000]
q_chunk_V_ret2_3_i_i  (extractvalue  ) [ 001]
r_V_ret3_3_i_i        (extractvalue  ) [ 000]
p_Result_22_4_i_i     (partselect    ) [ 000]
call_ret4_4_i_i       (call          ) [ 000]
q_chunk_V_ret2_4_i_i  (extractvalue  ) [ 001]
r_V_ret3_4_i_i        (extractvalue  ) [ 000]
p_Result_22_5_i_i     (partselect    ) [ 000]
call_ret4_5_i_i       (call          ) [ 000]
q_chunk_V_ret2_5_i_i  (extractvalue  ) [ 001]
r_V_ret3_5_i_i        (extractvalue  ) [ 000]
p_Result_22_6_i_i     (partselect    ) [ 000]
call_ret4_6_i_i       (call          ) [ 000]
q_chunk_V_ret2_6_i_i  (extractvalue  ) [ 001]
r_V_ret3_6_i_i        (extractvalue  ) [ 001]
p_Result_22_7_i_i     (partselect    ) [ 001]
p_Result_22_8_i_i     (partselect    ) [ 001]
p_Result_22_9_i_i     (partselect    ) [ 001]
p_Result_22_i_i_8     (partselect    ) [ 001]
p_Result_22_10_i_i    (partselect    ) [ 001]
p_Result_22_11_i_i    (partselect    ) [ 001]
p_Result_22_12_i_i    (partselect    ) [ 001]
p_Result_22_13_i_i    (partselect    ) [ 001]
p_Result_22_14_i_i    (partselect    ) [ 001]
p_Result_22_15_i_i    (partselect    ) [ 001]
tmp_10                (trunc         ) [ 001]
tmp_11                (trunc         ) [ 001]
call_ret4_7_i_i       (call          ) [ 000]
q_chunk_V_ret2_7_i_i  (extractvalue  ) [ 000]
r_V_ret3_7_i_i        (extractvalue  ) [ 000]
call_ret4_8_i_i       (call          ) [ 000]
q_chunk_V_ret2_8_i_i  (extractvalue  ) [ 000]
r_V_ret3_8_i_i        (extractvalue  ) [ 000]
call_ret4_9_i_i       (call          ) [ 000]
q_chunk_V_ret2_9_i_i  (extractvalue  ) [ 000]
r_V_ret3_9_i_i        (extractvalue  ) [ 000]
call_ret4_i_i_9       (call          ) [ 000]
q_chunk_V_ret2_i_i_10 (extractvalue  ) [ 000]
r_V_ret3_i_i_11       (extractvalue  ) [ 000]
call_ret4_10_i_i      (call          ) [ 000]
q_chunk_V_ret2_10_i_s (extractvalue  ) [ 000]
r_V_ret3_10_i_i       (extractvalue  ) [ 000]
call_ret4_11_i_i      (call          ) [ 000]
q_chunk_V_ret2_11_i_s (extractvalue  ) [ 000]
r_V_ret3_11_i_i       (extractvalue  ) [ 000]
call_ret4_12_i_i      (call          ) [ 000]
q_chunk_V_ret2_12_i_s (extractvalue  ) [ 000]
r_V_ret3_12_i_i       (extractvalue  ) [ 000]
call_ret4_13_i_i      (call          ) [ 000]
q_chunk_V_ret2_13_i_s (extractvalue  ) [ 000]
r_V_ret3_13_i_i       (extractvalue  ) [ 000]
call_ret4_14_i_i      (call          ) [ 000]
q_chunk_V_ret2_14_i_s (extractvalue  ) [ 000]
r_V_ret3_14_i_i       (extractvalue  ) [ 000]
call_ret4_15_i_i      (call          ) [ 000]
q_chunk_V_ret2_15_i_s (extractvalue  ) [ 000]
r_V_ret3_15_i_i       (extractvalue  ) [ 000]
call_ret4_16_i_i      (call          ) [ 000]
q_chunk_V_ret2_16_i_s (extractvalue  ) [ 000]
new_mant_V_1          (bitconcatenate) [ 000]
StgValue_123          (br            ) [ 000]
p_Repl2_s             (phi           ) [ 001]
p_Result_s            (bitconcatenate) [ 000]
out                   (bitcast       ) [ 000]
StgValue_127          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_double_div7_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div7_chunk"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i1.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="in_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="142" class="1005" name="p_Repl2_s_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="52" slack="2147483647"/>
<pin id="144" dir="1" index="1" bw="52" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Repl2_s (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_Repl2_s_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="52" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="52" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_s/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_lut_div7_chunk_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i/1 call_ret4_7_i_i/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_lut_div7_chunk_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="3" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_i_i/1 call_ret4_8_i_i/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_lut_div7_chunk_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_1_i_i/1 call_ret4_9_i_i/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_lut_div7_chunk_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_2_i_i/1 call_ret4_i_i_9/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_lut_div7_chunk_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_3_i_i/1 call_ret4_10_i_i/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_lut_div7_chunk_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="3" slack="0"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_4_i_i/1 call_ret4_11_i_i/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_lut_div7_chunk_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_5_i_i/1 call_ret4_12_i_i/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_lut_div7_chunk_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_6_i_i/1 call_ret4_13_i_i/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="call_ret4_14_i_i_lut_div7_chunk_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="1"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_14_i_i/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="call_ret4_15_i_i_lut_div7_chunk_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="1"/>
<pin id="209" dir="0" index="2" bw="3" slack="0"/>
<pin id="210" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_15_i_i/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="call_ret4_16_i_i_lut_div7_chunk_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="1"/>
<pin id="215" dir="0" index="2" bw="3" slack="0"/>
<pin id="216" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_16_i_i/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/1 r_V_ret3_7_i_i/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_i_i/1 q_chunk_V_ret2_8_i_i/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_i_i/1 r_V_ret3_8_i_i/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_1_i_i/1 q_chunk_V_ret2_9_i_i/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_1_i_i/1 r_V_ret3_9_i_i/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_2_i_i/1 q_chunk_V_ret2_i_i_10/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_2_i_i/1 r_V_ret3_i_i_11/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_3_i_i/1 q_chunk_V_ret2_10_i_s/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_3_i_i/1 r_V_ret3_10_i_i/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_4_i_i/1 q_chunk_V_ret2_11_i_s/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_4_i_i/1 r_V_ret3_11_i_i/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_5_i_i/1 q_chunk_V_ret2_12_i_s/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_5_i_i/1 r_V_ret3_12_i_i/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_6_i_i/1 q_chunk_V_ret2_13_i_s/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_6_i_i/1 r_V_ret3_13_i_i/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_Val2_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_Repl2_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="0" index="2" bw="7" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="new_exp_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="0" index="2" bw="7" slack="0"/>
<pin id="302" dir="0" index="3" bw="7" slack="0"/>
<pin id="303" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="new_mant_V_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xf_V_5_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="52" slack="0"/>
<pin id="314" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_5_cast/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="52" slack="0"/>
<pin id="318" dir="0" index="1" bw="52" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="shift_V_cast_cast_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="0"/>
<pin id="325" dir="0" index="2" bw="3" slack="0"/>
<pin id="326" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="11" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="new_exp_V_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="0"/>
<pin id="344" dir="0" index="1" bw="3" slack="0"/>
<pin id="345" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_new_exp_V_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_7_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_Repl2_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="11" slack="0"/>
<pin id="365" dir="0" index="2" bw="11" slack="0"/>
<pin id="366" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="11" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_9_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="0"/>
<pin id="385" dir="0" index="2" bw="7" slack="0"/>
<pin id="386" dir="0" index="3" bw="7" slack="0"/>
<pin id="387" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="shift_V_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="11" slack="0"/>
<pin id="401" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="shift_V_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="11" slack="0"/>
<pin id="407" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sel_tmp3_demorgan_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp3_demorgan/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sel_tmp3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sel_tmp4_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="shift_V_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="11" slack="0"/>
<pin id="431" dir="0" index="2" bw="11" slack="0"/>
<pin id="432" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="shift_V_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="11" slack="0"/>
<pin id="440" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sel_tmp7_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sel_tmp8_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="shift_V_4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="3" slack="0"/>
<pin id="459" dir="0" index="2" bw="11" slack="0"/>
<pin id="460" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="53" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="52" slack="0"/>
<pin id="468" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="xf_V_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="52" slack="0"/>
<pin id="475" dir="0" index="2" bw="53" slack="0"/>
<pin id="476" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="53" slack="0"/>
<pin id="482" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_s_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="11" slack="0"/>
<pin id="486" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="11" slack="0"/>
<pin id="490" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="r_V_3_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="53" slack="0"/>
<pin id="494" dir="0" index="1" bw="11" slack="0"/>
<pin id="495" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="r_V_1_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="53" slack="0"/>
<pin id="500" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1_cast/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="r_V_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="53" slack="0"/>
<pin id="504" dir="0" index="1" bw="11" slack="0"/>
<pin id="505" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="xf_V_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="53" slack="0"/>
<pin id="511" dir="0" index="2" bw="56" slack="0"/>
<pin id="512" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_3/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="xf_V_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="0"/>
<pin id="518" dir="0" index="1" bw="56" slack="0"/>
<pin id="519" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_Result_i_i_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="0"/>
<pin id="524" dir="0" index="1" bw="56" slack="0"/>
<pin id="525" dir="0" index="2" bw="7" slack="0"/>
<pin id="526" dir="0" index="3" bw="7" slack="0"/>
<pin id="527" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="d_chunk_V_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="p_Result_22_i_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="3" slack="0"/>
<pin id="539" dir="0" index="1" bw="56" slack="0"/>
<pin id="540" dir="0" index="2" bw="7" slack="0"/>
<pin id="541" dir="0" index="3" bw="7" slack="0"/>
<pin id="542" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_i_i/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_Result_22_1_i_i_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="3" slack="0"/>
<pin id="550" dir="0" index="1" bw="56" slack="0"/>
<pin id="551" dir="0" index="2" bw="7" slack="0"/>
<pin id="552" dir="0" index="3" bw="7" slack="0"/>
<pin id="553" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_1_i_i/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="p_Result_22_2_i_i_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="3" slack="0"/>
<pin id="561" dir="0" index="1" bw="56" slack="0"/>
<pin id="562" dir="0" index="2" bw="7" slack="0"/>
<pin id="563" dir="0" index="3" bw="7" slack="0"/>
<pin id="564" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_2_i_i/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_Result_22_3_i_i_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="0"/>
<pin id="572" dir="0" index="1" bw="56" slack="0"/>
<pin id="573" dir="0" index="2" bw="7" slack="0"/>
<pin id="574" dir="0" index="3" bw="7" slack="0"/>
<pin id="575" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_3_i_i/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="p_Result_22_4_i_i_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="0"/>
<pin id="583" dir="0" index="1" bw="56" slack="0"/>
<pin id="584" dir="0" index="2" bw="7" slack="0"/>
<pin id="585" dir="0" index="3" bw="7" slack="0"/>
<pin id="586" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_4_i_i/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_Result_22_5_i_i_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="56" slack="0"/>
<pin id="595" dir="0" index="2" bw="7" slack="0"/>
<pin id="596" dir="0" index="3" bw="7" slack="0"/>
<pin id="597" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_5_i_i/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="p_Result_22_6_i_i_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="0"/>
<pin id="605" dir="0" index="1" bw="56" slack="0"/>
<pin id="606" dir="0" index="2" bw="7" slack="0"/>
<pin id="607" dir="0" index="3" bw="7" slack="0"/>
<pin id="608" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_6_i_i/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_Result_22_7_i_i_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="0"/>
<pin id="616" dir="0" index="1" bw="56" slack="0"/>
<pin id="617" dir="0" index="2" bw="6" slack="0"/>
<pin id="618" dir="0" index="3" bw="7" slack="0"/>
<pin id="619" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_7_i_i/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_Result_22_8_i_i_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="0"/>
<pin id="626" dir="0" index="1" bw="56" slack="0"/>
<pin id="627" dir="0" index="2" bw="6" slack="0"/>
<pin id="628" dir="0" index="3" bw="6" slack="0"/>
<pin id="629" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_8_i_i/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="p_Result_22_9_i_i_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="0"/>
<pin id="636" dir="0" index="1" bw="56" slack="0"/>
<pin id="637" dir="0" index="2" bw="6" slack="0"/>
<pin id="638" dir="0" index="3" bw="6" slack="0"/>
<pin id="639" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_9_i_i/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="p_Result_22_i_i_8_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="3" slack="0"/>
<pin id="646" dir="0" index="1" bw="56" slack="0"/>
<pin id="647" dir="0" index="2" bw="6" slack="0"/>
<pin id="648" dir="0" index="3" bw="6" slack="0"/>
<pin id="649" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_i_i_8/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="p_Result_22_10_i_i_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="3" slack="0"/>
<pin id="656" dir="0" index="1" bw="56" slack="0"/>
<pin id="657" dir="0" index="2" bw="6" slack="0"/>
<pin id="658" dir="0" index="3" bw="6" slack="0"/>
<pin id="659" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_10_i_i/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_Result_22_11_i_i_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="3" slack="0"/>
<pin id="666" dir="0" index="1" bw="56" slack="0"/>
<pin id="667" dir="0" index="2" bw="5" slack="0"/>
<pin id="668" dir="0" index="3" bw="6" slack="0"/>
<pin id="669" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_11_i_i/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="p_Result_22_12_i_i_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="3" slack="0"/>
<pin id="676" dir="0" index="1" bw="56" slack="0"/>
<pin id="677" dir="0" index="2" bw="5" slack="0"/>
<pin id="678" dir="0" index="3" bw="5" slack="0"/>
<pin id="679" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_12_i_i/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="p_Result_22_13_i_i_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="3" slack="0"/>
<pin id="686" dir="0" index="1" bw="56" slack="0"/>
<pin id="687" dir="0" index="2" bw="5" slack="0"/>
<pin id="688" dir="0" index="3" bw="5" slack="0"/>
<pin id="689" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_13_i_i/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="p_Result_22_14_i_i_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="3" slack="0"/>
<pin id="696" dir="0" index="1" bw="56" slack="0"/>
<pin id="697" dir="0" index="2" bw="4" slack="0"/>
<pin id="698" dir="0" index="3" bw="5" slack="0"/>
<pin id="699" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_14_i_i/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="p_Result_22_15_i_i_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="3" slack="0"/>
<pin id="706" dir="0" index="1" bw="56" slack="0"/>
<pin id="707" dir="0" index="2" bw="3" slack="0"/>
<pin id="708" dir="0" index="3" bw="4" slack="0"/>
<pin id="709" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_15_i_i/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_10_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="56" slack="0"/>
<pin id="716" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_11_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="3" slack="0"/>
<pin id="720" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="q_chunk_V_ret2_7_i_i_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="6" slack="0"/>
<pin id="724" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_7_i_i/2 "/>
</bind>
</comp>

<comp id="726" class="1004" name="q_chunk_V_ret2_14_i_s_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="6" slack="0"/>
<pin id="728" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_14_i_s/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="r_V_ret3_14_i_i_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="6" slack="0"/>
<pin id="732" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_14_i_i/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="q_chunk_V_ret2_15_i_s_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="6" slack="0"/>
<pin id="737" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_15_i_s/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="r_V_ret3_15_i_i_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="6" slack="0"/>
<pin id="741" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_15_i_i/2 "/>
</bind>
</comp>

<comp id="744" class="1004" name="q_chunk_V_ret2_16_i_s_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="6" slack="0"/>
<pin id="746" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_16_i_s/2 "/>
</bind>
</comp>

<comp id="748" class="1004" name="new_mant_V_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="52" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="1"/>
<pin id="751" dir="0" index="2" bw="3" slack="1"/>
<pin id="752" dir="0" index="3" bw="3" slack="1"/>
<pin id="753" dir="0" index="4" bw="3" slack="1"/>
<pin id="754" dir="0" index="5" bw="3" slack="1"/>
<pin id="755" dir="0" index="6" bw="3" slack="1"/>
<pin id="756" dir="0" index="7" bw="3" slack="1"/>
<pin id="757" dir="0" index="8" bw="3" slack="0"/>
<pin id="758" dir="0" index="9" bw="3" slack="0"/>
<pin id="759" dir="0" index="10" bw="3" slack="0"/>
<pin id="760" dir="0" index="11" bw="3" slack="0"/>
<pin id="761" dir="0" index="12" bw="3" slack="0"/>
<pin id="762" dir="0" index="13" bw="3" slack="0"/>
<pin id="763" dir="0" index="14" bw="3" slack="0"/>
<pin id="764" dir="0" index="15" bw="3" slack="0"/>
<pin id="765" dir="0" index="16" bw="3" slack="0"/>
<pin id="766" dir="0" index="17" bw="3" slack="0"/>
<pin id="767" dir="0" index="18" bw="3" slack="0"/>
<pin id="768" dir="1" index="19" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V_1/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="p_Result_s_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="64" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="1"/>
<pin id="785" dir="0" index="2" bw="11" slack="1"/>
<pin id="786" dir="0" index="3" bw="52" slack="0"/>
<pin id="787" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="out_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="64" slack="0"/>
<pin id="792" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/2 "/>
</bind>
</comp>

<comp id="794" class="1005" name="p_Repl2_2_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="1"/>
<pin id="796" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="799" class="1005" name="new_mant_V_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="52" slack="1"/>
<pin id="801" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_1_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="1"/>
<pin id="806" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="p_Repl2_1_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="11" slack="1"/>
<pin id="810" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="813" class="1005" name="q_chunk_V_ret2_1_i_i_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="3" slack="1"/>
<pin id="815" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_1_i_i "/>
</bind>
</comp>

<comp id="818" class="1005" name="q_chunk_V_ret2_2_i_i_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="3" slack="1"/>
<pin id="820" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_2_i_i "/>
</bind>
</comp>

<comp id="823" class="1005" name="q_chunk_V_ret2_3_i_i_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="3" slack="1"/>
<pin id="825" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_3_i_i "/>
</bind>
</comp>

<comp id="828" class="1005" name="q_chunk_V_ret2_4_i_i_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="3" slack="1"/>
<pin id="830" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_4_i_i "/>
</bind>
</comp>

<comp id="833" class="1005" name="q_chunk_V_ret2_5_i_i_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="3" slack="1"/>
<pin id="835" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_5_i_i "/>
</bind>
</comp>

<comp id="838" class="1005" name="q_chunk_V_ret2_6_i_i_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="3" slack="1"/>
<pin id="840" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_6_i_i "/>
</bind>
</comp>

<comp id="843" class="1005" name="r_V_ret3_6_i_i_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="3" slack="1"/>
<pin id="845" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret3_6_i_i "/>
</bind>
</comp>

<comp id="848" class="1005" name="p_Result_22_7_i_i_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="3" slack="1"/>
<pin id="850" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_7_i_i "/>
</bind>
</comp>

<comp id="853" class="1005" name="p_Result_22_8_i_i_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="3" slack="1"/>
<pin id="855" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_8_i_i "/>
</bind>
</comp>

<comp id="858" class="1005" name="p_Result_22_9_i_i_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="1"/>
<pin id="860" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_9_i_i "/>
</bind>
</comp>

<comp id="863" class="1005" name="p_Result_22_i_i_8_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="3" slack="1"/>
<pin id="865" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_i_i_8 "/>
</bind>
</comp>

<comp id="868" class="1005" name="p_Result_22_10_i_i_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="3" slack="1"/>
<pin id="870" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_10_i_i "/>
</bind>
</comp>

<comp id="873" class="1005" name="p_Result_22_11_i_i_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="3" slack="1"/>
<pin id="875" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_11_i_i "/>
</bind>
</comp>

<comp id="878" class="1005" name="p_Result_22_12_i_i_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="3" slack="1"/>
<pin id="880" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_12_i_i "/>
</bind>
</comp>

<comp id="883" class="1005" name="p_Result_22_13_i_i_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="3" slack="1"/>
<pin id="885" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_13_i_i "/>
</bind>
</comp>

<comp id="888" class="1005" name="p_Result_22_14_i_i_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="3" slack="1"/>
<pin id="890" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_14_i_i "/>
</bind>
</comp>

<comp id="893" class="1005" name="p_Result_22_15_i_i_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="3" slack="1"/>
<pin id="895" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_15_i_i "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_10_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="3" slack="1"/>
<pin id="900" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="903" class="1005" name="tmp_11_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="1"/>
<pin id="905" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="140"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="156"><net_src comp="60" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="62" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="60" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="60" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="60" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="60" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="60" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="60" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="60" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="151" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="226"><net_src comp="158" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="158" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="235"><net_src comp="164" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="164" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="244"><net_src comp="170" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="170" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="253"><net_src comp="176" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="176" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="262"><net_src comp="182" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="182" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="271"><net_src comp="188" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="188" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="280"><net_src comp="194" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="194" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="289"><net_src comp="136" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="304"><net_src comp="24" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="286" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="26" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="311"><net_src comp="286" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="308" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="30" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="34" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="298" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="322" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="298" pin="4"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="298" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="322" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="330" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="36" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="330" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="336" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="348" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="342" pin="2"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="298" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="38" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="322" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="298" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="40" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="286" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="42" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="396"><net_src comp="382" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="44" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="46" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="298" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="36" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="298" pin="4"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="370" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="376" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="48" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="392" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="398" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="404" pin="2"/><net_sink comp="428" pin=2"/></net>

<net id="441"><net_src comp="370" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="38" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="428" pin="3"/><net_sink comp="436" pin=2"/></net>

<net id="448"><net_src comp="370" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="48" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="376" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="444" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="322" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="436" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="469"><net_src comp="50" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="48" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="308" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="477"><net_src comp="370" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="312" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="464" pin="3"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="456" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="456" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="472" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="488" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="480" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="484" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="392" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="498" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="502" pin="2"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="52" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="508" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="528"><net_src comp="54" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="516" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="56" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="58" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="535"><net_src comp="522" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="543"><net_src comp="64" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="516" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="66" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="42" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="547"><net_src comp="537" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="554"><net_src comp="64" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="516" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="68" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="70" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="558"><net_src comp="548" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="565"><net_src comp="64" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="516" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="72" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="74" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="569"><net_src comp="559" pin="4"/><net_sink comp="170" pin=1"/></net>

<net id="576"><net_src comp="64" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="516" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="76" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="78" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="580"><net_src comp="570" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="587"><net_src comp="64" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="516" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="80" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="82" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="591"><net_src comp="581" pin="4"/><net_sink comp="182" pin=1"/></net>

<net id="598"><net_src comp="64" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="516" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="84" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="86" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="602"><net_src comp="592" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="609"><net_src comp="64" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="516" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="88" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="612"><net_src comp="90" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="613"><net_src comp="603" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="620"><net_src comp="64" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="516" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="92" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="94" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="630"><net_src comp="64" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="516" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="96" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="98" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="640"><net_src comp="64" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="516" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="100" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="102" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="650"><net_src comp="64" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="516" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="104" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="653"><net_src comp="106" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="660"><net_src comp="64" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="516" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="108" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="110" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="670"><net_src comp="64" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="516" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="112" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="114" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="680"><net_src comp="64" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="516" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="116" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="683"><net_src comp="118" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="690"><net_src comp="64" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="516" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="120" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="693"><net_src comp="122" pin="0"/><net_sink comp="684" pin=3"/></net>

<net id="700"><net_src comp="64" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="516" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="124" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="126" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="710"><net_src comp="64" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="516" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="128" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="130" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="717"><net_src comp="516" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="223" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="151" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="200" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="200" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="738"><net_src comp="206" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="206" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="747"><net_src comp="212" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="769"><net_src comp="132" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="770"><net_src comp="722" pin="1"/><net_sink comp="748" pin=8"/></net>

<net id="771"><net_src comp="223" pin="1"/><net_sink comp="748" pin=9"/></net>

<net id="772"><net_src comp="232" pin="1"/><net_sink comp="748" pin=10"/></net>

<net id="773"><net_src comp="241" pin="1"/><net_sink comp="748" pin=11"/></net>

<net id="774"><net_src comp="250" pin="1"/><net_sink comp="748" pin=12"/></net>

<net id="775"><net_src comp="259" pin="1"/><net_sink comp="748" pin=13"/></net>

<net id="776"><net_src comp="268" pin="1"/><net_sink comp="748" pin=14"/></net>

<net id="777"><net_src comp="277" pin="1"/><net_sink comp="748" pin=15"/></net>

<net id="778"><net_src comp="726" pin="1"/><net_sink comp="748" pin=16"/></net>

<net id="779"><net_src comp="735" pin="1"/><net_sink comp="748" pin=17"/></net>

<net id="780"><net_src comp="744" pin="1"/><net_sink comp="748" pin=18"/></net>

<net id="781"><net_src comp="748" pin="19"/><net_sink comp="145" pin=0"/></net>

<net id="788"><net_src comp="134" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="145" pin="4"/><net_sink comp="782" pin=3"/></net>

<net id="793"><net_src comp="782" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="290" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="802"><net_src comp="308" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="807"><net_src comp="330" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="362" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="782" pin=2"/></net>

<net id="816"><net_src comp="232" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="748" pin=2"/></net>

<net id="821"><net_src comp="241" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="748" pin=3"/></net>

<net id="826"><net_src comp="250" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="748" pin=4"/></net>

<net id="831"><net_src comp="259" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="748" pin=5"/></net>

<net id="836"><net_src comp="268" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="748" pin=6"/></net>

<net id="841"><net_src comp="277" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="748" pin=7"/></net>

<net id="846"><net_src comp="281" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="851"><net_src comp="614" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="856"><net_src comp="624" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="861"><net_src comp="634" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="866"><net_src comp="644" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="871"><net_src comp="654" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="876"><net_src comp="664" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="881"><net_src comp="674" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="886"><net_src comp="684" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="891"><net_src comp="694" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="896"><net_src comp="704" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="901"><net_src comp="714" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="906"><net_src comp="718" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="748" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_double_div7 : in_r | {1 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V : 1
		xf_V_5_cast : 2
		tmp : 2
		shift_V_cast_cast : 3
		tmp_1 : 2
		tmp_2 : 4
		new_exp_V_1 : 4
		p_new_exp_V_1 : 3
		tmp_7 : 5
		p_Repl2_1 : 5
		StgValue_21 : 3
		tmp_4 : 2
		tmp_5 : 4
		tmp_9 : 1
		icmp : 2
		shift_V : 2
		shift_V_1 : 2
		sel_tmp3_demorgan : 5
		sel_tmp3 : 5
		sel_tmp4 : 5
		shift_V_2 : 5
		shift_V_3 : 6
		sel_tmp7 : 3
		sel_tmp8 : 5
		shift_V_4 : 7
		tmp_3 : 2
		xf_V_1 : 3
		p_cast : 4
		tmp_s : 8
		tmp_cast : 8
		r_V_3 : 9
		r_V_1_cast : 10
		r_V_4 : 9
		xf_V_3 : 11
		xf_V : 12
		p_Result_i_i : 13
		d_chunk_V : 14
		call_ret_i_i : 15
		r_V : 16
		p_Result_22_i_i : 13
		call_ret4_i_i : 17
		q_chunk_V_ret2_i_i : 18
		r_V_ret3_i_i : 18
		p_Result_22_1_i_i : 13
		call_ret4_1_i_i : 19
		q_chunk_V_ret2_1_i_i : 20
		r_V_ret3_1_i_i : 20
		p_Result_22_2_i_i : 13
		call_ret4_2_i_i : 21
		q_chunk_V_ret2_2_i_i : 22
		r_V_ret3_2_i_i : 22
		p_Result_22_3_i_i : 13
		call_ret4_3_i_i : 23
		q_chunk_V_ret2_3_i_i : 24
		r_V_ret3_3_i_i : 24
		p_Result_22_4_i_i : 13
		call_ret4_4_i_i : 25
		q_chunk_V_ret2_4_i_i : 26
		r_V_ret3_4_i_i : 26
		p_Result_22_5_i_i : 13
		call_ret4_5_i_i : 27
		q_chunk_V_ret2_5_i_i : 28
		r_V_ret3_5_i_i : 28
		p_Result_22_6_i_i : 13
		call_ret4_6_i_i : 29
		q_chunk_V_ret2_6_i_i : 30
		r_V_ret3_6_i_i : 30
		p_Result_22_7_i_i : 13
		p_Result_22_8_i_i : 13
		p_Result_22_9_i_i : 13
		p_Result_22_i_i_8 : 13
		p_Result_22_10_i_i : 13
		p_Result_22_11_i_i : 13
		p_Result_22_12_i_i : 13
		p_Result_22_13_i_i : 13
		p_Result_22_14_i_i : 13
		p_Result_22_15_i_i : 13
		tmp_10 : 13
		tmp_11 : 19
	State 2
		q_chunk_V_ret2_7_i_i : 1
		r_V_ret3_7_i_i : 1
		call_ret4_8_i_i : 2
		q_chunk_V_ret2_8_i_i : 3
		r_V_ret3_8_i_i : 3
		call_ret4_9_i_i : 4
		q_chunk_V_ret2_9_i_i : 5
		r_V_ret3_9_i_i : 5
		call_ret4_i_i_9 : 6
		q_chunk_V_ret2_i_i_10 : 7
		r_V_ret3_i_i_11 : 7
		call_ret4_10_i_i : 8
		q_chunk_V_ret2_10_i_s : 9
		r_V_ret3_10_i_i : 9
		call_ret4_11_i_i : 10
		q_chunk_V_ret2_11_i_s : 11
		r_V_ret3_11_i_i : 11
		call_ret4_12_i_i : 12
		q_chunk_V_ret2_12_i_s : 13
		r_V_ret3_12_i_i : 13
		call_ret4_13_i_i : 14
		q_chunk_V_ret2_13_i_s : 15
		r_V_ret3_13_i_i : 15
		call_ret4_14_i_i : 16
		q_chunk_V_ret2_14_i_s : 17
		r_V_ret3_14_i_i : 17
		call_ret4_15_i_i : 18
		q_chunk_V_ret2_15_i_s : 19
		r_V_ret3_15_i_i : 19
		call_ret4_16_i_i : 20
		q_chunk_V_ret2_16_i_s : 21
		new_mant_V_1 : 22
		p_Repl2_s : 23
		p_Result_s : 24
		out : 25
		StgValue_127 : 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|          |        grp_lut_div7_chunk_fu_151       |    0    |   1638  |
|          |        grp_lut_div7_chunk_fu_158       |    0    |   1638  |
|          |        grp_lut_div7_chunk_fu_164       |    0    |   1638  |
|          |        grp_lut_div7_chunk_fu_170       |    0    |   1638  |
|          |        grp_lut_div7_chunk_fu_176       |    0    |   1638  |
|   call   |        grp_lut_div7_chunk_fu_182       |    0    |   1638  |
|          |        grp_lut_div7_chunk_fu_188       |    0    |   1638  |
|          |        grp_lut_div7_chunk_fu_194       |    0    |   1638  |
|          | call_ret4_14_i_i_lut_div7_chunk_fu_200 |    0    |   1638  |
|          | call_ret4_15_i_i_lut_div7_chunk_fu_206 |    0    |   1638  |
|          | call_ret4_16_i_i_lut_div7_chunk_fu_212 |    0    |   1638  |
|----------|----------------------------------------|---------|---------|
|   lshr   |              r_V_3_fu_492              |    0    |   160   |
|----------|----------------------------------------|---------|---------|
|    shl   |              r_V_4_fu_502              |    0    |   160   |
|----------|----------------------------------------|---------|---------|
|          |        shift_V_cast_cast_fu_322        |    0    |    3    |
|          |          p_new_exp_V_1_fu_348          |    0    |    2    |
|          |            p_Repl2_1_fu_362            |    0    |    11   |
|  select  |            shift_V_2_fu_428            |    0    |    11   |
|          |            shift_V_3_fu_436            |    0    |    11   |
|          |            shift_V_4_fu_456            |    0    |    11   |
|          |              xf_V_1_fu_472             |    0    |    53   |
|          |              xf_V_3_fu_508             |    0    |    56   |
|----------|----------------------------------------|---------|---------|
|          |               tmp_fu_316               |    0    |    29   |
|          |              tmp_1_fu_330              |    0    |    13   |
|   icmp   |              tmp_2_fu_336              |    0    |    13   |
|          |              tmp_4_fu_370              |    0    |    13   |
|          |              tmp_5_fu_376              |    0    |    13   |
|          |               icmp_fu_392              |    0    |    13   |
|----------|----------------------------------------|---------|---------|
|    add   |            shift_V_1_fu_404            |    0    |    18   |
|          |               xf_V_fu_516              |    0    |    63   |
|----------|----------------------------------------|---------|---------|
|    sub   |           new_exp_V_1_fu_342           |    0    |    18   |
|          |             shift_V_fu_398             |    0    |    18   |
|----------|----------------------------------------|---------|---------|
|    or    |              tmp_7_fu_356              |    0    |    6    |
|          |        sel_tmp3_demorgan_fu_410        |    0    |    6    |
|----------|----------------------------------------|---------|---------|
|    xor   |             sel_tmp3_fu_416            |    0    |    6    |
|          |             sel_tmp7_fu_444            |    0    |    6    |
|----------|----------------------------------------|---------|---------|
|    and   |             sel_tmp4_fu_422            |    0    |    6    |
|          |             sel_tmp8_fu_450            |    0    |    6    |
|----------|----------------------------------------|---------|---------|
|   read   |           in_read_read_fu_136          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |               grp_fu_218               |    0    |    0    |
|          |               grp_fu_223               |    0    |    0    |
|          |               grp_fu_227               |    0    |    0    |
|          |               grp_fu_232               |    0    |    0    |
|          |               grp_fu_236               |    0    |    0    |
|          |               grp_fu_241               |    0    |    0    |
|          |               grp_fu_245               |    0    |    0    |
|          |               grp_fu_250               |    0    |    0    |
|          |               grp_fu_254               |    0    |    0    |
|          |               grp_fu_259               |    0    |    0    |
|extractvalue|               grp_fu_263               |    0    |    0    |
|          |               grp_fu_268               |    0    |    0    |
|          |               grp_fu_272               |    0    |    0    |
|          |               grp_fu_277               |    0    |    0    |
|          |               grp_fu_281               |    0    |    0    |
|          |       q_chunk_V_ret2_7_i_i_fu_722      |    0    |    0    |
|          |      q_chunk_V_ret2_14_i_s_fu_726      |    0    |    0    |
|          |         r_V_ret3_14_i_i_fu_730         |    0    |    0    |
|          |      q_chunk_V_ret2_15_i_s_fu_735      |    0    |    0    |
|          |         r_V_ret3_15_i_i_fu_739         |    0    |    0    |
|          |      q_chunk_V_ret2_16_i_s_fu_744      |    0    |    0    |
|----------|----------------------------------------|---------|---------|
| bitselect|            p_Repl2_2_fu_290            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |            new_exp_V_fu_298            |    0    |    0    |
|          |              tmp_9_fu_382              |    0    |    0    |
|          |           p_Result_i_i_fu_522          |    0    |    0    |
|          |         p_Result_22_i_i_fu_537         |    0    |    0    |
|          |        p_Result_22_1_i_i_fu_548        |    0    |    0    |
|          |        p_Result_22_2_i_i_fu_559        |    0    |    0    |
|          |        p_Result_22_3_i_i_fu_570        |    0    |    0    |
|          |        p_Result_22_4_i_i_fu_581        |    0    |    0    |
|          |        p_Result_22_5_i_i_fu_592        |    0    |    0    |
|partselect|        p_Result_22_6_i_i_fu_603        |    0    |    0    |
|          |        p_Result_22_7_i_i_fu_614        |    0    |    0    |
|          |        p_Result_22_8_i_i_fu_624        |    0    |    0    |
|          |        p_Result_22_9_i_i_fu_634        |    0    |    0    |
|          |        p_Result_22_i_i_8_fu_644        |    0    |    0    |
|          |        p_Result_22_10_i_i_fu_654       |    0    |    0    |
|          |        p_Result_22_11_i_i_fu_664       |    0    |    0    |
|          |        p_Result_22_12_i_i_fu_674       |    0    |    0    |
|          |        p_Result_22_13_i_i_fu_684       |    0    |    0    |
|          |        p_Result_22_14_i_i_fu_694       |    0    |    0    |
|          |        p_Result_22_15_i_i_fu_704       |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |            new_mant_V_fu_308           |    0    |    0    |
|   trunc  |              tmp_10_fu_714             |    0    |    0    |
|          |              tmp_11_fu_718             |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |           xf_V_5_cast_fu_312           |    0    |    0    |
|          |              p_cast_fu_480             |    0    |    0    |
|   zext   |              tmp_s_fu_484              |    0    |    0    |
|          |             tmp_cast_fu_488            |    0    |    0    |
|          |            r_V_1_cast_fu_498           |    0    |    0    |
|          |            d_chunk_V_fu_532            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |              tmp_3_fu_464              |    0    |    0    |
|bitconcatenate|           new_mant_V_1_fu_748          |    0    |    0    |
|          |            p_Result_s_fu_782           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |  18743  |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     new_mant_V_reg_799     |   52   |
|      p_Repl2_1_reg_808     |   11   |
|      p_Repl2_2_reg_794     |    1   |
|      p_Repl2_s_reg_142     |   52   |
| p_Result_22_10_i_i_reg_868 |    3   |
| p_Result_22_11_i_i_reg_873 |    3   |
| p_Result_22_12_i_i_reg_878 |    3   |
| p_Result_22_13_i_i_reg_883 |    3   |
| p_Result_22_14_i_i_reg_888 |    3   |
| p_Result_22_15_i_i_reg_893 |    3   |
|  p_Result_22_7_i_i_reg_848 |    3   |
|  p_Result_22_8_i_i_reg_853 |    3   |
|  p_Result_22_9_i_i_reg_858 |    3   |
|  p_Result_22_i_i_8_reg_863 |    3   |
|q_chunk_V_ret2_1_i_i_reg_813|    3   |
|q_chunk_V_ret2_2_i_i_reg_818|    3   |
|q_chunk_V_ret2_3_i_i_reg_823|    3   |
|q_chunk_V_ret2_4_i_i_reg_828|    3   |
|q_chunk_V_ret2_5_i_i_reg_833|    3   |
|q_chunk_V_ret2_6_i_i_reg_838|    3   |
|   r_V_ret3_6_i_i_reg_843   |    3   |
|       tmp_10_reg_898       |    3   |
|       tmp_11_reg_903       |    1   |
|        tmp_1_reg_804       |    1   |
+----------------------------+--------+
|            Total           |   172  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div7_chunk_fu_151 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_151 |  p2  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_158 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_164 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_170 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_176 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_182 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_188 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div7_chunk_fu_194 |  p1  |   2  |   3  |    6   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   54   ||  9.549  ||    81   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  18743 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   81   |
|  Register |    -   |   172  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   172  |  18824 |
+-----------+--------+--------+--------+
