ARM GAS  /tmp/ccSySGVh.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"main.cpp"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  16              		.align	1
  17              		.syntax unified
  18              		.code	16
  19              		.thumb_func
  20              		.fpu softvfp
  22              	NVIC_EnableIRQ:
  23              	.LFB45:
  24              		.file 1 "mculib3/STM32F0_files/CMSIS/core_cm0.h"
   1:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**************************************************************************//**
   2:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @file     core_cm0.h
   3:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
   4:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @version  V4.30
   5:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @date     20. October 2015
   6:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
   7:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
   9:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    All rights reserved.
  10:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    Redistribution and use in source and binary forms, with or without
  11:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    modification, are permitted provided that the following conditions are met:
  12:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    - Redistributions of source code must retain the above copyright
  13:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      notice, this list of conditions and the following disclaimer.
  14:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    - Redistributions in binary form must reproduce the above copyright
  15:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      notice, this list of conditions and the following disclaimer in the
  16:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      documentation and/or other materials provided with the distribution.
  17:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      to endorse or promote products derived from this software without
  19:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      specific prior written permission.
  20:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    *
  21:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    ---------------------------------------------------------------------------*/
  33:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  34:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/ccSySGVh.s 			page 2


  35:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if   defined ( __ICCARM__ )
  36:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #pragma clang system_header   /* treat file as system include file */
  39:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
  40:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  41:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifndef __CORE_CM0_H_GENERIC
  42:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CORE_CM0_H_GENERIC
  43:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  44:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #include <stdint.h>
  45:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  46:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
  47:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  extern "C" {
  48:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
  49:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  50:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
  51:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  54:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      Function definitions in header files are used to allow 'inlining'.
  56:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  57:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      Unions are used for effective representation of core registers.
  59:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  60:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      Function-like macros are used to allow more efficient code.
  62:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
  63:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  64:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  65:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*******************************************************************************
  66:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  *                 CMSIS definitions
  67:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
  68:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
  69:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup Cortex_M0
  70:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
  71:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
  72:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  73:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*  CMSIS CM0 definitions */
  74:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
  77:mculib3/STM32F0_files/CMSIS/core_cm0.h ****                                     __CM0_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  79:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CORTEX_M                (0x00U)                                      /*!< Cortex-M Core *
  80:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  81:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  82:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if   defined ( __CC_ARM )
  83:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static __inline
  86:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  87:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static __inline
  91:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/ccSySGVh.s 			page 3


  92:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __GNUC__ )
  93:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
  96:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  97:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __ICCARM__ )
  98:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 101:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 102:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TMS470__ )
 103:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 105:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 106:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TASKING__ )
 107:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 110:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 111:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __CSMC__ )
 112:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __packed
 113:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 116:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 117:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #else
 118:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #error Unknown compiler
 119:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 120:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 121:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     This core does not support an FPU at all
 123:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 124:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __FPU_USED       0U
 125:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 126:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if defined ( __CC_ARM )
 127:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __TARGET_FPU_VFP
 128:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 129:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 130:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 131:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 132:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __ARM_PCS_VFP
 133:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 134:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 135:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 136:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __GNUC__ )
 137:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 138:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 140:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 141:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __ICCARM__ )
 142:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __ARMVFP__
 143:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 145:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 146:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TMS470__ )
 147:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __TI_VFP_SUPPORT__
 148:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
ARM GAS  /tmp/ccSySGVh.s 			page 4


 149:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 150:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 151:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TASKING__ )
 152:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __FPU_VFP__
 153:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 154:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 155:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 156:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __CSMC__ )
 157:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if ( __CSMC__ & 0x400U)
 158:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 159:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 160:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 161:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 162:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 163:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 164:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 165:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 166:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
 167:mculib3/STM32F0_files/CMSIS/core_cm0.h **** }
 168:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 169:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 170:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif /* __CORE_CM0_H_GENERIC */
 171:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 172:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifndef __CMSIS_GENERIC
 173:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 174:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifndef __CORE_CM0_H_DEPENDANT
 175:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CORE_CM0_H_DEPENDANT
 176:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 177:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
 178:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  extern "C" {
 179:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 180:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 181:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* check device defines and use defaults */
 182:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if defined __CHECK_DEVICE_DEFINES
 183:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #ifndef __CM0_REV
 184:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #define __CM0_REV               0x0000U
 185:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #warning "__CM0_REV not defined in device header file; using default!"
 186:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 187:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 188:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #ifndef __NVIC_PRIO_BITS
 189:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #define __NVIC_PRIO_BITS          2U
 190:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 191:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 192:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 193:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #ifndef __Vendor_SysTickConfig
 194:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #define __Vendor_SysTickConfig    0U
 195:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 196:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 197:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 198:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 199:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* IO definitions (access restrictions to peripheral registers) */
 200:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 201:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 202:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 203:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     <strong>IO Type Qualifiers</strong> are used
 204:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     \li to specify the access to peripheral variables.
 205:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     \li for automatic generation of peripheral register debug information.
ARM GAS  /tmp/ccSySGVh.s 			page 5


 206:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 207:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
 208:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 209:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #else
 210:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 211:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 212:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 213:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 214:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 215:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* following defines should be used for structure members */
 216:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 217:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 218:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 219:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 220:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group Cortex_M0 */
 221:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 222:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 223:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 224:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*******************************************************************************
 225:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  *                 Register Abstraction
 226:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   Core Register contain:
 227:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core Register
 228:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core NVIC Register
 229:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core SCB Register
 230:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core SysTick Register
 231:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
 232:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 233:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 234:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 235:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 236:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 237:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 238:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 239:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 240:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Core Register type definitions.
 241:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 242:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 243:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 244:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 245:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 246:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 247:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 248:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 249:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 250:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 251:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 252:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 253:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 254:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 255:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 256:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 257:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 258:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } APSR_Type;
 259:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 260:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* APSR Register Definitions */
 261:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 262:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
ARM GAS  /tmp/ccSySGVh.s 			page 6


 263:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 264:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 265:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 266:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 267:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 268:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 269:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 270:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 271:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 272:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 273:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 274:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 275:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 276:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 277:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 278:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 279:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 280:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 281:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 282:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 283:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 284:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 285:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } IPSR_Type;
 286:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 287:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* IPSR Register Definitions */
 288:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 289:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 290:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 291:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 292:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 293:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 294:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 295:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 296:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 297:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 298:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 299:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 300:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 301:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 302:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 303:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 304:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 305:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 306:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 307:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 308:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 309:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } xPSR_Type;
 310:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 311:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* xPSR Register Definitions */
 312:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 313:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 314:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 315:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 316:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 317:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 318:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 319:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
ARM GAS  /tmp/ccSySGVh.s 			page 7


 320:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 321:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 322:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 323:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 324:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 325:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 326:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 327:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 328:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 329:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 330:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 331:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 332:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Control Registers (CONTROL).
 333:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 334:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 335:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 336:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 337:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 338:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
 339:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 340:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 341:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 342:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 343:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } CONTROL_Type;
 344:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 345:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* CONTROL Register Definitions */
 346:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 347:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 348:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 349:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_CORE */
 350:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 351:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 352:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 353:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 354:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 355:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Type definitions for the NVIC Registers
 356:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 357:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 358:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 359:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 360:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 361:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 362:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef struct
 363:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 364:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 365:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED0[31U];
 366:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 367:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RSERVED1[31U];
 368:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 369:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED2[31U];
 370:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 371:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED3[31U];
 372:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED4[64U];
 373:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 374:mculib3/STM32F0_files/CMSIS/core_cm0.h **** }  NVIC_Type;
 375:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 376:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_NVIC */
ARM GAS  /tmp/ccSySGVh.s 			page 8


 377:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 378:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 379:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 380:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_core_register
 381:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 382:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Type definitions for the System Control Block Registers
 383:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 384:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 385:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 386:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 387:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Structure type to access the System Control Block (SCB).
 388:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 389:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef struct
 390:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 391:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 392:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 393:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED0;
 394:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 395:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 396:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 397:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED1;
 398:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 399:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 400:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } SCB_Type;
 401:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 402:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB CPUID Register Definitions */
 403:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 404:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 405:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 406:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 407:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 408:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 409:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 410:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 411:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 412:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 413:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 414:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 415:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 416:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 417:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 418:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB Interrupt Control State Register Definitions */
 419:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 420:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 421:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 422:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 423:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 424:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 425:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 426:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 427:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 428:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 429:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 430:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 431:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 432:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 433:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/ccSySGVh.s 			page 9


 434:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 435:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 436:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 437:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 438:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 439:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 440:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 441:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 442:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 443:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 446:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 447:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 448:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 449:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 450:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 451:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 452:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 453:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 454:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 455:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 456:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 457:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 458:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 459:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 460:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 461:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 462:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB System Control Register Definitions */
 463:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 464:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 465:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 466:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 467:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 468:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 469:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 470:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 471:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 472:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB Configuration Control Register Definitions */
 473:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 474:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 475:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 476:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 477:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 478:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 479:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB System Handler Control and State Register Definitions */
 480:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 481:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 482:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 483:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_SCB */
 484:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 485:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 486:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 487:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_core_register
 488:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 489:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Type definitions for the System Timer Registers.
 490:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
ARM GAS  /tmp/ccSySGVh.s 			page 10


 491:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 492:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 493:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 494:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Structure type to access the System Timer (SysTick).
 495:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 496:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef struct
 497:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 498:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 499:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 500:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 501:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 502:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } SysTick_Type;
 503:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 504:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Control / Status Register Definitions */
 505:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 506:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 507:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 508:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 509:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 510:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 511:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 512:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 513:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 514:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 515:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 516:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 517:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Reload Register Definitions */
 518:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 519:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 520:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 521:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Current Register Definitions */
 522:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 523:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 524:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 525:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Calibration Register Definitions */
 526:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 527:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 528:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 529:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 530:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 531:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 532:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 533:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 534:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 535:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_SysTick */
 536:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 537:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 538:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 539:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_core_register
 540:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 541:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ove
 542:mculib3/STM32F0_files/CMSIS/core_cm0.h ****             Therefore they are not covered by the Cortex-M0 header file.
 543:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 544:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 545:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_CoreDebug */
 546:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 547:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/ccSySGVh.s 			page 11


 548:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 549:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 550:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 551:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 552:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 553:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 554:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 555:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 556:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 557:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] field  Name of the register bit field.
 558:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] value  Value of the bit field.
 559:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \return           Masked and shifted value.
 560:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 561:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
 562:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 563:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 564:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 565:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] field  Name of the register bit field.
 566:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] value  Value of register.
 567:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \return           Masked and shifted bit field value.
 568:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 569:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
 570:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 571:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_core_bitfield */
 572:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 573:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 574:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 575:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 576:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_core_base     Core Definitions
 577:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Definitions for base addresses, unions, and structures.
 578:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 579:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 580:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 581:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* Memory mapping of Cortex-M0 Hardware */
 582:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 583:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 584:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 585:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 586:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 587:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 588:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 589:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 590:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 591:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 592:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} */
 593:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 594:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 595:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 596:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*******************************************************************************
 597:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  *                Hardware Abstraction Layer
 598:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   Core Function Interface contains:
 599:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core NVIC Functions
 600:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core SysTick Functions
 601:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core Register Access Functions
 602:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
 603:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 604:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
ARM GAS  /tmp/ccSySGVh.s 			page 12


 605:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 606:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 607:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 608:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 609:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* ##########################   NVIC functions  #################################### */
 610:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 611:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_Core_FunctionInterface
 612:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 613:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 614:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 615:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 616:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 617:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* Interrupt Priorities are WORD accessible only under ARMv6M                   */
 618:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */
 619:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 620:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 621:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 622:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 623:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 624:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 625:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief   Enable External Interrupt
 626:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
 627:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
 628:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 629:mculib3/STM32F0_files/CMSIS/core_cm0.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 630:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
  25              		.loc 1 630 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 8
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29 0000 80B5     		push	{r7, lr}
  30              	.LCFI0:
  31              		.cfi_def_cfa_offset 8
  32              		.cfi_offset 7, -8
  33              		.cfi_offset 14, -4
  34 0002 82B0     		sub	sp, sp, #8
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              	.LCFI2:
  39              		.cfi_def_cfa_register 7
  40 0006 0200     		movs	r2, r0
  41 0008 FB1D     		adds	r3, r7, #7
  42 000a 1A70     		strb	r2, [r3]
 631:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  43              		.loc 1 631 0
  44 000c FB1D     		adds	r3, r7, #7
  45 000e 1B78     		ldrb	r3, [r3]
  46 0010 5BB2     		sxtb	r3, r3
  47 0012 1F22     		movs	r2, #31
  48 0014 1A40     		ands	r2, r3
  49 0016 044B     		ldr	r3, .L2
  50 0018 0121     		movs	r1, #1
  51 001a 9140     		lsls	r1, r1, r2
  52 001c 0A00     		movs	r2, r1
  53 001e 1A60     		str	r2, [r3]
 632:mculib3/STM32F0_files/CMSIS/core_cm0.h **** }
ARM GAS  /tmp/ccSySGVh.s 			page 13


  54              		.loc 1 632 0
  55 0020 C046     		nop
  56 0022 BD46     		mov	sp, r7
  57 0024 02B0     		add	sp, sp, #8
  58              		@ sp needed
  59 0026 80BD     		pop	{r7, pc}
  60              	.L3:
  61              		.align	2
  62              	.L2:
  63 0028 00E100E0 		.word	-536813312
  64              		.cfi_endproc
  65              	.LFE45:
  67              		.section	.text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR12AHBprescalerE,"axG",%progbits,_ZN3mcu3RCC3setENS
  68              		.align	1
  69              		.weak	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR12AHBprescalerE
  70              		.syntax unified
  71              		.code	16
  72              		.thumb_func
  73              		.fpu softvfp
  75              	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR12AHBprescalerE:
  76              	.LFB57:
  77              		.file 2 "mculib3/src/periph/rcc_f0.h"
   1:mculib3/src/periph/rcc_f0.h **** #pragma once
   2:mculib3/src/periph/rcc_f0.h **** 
   3:mculib3/src/periph/rcc_f0.h **** #include "bits_rcc_f0.h"
   4:mculib3/src/periph/rcc_f0.h **** 
   5:mculib3/src/periph/rcc_f0.h **** namespace mcu {
   6:mculib3/src/periph/rcc_f0.h **** 
   7:mculib3/src/periph/rcc_f0.h **** class RCC {
   8:mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::CR      CR;         // clock control register,                offset: 0x00
   9:mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::CFGR    CFGR;       // clock configuration register,          offset: 0x04
  10:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CIR;        // clock interrupt register,              offset: 0x08
  11:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          APB2RSTR;   // APB2 peripheral reset register,        offset: 0x0C
  12:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          APB1RSTR;   // APB1 peripheral reset register,        offset: 0x10
  13:mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::AHBENR  AHBENR;     // AHB peripheral clock register,         offset: 0x14
  14:mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::APB2ENR APB2ENR;    // APB2 peripheral clock enable register, offset: 0x18
  15:mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::APB1ENR APB1ENR;    // APB1 peripheral clock enable register, offset: 0x1C
  16:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          BDCR;       // Backup domain control register,        offset: 0x20
  17:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CSR;        // clock control & status register,       offset: 0x24
  18:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          AHBRSTR;    // AHB peripheral reset register,         offset: 0x28
  19:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CFGR2;      // clock configuration register 2,        offset: 0x2C
  20:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CFGR3;      // clock configuration register 3,        offset: 0x30
  21:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CR2;        // clock control register 2,              offset: 0x34
  22:mculib3/src/periph/rcc_f0.h **** 
  23:mculib3/src/periph/rcc_f0.h **** 
  24:mculib3/src/periph/rcc_f0.h **** public:
  25:mculib3/src/periph/rcc_f0.h **** 	using CMSIS_type    = RCC_TypeDef;
  26:mculib3/src/periph/rcc_f0.h **** 	using AHBprescaler  = RCC_bits::CFGR::AHBprescaler;
  27:mculib3/src/periph/rcc_f0.h **** 	using APBprescaler  = RCC_bits::CFGR::APBprescaler;
  28:mculib3/src/periph/rcc_f0.h **** 	using SystemClock   = RCC_bits::CFGR::SystemClock;
  29:mculib3/src/periph/rcc_f0.h **** 	using PLLsource     = RCC_bits::CFGR::PLLsource;
  30:mculib3/src/periph/rcc_f0.h **** 	using PLLmultiplier = RCC_bits::CFGR::PLLmultiplier;
  31:mculib3/src/periph/rcc_f0.h **** 
  32:mculib3/src/periph/rcc_f0.h **** 	auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  33:mculib3/src/periph/rcc_f0.h **** 
  34:mculib3/src/periph/rcc_f0.h **** 	RCC& set (AHBprescaler  v) { CFGR.HPRE   = v; return *this; }
  78              		.loc 2 34 0
ARM GAS  /tmp/ccSySGVh.s 			page 14


  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 8
  81              		@ frame_needed = 1, uses_anonymous_args = 0
  82 0000 80B5     		push	{r7, lr}
  83              	.LCFI3:
  84              		.cfi_def_cfa_offset 8
  85              		.cfi_offset 7, -8
  86              		.cfi_offset 14, -4
  87 0002 82B0     		sub	sp, sp, #8
  88              	.LCFI4:
  89              		.cfi_def_cfa_offset 16
  90 0004 00AF     		add	r7, sp, #0
  91              	.LCFI5:
  92              		.cfi_def_cfa_register 7
  93 0006 7860     		str	r0, [r7, #4]
  94 0008 0A00     		movs	r2, r1
  95 000a FB1C     		adds	r3, r7, #3
  96 000c 1A70     		strb	r2, [r3]
  97              		.loc 2 34 0
  98 000e FB1C     		adds	r3, r7, #3
  99 0010 1B78     		ldrb	r3, [r3]
 100 0012 0F22     		movs	r2, #15
 101 0014 1340     		ands	r3, r2
 102 0016 DAB2     		uxtb	r2, r3
 103 0018 7B68     		ldr	r3, [r7, #4]
 104 001a 0F21     		movs	r1, #15
 105 001c 0A40     		ands	r2, r1
 106 001e 1201     		lsls	r2, r2, #4
 107 0020 5968     		ldr	r1, [r3, #4]
 108 0022 F020     		movs	r0, #240
 109 0024 8143     		bics	r1, r0
 110 0026 0A43     		orrs	r2, r1
 111 0028 5A60     		str	r2, [r3, #4]
 112 002a 7B68     		ldr	r3, [r7, #4]
 113 002c 1800     		movs	r0, r3
 114 002e BD46     		mov	sp, r7
 115 0030 02B0     		add	sp, sp, #8
 116              		@ sp needed
 117 0032 80BD     		pop	{r7, pc}
 118              		.cfi_endproc
 119              	.LFE57:
 121              		.section	.text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR12APBprescalerE,"axG",%progbits,_ZN3mcu3RCC3setENS
 122              		.align	1
 123              		.weak	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR12APBprescalerE
 124              		.syntax unified
 125              		.code	16
 126              		.thumb_func
 127              		.fpu softvfp
 129              	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR12APBprescalerE:
 130              	.LFB58:
  35:mculib3/src/periph/rcc_f0.h **** 	RCC& set (APBprescaler  v) { CFGR.PPRE   = v; return *this; }
 131              		.loc 2 35 0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 8
 134              		@ frame_needed = 1, uses_anonymous_args = 0
 135 0000 80B5     		push	{r7, lr}
 136              	.LCFI6:
ARM GAS  /tmp/ccSySGVh.s 			page 15


 137              		.cfi_def_cfa_offset 8
 138              		.cfi_offset 7, -8
 139              		.cfi_offset 14, -4
 140 0002 82B0     		sub	sp, sp, #8
 141              	.LCFI7:
 142              		.cfi_def_cfa_offset 16
 143 0004 00AF     		add	r7, sp, #0
 144              	.LCFI8:
 145              		.cfi_def_cfa_register 7
 146 0006 7860     		str	r0, [r7, #4]
 147 0008 0A00     		movs	r2, r1
 148 000a FB1C     		adds	r3, r7, #3
 149 000c 1A70     		strb	r2, [r3]
 150              		.loc 2 35 0
 151 000e FB1C     		adds	r3, r7, #3
 152 0010 1B78     		ldrb	r3, [r3]
 153 0012 0722     		movs	r2, #7
 154 0014 1340     		ands	r3, r2
 155 0016 DAB2     		uxtb	r2, r3
 156 0018 7B68     		ldr	r3, [r7, #4]
 157 001a 0721     		movs	r1, #7
 158 001c 0A40     		ands	r2, r1
 159 001e 1202     		lsls	r2, r2, #8
 160 0020 5968     		ldr	r1, [r3, #4]
 161 0022 0448     		ldr	r0, .L8
 162 0024 0140     		ands	r1, r0
 163 0026 0A43     		orrs	r2, r1
 164 0028 5A60     		str	r2, [r3, #4]
 165 002a 7B68     		ldr	r3, [r7, #4]
 166 002c 1800     		movs	r0, r3
 167 002e BD46     		mov	sp, r7
 168 0030 02B0     		add	sp, sp, #8
 169              		@ sp needed
 170 0032 80BD     		pop	{r7, pc}
 171              	.L9:
 172              		.align	2
 173              	.L8:
 174 0034 FFF8FFFF 		.word	-1793
 175              		.cfi_endproc
 176              	.LFE58:
 178              		.section	.text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR11SystemClockE,"axG",%progbits,_ZN3mcu3RCC3setENS_
 179              		.align	1
 180              		.weak	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR11SystemClockE
 181              		.syntax unified
 182              		.code	16
 183              		.thumb_func
 184              		.fpu softvfp
 186              	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR11SystemClockE:
 187              	.LFB59:
  36:mculib3/src/periph/rcc_f0.h **** 	RCC& set (SystemClock   v) { CFGR.SW     = v; return *this; }
 188              		.loc 2 36 0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 8
 191              		@ frame_needed = 1, uses_anonymous_args = 0
 192 0000 80B5     		push	{r7, lr}
 193              	.LCFI9:
 194              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccSySGVh.s 			page 16


 195              		.cfi_offset 7, -8
 196              		.cfi_offset 14, -4
 197 0002 82B0     		sub	sp, sp, #8
 198              	.LCFI10:
 199              		.cfi_def_cfa_offset 16
 200 0004 00AF     		add	r7, sp, #0
 201              	.LCFI11:
 202              		.cfi_def_cfa_register 7
 203 0006 7860     		str	r0, [r7, #4]
 204 0008 0A00     		movs	r2, r1
 205 000a FB1C     		adds	r3, r7, #3
 206 000c 1A70     		strb	r2, [r3]
 207              		.loc 2 36 0
 208 000e FB1C     		adds	r3, r7, #3
 209 0010 1B78     		ldrb	r3, [r3]
 210 0012 0322     		movs	r2, #3
 211 0014 1340     		ands	r3, r2
 212 0016 DAB2     		uxtb	r2, r3
 213 0018 7B68     		ldr	r3, [r7, #4]
 214 001a 0321     		movs	r1, #3
 215 001c 0A40     		ands	r2, r1
 216 001e 5968     		ldr	r1, [r3, #4]
 217 0020 0320     		movs	r0, #3
 218 0022 8143     		bics	r1, r0
 219 0024 0A43     		orrs	r2, r1
 220 0026 5A60     		str	r2, [r3, #4]
 221 0028 7B68     		ldr	r3, [r7, #4]
 222 002a 1800     		movs	r0, r3
 223 002c BD46     		mov	sp, r7
 224 002e 02B0     		add	sp, sp, #8
 225              		@ sp needed
 226 0030 80BD     		pop	{r7, pc}
 227              		.cfi_endproc
 228              	.LFE59:
 230              		.section	.text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR9PLLsourceE,"axG",%progbits,_ZN3mcu3RCC3setENS_8RC
 231              		.align	1
 232              		.weak	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR9PLLsourceE
 233              		.syntax unified
 234              		.code	16
 235              		.thumb_func
 236              		.fpu softvfp
 238              	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR9PLLsourceE:
 239              	.LFB60:
  37:mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLsource     v) { CFGR.PLLSRC = v; return *this; }
 240              		.loc 2 37 0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 8
 243              		@ frame_needed = 1, uses_anonymous_args = 0
 244 0000 80B5     		push	{r7, lr}
 245              	.LCFI12:
 246              		.cfi_def_cfa_offset 8
 247              		.cfi_offset 7, -8
 248              		.cfi_offset 14, -4
 249 0002 82B0     		sub	sp, sp, #8
 250              	.LCFI13:
 251              		.cfi_def_cfa_offset 16
 252 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccSySGVh.s 			page 17


 253              	.LCFI14:
 254              		.cfi_def_cfa_register 7
 255 0006 7860     		str	r0, [r7, #4]
 256 0008 0A00     		movs	r2, r1
 257 000a FB1C     		adds	r3, r7, #3
 258 000c 1A70     		strb	r2, [r3]
 259              		.loc 2 37 0
 260 000e FB1C     		adds	r3, r7, #3
 261 0010 1B78     		ldrb	r3, [r3]
 262 0012 0122     		movs	r2, #1
 263 0014 1340     		ands	r3, r2
 264 0016 DAB2     		uxtb	r2, r3
 265 0018 7B68     		ldr	r3, [r7, #4]
 266 001a 0121     		movs	r1, #1
 267 001c 0A40     		ands	r2, r1
 268 001e 1204     		lsls	r2, r2, #16
 269 0020 5968     		ldr	r1, [r3, #4]
 270 0022 0448     		ldr	r0, .L14
 271 0024 0140     		ands	r1, r0
 272 0026 0A43     		orrs	r2, r1
 273 0028 5A60     		str	r2, [r3, #4]
 274 002a 7B68     		ldr	r3, [r7, #4]
 275 002c 1800     		movs	r0, r3
 276 002e BD46     		mov	sp, r7
 277 0030 02B0     		add	sp, sp, #8
 278              		@ sp needed
 279 0032 80BD     		pop	{r7, pc}
 280              	.L15:
 281              		.align	2
 282              	.L14:
 283 0034 FFFFFEFF 		.word	-65537
 284              		.cfi_endproc
 285              	.LFE60:
 287              		.section	.text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR13PLLmultiplierE,"axG",%progbits,_ZN3mcu3RCC3setEN
 288              		.align	1
 289              		.weak	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR13PLLmultiplierE
 290              		.syntax unified
 291              		.code	16
 292              		.thumb_func
 293              		.fpu softvfp
 295              	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR13PLLmultiplierE:
 296              	.LFB61:
  38:mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLmultiplier v) { CFGR.PLLMUL = v; return *this; }
 297              		.loc 2 38 0
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 8
 300              		@ frame_needed = 1, uses_anonymous_args = 0
 301 0000 80B5     		push	{r7, lr}
 302              	.LCFI15:
 303              		.cfi_def_cfa_offset 8
 304              		.cfi_offset 7, -8
 305              		.cfi_offset 14, -4
 306 0002 82B0     		sub	sp, sp, #8
 307              	.LCFI16:
 308              		.cfi_def_cfa_offset 16
 309 0004 00AF     		add	r7, sp, #0
 310              	.LCFI17:
ARM GAS  /tmp/ccSySGVh.s 			page 18


 311              		.cfi_def_cfa_register 7
 312 0006 7860     		str	r0, [r7, #4]
 313 0008 0A00     		movs	r2, r1
 314 000a FB1C     		adds	r3, r7, #3
 315 000c 1A70     		strb	r2, [r3]
 316              		.loc 2 38 0
 317 000e FB1C     		adds	r3, r7, #3
 318 0010 1B78     		ldrb	r3, [r3]
 319 0012 0F22     		movs	r2, #15
 320 0014 1340     		ands	r3, r2
 321 0016 DAB2     		uxtb	r2, r3
 322 0018 7B68     		ldr	r3, [r7, #4]
 323 001a 0F21     		movs	r1, #15
 324 001c 0A40     		ands	r2, r1
 325 001e 9204     		lsls	r2, r2, #18
 326 0020 5968     		ldr	r1, [r3, #4]
 327 0022 0448     		ldr	r0, .L18
 328 0024 0140     		ands	r1, r0
 329 0026 0A43     		orrs	r2, r1
 330 0028 5A60     		str	r2, [r3, #4]
 331 002a 7B68     		ldr	r3, [r7, #4]
 332 002c 1800     		movs	r0, r3
 333 002e BD46     		mov	sp, r7
 334 0030 02B0     		add	sp, sp, #8
 335              		@ sp needed
 336 0032 80BD     		pop	{r7, pc}
 337              	.L19:
 338              		.align	2
 339              	.L18:
 340 0034 FFFFC3FF 		.word	-3932161
 341              		.cfi_endproc
 342              	.LFE61:
 344              		.section	.text._ZN3mcu3RCC6on_HSEEv,"axG",%progbits,_ZN3mcu3RCC6on_HSEEv,comdat
 345              		.align	1
 346              		.weak	_ZN3mcu3RCC6on_HSEEv
 347              		.syntax unified
 348              		.code	16
 349              		.thumb_func
 350              		.fpu softvfp
 352              	_ZN3mcu3RCC6on_HSEEv:
 353              	.LFB62:
  39:mculib3/src/periph/rcc_f0.h **** 
  40:mculib3/src/periph/rcc_f0.h **** 	RCC& on_HSE        () { CR.HSEON = true;         return *this; }
 354              		.loc 2 40 0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 8
 357              		@ frame_needed = 1, uses_anonymous_args = 0
 358 0000 80B5     		push	{r7, lr}
 359              	.LCFI18:
 360              		.cfi_def_cfa_offset 8
 361              		.cfi_offset 7, -8
 362              		.cfi_offset 14, -4
 363 0002 82B0     		sub	sp, sp, #8
 364              	.LCFI19:
 365              		.cfi_def_cfa_offset 16
 366 0004 00AF     		add	r7, sp, #0
 367              	.LCFI20:
ARM GAS  /tmp/ccSySGVh.s 			page 19


 368              		.cfi_def_cfa_register 7
 369 0006 7860     		str	r0, [r7, #4]
 370              		.loc 2 40 0
 371 0008 7B68     		ldr	r3, [r7, #4]
 372 000a 1A68     		ldr	r2, [r3]
 373 000c 8021     		movs	r1, #128
 374 000e 4902     		lsls	r1, r1, #9
 375 0010 0A43     		orrs	r2, r1
 376 0012 1A60     		str	r2, [r3]
 377 0014 7B68     		ldr	r3, [r7, #4]
 378 0016 1800     		movs	r0, r3
 379 0018 BD46     		mov	sp, r7
 380 001a 02B0     		add	sp, sp, #8
 381              		@ sp needed
 382 001c 80BD     		pop	{r7, pc}
 383              		.cfi_endproc
 384              	.LFE62:
 386              		.section	.text._ZN3mcu3RCC14wait_HSE_readyEv,"axG",%progbits,_ZN3mcu3RCC14wait_HSE_readyEv,comdat
 387              		.align	1
 388              		.weak	_ZN3mcu3RCC14wait_HSE_readyEv
 389              		.syntax unified
 390              		.code	16
 391              		.thumb_func
 392              		.fpu softvfp
 394              	_ZN3mcu3RCC14wait_HSE_readyEv:
 395              	.LFB63:
  41:mculib3/src/periph/rcc_f0.h **** 	RCC& wait_HSE_ready() { while (not CR.HSERDY) {} return *this; }
 396              		.loc 2 41 0
 397              		.cfi_startproc
 398              		@ args = 0, pretend = 0, frame = 8
 399              		@ frame_needed = 1, uses_anonymous_args = 0
 400 0000 80B5     		push	{r7, lr}
 401              	.LCFI21:
 402              		.cfi_def_cfa_offset 8
 403              		.cfi_offset 7, -8
 404              		.cfi_offset 14, -4
 405 0002 82B0     		sub	sp, sp, #8
 406              	.LCFI22:
 407              		.cfi_def_cfa_offset 16
 408 0004 00AF     		add	r7, sp, #0
 409              	.LCFI23:
 410              		.cfi_def_cfa_register 7
 411 0006 7860     		str	r0, [r7, #4]
 412              	.L24:
 413              		.loc 2 41 0
 414 0008 7B68     		ldr	r3, [r7, #4]
 415 000a 1B68     		ldr	r3, [r3]
 416 000c 9B03     		lsls	r3, r3, #14
 417 000e DB0F     		lsrs	r3, r3, #31
 418 0010 DBB2     		uxtb	r3, r3
 419 0012 0122     		movs	r2, #1
 420 0014 5340     		eors	r3, r2
 421 0016 DBB2     		uxtb	r3, r3
 422 0018 002B     		cmp	r3, #0
 423 001a 00D0     		beq	.L23
 424 001c F4E7     		b	.L24
 425              	.L23:
ARM GAS  /tmp/ccSySGVh.s 			page 20


 426              		.loc 2 41 0 is_stmt 0 discriminator 1
 427 001e 7B68     		ldr	r3, [r7, #4]
 428 0020 1800     		movs	r0, r3
 429 0022 BD46     		mov	sp, r7
 430 0024 02B0     		add	sp, sp, #8
 431              		@ sp needed
 432 0026 80BD     		pop	{r7, pc}
 433              		.cfi_endproc
 434              	.LFE63:
 436              		.section	.text._ZN3mcu3RCC6on_PLLEv,"axG",%progbits,_ZN3mcu3RCC6on_PLLEv,comdat
 437              		.align	1
 438              		.weak	_ZN3mcu3RCC6on_PLLEv
 439              		.syntax unified
 440              		.code	16
 441              		.thumb_func
 442              		.fpu softvfp
 444              	_ZN3mcu3RCC6on_PLLEv:
 445              	.LFB64:
  42:mculib3/src/periph/rcc_f0.h **** 	RCC& on_PLL        () { CR.PLLON = true;         return *this; }
 446              		.loc 2 42 0 is_stmt 1
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 8
 449              		@ frame_needed = 1, uses_anonymous_args = 0
 450 0000 80B5     		push	{r7, lr}
 451              	.LCFI24:
 452              		.cfi_def_cfa_offset 8
 453              		.cfi_offset 7, -8
 454              		.cfi_offset 14, -4
 455 0002 82B0     		sub	sp, sp, #8
 456              	.LCFI25:
 457              		.cfi_def_cfa_offset 16
 458 0004 00AF     		add	r7, sp, #0
 459              	.LCFI26:
 460              		.cfi_def_cfa_register 7
 461 0006 7860     		str	r0, [r7, #4]
 462              		.loc 2 42 0
 463 0008 7B68     		ldr	r3, [r7, #4]
 464 000a 1A68     		ldr	r2, [r3]
 465 000c 8021     		movs	r1, #128
 466 000e 4904     		lsls	r1, r1, #17
 467 0010 0A43     		orrs	r2, r1
 468 0012 1A60     		str	r2, [r3]
 469 0014 7B68     		ldr	r3, [r7, #4]
 470 0016 1800     		movs	r0, r3
 471 0018 BD46     		mov	sp, r7
 472 001a 02B0     		add	sp, sp, #8
 473              		@ sp needed
 474 001c 80BD     		pop	{r7, pc}
 475              		.cfi_endproc
 476              	.LFE64:
 478              		.section	.text._ZN3mcu3RCC14wait_PLL_readyEv,"axG",%progbits,_ZN3mcu3RCC14wait_PLL_readyEv,comdat
 479              		.align	1
 480              		.weak	_ZN3mcu3RCC14wait_PLL_readyEv
 481              		.syntax unified
 482              		.code	16
 483              		.thumb_func
 484              		.fpu softvfp
ARM GAS  /tmp/ccSySGVh.s 			page 21


 486              	_ZN3mcu3RCC14wait_PLL_readyEv:
 487              	.LFB65:
  43:mculib3/src/periph/rcc_f0.h **** 	RCC& wait_PLL_ready() { while (not CR.PLLRDY) {} return *this; }
 488              		.loc 2 43 0
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 8
 491              		@ frame_needed = 1, uses_anonymous_args = 0
 492 0000 80B5     		push	{r7, lr}
 493              	.LCFI27:
 494              		.cfi_def_cfa_offset 8
 495              		.cfi_offset 7, -8
 496              		.cfi_offset 14, -4
 497 0002 82B0     		sub	sp, sp, #8
 498              	.LCFI28:
 499              		.cfi_def_cfa_offset 16
 500 0004 00AF     		add	r7, sp, #0
 501              	.LCFI29:
 502              		.cfi_def_cfa_register 7
 503 0006 7860     		str	r0, [r7, #4]
 504              	.L30:
 505              		.loc 2 43 0
 506 0008 7B68     		ldr	r3, [r7, #4]
 507 000a 1B68     		ldr	r3, [r3]
 508 000c 9B01     		lsls	r3, r3, #6
 509 000e DB0F     		lsrs	r3, r3, #31
 510 0010 DBB2     		uxtb	r3, r3
 511 0012 0122     		movs	r2, #1
 512 0014 5340     		eors	r3, r2
 513 0016 DBB2     		uxtb	r3, r3
 514 0018 002B     		cmp	r3, #0
 515 001a 00D0     		beq	.L29
 516 001c F4E7     		b	.L30
 517              	.L29:
 518              		.loc 2 43 0 is_stmt 0 discriminator 1
 519 001e 7B68     		ldr	r3, [r7, #4]
 520 0020 1800     		movs	r0, r3
 521 0022 BD46     		mov	sp, r7
 522 0024 02B0     		add	sp, sp, #8
 523              		@ sp needed
 524 0026 80BD     		pop	{r7, pc}
 525              		.cfi_endproc
 526              	.LFE65:
 528              		.section	.text._ZN3mcu3RCC13get_APB_clockEv,"axG",%progbits,_ZN3mcu3RCC13get_APB_clockEv,comdat
 529              		.align	1
 530              		.weak	_ZN3mcu3RCC13get_APB_clockEv
 531              		.syntax unified
 532              		.code	16
 533              		.thumb_func
 534              		.fpu softvfp
 536              	_ZN3mcu3RCC13get_APB_clockEv:
 537              	.LFB66:
  44:mculib3/src/periph/rcc_f0.h **** 
  45:mculib3/src/periph/rcc_f0.h **** 	size_t get_APB_clock()
 538              		.loc 2 45 0 is_stmt 1
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 16
 541              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccSySGVh.s 			page 22


 542 0000 80B5     		push	{r7, lr}
 543              	.LCFI30:
 544              		.cfi_def_cfa_offset 8
 545              		.cfi_offset 7, -8
 546              		.cfi_offset 14, -4
 547 0002 84B0     		sub	sp, sp, #16
 548              	.LCFI31:
 549              		.cfi_def_cfa_offset 24
 550 0004 00AF     		add	r7, sp, #0
 551              	.LCFI32:
 552              		.cfi_def_cfa_register 7
 553 0006 7860     		str	r0, [r7, #4]
  46:mculib3/src/periph/rcc_f0.h **** 	{
  47:mculib3/src/periph/rcc_f0.h **** 		auto v = CFGR.PPRE;
 554              		.loc 2 47 0
 555 0008 7B68     		ldr	r3, [r7, #4]
 556 000a 5B68     		ldr	r3, [r3, #4]
 557 000c 5B05     		lsls	r3, r3, #21
 558 000e 5B0F     		lsrs	r3, r3, #29
 559 0010 DAB2     		uxtb	r2, r3
 560 0012 0F21     		movs	r1, #15
 561 0014 7B18     		adds	r3, r7, r1
 562 0016 1A70     		strb	r2, [r3]
  48:mculib3/src/periph/rcc_f0.h **** 		return v == APBprescaler::APBnotdiv ? F_CPU     :
 563              		.loc 2 48 0
 564 0018 7B18     		adds	r3, r7, r1
 565 001a 1B78     		ldrb	r3, [r3]
 566 001c 002B     		cmp	r3, #0
 567 001e 16D0     		beq	.L33
 568              		.loc 2 48 0 is_stmt 0 discriminator 1
 569 0020 0F23     		movs	r3, #15
 570 0022 FB18     		adds	r3, r7, r3
 571 0024 1B78     		ldrb	r3, [r3]
 572 0026 042B     		cmp	r3, #4
 573 0028 0FD0     		beq	.L34
 574              		.loc 2 48 0 discriminator 3
 575 002a 0F23     		movs	r3, #15
 576 002c FB18     		adds	r3, r7, r3
 577 002e 1B78     		ldrb	r3, [r3]
 578 0030 052B     		cmp	r3, #5
 579 0032 08D0     		beq	.L35
 580              		.loc 2 48 0 discriminator 5
 581 0034 0F23     		movs	r3, #15
 582 0036 FB18     		adds	r3, r7, r3
 583 0038 1B78     		ldrb	r3, [r3]
 584 003a 062B     		cmp	r3, #6
 585 003c 01D1     		bne	.L36
 586              		.loc 2 48 0 discriminator 7
 587 003e 064B     		ldr	r3, .L42
  49:mculib3/src/periph/rcc_f0.h **** 				 v == APBprescaler::APBdiv2   ? F_CPU / 2 :
  50:mculib3/src/periph/rcc_f0.h **** 				 v == APBprescaler::APBdiv4   ? F_CPU / 4 :
  51:mculib3/src/periph/rcc_f0.h **** 				 v == APBprescaler::APBdiv8   ? F_CPU / 8 :
  52:mculib3/src/periph/rcc_f0.h **** 														  F_CPU / 16;
 588              		.loc 2 52 0 is_stmt 1 discriminator 7
 589 0040 06E0     		b	.L41
 590              	.L36:
  48:mculib3/src/periph/rcc_f0.h **** 		return v == APBprescaler::APBnotdiv ? F_CPU     :
ARM GAS  /tmp/ccSySGVh.s 			page 23


 591              		.loc 2 48 0 discriminator 8
 592 0042 064B     		ldr	r3, .L42+4
 593              		.loc 2 52 0 discriminator 8
 594 0044 04E0     		b	.L41
 595              	.L35:
  48:mculib3/src/periph/rcc_f0.h **** 		return v == APBprescaler::APBnotdiv ? F_CPU     :
 596              		.loc 2 48 0 discriminator 6
 597 0046 064B     		ldr	r3, .L42+8
 598              		.loc 2 52 0 discriminator 6
 599 0048 02E0     		b	.L41
 600              	.L34:
  48:mculib3/src/periph/rcc_f0.h **** 		return v == APBprescaler::APBnotdiv ? F_CPU     :
 601              		.loc 2 48 0 discriminator 4
 602 004a 064B     		ldr	r3, .L42+12
 603              		.loc 2 52 0 discriminator 4
 604 004c 00E0     		b	.L41
 605              	.L33:
  48:mculib3/src/periph/rcc_f0.h **** 		return v == APBprescaler::APBnotdiv ? F_CPU     :
 606              		.loc 2 48 0 discriminator 2
 607 004e 064B     		ldr	r3, .L42+16
 608              	.L41:
  53:mculib3/src/periph/rcc_f0.h **** 	}
 609              		.loc 2 53 0 discriminator 1
 610 0050 1800     		movs	r0, r3
 611 0052 BD46     		mov	sp, r7
 612 0054 04B0     		add	sp, sp, #16
 613              		@ sp needed
 614 0056 80BD     		pop	{r7, pc}
 615              	.L43:
 616              		.align	2
 617              	.L42:
 618 0058 808D5B00 		.word	6000000
 619 005c C0C62D00 		.word	3000000
 620 0060 001BB700 		.word	12000000
 621 0064 00366E01 		.word	24000000
 622 0068 006CDC02 		.word	48000000
 623              		.cfi_endproc
 624              	.LFE66:
 626              		.section	.text._ZN3mcu3RCC5clockENS_6PeriphE,"axG",%progbits,_ZN3mcu3RCC5clockENS_6PeriphE,comdat
 627              		.align	1
 628              		.weak	_ZN3mcu3RCC5clockENS_6PeriphE
 629              		.syntax unified
 630              		.code	16
 631              		.thumb_func
 632              		.fpu softvfp
 634              	_ZN3mcu3RCC5clockENS_6PeriphE:
 635              	.LFB68:
  54:mculib3/src/periph/rcc_f0.h **** 
  55:mculib3/src/periph/rcc_f0.h **** 	template<Periph p> void clock_enable()
  56:mculib3/src/periph/rcc_f0.h **** 	{
  57:mculib3/src/periph/rcc_f0.h **** 		if      constexpr (p == Periph::GPIOA)  AHBENR .IOPAEN  = true;
  58:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
  59:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
  60:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOD)  AHBENR .IOPDEN  = true;
  61:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOF)  AHBENR .IOPFEN  = true;
  62:mculib3/src/periph/rcc_f0.h **** 
  63:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::USART1) APB2ENR.USART1EN  = true;
ARM GAS  /tmp/ccSySGVh.s 			page 24


  64:mculib3/src/periph/rcc_f0.h **** 
  65:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM1)   APB2ENR.TIM1EN  = true;
  66:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM3)   APB1ENR.TIM3EN  = true;
  67:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM14)  APB1ENR.TIM14EN = true;
  68:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM16)  APB2ENR.TIM16EN = true;
  69:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM17)  APB2ENR.TIM17EN = true;
  70:mculib3/src/periph/rcc_f0.h **** 
  71:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1)         AHBENR.DMAEN = true;
  72:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream1) AHBENR.DMAEN = true;
  73:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream2) AHBENR.DMAEN = true;
  74:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream3) AHBENR.DMAEN = true;
  75:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream4) AHBENR.DMAEN = true;
  76:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream5) AHBENR.DMAEN = true;
  77:mculib3/src/periph/rcc_f0.h **** 
  78:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::ADC1)   APB2ENR.ADC1EN = true;
  79:mculib3/src/periph/rcc_f0.h **** 		
  80:mculib3/src/periph/rcc_f0.h ****         else static_assert ( always_false_v<decltype(p)>, " clock_enable");
  81:mculib3/src/periph/rcc_f0.h **** 	}
  82:mculib3/src/periph/rcc_f0.h **** 
  83:mculib3/src/periph/rcc_f0.h **** 	auto clock (Periph p) { return get_APB_clock(); }
 636              		.loc 2 83 0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 8
 639              		@ frame_needed = 1, uses_anonymous_args = 0
 640 0000 80B5     		push	{r7, lr}
 641              	.LCFI33:
 642              		.cfi_def_cfa_offset 8
 643              		.cfi_offset 7, -8
 644              		.cfi_offset 14, -4
 645 0002 82B0     		sub	sp, sp, #8
 646              	.LCFI34:
 647              		.cfi_def_cfa_offset 16
 648 0004 00AF     		add	r7, sp, #0
 649              	.LCFI35:
 650              		.cfi_def_cfa_register 7
 651 0006 7860     		str	r0, [r7, #4]
 652 0008 3960     		str	r1, [r7]
 653              		.loc 2 83 0
 654 000a 7B68     		ldr	r3, [r7, #4]
 655 000c 1800     		movs	r0, r3
 656 000e FFF7FEFF 		bl	_ZN3mcu3RCC13get_APB_clockEv
 657 0012 0300     		movs	r3, r0
 658 0014 1800     		movs	r0, r3
 659 0016 BD46     		mov	sp, r7
 660 0018 02B0     		add	sp, sp, #8
 661              		@ sp needed
 662 001a 80BD     		pop	{r7, pc}
 663              		.cfi_endproc
 664              	.LFE68:
 666              		.section	.text._ZN3mcu5FLASH7is_lockEv,"axG",%progbits,_ZN3mcu5FLASH7is_lockEv,comdat
 667              		.align	1
 668              		.weak	_ZN3mcu5FLASH7is_lockEv
 669              		.syntax unified
 670              		.code	16
 671              		.thumb_func
 672              		.fpu softvfp
 674              	_ZN3mcu5FLASH7is_lockEv:
ARM GAS  /tmp/ccSySGVh.s 			page 25


 675              	.LFB73:
 676              		.file 3 "mculib3/src/periph/flash_f0.h"
   1:mculib3/src/periph/flash_f0.h **** #pragma once
   2:mculib3/src/periph/flash_f0.h **** 
   3:mculib3/src/periph/flash_f0.h **** #include "bits_flash_f0.h"
   4:mculib3/src/periph/flash_f0.h **** 
   5:mculib3/src/periph/flash_f0.h **** namespace mcu {
   6:mculib3/src/periph/flash_f0.h **** 
   7:mculib3/src/periph/flash_f0.h **** class FLASH {
   8:mculib3/src/periph/flash_f0.h **** protected:
   9:mculib3/src/periph/flash_f0.h ****    volatile FLASH_bits::ACR ACR;      // FLASH access control register, offset: 0x00
  10:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        KEYR;     // FLASH key register,            offset: 0x04
  11:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        OPTKEYR;  // FLASH OPT key register,        offset: 0x08
  12:mculib3/src/periph/flash_f0.h ****    volatile FLASH_bits::SR  SR;       // FLASH status register,         offset: 0x0C
  13:mculib3/src/periph/flash_f0.h ****    volatile FLASH_bits::CR  CR;       // FLASH control register,        offset: 0x10
  14:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        AR;       // FLASH address register,        offset: 0x14
  15:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        RESERVED; //  Reserved,                             0x18
  16:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        OBR;      // FLASH option bytes register,   offset: 0x1C
  17:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        WRPR;     // FLASH option bytes register,   offset: 0x20
  18:mculib3/src/periph/flash_f0.h **** public:
  19:mculib3/src/periph/flash_f0.h ****    using CMSIS_type   = FLASH_TypeDef;
  20:mculib3/src/periph/flash_f0.h ****    using Latency      = FLASH_bits::ACR::Latency;
  21:mculib3/src/periph/flash_f0.h ****    ///   ,    
  22:mculib3/src/periph/flash_f0.h ****    enum Sector { _0, _1, _2, _3, _4, _5, _6, _7, _8, _9,
  23:mculib3/src/periph/flash_f0.h ****                 _10,_11,_12,_13,_14,_15,_16,_17,_18,_19,
  24:mculib3/src/periph/flash_f0.h ****                 _20,_21,_22,_23,_24,_25,_26,_27,_28,_29,
  25:mculib3/src/periph/flash_f0.h ****                 _30,_31
  26:mculib3/src/periph/flash_f0.h ****    };
  27:mculib3/src/periph/flash_f0.h **** 
  28:mculib3/src/periph/flash_f0.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  29:mculib3/src/periph/flash_f0.h **** 
  30:mculib3/src/periph/flash_f0.h ****    FLASH& set (Latency v)            { ACR.LATENCY = v;    return *this; }
  31:mculib3/src/periph/flash_f0.h ****    FLASH& lock()                     { CR.LOCK     = true; return *this; }
  32:mculib3/src/periph/flash_f0.h ****    bool   is_lock()                  { return CR.LOCK;                   }
 677              		.loc 3 32 0
 678              		.cfi_startproc
 679              		@ args = 0, pretend = 0, frame = 8
 680              		@ frame_needed = 1, uses_anonymous_args = 0
 681 0000 80B5     		push	{r7, lr}
 682              	.LCFI36:
 683              		.cfi_def_cfa_offset 8
 684              		.cfi_offset 7, -8
 685              		.cfi_offset 14, -4
 686 0002 82B0     		sub	sp, sp, #8
 687              	.LCFI37:
 688              		.cfi_def_cfa_offset 16
 689 0004 00AF     		add	r7, sp, #0
 690              	.LCFI38:
 691              		.cfi_def_cfa_register 7
 692 0006 7860     		str	r0, [r7, #4]
 693              		.loc 3 32 0
 694 0008 7B68     		ldr	r3, [r7, #4]
 695 000a 1B69     		ldr	r3, [r3, #16]
 696 000c 1B06     		lsls	r3, r3, #24
 697 000e DB0F     		lsrs	r3, r3, #31
 698 0010 DBB2     		uxtb	r3, r3
 699 0012 1800     		movs	r0, r3
ARM GAS  /tmp/ccSySGVh.s 			page 26


 700 0014 BD46     		mov	sp, r7
 701 0016 02B0     		add	sp, sp, #8
 702              		@ sp needed
 703 0018 80BD     		pop	{r7, pc}
 704              		.cfi_endproc
 705              	.LFE73:
 707              		.section	.text._ZN3mcu5FLASH6unlockEv,"ax",%progbits
 708              		.align	1
 709              		.global	_ZN3mcu5FLASH6unlockEv
 710              		.syntax unified
 711              		.code	16
 712              		.thumb_func
 713              		.fpu softvfp
 715              	_ZN3mcu5FLASH6unlockEv:
 716              	.LFB82:
  33:mculib3/src/periph/flash_f0.h ****    FLASH& unlock();
  34:mculib3/src/periph/flash_f0.h ****    FLASH& set_progMode()             { CR.PG       = true; return *this; }
  35:mculib3/src/periph/flash_f0.h ****    bool   is_endOfProg()             { return SR.EOP;                    }
  36:mculib3/src/periph/flash_f0.h ****    FLASH& clear_flag_endOfProg()     { SR.EOP      = true; return *this; }
  37:mculib3/src/periph/flash_f0.h ****    bool   is_busy()                  { return SR.BSY;                    }
  38:mculib3/src/periph/flash_f0.h ****    FLASH& en_interrupt_endOfProg()   { CR.EOPIE    = true; return *this; }
  39:mculib3/src/periph/flash_f0.h **** 
  40:mculib3/src/periph/flash_f0.h ****    template<Sector> FLASH& start_erase();
  41:mculib3/src/periph/flash_f0.h **** 
  42:mculib3/src/periph/flash_f0.h ****    template<Sector s> static constexpr size_t address() { return 0x08000000 + 1024 * s; }
  43:mculib3/src/periph/flash_f0.h ****    template<Sector>   static constexpr size_t size()    { return 1024; }
  44:mculib3/src/periph/flash_f0.h **** };
  45:mculib3/src/periph/flash_f0.h **** 
  46:mculib3/src/periph/flash_f0.h **** 
  47:mculib3/src/periph/flash_f0.h **** #if not defined(USE_MOCK_FLASH)
  48:mculib3/src/periph/flash_f0.h **** template<Periph p> std::enable_if_t<p == Periph::FLASH, FLASH&> make_reference() { return *reinterp
  49:mculib3/src/periph/flash_f0.h **** #endif
  50:mculib3/src/periph/flash_f0.h **** 
  51:mculib3/src/periph/flash_f0.h **** 
  52:mculib3/src/periph/flash_f0.h **** 
  53:mculib3/src/periph/flash_f0.h **** 
  54:mculib3/src/periph/flash_f0.h **** 
  55:mculib3/src/periph/flash_f0.h **** 
  56:mculib3/src/periph/flash_f0.h **** 
  57:mculib3/src/periph/flash_f0.h **** FLASH& FLASH::unlock()
  58:mculib3/src/periph/flash_f0.h **** {
 717              		.loc 3 58 0
 718              		.cfi_startproc
 719              		@ args = 0, pretend = 0, frame = 16
 720              		@ frame_needed = 1, uses_anonymous_args = 0
 721 0000 80B5     		push	{r7, lr}
 722              	.LCFI39:
 723              		.cfi_def_cfa_offset 8
 724              		.cfi_offset 7, -8
 725              		.cfi_offset 14, -4
 726 0002 84B0     		sub	sp, sp, #16
 727              	.LCFI40:
 728              		.cfi_def_cfa_offset 24
 729 0004 00AF     		add	r7, sp, #0
 730              	.LCFI41:
 731              		.cfi_def_cfa_register 7
 732 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 27


  59:mculib3/src/periph/flash_f0.h ****    constexpr uint32_t Key1 = 0x45670123;
 733              		.loc 3 59 0
 734 0008 0A4B     		ldr	r3, .L51
 735 000a FB60     		str	r3, [r7, #12]
  60:mculib3/src/periph/flash_f0.h ****    constexpr uint32_t Key2 = 0xCDEF89AB;
 736              		.loc 3 60 0
 737 000c 0A4B     		ldr	r3, .L51+4
 738 000e BB60     		str	r3, [r7, #8]
  61:mculib3/src/periph/flash_f0.h ****    if (is_lock()) {
 739              		.loc 3 61 0
 740 0010 7B68     		ldr	r3, [r7, #4]
 741 0012 1800     		movs	r0, r3
 742 0014 FFF7FEFF 		bl	_ZN3mcu5FLASH7is_lockEv
 743 0018 031E     		subs	r3, r0, #0
 744 001a 05D0     		beq	.L49
  62:mculib3/src/periph/flash_f0.h ****       KEYR = Key1;
 745              		.loc 3 62 0
 746 001c 7B68     		ldr	r3, [r7, #4]
 747 001e 054A     		ldr	r2, .L51
 748 0020 5A60     		str	r2, [r3, #4]
  63:mculib3/src/periph/flash_f0.h ****       IF_TEST_WAIT_MS(10);
  64:mculib3/src/periph/flash_f0.h ****       KEYR = Key2;
 749              		.loc 3 64 0
 750 0022 7B68     		ldr	r3, [r7, #4]
 751 0024 044A     		ldr	r2, .L51+4
 752 0026 5A60     		str	r2, [r3, #4]
 753              	.L49:
  65:mculib3/src/periph/flash_f0.h ****    }
  66:mculib3/src/periph/flash_f0.h ****    return *this;
 754              		.loc 3 66 0
 755 0028 7B68     		ldr	r3, [r7, #4]
  67:mculib3/src/periph/flash_f0.h **** }
 756              		.loc 3 67 0
 757 002a 1800     		movs	r0, r3
 758 002c BD46     		mov	sp, r7
 759 002e 04B0     		add	sp, sp, #16
 760              		@ sp needed
 761 0030 80BD     		pop	{r7, pc}
 762              	.L52:
 763 0032 C046     		.align	2
 764              	.L51:
 765 0034 23016745 		.word	1164378403
 766 0038 AB89EFCD 		.word	-839939669
 767              		.cfi_endproc
 768              	.LFE82:
 770              		.section	.text._ZnwjPv,"axG",%progbits,_ZnwjPv,comdat
 771              		.align	1
 772              		.weak	_ZnwjPv
 773              		.syntax unified
 774              		.code	16
 775              		.thumb_func
 776              		.fpu softvfp
 778              	_ZnwjPv:
 779              	.LFB247:
 780              		.file 4 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/n
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // The -*- C++ -*- dynamic memory management header.
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
ARM GAS  /tmp/ccSySGVh.s 			page 28


   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // Copyright (C) 1994-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // This file is part of GCC.
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** //
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // GCC is free software; you can redistribute it and/or modify
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // it under the terms of the GNU General Public License as published by
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // the Free Software Foundation; either version 3, or (at your option)
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // any later version.
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // 
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // GCC is distributed in the hope that it will be useful,
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // GNU General Public License for more details.
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // 
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // Under Section 7 of GPL version 3, you are granted additional
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // permissions described in the GCC Runtime Library Exception, version
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // 3.1, as published by the Free Software Foundation.
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // You should have received a copy of the GNU General Public License and
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // a copy of the GCC Runtime Library Exception along with this program;
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // <http://www.gnu.org/licenses/>.
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** /** @file new
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  This is a Standard C++ Library header.
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  The header @c new defines several functions to manage dynamic memory and
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  handling memory allocation errors; see
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  http://gcc.gnu.org/onlinedocs/libstdc++/18_support/howto.html#4 for more.
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  */
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #ifndef _NEW
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #define _NEW
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #pragma GCC system_header
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #include <bits/c++config.h>
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #include <exception>
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #pragma GCC visibility push(default)
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** extern "C++" {
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** namespace std 
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** {
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   /**
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****    *  @brief  Exception possibly thrown by @c new.
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****    *  @ingroup exceptions
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****    *
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****    *  @c bad_alloc (or classes derived from it) is used to report allocation
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****    *  errors from the throwing forms of @c new.  */
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   class bad_alloc : public exception 
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   {
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   public:
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     bad_alloc() throw() { }
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     // This declaration is not useless:
ARM GAS  /tmp/ccSySGVh.s 			page 29


  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     // http://gcc.gnu.org/onlinedocs/gcc-3.0.2/gcc_6.html#SEC118
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     virtual ~bad_alloc() throw();
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     // See comment in eh_exception.cc.
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     virtual const char* what() const throw();
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   };
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #if __cplusplus >= 201103L
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   class bad_array_new_length : public bad_alloc
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   {
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   public:
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     bad_array_new_length() throw() { };
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     // This declaration is not useless:
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     // http://gcc.gnu.org/onlinedocs/gcc-3.0.2/gcc_6.html#SEC118
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     virtual ~bad_array_new_length() throw();
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     // See comment in eh_exception.cc.
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     virtual const char* what() const throw();
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   };
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #endif
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #if __cpp_aligned_new
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   enum class align_val_t: size_t {};
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #endif
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   struct nothrow_t
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   {
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #if __cplusplus >= 201103L
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     explicit nothrow_t() = default;
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #endif
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   };
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   extern const nothrow_t nothrow;
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   /** If you write your own error handler to be called by @c new, it must
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****    *  be of this type.  */
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   typedef void (*new_handler)();
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   /// Takes a replacement handler as the argument, returns the
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   /// previous handler.
 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   new_handler set_new_handler(new_handler) throw();
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #if __cplusplus >= 201103L
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   /// Return the current new handler.
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   new_handler get_new_handler() noexcept;
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #endif
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** } // namespace std
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** //@{
 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** /** These are replaceable signatures:
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  - normal single new and delete (no arguments, throw @c bad_alloc on error)
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  - normal array new and delete (same)
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  - @c nothrow single new and delete (take a @c nothrow argument, return
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *    @c NULL on error)
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  - @c nothrow array new and delete (same)
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *
ARM GAS  /tmp/ccSySGVh.s 			page 30


 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  Placement new and delete signatures (take a memory address argument,
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  does nothing) may not be replaced by a user's program.
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** */
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void* operator new(std::size_t) _GLIBCXX_THROW (std::bad_alloc)
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void* operator new[](std::size_t) _GLIBCXX_THROW (std::bad_alloc)
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete(void*) _GLIBCXX_USE_NOEXCEPT
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete[](void*) _GLIBCXX_USE_NOEXCEPT
 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #if __cpp_sized_deallocation
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete(void*, std::size_t) _GLIBCXX_USE_NOEXCEPT
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete[](void*, std::size_t) _GLIBCXX_USE_NOEXCEPT
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #endif
 134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void* operator new(std::size_t, const std::nothrow_t&) _GLIBCXX_USE_NOEXCEPT
 135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void* operator new[](std::size_t, const std::nothrow_t&) _GLIBCXX_USE_NOEXCEPT
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete(void*, const std::nothrow_t&) _GLIBCXX_USE_NOEXCEPT
 139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete[](void*, const std::nothrow_t&) _GLIBCXX_USE_NOEXCEPT
 141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #if __cpp_aligned_new
 143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void* operator new(std::size_t, std::align_val_t)
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void* operator new(std::size_t, std::align_val_t, const std::nothrow_t&)
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   _GLIBCXX_USE_NOEXCEPT __attribute__((__externally_visible__));
 147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete(void*, std::align_val_t)
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   _GLIBCXX_USE_NOEXCEPT __attribute__((__externally_visible__));
 149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete(void*, std::align_val_t, const std::nothrow_t&)
 150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   _GLIBCXX_USE_NOEXCEPT __attribute__((__externally_visible__));
 151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void* operator new[](std::size_t, std::align_val_t)
 152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void* operator new[](std::size_t, std::align_val_t, const std::nothrow_t&)
 154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   _GLIBCXX_USE_NOEXCEPT __attribute__((__externally_visible__));
 155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete[](void*, std::align_val_t)
 156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   _GLIBCXX_USE_NOEXCEPT __attribute__((__externally_visible__));
 157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete[](void*, std::align_val_t, const std::nothrow_t&)
 158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   _GLIBCXX_USE_NOEXCEPT __attribute__((__externally_visible__));
 159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #if __cpp_sized_deallocation
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete(void*, std::size_t, std::align_val_t)
 161:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   _GLIBCXX_USE_NOEXCEPT __attribute__((__externally_visible__));
 162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete[](void*, std::size_t, std::align_val_t)
 163:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   _GLIBCXX_USE_NOEXCEPT __attribute__((__externally_visible__));
 164:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #endif // __cpp_sized_deallocation
 165:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #endif // __cpp_aligned_new
 166:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
 167:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // Default placement versions of operator new.
 168:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
 169:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** { return __p; }
 781              		.loc 4 169 0
 782              		.cfi_startproc
 783              		@ args = 0, pretend = 0, frame = 8
 784              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccSySGVh.s 			page 31


 785 0000 80B5     		push	{r7, lr}
 786              	.LCFI42:
 787              		.cfi_def_cfa_offset 8
 788              		.cfi_offset 7, -8
 789              		.cfi_offset 14, -4
 790 0002 82B0     		sub	sp, sp, #8
 791              	.LCFI43:
 792              		.cfi_def_cfa_offset 16
 793 0004 00AF     		add	r7, sp, #0
 794              	.LCFI44:
 795              		.cfi_def_cfa_register 7
 796 0006 7860     		str	r0, [r7, #4]
 797 0008 3960     		str	r1, [r7]
 798              		.loc 4 169 0
 799 000a 3B68     		ldr	r3, [r7]
 800 000c 1800     		movs	r0, r3
 801 000e BD46     		mov	sp, r7
 802 0010 02B0     		add	sp, sp, #8
 803              		@ sp needed
 804 0012 80BD     		pop	{r7, pc}
 805              		.cfi_endproc
 806              	.LFE247:
 808              		.section	.text._ZL20__gthread_key_deletei,"ax",%progbits
 809              		.align	1
 810              		.syntax unified
 811              		.code	16
 812              		.thumb_func
 813              		.fpu softvfp
 815              	_ZL20__gthread_key_deletei:
 816              	.LFB724:
 817              		.file 5 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/a
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Threads compatibility routines for libgcc2 and libobjc.  */
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Compile this one with gcc.  */
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Copyright (C) 1997-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** This file is part of GCC.
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** GCC is free software; you can redistribute it and/or modify it under
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** the terms of the GNU General Public License as published by the Free
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** Software Foundation; either version 3, or (at your option) any later
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** version.
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** GCC is distributed in the hope that it will be useful, but WITHOUT ANY
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** for more details.
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** Under Section 7 of GPL version 3, you are granted additional
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** permissions described in the GCC Runtime Library Exception, version
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 3.1, as published by the Free Software Foundation.
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** You should have received a copy of the GNU General Public License and
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** a copy of the GCC Runtime Library Exception along with this program;
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** <http://www.gnu.org/licenses/>.  */
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #ifndef _GLIBCXX_GCC_GTHR_SINGLE_H
ARM GAS  /tmp/ccSySGVh.s 			page 32


  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #define _GLIBCXX_GCC_GTHR_SINGLE_H
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Just provide compatibility for mutex handling.  */
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** typedef int __gthread_key_t;
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** typedef int __gthread_once_t;
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** typedef int __gthread_mutex_t;
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** typedef int __gthread_recursive_mutex_t;
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #define __GTHREAD_ONCE_INIT 0
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #define __GTHREAD_MUTEX_INIT 0
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #define __GTHREAD_MUTEX_INIT_FUNCTION(mx) do {} while (0)
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #define __GTHREAD_RECURSIVE_MUTEX_INIT 0
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #define _GLIBCXX_UNUSED __attribute__((__unused__))
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #ifdef _LIBOBJC
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Thread local storage for a single thread */
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static void *thread_local_storage = NULL;
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Backend initialization functions */
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Initialize the threads subsystem.  */
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_init_thread_system (void)
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* No thread support available */
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return -1;
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Close the threads subsystem.  */
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_close_thread_system (void)
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* No thread support available */
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return -1;
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Backend thread functions */
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Create a new thread of execution.  */
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline objc_thread_t
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_thread_detach (void (* func)(void *), void * arg _GLIBCXX_UNUSED)
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* No thread support available */
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return NULL;
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Set the current thread's priority.  */
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_thread_set_priority (int priority _GLIBCXX_UNUSED)
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* No thread support available */
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return -1;
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
ARM GAS  /tmp/ccSySGVh.s 			page 33


  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Return the current thread's priority.  */
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_thread_get_priority (void)
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return OBJC_THREAD_INTERACTIVE_PRIORITY;
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Yield our process time to another thread.  */
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline void
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_thread_yield (void)
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return;
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Terminate the current thread.  */
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_thread_exit (void)
 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* No thread support available */
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* Should we really exit the program */
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* exit (&__objc_thread_exit_status); */
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return -1;
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Returns an integer value which uniquely describes a thread.  */
 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline objc_thread_t
 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_thread_id (void)
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* No thread support, use 1.  */
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return (objc_thread_t) 1;
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Sets the thread's local storage pointer.  */
 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_thread_set_data (void *value)
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   thread_local_storage = value;
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Returns the thread's local storage pointer.  */
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline void *
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_thread_get_data (void)
 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return thread_local_storage;
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Backend mutex functions */
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Allocate a mutex.  */
 134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_mutex_allocate (objc_mutex_t mutex _GLIBCXX_UNUSED)
 136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Deallocate a mutex.  */
ARM GAS  /tmp/ccSySGVh.s 			page 34


 141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_mutex_deallocate (objc_mutex_t mutex _GLIBCXX_UNUSED)
 143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Grab a lock on a mutex.  */
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_mutex_lock (objc_mutex_t mutex _GLIBCXX_UNUSED)
 150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* There can only be one thread, so we always get the lock */
 152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Try to grab a lock on a mutex.  */
 156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_mutex_trylock (objc_mutex_t mutex _GLIBCXX_UNUSED)
 158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* There can only be one thread, so we always get the lock */
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 161:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 163:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Unlock the mutex */
 164:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 165:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_mutex_unlock (objc_mutex_t mutex _GLIBCXX_UNUSED)
 166:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 167:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 168:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 169:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 170:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Backend condition mutex functions */
 171:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 172:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Allocate a condition.  */
 173:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 174:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_condition_allocate (objc_condition_t condition _GLIBCXX_UNUSED)
 175:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 176:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 177:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 178:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 179:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Deallocate a condition.  */
 180:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 181:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_condition_deallocate (objc_condition_t condition _GLIBCXX_UNUSED)
 182:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 183:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 184:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Wait on the condition */
 187:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 188:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_condition_wait (objc_condition_t condition _GLIBCXX_UNUSED,
 189:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 			       objc_mutex_t mutex _GLIBCXX_UNUSED)
 190:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 191:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 192:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 193:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 194:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Wake up all threads waiting on this condition.  */
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 196:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_condition_broadcast (objc_condition_t condition _GLIBCXX_UNUSED)
 197:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
ARM GAS  /tmp/ccSySGVh.s 			page 35


 198:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 199:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 200:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 201:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Wake up one thread waiting on this condition.  */
 202:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 203:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_condition_signal (objc_condition_t condition _GLIBCXX_UNUSED)
 204:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 205:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 206:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 207:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 208:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #else /* _LIBOBJC */
 209:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_active_p (void)
 212:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 213:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 214:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 215:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 216:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 217:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_once (__gthread_once_t *__once _GLIBCXX_UNUSED, void (*__func) (void) _GLIBCXX_UNUSED)
 218:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 219:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 220:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 221:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 222:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int _GLIBCXX_UNUSED
 223:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_key_create (__gthread_key_t *__key _GLIBCXX_UNUSED, void (*__func) (void *) _GLIBCXX_UNUS
 224:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 225:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 226:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 227:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 228:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static int _GLIBCXX_UNUSED
 229:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_key_delete (__gthread_key_t __key _GLIBCXX_UNUSED)
 230:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 818              		.loc 5 230 0
 819              		.cfi_startproc
 820              		@ args = 0, pretend = 0, frame = 8
 821              		@ frame_needed = 1, uses_anonymous_args = 0
 822 0000 80B5     		push	{r7, lr}
 823              	.LCFI45:
 824              		.cfi_def_cfa_offset 8
 825              		.cfi_offset 7, -8
 826              		.cfi_offset 14, -4
 827 0002 82B0     		sub	sp, sp, #8
 828              	.LCFI46:
 829              		.cfi_def_cfa_offset 16
 830 0004 00AF     		add	r7, sp, #0
 831              	.LCFI47:
 832              		.cfi_def_cfa_register 7
 833 0006 7860     		str	r0, [r7, #4]
 231:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 834              		.loc 5 231 0
 835 0008 0023     		movs	r3, #0
 232:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 836              		.loc 5 232 0
 837 000a 1800     		movs	r0, r3
 838 000c BD46     		mov	sp, r7
 839 000e 02B0     		add	sp, sp, #8
ARM GAS  /tmp/ccSySGVh.s 			page 36


 840              		@ sp needed
 841 0010 80BD     		pop	{r7, pc}
 842              		.cfi_endproc
 843              	.LFE724:
 845              		.section	.text._ZSt3minIjERKT_S2_S2_,"axG",%progbits,_ZSt3minIjERKT_S2_S2_,comdat
 846              		.align	1
 847              		.weak	_ZSt3minIjERKT_S2_S2_
 848              		.syntax unified
 849              		.code	16
 850              		.thumb_func
 851              		.fpu softvfp
 853              	_ZSt3minIjERKT_S2_S2_:
 854              	.LFB1721:
 855              		.file 6 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/b
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // Core algorithmic facilities -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // Copyright (C) 2001-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // Free Software Foundation; either version 3, or (at your option)
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // any later version.
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // You should have received a copy of the GNU General Public License and
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // <http://www.gnu.org/licenses/>.
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** /*
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Copyright (c) 1994
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Hewlett-Packard Company
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Permission to use, copy, modify, distribute and sell this software
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * and its documentation for any purpose is hereby granted without fee,
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * provided that the above copyright notice appear in all copies and
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * that both that copyright notice and this permission notice appear
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * in supporting documentation.  Hewlett-Packard Company makes no
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * representations about the suitability of this software for any
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * purpose.  It is provided "as is" without express or implied warranty.
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Copyright (c) 1996-1998
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Silicon Graphics Computer Systems, Inc.
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Permission to use, copy, modify, distribute and sell this software
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * and its documentation for any purpose is hereby granted without fee,
ARM GAS  /tmp/ccSySGVh.s 			page 37


  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * provided that the above copyright notice appear in all copies and
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * that both that copyright notice and this permission notice appear
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * in supporting documentation.  Silicon Graphics makes no
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * representations about the suitability of this software for any
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * purpose.  It is provided "as is" without express or implied warranty.
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  */
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** /** @file bits/stl_algobase.h
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *  This is an internal header file, included by other library headers.
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *  Do not attempt to use it directly. @headername{algorithm}
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  */
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #ifndef _STL_ALGOBASE_H
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #define _STL_ALGOBASE_H 1
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/c++config.h>
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/functexcept.h>
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/cpp_type_traits.h>
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <ext/type_traits.h>
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <ext/numeric_traits.h>
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/stl_pair.h>
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/stl_iterator_base_types.h>
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/stl_iterator_base_funcs.h>
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/stl_iterator.h>
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/concept_check.h>
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <debug/debug.h>
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/move.h> // For std::swap and _GLIBCXX_MOVE
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/predefined_ops.h>
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** namespace std _GLIBCXX_VISIBILITY(default)
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** {
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #if __cplusplus < 201103L
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // See http://gcc.gnu.org/ml/libstdc++/2004-08/msg00167.html: in a
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // nutshell, we are partially implementing the resolution of DR 187,
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // when it's safe, i.e., the value_types are equal.
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<bool _BoolType>
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct __iter_swap
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       template<typename _ForwardIterator1, typename _ForwardIterator2>
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         static void
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         iter_swap(_ForwardIterator1 __a, _ForwardIterator2 __b)
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         {
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****           typedef typename iterator_traits<_ForwardIterator1>::value_type
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****             _ValueType1;
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****           _ValueType1 __tmp = _GLIBCXX_MOVE(*__a);
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****           *__a = _GLIBCXX_MOVE(*__b);
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****           *__b = _GLIBCXX_MOVE(__tmp);
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	}
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     };
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<>
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct __iter_swap<true>
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       template<typename _ForwardIterator1, typename _ForwardIterator2>
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         static void 
ARM GAS  /tmp/ccSySGVh.s 			page 38


 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         iter_swap(_ForwardIterator1 __a, _ForwardIterator2 __b)
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         {
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****           swap(*__a, *__b);
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         }
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     };
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #endif
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   /**
 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @brief Swaps the contents of two iterators.
 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @ingroup mutating_algorithms
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __a  An iterator.
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __b  Another iterator.
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @return   Nothing.
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  This function swaps the values pointed to by two iterators, not the
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  iterators themselves.
 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   */
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _ForwardIterator1, typename _ForwardIterator2>
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline void
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     iter_swap(_ForwardIterator1 __a, _ForwardIterator2 __b)
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       // concept requirements
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_Mutable_ForwardIteratorConcept<
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ForwardIterator1>)
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_Mutable_ForwardIteratorConcept<
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ForwardIterator2>)
 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #if __cplusplus < 201103L
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_ForwardIterator1>::value_type
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	_ValueType1;
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_ForwardIterator2>::value_type
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	_ValueType2;
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_ConvertibleConcept<_ValueType1,
 135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ValueType2>)
 136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_ConvertibleConcept<_ValueType2,
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ValueType1>)
 138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_ForwardIterator1>::reference
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	_ReferenceType1;
 141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_ForwardIterator2>::reference
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	_ReferenceType2;
 143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       std::__iter_swap<__are_same<_ValueType1, _ValueType2>::__value
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	&& __are_same<_ValueType1&, _ReferenceType1>::__value
 145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	&& __are_same<_ValueType2&, _ReferenceType2>::__value>::
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	iter_swap(__a, __b);
 147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #else
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       swap(*__a, *__b);
 149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #endif
 150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   /**
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @brief Swap the elements of two sequences.
 154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @ingroup mutating_algorithms
 155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __first1  A forward iterator.
 156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __last1   A forward iterator.
 157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __first2  A forward iterator.
ARM GAS  /tmp/ccSySGVh.s 			page 39


 158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @return   An iterator equal to @p first2+(last1-first1).
 159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  Swaps each element in the range @p [first1,last1) with the
 161:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  corresponding element in the range @p [first2,(last1-first1)).
 162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  The ranges must not overlap.
 163:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   */
 164:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _ForwardIterator1, typename _ForwardIterator2>
 165:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     _ForwardIterator2
 166:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     swap_ranges(_ForwardIterator1 __first1, _ForwardIterator1 __last1,
 167:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 		_ForwardIterator2 __first2)
 168:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 169:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       // concept requirements
 170:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_Mutable_ForwardIteratorConcept<
 171:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ForwardIterator1>)
 172:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_Mutable_ForwardIteratorConcept<
 173:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ForwardIterator2>)
 174:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_requires_valid_range(__first1, __last1);
 175:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 176:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       for (; __first1 != __last1; ++__first1, (void)++__first2)
 177:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	std::iter_swap(__first1, __first2);
 178:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return __first2;
 179:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 180:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 181:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   /**
 182:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @brief This does what you think it does.
 183:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @ingroup sorting_algorithms
 184:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __a  A thing of arbitrary type.
 185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __b  Another thing of arbitrary type.
 186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @return   The lesser of the parameters.
 187:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 188:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  This is the simple classic generic implementation.  It will work on
 189:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  temporary expressions, since they are only evaluated once, unlike a
 190:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  preprocessor macro.
 191:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   */
 192:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _Tp>
 193:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     _GLIBCXX14_CONSTEXPR
 194:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline const _Tp&
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     min(const _Tp& __a, const _Tp& __b)
 856              		.loc 6 195 0
 857              		.cfi_startproc
 858              		@ args = 0, pretend = 0, frame = 8
 859              		@ frame_needed = 1, uses_anonymous_args = 0
 860 0000 80B5     		push	{r7, lr}
 861              	.LCFI48:
 862              		.cfi_def_cfa_offset 8
 863              		.cfi_offset 7, -8
 864              		.cfi_offset 14, -4
 865 0002 82B0     		sub	sp, sp, #8
 866              	.LCFI49:
 867              		.cfi_def_cfa_offset 16
 868 0004 00AF     		add	r7, sp, #0
 869              	.LCFI50:
 870              		.cfi_def_cfa_register 7
 871 0006 7860     		str	r0, [r7, #4]
 872 0008 3960     		str	r1, [r7]
 196:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 197:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       // concept requirements
ARM GAS  /tmp/ccSySGVh.s 			page 40


 198:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
 199:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       //return __b < __a ? __b : __a;
 200:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       if (__b < __a)
 873              		.loc 6 200 0
 874 000a 3B68     		ldr	r3, [r7]
 875 000c 1A68     		ldr	r2, [r3]
 876 000e 7B68     		ldr	r3, [r7, #4]
 877 0010 1B68     		ldr	r3, [r3]
 878 0012 9A42     		cmp	r2, r3
 879 0014 01D2     		bcs	.L58
 201:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	return __b;
 880              		.loc 6 201 0
 881 0016 3B68     		ldr	r3, [r7]
 882 0018 00E0     		b	.L59
 883              	.L58:
 202:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return __a;
 884              		.loc 6 202 0
 885 001a 7B68     		ldr	r3, [r7, #4]
 886              	.L59:
 203:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 887              		.loc 6 203 0
 888 001c 1800     		movs	r0, r3
 889 001e BD46     		mov	sp, r7
 890 0020 02B0     		add	sp, sp, #8
 891              		@ sp needed
 892 0022 80BD     		pop	{r7, pc}
 893              		.cfi_endproc
 894              	.LFE1721:
 896              		.section	.text._ZN9Publisher9subscribeER10Subscriber,"axG",%progbits,_ZN9Publisher9subscribeER10Su
 897              		.align	1
 898              		.weak	_ZN9Publisher9subscribeER10Subscriber
 899              		.syntax unified
 900              		.code	16
 901              		.thumb_func
 902              		.fpu softvfp
 904              	_ZN9Publisher9subscribeER10Subscriber:
 905              	.LFB2927:
 906              		.file 7 "mculib3/src/subscriber.h"
   1:mculib3/src/subscriber.h **** #pragma once
   2:mculib3/src/subscriber.h **** 
   3:mculib3/src/subscriber.h **** #pragma once
   4:mculib3/src/subscriber.h **** 
   5:mculib3/src/subscriber.h **** #include "list.h"
   6:mculib3/src/subscriber.h **** 
   7:mculib3/src/subscriber.h **** struct Subscriber : Listable<Subscriber> {
   8:mculib3/src/subscriber.h ****    virtual void notify() = 0;
   9:mculib3/src/subscriber.h **** };
  10:mculib3/src/subscriber.h **** 
  11:mculib3/src/subscriber.h **** struct Publisher : private List<Subscriber>
  12:mculib3/src/subscriber.h **** {
  13:mculib3/src/subscriber.h ****    void clear(){clear_subscribe();}
  14:mculib3/src/subscriber.h ****    void subscribe  (Subscriber& v) { push_back(v); }
 907              		.loc 7 14 0
 908              		.cfi_startproc
 909              		@ args = 0, pretend = 0, frame = 8
 910              		@ frame_needed = 1, uses_anonymous_args = 0
 911 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccSySGVh.s 			page 41


 912              	.LCFI51:
 913              		.cfi_def_cfa_offset 8
 914              		.cfi_offset 7, -8
 915              		.cfi_offset 14, -4
 916 0002 82B0     		sub	sp, sp, #8
 917              	.LCFI52:
 918              		.cfi_def_cfa_offset 16
 919 0004 00AF     		add	r7, sp, #0
 920              	.LCFI53:
 921              		.cfi_def_cfa_register 7
 922 0006 7860     		str	r0, [r7, #4]
 923 0008 3960     		str	r1, [r7]
 924              		.loc 7 14 0
 925 000a 7B68     		ldr	r3, [r7, #4]
 926 000c 3A68     		ldr	r2, [r7]
 927 000e 1100     		movs	r1, r2
 928 0010 1800     		movs	r0, r3
 929 0012 FFF7FEFF 		bl	_ZN4ListI10SubscriberE9push_backERS0_
 930 0016 C046     		nop
 931 0018 BD46     		mov	sp, r7
 932 001a 02B0     		add	sp, sp, #8
 933              		@ sp needed
 934 001c 80BD     		pop	{r7, pc}
 935              		.cfi_endproc
 936              	.LFE2927:
 938              		.section	.text._ZN9Publisher11unsubscribeER10Subscriber,"axG",%progbits,_ZN9Publisher11unsubscribe
 939              		.align	1
 940              		.weak	_ZN9Publisher11unsubscribeER10Subscriber
 941              		.syntax unified
 942              		.code	16
 943              		.thumb_func
 944              		.fpu softvfp
 946              	_ZN9Publisher11unsubscribeER10Subscriber:
 947              	.LFB2928:
  15:mculib3/src/subscriber.h ****    void unsubscribe(Subscriber& v) { remove(v);    }
 948              		.loc 7 15 0
 949              		.cfi_startproc
 950              		@ args = 0, pretend = 0, frame = 8
 951              		@ frame_needed = 1, uses_anonymous_args = 0
 952 0000 80B5     		push	{r7, lr}
 953              	.LCFI54:
 954              		.cfi_def_cfa_offset 8
 955              		.cfi_offset 7, -8
 956              		.cfi_offset 14, -4
 957 0002 82B0     		sub	sp, sp, #8
 958              	.LCFI55:
 959              		.cfi_def_cfa_offset 16
 960 0004 00AF     		add	r7, sp, #0
 961              	.LCFI56:
 962              		.cfi_def_cfa_register 7
 963 0006 7860     		str	r0, [r7, #4]
 964 0008 3960     		str	r1, [r7]
 965              		.loc 7 15 0
 966 000a 7B68     		ldr	r3, [r7, #4]
 967 000c 3A68     		ldr	r2, [r7]
 968 000e 1100     		movs	r1, r2
 969 0010 1800     		movs	r0, r3
ARM GAS  /tmp/ccSySGVh.s 			page 42


 970 0012 FFF7FEFF 		bl	_ZN4ListI10SubscriberE6removeERS0_
 971 0016 C046     		nop
 972 0018 BD46     		mov	sp, r7
 973 001a 02B0     		add	sp, sp, #8
 974              		@ sp needed
 975 001c 80BD     		pop	{r7, pc}
 976              		.cfi_endproc
 977              	.LFE2928:
 979              		.section	.text._ZN9Publisher6notifyEv,"axG",%progbits,_ZN9Publisher6notifyEv,comdat
 980              		.align	1
 981              		.weak	_ZN9Publisher6notifyEv
 982              		.syntax unified
 983              		.code	16
 984              		.thumb_func
 985              		.fpu softvfp
 987              	_ZN9Publisher6notifyEv:
 988              	.LFB2929:
  16:mculib3/src/subscriber.h ****    // ,     subscriber  *this
  17:mculib3/src/subscriber.h ****    void notify() {
 989              		.loc 7 17 0
 990              		.cfi_startproc
 991              		@ args = 0, pretend = 0, frame = 24
 992              		@ frame_needed = 1, uses_anonymous_args = 0
 993 0000 90B5     		push	{r4, r7, lr}
 994              	.LCFI57:
 995              		.cfi_def_cfa_offset 12
 996              		.cfi_offset 4, -12
 997              		.cfi_offset 7, -8
 998              		.cfi_offset 14, -4
 999 0002 87B0     		sub	sp, sp, #28
 1000              	.LCFI58:
 1001              		.cfi_def_cfa_offset 40
 1002 0004 00AF     		add	r7, sp, #0
 1003              	.LCFI59:
 1004              		.cfi_def_cfa_register 7
 1005 0006 7860     		str	r0, [r7, #4]
 1006              	.LBB5:
  18:mculib3/src/subscriber.h ****       for (auto& subscriber : *this)
 1007              		.loc 7 18 0
 1008 0008 7B68     		ldr	r3, [r7, #4]
 1009 000a 7B61     		str	r3, [r7, #20]
 1010 000c 7B69     		ldr	r3, [r7, #20]
 1011 000e 1800     		movs	r0, r3
 1012 0010 FFF7FEFF 		bl	_ZN4ListI10SubscriberE5beginEv
 1013 0014 0300     		movs	r3, r0
 1014 0016 FB60     		str	r3, [r7, #12]
 1015 0018 7B69     		ldr	r3, [r7, #20]
 1016 001a 1800     		movs	r0, r3
 1017 001c FFF7FEFF 		bl	_ZN4ListI10SubscriberE3endEv
 1018 0020 0300     		movs	r3, r0
 1019 0022 BB60     		str	r3, [r7, #8]
 1020              	.L64:
 1021              		.loc 7 18 0 is_stmt 0 discriminator 3
 1022 0024 0823     		movs	r3, #8
 1023 0026 FA18     		adds	r2, r7, r3
 1024 0028 0C23     		movs	r3, #12
 1025 002a FB18     		adds	r3, r7, r3
ARM GAS  /tmp/ccSySGVh.s 			page 43


 1026 002c 1100     		movs	r1, r2
 1027 002e 1800     		movs	r0, r3
 1028 0030 FFF7FEFF 		bl	_ZNK4ListI10SubscriberE8IteratorneERKS2_
 1029 0034 031E     		subs	r3, r0, #0
 1030 0036 11D0     		beq	.L65
 1031              		.loc 7 18 0 discriminator 2
 1032 0038 0C24     		movs	r4, #12
 1033 003a 3B19     		adds	r3, r7, r4
 1034 003c 1800     		movs	r0, r3
 1035 003e FFF7FEFF 		bl	_ZNK4ListI10SubscriberE8IteratordeEv
 1036 0042 0300     		movs	r3, r0
 1037 0044 3B61     		str	r3, [r7, #16]
  19:mculib3/src/subscriber.h ****          subscriber.notify();
 1038              		.loc 7 19 0 is_stmt 1 discriminator 2
 1039 0046 3B69     		ldr	r3, [r7, #16]
 1040 0048 1B68     		ldr	r3, [r3]
 1041 004a 1B68     		ldr	r3, [r3]
 1042 004c 3A69     		ldr	r2, [r7, #16]
 1043 004e 1000     		movs	r0, r2
 1044 0050 9847     		blx	r3
 1045              	.LVL0:
  18:mculib3/src/subscriber.h ****       for (auto& subscriber : *this)
 1046              		.loc 7 18 0 discriminator 2
 1047 0052 3B19     		adds	r3, r7, r4
 1048 0054 1800     		movs	r0, r3
 1049 0056 FFF7FEFF 		bl	_ZN4ListI10SubscriberE8IteratorppEv
 1050 005a E3E7     		b	.L64
 1051              	.L65:
 1052              	.LBE5:
  20:mculib3/src/subscriber.h ****       }
 1053              		.loc 7 20 0
 1054 005c C046     		nop
 1055 005e BD46     		mov	sp, r7
 1056 0060 07B0     		add	sp, sp, #28
 1057              		@ sp needed
 1058 0062 90BD     		pop	{r4, r7, pc}
 1059              		.cfi_endproc
 1060              	.LFE2929:
 1062              		.section	.text._ZN3mcu7SysTick4loadEm,"axG",%progbits,_ZN3mcu7SysTick4loadEm,comdat
 1063              		.align	1
 1064              		.weak	_ZN3mcu7SysTick4loadEm
 1065              		.syntax unified
 1066              		.code	16
 1067              		.thumb_func
 1068              		.fpu softvfp
 1070              	_ZN3mcu7SysTick4loadEm:
 1071              	.LFB2930:
 1072              		.file 8 "mculib3/src/periph/systick.h"
   1:mculib3/src/periph/systick.h **** #pragma once
   2:mculib3/src/periph/systick.h **** #define PERIPH_SYSTICK_H_
   3:mculib3/src/periph/systick.h **** 
   4:mculib3/src/periph/systick.h **** #include "periph.h"
   5:mculib3/src/periph/systick.h **** #include "bits_systick_f0_f4.h"
   6:mculib3/src/periph/systick.h **** 
   7:mculib3/src/periph/systick.h **** 
   8:mculib3/src/periph/systick.h **** 
   9:mculib3/src/periph/systick.h **** namespace mcu {
ARM GAS  /tmp/ccSySGVh.s 			page 44


  10:mculib3/src/periph/systick.h **** 
  11:mculib3/src/periph/systick.h **** 
  12:mculib3/src/periph/systick.h **** class SysTick {
  13:mculib3/src/periph/systick.h **** protected:
  14:mculib3/src/periph/systick.h ****    volatile SysTick_bits::CTRL     CTRL;  // Offset: 0x000 (R/W)  SysTick Control and Status Regist
  15:mculib3/src/periph/systick.h ****    volatile uint32_t               LOAD;  // Offset: 0x004 (R/W)  SysTick Reload Value Register
  16:mculib3/src/periph/systick.h ****    volatile uint32_t               VAL;   // Offset: 0x008 (R/W)  SysTick Current Value Register
  17:mculib3/src/periph/systick.h ****    volatile SysTick_bits::CALIB    CALIB; // Offset: 0x00C (R/ )  SysTick Calibration Register
  18:mculib3/src/periph/systick.h **** public:
  19:mculib3/src/periph/systick.h ****    using Clock = SysTick_bits::CTRL::Clock;
  20:mculib3/src/periph/systick.h ****    
  21:mculib3/src/periph/systick.h ****    void load (uint32_t v)   { LOAD = v; }
 1073              		.loc 8 21 0
 1074              		.cfi_startproc
 1075              		@ args = 0, pretend = 0, frame = 8
 1076              		@ frame_needed = 1, uses_anonymous_args = 0
 1077 0000 80B5     		push	{r7, lr}
 1078              	.LCFI60:
 1079              		.cfi_def_cfa_offset 8
 1080              		.cfi_offset 7, -8
 1081              		.cfi_offset 14, -4
 1082 0002 82B0     		sub	sp, sp, #8
 1083              	.LCFI61:
 1084              		.cfi_def_cfa_offset 16
 1085 0004 00AF     		add	r7, sp, #0
 1086              	.LCFI62:
 1087              		.cfi_def_cfa_register 7
 1088 0006 7860     		str	r0, [r7, #4]
 1089 0008 3960     		str	r1, [r7]
 1090              		.loc 8 21 0
 1091 000a 7B68     		ldr	r3, [r7, #4]
 1092 000c 3A68     		ldr	r2, [r7]
 1093 000e 5A60     		str	r2, [r3, #4]
 1094 0010 C046     		nop
 1095 0012 BD46     		mov	sp, r7
 1096 0014 02B0     		add	sp, sp, #8
 1097              		@ sp needed
 1098 0016 80BD     		pop	{r7, pc}
 1099              		.cfi_endproc
 1100              	.LFE2930:
 1102              		.section	.text._ZN3mcu7SysTick5clearEv,"axG",%progbits,_ZN3mcu7SysTick5clearEv,comdat
 1103              		.align	1
 1104              		.weak	_ZN3mcu7SysTick5clearEv
 1105              		.syntax unified
 1106              		.code	16
 1107              		.thumb_func
 1108              		.fpu softvfp
 1110              	_ZN3mcu7SysTick5clearEv:
 1111              	.LFB2931:
  22:mculib3/src/periph/systick.h ****    void clear()             { VAL = 0; }
 1112              		.loc 8 22 0
 1113              		.cfi_startproc
 1114              		@ args = 0, pretend = 0, frame = 8
 1115              		@ frame_needed = 1, uses_anonymous_args = 0
 1116 0000 80B5     		push	{r7, lr}
 1117              	.LCFI63:
 1118              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccSySGVh.s 			page 45


 1119              		.cfi_offset 7, -8
 1120              		.cfi_offset 14, -4
 1121 0002 82B0     		sub	sp, sp, #8
 1122              	.LCFI64:
 1123              		.cfi_def_cfa_offset 16
 1124 0004 00AF     		add	r7, sp, #0
 1125              	.LCFI65:
 1126              		.cfi_def_cfa_register 7
 1127 0006 7860     		str	r0, [r7, #4]
 1128              		.loc 8 22 0
 1129 0008 7B68     		ldr	r3, [r7, #4]
 1130 000a 0022     		movs	r2, #0
 1131 000c 9A60     		str	r2, [r3, #8]
 1132 000e C046     		nop
 1133 0010 BD46     		mov	sp, r7
 1134 0012 02B0     		add	sp, sp, #8
 1135              		@ sp needed
 1136 0014 80BD     		pop	{r7, pc}
 1137              		.cfi_endproc
 1138              	.LFE2931:
 1140              		.section	.text._ZN3mcu7SysTick9setSourceENS_12SysTick_bits4CTRL5ClockE,"axG",%progbits,_ZN3mcu7Sys
 1141              		.align	1
 1142              		.weak	_ZN3mcu7SysTick9setSourceENS_12SysTick_bits4CTRL5ClockE
 1143              		.syntax unified
 1144              		.code	16
 1145              		.thumb_func
 1146              		.fpu softvfp
 1148              	_ZN3mcu7SysTick9setSourceENS_12SysTick_bits4CTRL5ClockE:
 1149              	.LFB2932:
  23:mculib3/src/periph/systick.h ****    void setSource (Clock v) { CTRL.CLKSOURCE = v; }
 1150              		.loc 8 23 0
 1151              		.cfi_startproc
 1152              		@ args = 0, pretend = 0, frame = 8
 1153              		@ frame_needed = 1, uses_anonymous_args = 0
 1154 0000 80B5     		push	{r7, lr}
 1155              	.LCFI66:
 1156              		.cfi_def_cfa_offset 8
 1157              		.cfi_offset 7, -8
 1158              		.cfi_offset 14, -4
 1159 0002 82B0     		sub	sp, sp, #8
 1160              	.LCFI67:
 1161              		.cfi_def_cfa_offset 16
 1162 0004 00AF     		add	r7, sp, #0
 1163              	.LCFI68:
 1164              		.cfi_def_cfa_register 7
 1165 0006 7860     		str	r0, [r7, #4]
 1166 0008 0A00     		movs	r2, r1
 1167 000a FB1C     		adds	r3, r7, #3
 1168 000c 1A70     		strb	r2, [r3]
 1169              		.loc 8 23 0
 1170 000e FB1C     		adds	r3, r7, #3
 1171 0010 1B78     		ldrb	r3, [r3]
 1172 0012 0122     		movs	r2, #1
 1173 0014 1340     		ands	r3, r2
 1174 0016 DAB2     		uxtb	r2, r3
 1175 0018 7B68     		ldr	r3, [r7, #4]
 1176 001a 0121     		movs	r1, #1
ARM GAS  /tmp/ccSySGVh.s 			page 46


 1177 001c 0A40     		ands	r2, r1
 1178 001e 9200     		lsls	r2, r2, #2
 1179 0020 1968     		ldr	r1, [r3]
 1180 0022 0420     		movs	r0, #4
 1181 0024 8143     		bics	r1, r0
 1182 0026 0A43     		orrs	r2, r1
 1183 0028 1A60     		str	r2, [r3]
 1184 002a C046     		nop
 1185 002c BD46     		mov	sp, r7
 1186 002e 02B0     		add	sp, sp, #8
 1187              		@ sp needed
 1188 0030 80BD     		pop	{r7, pc}
 1189              		.cfi_endproc
 1190              	.LFE2932:
 1192              		.section	.text._ZN3mcu7SysTick15enableInterruptEv,"axG",%progbits,_ZN3mcu7SysTick15enableInterrupt
 1193              		.align	1
 1194              		.weak	_ZN3mcu7SysTick15enableInterruptEv
 1195              		.syntax unified
 1196              		.code	16
 1197              		.thumb_func
 1198              		.fpu softvfp
 1200              	_ZN3mcu7SysTick15enableInterruptEv:
 1201              	.LFB2933:
  24:mculib3/src/periph/systick.h ****    void enableInterrupt()   { CTRL.TICKINT = true; }
 1202              		.loc 8 24 0
 1203              		.cfi_startproc
 1204              		@ args = 0, pretend = 0, frame = 8
 1205              		@ frame_needed = 1, uses_anonymous_args = 0
 1206 0000 80B5     		push	{r7, lr}
 1207              	.LCFI69:
 1208              		.cfi_def_cfa_offset 8
 1209              		.cfi_offset 7, -8
 1210              		.cfi_offset 14, -4
 1211 0002 82B0     		sub	sp, sp, #8
 1212              	.LCFI70:
 1213              		.cfi_def_cfa_offset 16
 1214 0004 00AF     		add	r7, sp, #0
 1215              	.LCFI71:
 1216              		.cfi_def_cfa_register 7
 1217 0006 7860     		str	r0, [r7, #4]
 1218              		.loc 8 24 0
 1219 0008 7B68     		ldr	r3, [r7, #4]
 1220 000a 1A68     		ldr	r2, [r3]
 1221 000c 0221     		movs	r1, #2
 1222 000e 0A43     		orrs	r2, r1
 1223 0010 1A60     		str	r2, [r3]
 1224 0012 C046     		nop
 1225 0014 BD46     		mov	sp, r7
 1226 0016 02B0     		add	sp, sp, #8
 1227              		@ sp needed
 1228 0018 80BD     		pop	{r7, pc}
 1229              		.cfi_endproc
 1230              	.LFE2933:
 1232              		.section	.text._ZN3mcu7SysTick6enableEv,"axG",%progbits,_ZN3mcu7SysTick6enableEv,comdat
 1233              		.align	1
 1234              		.weak	_ZN3mcu7SysTick6enableEv
 1235              		.syntax unified
ARM GAS  /tmp/ccSySGVh.s 			page 47


 1236              		.code	16
 1237              		.thumb_func
 1238              		.fpu softvfp
 1240              	_ZN3mcu7SysTick6enableEv:
 1241              	.LFB2934:
  25:mculib3/src/periph/systick.h ****    void enable()            { CTRL.ENABLE = true; }
 1242              		.loc 8 25 0
 1243              		.cfi_startproc
 1244              		@ args = 0, pretend = 0, frame = 8
 1245              		@ frame_needed = 1, uses_anonymous_args = 0
 1246 0000 80B5     		push	{r7, lr}
 1247              	.LCFI72:
 1248              		.cfi_def_cfa_offset 8
 1249              		.cfi_offset 7, -8
 1250              		.cfi_offset 14, -4
 1251 0002 82B0     		sub	sp, sp, #8
 1252              	.LCFI73:
 1253              		.cfi_def_cfa_offset 16
 1254 0004 00AF     		add	r7, sp, #0
 1255              	.LCFI74:
 1256              		.cfi_def_cfa_register 7
 1257 0006 7860     		str	r0, [r7, #4]
 1258              		.loc 8 25 0
 1259 0008 7B68     		ldr	r3, [r7, #4]
 1260 000a 1A68     		ldr	r2, [r3]
 1261 000c 0121     		movs	r1, #1
 1262 000e 0A43     		orrs	r2, r1
 1263 0010 1A60     		str	r2, [r3]
 1264 0012 C046     		nop
 1265 0014 BD46     		mov	sp, r7
 1266 0016 02B0     		add	sp, sp, #8
 1267              		@ sp needed
 1268 0018 80BD     		pop	{r7, pc}
 1269              		.cfi_endproc
 1270              	.LFE2934:
 1272              		.section	.text._ZN4ListI10SubscriberEC2Ev,"axG",%progbits,_ZN4ListI10SubscriberEC5Ev,comdat
 1273              		.align	1
 1274              		.weak	_ZN4ListI10SubscriberEC2Ev
 1275              		.syntax unified
 1276              		.code	16
 1277              		.thumb_func
 1278              		.fpu softvfp
 1280              	_ZN4ListI10SubscriberEC2Ev:
 1281              	.LFB2942:
 1282              		.file 9 "mculib3/src/list.h"
   1:mculib3/src/list.h **** #pragma once
   2:mculib3/src/list.h **** 
   3:mculib3/src/list.h **** #include <algorithm>
   4:mculib3/src/list.h **** 
   5:mculib3/src/list.h **** 
   6:mculib3/src/list.h **** template<class T> struct Listable
   7:mculib3/src/list.h **** {
   8:mculib3/src/list.h ****    T* prev {nullptr};
   9:mculib3/src/list.h ****    T* next {nullptr};
  10:mculib3/src/list.h **** };
  11:mculib3/src/list.h **** 
  12:mculib3/src/list.h **** template<class T> class List
ARM GAS  /tmp/ccSySGVh.s 			page 48


 1283              		.loc 9 12 0
 1284              		.cfi_startproc
 1285              		@ args = 0, pretend = 0, frame = 8
 1286              		@ frame_needed = 1, uses_anonymous_args = 0
 1287 0000 80B5     		push	{r7, lr}
 1288              	.LCFI75:
 1289              		.cfi_def_cfa_offset 8
 1290              		.cfi_offset 7, -8
 1291              		.cfi_offset 14, -4
 1292 0002 82B0     		sub	sp, sp, #8
 1293              	.LCFI76:
 1294              		.cfi_def_cfa_offset 16
 1295 0004 00AF     		add	r7, sp, #0
 1296              	.LCFI77:
 1297              		.cfi_def_cfa_register 7
 1298 0006 7860     		str	r0, [r7, #4]
 1299              	.LBB6:
 1300              		.loc 9 12 0
 1301 0008 7B68     		ldr	r3, [r7, #4]
 1302 000a 0022     		movs	r2, #0
 1303 000c 1A60     		str	r2, [r3]
 1304 000e 7B68     		ldr	r3, [r7, #4]
 1305 0010 0022     		movs	r2, #0
 1306 0012 5A60     		str	r2, [r3, #4]
 1307              	.LBE6:
 1308 0014 7B68     		ldr	r3, [r7, #4]
 1309 0016 1800     		movs	r0, r3
 1310 0018 BD46     		mov	sp, r7
 1311 001a 02B0     		add	sp, sp, #8
 1312              		@ sp needed
 1313 001c 80BD     		pop	{r7, pc}
 1314              		.cfi_endproc
 1315              	.LFE2942:
 1317              		.weak	_ZN4ListI10SubscriberEC1Ev
 1318              		.thumb_set _ZN4ListI10SubscriberEC1Ev,_ZN4ListI10SubscriberEC2Ev
 1319              		.section	.text._ZN9PublisherC2Ev,"axG",%progbits,_ZN9PublisherC5Ev,comdat
 1320              		.align	1
 1321              		.weak	_ZN9PublisherC2Ev
 1322              		.syntax unified
 1323              		.code	16
 1324              		.thumb_func
 1325              		.fpu softvfp
 1327              	_ZN9PublisherC2Ev:
 1328              	.LFB2944:
  11:mculib3/src/subscriber.h **** {
 1329              		.loc 7 11 0
 1330              		.cfi_startproc
 1331              		@ args = 0, pretend = 0, frame = 8
 1332              		@ frame_needed = 1, uses_anonymous_args = 0
 1333 0000 80B5     		push	{r7, lr}
 1334              	.LCFI78:
 1335              		.cfi_def_cfa_offset 8
 1336              		.cfi_offset 7, -8
 1337              		.cfi_offset 14, -4
 1338 0002 82B0     		sub	sp, sp, #8
 1339              	.LCFI79:
 1340              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccSySGVh.s 			page 49


 1341 0004 00AF     		add	r7, sp, #0
 1342              	.LCFI80:
 1343              		.cfi_def_cfa_register 7
 1344 0006 7860     		str	r0, [r7, #4]
 1345              	.LBB7:
  11:mculib3/src/subscriber.h **** {
 1346              		.loc 7 11 0
 1347 0008 7B68     		ldr	r3, [r7, #4]
 1348 000a 1800     		movs	r0, r3
 1349 000c FFF7FEFF 		bl	_ZN4ListI10SubscriberEC2Ev
 1350              	.LBE7:
 1351 0010 7B68     		ldr	r3, [r7, #4]
 1352 0012 1800     		movs	r0, r3
 1353 0014 BD46     		mov	sp, r7
 1354 0016 02B0     		add	sp, sp, #8
 1355              		@ sp needed
 1356 0018 80BD     		pop	{r7, pc}
 1357              		.cfi_endproc
 1358              	.LFE2944:
 1360              		.weak	_ZN9PublisherC1Ev
 1361              		.thumb_set _ZN9PublisherC1Ev,_ZN9PublisherC2Ev
 1362              		.section	.text._ZN11TickUpdaterC2Ev,"axG",%progbits,_ZN11TickUpdaterC5Ev,comdat
 1363              		.align	1
 1364              		.weak	_ZN11TickUpdaterC2Ev
 1365              		.syntax unified
 1366              		.code	16
 1367              		.thumb_func
 1368              		.fpu softvfp
 1370              	_ZN11TickUpdaterC2Ev:
 1371              	.LFB2946:
 1372              		.file 10 "mculib3/src/timers.h"
   1:mculib3/src/timers.h **** #pragma once
   2:mculib3/src/timers.h **** 
   3:mculib3/src/timers.h **** #include <cstdint>
   4:mculib3/src/timers.h **** #include "subscriber.h"
   5:mculib3/src/timers.h **** #include "systick.h"
   6:mculib3/src/timers.h **** #ifdef USE_MOCK_SYSTICK
   7:mculib3/src/timers.h **** using mock::SysTick;
   8:mculib3/src/timers.h **** #else
   9:mculib3/src/timers.h **** using mcu::SysTick;
  10:mculib3/src/timers.h **** #endif
  11:mculib3/src/timers.h **** 
  12:mculib3/src/timers.h **** 
  13:mculib3/src/timers.h **** 
  14:mculib3/src/timers.h **** 
  15:mculib3/src/timers.h **** 
  16:mculib3/src/timers.h **** struct TickUpdater : Publisher
  17:mculib3/src/timers.h **** {
  18:mculib3/src/timers.h **** // #if not defined(TEST) 
  19:mculib3/src/timers.h ****    TickUpdater() { mcu::make_reference<mcu::Periph::SysTick>().initInterrupt<1>(); }
 1373              		.loc 10 19 0
 1374              		.cfi_startproc
 1375              		@ args = 0, pretend = 0, frame = 8
 1376              		@ frame_needed = 1, uses_anonymous_args = 0
 1377 0000 80B5     		push	{r7, lr}
 1378              	.LCFI81:
 1379              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccSySGVh.s 			page 50


 1380              		.cfi_offset 7, -8
 1381              		.cfi_offset 14, -4
 1382 0002 82B0     		sub	sp, sp, #8
 1383              	.LCFI82:
 1384              		.cfi_def_cfa_offset 16
 1385 0004 00AF     		add	r7, sp, #0
 1386              	.LCFI83:
 1387              		.cfi_def_cfa_register 7
 1388 0006 7860     		str	r0, [r7, #4]
 1389              	.LBB8:
 1390              		.loc 10 19 0
 1391 0008 7B68     		ldr	r3, [r7, #4]
 1392 000a 1800     		movs	r0, r3
 1393 000c FFF7FEFF 		bl	_ZN9PublisherC2Ev
 1394 0010 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE13EEENSt9enable_ifIXeqT_LS1_13EERNS_7SysTickEE4typeEv
 1395 0014 0300     		movs	r3, r0
 1396 0016 1800     		movs	r0, r3
 1397 0018 FFF7FEFF 		bl	_ZN3mcu7SysTick13initInterruptILt1EEEvv
 1398              	.LBE8:
 1399 001c 7B68     		ldr	r3, [r7, #4]
 1400 001e 1800     		movs	r0, r3
 1401 0020 BD46     		mov	sp, r7
 1402 0022 02B0     		add	sp, sp, #8
 1403              		@ sp needed
 1404 0024 80BD     		pop	{r7, pc}
 1405              		.cfi_endproc
 1406              	.LFE2946:
 1408              		.weak	_ZN11TickUpdaterC1Ev
 1409              		.thumb_set _ZN11TickUpdaterC1Ev,_ZN11TickUpdaterC2Ev
 1410              		.global	tickUpdater
 1411              		.section	.bss.tickUpdater,"aw",%nobits
 1412              		.align	2
 1415              	tickUpdater:
 1416 0000 00000000 		.space	8
 1416      00000000 
 1417              		.section	.text.SysTick_Handler,"ax",%progbits
 1418              		.align	1
 1419              		.global	SysTick_Handler
 1420              		.syntax unified
 1421              		.code	16
 1422              		.thumb_func
 1423              		.fpu softvfp
 1425              	SysTick_Handler:
 1426              	.LFB2948:
  20:mculib3/src/timers.h **** // #endif
  21:mculib3/src/timers.h ****    // using List::clear_subscribe;
  22:mculib3/src/timers.h **** } tickUpdater;
  23:mculib3/src/timers.h **** 
  24:mculib3/src/timers.h **** extern "C" void SysTick_Handler()
  25:mculib3/src/timers.h **** {
 1427              		.loc 10 25 0
 1428              		.cfi_startproc
 1429              		@ args = 0, pretend = 0, frame = 0
 1430              		@ frame_needed = 1, uses_anonymous_args = 0
 1431 0000 80B5     		push	{r7, lr}
 1432              	.LCFI84:
 1433              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccSySGVh.s 			page 51


 1434              		.cfi_offset 7, -8
 1435              		.cfi_offset 14, -4
 1436 0002 00AF     		add	r7, sp, #0
 1437              	.LCFI85:
 1438              		.cfi_def_cfa_register 7
  26:mculib3/src/timers.h ****    tickUpdater.notify();
 1439              		.loc 10 26 0
 1440 0004 034B     		ldr	r3, .L78
 1441 0006 1800     		movs	r0, r3
 1442 0008 FFF7FEFF 		bl	_ZN9Publisher6notifyEv
  27:mculib3/src/timers.h **** }
 1443              		.loc 10 27 0
 1444 000c C046     		nop
 1445 000e BD46     		mov	sp, r7
 1446              		@ sp needed
 1447 0010 80BD     		pop	{r7, pc}
 1448              	.L79:
 1449 0012 C046     		.align	2
 1450              	.L78:
 1451 0014 00000000 		.word	tickUpdater
 1452              		.cfi_endproc
 1453              	.LFE2948:
 1455              		.section	.text._ZN8ListableI10SubscriberEC2Ev,"axG",%progbits,_ZN8ListableI10SubscriberEC5Ev,comda
 1456              		.align	1
 1457              		.weak	_ZN8ListableI10SubscriberEC2Ev
 1458              		.syntax unified
 1459              		.code	16
 1460              		.thumb_func
 1461              		.fpu softvfp
 1463              	_ZN8ListableI10SubscriberEC2Ev:
 1464              	.LFB2953:
   6:mculib3/src/list.h **** {
 1465              		.loc 9 6 0
 1466              		.cfi_startproc
 1467              		@ args = 0, pretend = 0, frame = 8
 1468              		@ frame_needed = 1, uses_anonymous_args = 0
 1469 0000 80B5     		push	{r7, lr}
 1470              	.LCFI86:
 1471              		.cfi_def_cfa_offset 8
 1472              		.cfi_offset 7, -8
 1473              		.cfi_offset 14, -4
 1474 0002 82B0     		sub	sp, sp, #8
 1475              	.LCFI87:
 1476              		.cfi_def_cfa_offset 16
 1477 0004 00AF     		add	r7, sp, #0
 1478              	.LCFI88:
 1479              		.cfi_def_cfa_register 7
 1480 0006 7860     		str	r0, [r7, #4]
 1481              	.LBB9:
   6:mculib3/src/list.h **** {
 1482              		.loc 9 6 0
 1483 0008 7B68     		ldr	r3, [r7, #4]
 1484 000a 0022     		movs	r2, #0
 1485 000c 1A60     		str	r2, [r3]
 1486 000e 7B68     		ldr	r3, [r7, #4]
 1487 0010 0022     		movs	r2, #0
 1488 0012 5A60     		str	r2, [r3, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 52


 1489              	.LBE9:
 1490 0014 7B68     		ldr	r3, [r7, #4]
 1491 0016 1800     		movs	r0, r3
 1492 0018 BD46     		mov	sp, r7
 1493 001a 02B0     		add	sp, sp, #8
 1494              		@ sp needed
 1495 001c 80BD     		pop	{r7, pc}
 1496              		.cfi_endproc
 1497              	.LFE2953:
 1499              		.weak	_ZN8ListableI10SubscriberEC1Ev
 1500              		.thumb_set _ZN8ListableI10SubscriberEC1Ev,_ZN8ListableI10SubscriberEC2Ev
 1501              		.section	.text._ZN10SubscriberC2Ev,"axG",%progbits,_ZN10SubscriberC5Ev,comdat
 1502              		.align	1
 1503              		.weak	_ZN10SubscriberC2Ev
 1504              		.syntax unified
 1505              		.code	16
 1506              		.thumb_func
 1507              		.fpu softvfp
 1509              	_ZN10SubscriberC2Ev:
 1510              	.LFB2955:
   7:mculib3/src/subscriber.h ****    virtual void notify() = 0;
 1511              		.loc 7 7 0
 1512              		.cfi_startproc
 1513              		@ args = 0, pretend = 0, frame = 8
 1514              		@ frame_needed = 1, uses_anonymous_args = 0
 1515 0000 80B5     		push	{r7, lr}
 1516              	.LCFI89:
 1517              		.cfi_def_cfa_offset 8
 1518              		.cfi_offset 7, -8
 1519              		.cfi_offset 14, -4
 1520 0002 82B0     		sub	sp, sp, #8
 1521              	.LCFI90:
 1522              		.cfi_def_cfa_offset 16
 1523 0004 00AF     		add	r7, sp, #0
 1524              	.LCFI91:
 1525              		.cfi_def_cfa_register 7
 1526 0006 7860     		str	r0, [r7, #4]
 1527              	.LBB10:
   7:mculib3/src/subscriber.h ****    virtual void notify() = 0;
 1528              		.loc 7 7 0
 1529 0008 7B68     		ldr	r3, [r7, #4]
 1530 000a 0433     		adds	r3, r3, #4
 1531 000c 1800     		movs	r0, r3
 1532 000e FFF7FEFF 		bl	_ZN8ListableI10SubscriberEC2Ev
 1533 0012 044A     		ldr	r2, .L84
 1534 0014 7B68     		ldr	r3, [r7, #4]
 1535 0016 1A60     		str	r2, [r3]
 1536              	.LBE10:
 1537 0018 7B68     		ldr	r3, [r7, #4]
 1538 001a 1800     		movs	r0, r3
 1539 001c BD46     		mov	sp, r7
 1540 001e 02B0     		add	sp, sp, #8
 1541              		@ sp needed
 1542 0020 80BD     		pop	{r7, pc}
 1543              	.L85:
 1544 0022 C046     		.align	2
 1545              	.L84:
ARM GAS  /tmp/ccSySGVh.s 			page 53


 1546 0024 08000000 		.word	_ZTV10Subscriber+8
 1547              		.cfi_endproc
 1548              	.LFE2955:
 1550              		.weak	_ZN10SubscriberC1Ev
 1551              		.thumb_set _ZN10SubscriberC1Ev,_ZN10SubscriberC2Ev
 1552              		.section	.text._ZN14TickSubscriberC2Ev,"axG",%progbits,_ZN14TickSubscriberC5Ev,comdat
 1553              		.align	1
 1554              		.weak	_ZN14TickSubscriberC2Ev
 1555              		.syntax unified
 1556              		.code	16
 1557              		.thumb_func
 1558              		.fpu softvfp
 1560              	_ZN14TickSubscriberC2Ev:
 1561              	.LFB2957:
  28:mculib3/src/timers.h **** 
  29:mculib3/src/timers.h **** 
  30:mculib3/src/timers.h **** class TickSubscriber : Subscriber
 1562              		.loc 10 30 0
 1563              		.cfi_startproc
 1564              		@ args = 0, pretend = 0, frame = 8
 1565              		@ frame_needed = 1, uses_anonymous_args = 0
 1566 0000 80B5     		push	{r7, lr}
 1567              	.LCFI92:
 1568              		.cfi_def_cfa_offset 8
 1569              		.cfi_offset 7, -8
 1570              		.cfi_offset 14, -4
 1571 0002 82B0     		sub	sp, sp, #8
 1572              	.LCFI93:
 1573              		.cfi_def_cfa_offset 16
 1574 0004 00AF     		add	r7, sp, #0
 1575              	.LCFI94:
 1576              		.cfi_def_cfa_register 7
 1577 0006 7860     		str	r0, [r7, #4]
 1578              	.LBB11:
 1579              		.loc 10 30 0
 1580 0008 7B68     		ldr	r3, [r7, #4]
 1581 000a 1800     		movs	r0, r3
 1582 000c FFF7FEFF 		bl	_ZN10SubscriberC2Ev
 1583 0010 054A     		ldr	r2, .L88
 1584 0012 7B68     		ldr	r3, [r7, #4]
 1585 0014 1A60     		str	r2, [r3]
 1586 0016 7B68     		ldr	r3, [r7, #4]
 1587 0018 0022     		movs	r2, #0
 1588 001a 1A73     		strb	r2, [r3, #12]
 1589              	.LBE11:
 1590 001c 7B68     		ldr	r3, [r7, #4]
 1591 001e 1800     		movs	r0, r3
 1592 0020 BD46     		mov	sp, r7
 1593 0022 02B0     		add	sp, sp, #8
 1594              		@ sp needed
 1595 0024 80BD     		pop	{r7, pc}
 1596              	.L89:
 1597 0026 C046     		.align	2
 1598              	.L88:
 1599 0028 08000000 		.word	_ZTV14TickSubscriber+8
 1600              		.cfi_endproc
 1601              	.LFE2957:
ARM GAS  /tmp/ccSySGVh.s 			page 54


 1603              		.weak	_ZN14TickSubscriberC1Ev
 1604              		.thumb_set _ZN14TickSubscriberC1Ev,_ZN14TickSubscriberC2Ev
 1605              		.section	.text._ZN5Timer6notifyEv,"ax",%progbits
 1606              		.align	1
 1607              		.global	_ZN5Timer6notifyEv
 1608              		.syntax unified
 1609              		.code	16
 1610              		.thumb_func
 1611              		.fpu softvfp
 1613              	_ZN5Timer6notifyEv:
 1614              	.LFB2964:
  31:mculib3/src/timers.h **** {
  32:mculib3/src/timers.h **** protected:
  33:mculib3/src/timers.h ****    bool subscribed {false};
  34:mculib3/src/timers.h ****    void tick_subscribe();
  35:mculib3/src/timers.h ****    void tick_unsubscribe();
  36:mculib3/src/timers.h **** public:
  37:mculib3/src/timers.h ****    
  38:mculib3/src/timers.h **** };
  39:mculib3/src/timers.h **** 
  40:mculib3/src/timers.h **** class Timer : TickSubscriber
  41:mculib3/src/timers.h **** {
  42:mculib3/src/timers.h **** public:
  43:mculib3/src/timers.h ****    Timer() = default;
  44:mculib3/src/timers.h ****    Timer (uint32_t ms) { start(ms); }
  45:mculib3/src/timers.h ****    ~Timer () {tick_unsubscribe();}
  46:mculib3/src/timers.h **** 
  47:mculib3/src/timers.h ****    void     start   (uint32_t ms); ///     
  48:mculib3/src/timers.h ****    bool     event();   ///  true,     
  49:mculib3/src/timers.h ****    bool     done();    ///  true,      
  50:mculib3/src/timers.h ****    void     pause();   ///  ,    
  51:mculib3/src/timers.h ****    void     start();   ///      
  52:mculib3/src/timers.h ****    void     stop();    ///     
  53:mculib3/src/timers.h ****    bool     isGreater (uint32_t val); ///  true,   
  54:mculib3/src/timers.h ****    bool     isCount(); ///  true  ,   
  55:mculib3/src/timers.h ****    uint32_t timePassed(); ///   
  56:mculib3/src/timers.h ****    uint32_t timeLeft();   ///   
  57:mculib3/src/timers.h ****    template<class function>
  58:mculib3/src/timers.h ****    void     event (function); ///  function,    
  59:mculib3/src/timers.h **** 
  60:mculib3/src/timers.h ****    volatile uint32_t timeSet {0};
  61:mculib3/src/timers.h **** private:
  62:mculib3/src/timers.h ****    volatile uint32_t timePassed_ {0};	
  63:mculib3/src/timers.h **** 
  64:mculib3/src/timers.h ****    void notify() override;
  65:mculib3/src/timers.h **** };
  66:mculib3/src/timers.h **** 
  67:mculib3/src/timers.h **** 
  68:mculib3/src/timers.h **** 
  69:mculib3/src/timers.h **** 
  70:mculib3/src/timers.h **** void Timer::notify()
  71:mculib3/src/timers.h **** {
 1615              		.loc 10 71 0
 1616              		.cfi_startproc
 1617              		@ args = 0, pretend = 0, frame = 8
 1618              		@ frame_needed = 1, uses_anonymous_args = 0
 1619 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccSySGVh.s 			page 55


 1620              	.LCFI95:
 1621              		.cfi_def_cfa_offset 8
 1622              		.cfi_offset 7, -8
 1623              		.cfi_offset 14, -4
 1624 0002 82B0     		sub	sp, sp, #8
 1625              	.LCFI96:
 1626              		.cfi_def_cfa_offset 16
 1627 0004 00AF     		add	r7, sp, #0
 1628              	.LCFI97:
 1629              		.cfi_def_cfa_register 7
 1630 0006 7860     		str	r0, [r7, #4]
  72:mculib3/src/timers.h ****    timePassed_++;
 1631              		.loc 10 72 0
 1632 0008 7B68     		ldr	r3, [r7, #4]
 1633 000a 5B69     		ldr	r3, [r3, #20]
 1634 000c 5A1C     		adds	r2, r3, #1
 1635 000e 7B68     		ldr	r3, [r7, #4]
 1636 0010 5A61     		str	r2, [r3, #20]
  73:mculib3/src/timers.h **** }
 1637              		.loc 10 73 0
 1638 0012 C046     		nop
 1639 0014 BD46     		mov	sp, r7
 1640 0016 02B0     		add	sp, sp, #8
 1641              		@ sp needed
 1642 0018 80BD     		pop	{r7, pc}
 1643              		.cfi_endproc
 1644              	.LFE2964:
 1646              		.section	.text._ZN5Timer5startEm,"ax",%progbits
 1647              		.align	1
 1648              		.global	_ZN5Timer5startEm
 1649              		.syntax unified
 1650              		.code	16
 1651              		.thumb_func
 1652              		.fpu softvfp
 1654              	_ZN5Timer5startEm:
 1655              	.LFB2965:
  74:mculib3/src/timers.h **** 
  75:mculib3/src/timers.h **** 
  76:mculib3/src/timers.h **** 
  77:mculib3/src/timers.h **** void Timer::start (uint32_t ms)
  78:mculib3/src/timers.h **** {
 1656              		.loc 10 78 0
 1657              		.cfi_startproc
 1658              		@ args = 0, pretend = 0, frame = 8
 1659              		@ frame_needed = 1, uses_anonymous_args = 0
 1660 0000 80B5     		push	{r7, lr}
 1661              	.LCFI98:
 1662              		.cfi_def_cfa_offset 8
 1663              		.cfi_offset 7, -8
 1664              		.cfi_offset 14, -4
 1665 0002 82B0     		sub	sp, sp, #8
 1666              	.LCFI99:
 1667              		.cfi_def_cfa_offset 16
 1668 0004 00AF     		add	r7, sp, #0
 1669              	.LCFI100:
 1670              		.cfi_def_cfa_register 7
 1671 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 56


 1672 0008 3960     		str	r1, [r7]
  79:mculib3/src/timers.h ****    timeSet = ms;
 1673              		.loc 10 79 0
 1674 000a 7B68     		ldr	r3, [r7, #4]
 1675 000c 3A68     		ldr	r2, [r7]
 1676 000e 1A61     		str	r2, [r3, #16]
  80:mculib3/src/timers.h ****    tick_subscribe();
 1677              		.loc 10 80 0
 1678 0010 7B68     		ldr	r3, [r7, #4]
 1679 0012 1800     		movs	r0, r3
 1680 0014 FFF7FEFF 		bl	_ZN14TickSubscriber14tick_subscribeEv
  81:mculib3/src/timers.h **** }
 1681              		.loc 10 81 0
 1682 0018 C046     		nop
 1683 001a BD46     		mov	sp, r7
 1684 001c 02B0     		add	sp, sp, #8
 1685              		@ sp needed
 1686 001e 80BD     		pop	{r7, pc}
 1687              		.cfi_endproc
 1688              	.LFE2965:
 1690              		.section	.text._ZN5Timer5eventEv,"ax",%progbits
 1691              		.align	1
 1692              		.global	_ZN5Timer5eventEv
 1693              		.syntax unified
 1694              		.code	16
 1695              		.thumb_func
 1696              		.fpu softvfp
 1698              	_ZN5Timer5eventEv:
 1699              	.LFB2966:
  82:mculib3/src/timers.h **** 
  83:mculib3/src/timers.h **** 
  84:mculib3/src/timers.h **** bool Timer::event()
  85:mculib3/src/timers.h **** {
 1700              		.loc 10 85 0
 1701              		.cfi_startproc
 1702              		@ args = 0, pretend = 0, frame = 8
 1703              		@ frame_needed = 1, uses_anonymous_args = 0
 1704 0000 80B5     		push	{r7, lr}
 1705              	.LCFI101:
 1706              		.cfi_def_cfa_offset 8
 1707              		.cfi_offset 7, -8
 1708              		.cfi_offset 14, -4
 1709 0002 82B0     		sub	sp, sp, #8
 1710              	.LCFI102:
 1711              		.cfi_def_cfa_offset 16
 1712 0004 00AF     		add	r7, sp, #0
 1713              	.LCFI103:
 1714              		.cfi_def_cfa_register 7
 1715 0006 7860     		str	r0, [r7, #4]
  86:mculib3/src/timers.h ****    if (timePassed_ >= timeSet) {
 1716              		.loc 10 86 0
 1717 0008 7B68     		ldr	r3, [r7, #4]
 1718 000a 5969     		ldr	r1, [r3, #20]
 1719 000c 7B68     		ldr	r3, [r7, #4]
 1720 000e 1A69     		ldr	r2, [r3, #16]
 1721 0010 0023     		movs	r3, #0
 1722 0012 9142     		cmp	r1, r2
ARM GAS  /tmp/ccSySGVh.s 			page 57


 1723 0014 5B41     		adcs	r3, r3, r3
 1724 0016 DBB2     		uxtb	r3, r3
 1725 0018 002B     		cmp	r3, #0
 1726 001a 04D0     		beq	.L93
  87:mculib3/src/timers.h ****       timePassed_ = 0;
 1727              		.loc 10 87 0
 1728 001c 7B68     		ldr	r3, [r7, #4]
 1729 001e 0022     		movs	r2, #0
 1730 0020 5A61     		str	r2, [r3, #20]
  88:mculib3/src/timers.h ****       return (true);
 1731              		.loc 10 88 0
 1732 0022 0123     		movs	r3, #1
 1733 0024 00E0     		b	.L94
 1734              	.L93:
  89:mculib3/src/timers.h ****    } else {
  90:mculib3/src/timers.h ****       return (false);
 1735              		.loc 10 90 0
 1736 0026 0023     		movs	r3, #0
 1737              	.L94:
  91:mculib3/src/timers.h ****    }
  92:mculib3/src/timers.h **** }
 1738              		.loc 10 92 0
 1739 0028 1800     		movs	r0, r3
 1740 002a BD46     		mov	sp, r7
 1741 002c 02B0     		add	sp, sp, #8
 1742              		@ sp needed
 1743 002e 80BD     		pop	{r7, pc}
 1744              		.cfi_endproc
 1745              	.LFE2966:
 1747              		.section	.text._ZN5Timer4stopEv,"ax",%progbits
 1748              		.align	1
 1749              		.global	_ZN5Timer4stopEv
 1750              		.syntax unified
 1751              		.code	16
 1752              		.thumb_func
 1753              		.fpu softvfp
 1755              	_ZN5Timer4stopEv:
 1756              	.LFB2968:
  93:mculib3/src/timers.h **** 
  94:mculib3/src/timers.h **** 
  95:mculib3/src/timers.h **** template<class Functor>
  96:mculib3/src/timers.h **** void Timer::event (Functor functor)
  97:mculib3/src/timers.h **** {
  98:mculib3/src/timers.h ****    if (timePassed_ >= timeSet) {
  99:mculib3/src/timers.h ****       timePassed_ = 0;
 100:mculib3/src/timers.h ****       functor();
 101:mculib3/src/timers.h ****    }
 102:mculib3/src/timers.h **** }
 103:mculib3/src/timers.h **** 
 104:mculib3/src/timers.h **** 
 105:mculib3/src/timers.h **** void Timer::stop()
 106:mculib3/src/timers.h **** {
 1757              		.loc 10 106 0
 1758              		.cfi_startproc
 1759              		@ args = 0, pretend = 0, frame = 8
 1760              		@ frame_needed = 1, uses_anonymous_args = 0
 1761 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccSySGVh.s 			page 58


 1762              	.LCFI104:
 1763              		.cfi_def_cfa_offset 8
 1764              		.cfi_offset 7, -8
 1765              		.cfi_offset 14, -4
 1766 0002 82B0     		sub	sp, sp, #8
 1767              	.LCFI105:
 1768              		.cfi_def_cfa_offset 16
 1769 0004 00AF     		add	r7, sp, #0
 1770              	.LCFI106:
 1771              		.cfi_def_cfa_register 7
 1772 0006 7860     		str	r0, [r7, #4]
 107:mculib3/src/timers.h ****    timePassed_ = 0;
 1773              		.loc 10 107 0
 1774 0008 7B68     		ldr	r3, [r7, #4]
 1775 000a 0022     		movs	r2, #0
 1776 000c 5A61     		str	r2, [r3, #20]
 108:mculib3/src/timers.h ****    tick_unsubscribe();
 1777              		.loc 10 108 0
 1778 000e 7B68     		ldr	r3, [r7, #4]
 1779 0010 1800     		movs	r0, r3
 1780 0012 FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
 109:mculib3/src/timers.h **** }
 1781              		.loc 10 109 0
 1782 0016 C046     		nop
 1783 0018 BD46     		mov	sp, r7
 1784 001a 02B0     		add	sp, sp, #8
 1785              		@ sp needed
 1786 001c 80BD     		pop	{r7, pc}
 1787              		.cfi_endproc
 1788              	.LFE2968:
 1790              		.section	.text._ZN5Timer4doneEv,"ax",%progbits
 1791              		.align	1
 1792              		.global	_ZN5Timer4doneEv
 1793              		.syntax unified
 1794              		.code	16
 1795              		.thumb_func
 1796              		.fpu softvfp
 1798              	_ZN5Timer4doneEv:
 1799              	.LFB2969:
 110:mculib3/src/timers.h **** 
 111:mculib3/src/timers.h **** 
 112:mculib3/src/timers.h **** bool     Timer::done()       { return timePassed_ >= timeSet; }
 1800              		.loc 10 112 0
 1801              		.cfi_startproc
 1802              		@ args = 0, pretend = 0, frame = 8
 1803              		@ frame_needed = 1, uses_anonymous_args = 0
 1804 0000 80B5     		push	{r7, lr}
 1805              	.LCFI107:
 1806              		.cfi_def_cfa_offset 8
 1807              		.cfi_offset 7, -8
 1808              		.cfi_offset 14, -4
 1809 0002 82B0     		sub	sp, sp, #8
 1810              	.LCFI108:
 1811              		.cfi_def_cfa_offset 16
 1812 0004 00AF     		add	r7, sp, #0
 1813              	.LCFI109:
 1814              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccSySGVh.s 			page 59


 1815 0006 7860     		str	r0, [r7, #4]
 1816              		.loc 10 112 0
 1817 0008 7B68     		ldr	r3, [r7, #4]
 1818 000a 5969     		ldr	r1, [r3, #20]
 1819 000c 7B68     		ldr	r3, [r7, #4]
 1820 000e 1A69     		ldr	r2, [r3, #16]
 1821 0010 0023     		movs	r3, #0
 1822 0012 9142     		cmp	r1, r2
 1823 0014 5B41     		adcs	r3, r3, r3
 1824 0016 DBB2     		uxtb	r3, r3
 1825 0018 1800     		movs	r0, r3
 1826 001a BD46     		mov	sp, r7
 1827 001c 02B0     		add	sp, sp, #8
 1828              		@ sp needed
 1829 001e 80BD     		pop	{r7, pc}
 1830              		.cfi_endproc
 1831              	.LFE2969:
 1833              		.section	.text._ZN5Timer5pauseEv,"ax",%progbits
 1834              		.align	1
 1835              		.global	_ZN5Timer5pauseEv
 1836              		.syntax unified
 1837              		.code	16
 1838              		.thumb_func
 1839              		.fpu softvfp
 1841              	_ZN5Timer5pauseEv:
 1842              	.LFB2970:
 113:mculib3/src/timers.h **** void     Timer::pause()      { tick_unsubscribe(); }
 1843              		.loc 10 113 0
 1844              		.cfi_startproc
 1845              		@ args = 0, pretend = 0, frame = 8
 1846              		@ frame_needed = 1, uses_anonymous_args = 0
 1847 0000 80B5     		push	{r7, lr}
 1848              	.LCFI110:
 1849              		.cfi_def_cfa_offset 8
 1850              		.cfi_offset 7, -8
 1851              		.cfi_offset 14, -4
 1852 0002 82B0     		sub	sp, sp, #8
 1853              	.LCFI111:
 1854              		.cfi_def_cfa_offset 16
 1855 0004 00AF     		add	r7, sp, #0
 1856              	.LCFI112:
 1857              		.cfi_def_cfa_register 7
 1858 0006 7860     		str	r0, [r7, #4]
 1859              		.loc 10 113 0
 1860 0008 7B68     		ldr	r3, [r7, #4]
 1861 000a 1800     		movs	r0, r3
 1862 000c FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
 1863 0010 C046     		nop
 1864 0012 BD46     		mov	sp, r7
 1865 0014 02B0     		add	sp, sp, #8
 1866              		@ sp needed
 1867 0016 80BD     		pop	{r7, pc}
 1868              		.cfi_endproc
 1869              	.LFE2970:
 1871              		.section	.text._ZN5Timer5startEv,"ax",%progbits
 1872              		.align	1
 1873              		.global	_ZN5Timer5startEv
ARM GAS  /tmp/ccSySGVh.s 			page 60


 1874              		.syntax unified
 1875              		.code	16
 1876              		.thumb_func
 1877              		.fpu softvfp
 1879              	_ZN5Timer5startEv:
 1880              	.LFB2971:
 114:mculib3/src/timers.h **** void     Timer::start()      { tick_subscribe();  }
 1881              		.loc 10 114 0
 1882              		.cfi_startproc
 1883              		@ args = 0, pretend = 0, frame = 8
 1884              		@ frame_needed = 1, uses_anonymous_args = 0
 1885 0000 80B5     		push	{r7, lr}
 1886              	.LCFI113:
 1887              		.cfi_def_cfa_offset 8
 1888              		.cfi_offset 7, -8
 1889              		.cfi_offset 14, -4
 1890 0002 82B0     		sub	sp, sp, #8
 1891              	.LCFI114:
 1892              		.cfi_def_cfa_offset 16
 1893 0004 00AF     		add	r7, sp, #0
 1894              	.LCFI115:
 1895              		.cfi_def_cfa_register 7
 1896 0006 7860     		str	r0, [r7, #4]
 1897              		.loc 10 114 0
 1898 0008 7B68     		ldr	r3, [r7, #4]
 1899 000a 1800     		movs	r0, r3
 1900 000c FFF7FEFF 		bl	_ZN14TickSubscriber14tick_subscribeEv
 1901 0010 C046     		nop
 1902 0012 BD46     		mov	sp, r7
 1903 0014 02B0     		add	sp, sp, #8
 1904              		@ sp needed
 1905 0016 80BD     		pop	{r7, pc}
 1906              		.cfi_endproc
 1907              	.LFE2971:
 1909              		.section	.text._ZN5Timer7isCountEv,"ax",%progbits
 1910              		.align	1
 1911              		.global	_ZN5Timer7isCountEv
 1912              		.syntax unified
 1913              		.code	16
 1914              		.thumb_func
 1915              		.fpu softvfp
 1917              	_ZN5Timer7isCountEv:
 1918              	.LFB2972:
 115:mculib3/src/timers.h **** bool     Timer::isCount()    { return subscribed; }
 1919              		.loc 10 115 0
 1920              		.cfi_startproc
 1921              		@ args = 0, pretend = 0, frame = 8
 1922              		@ frame_needed = 1, uses_anonymous_args = 0
 1923 0000 80B5     		push	{r7, lr}
 1924              	.LCFI116:
 1925              		.cfi_def_cfa_offset 8
 1926              		.cfi_offset 7, -8
 1927              		.cfi_offset 14, -4
 1928 0002 82B0     		sub	sp, sp, #8
 1929              	.LCFI117:
 1930              		.cfi_def_cfa_offset 16
 1931 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccSySGVh.s 			page 61


 1932              	.LCFI118:
 1933              		.cfi_def_cfa_register 7
 1934 0006 7860     		str	r0, [r7, #4]
 1935              		.loc 10 115 0
 1936 0008 7B68     		ldr	r3, [r7, #4]
 1937 000a 1B7B     		ldrb	r3, [r3, #12]
 1938 000c 1800     		movs	r0, r3
 1939 000e BD46     		mov	sp, r7
 1940 0010 02B0     		add	sp, sp, #8
 1941              		@ sp needed
 1942 0012 80BD     		pop	{r7, pc}
 1943              		.cfi_endproc
 1944              	.LFE2972:
 1946              		.section	.text._ZN5Timer10timePassedEv,"ax",%progbits
 1947              		.align	1
 1948              		.global	_ZN5Timer10timePassedEv
 1949              		.syntax unified
 1950              		.code	16
 1951              		.thumb_func
 1952              		.fpu softvfp
 1954              	_ZN5Timer10timePassedEv:
 1955              	.LFB2973:
 116:mculib3/src/timers.h **** uint32_t Timer::timePassed() { return timePassed_; }
 1956              		.loc 10 116 0
 1957              		.cfi_startproc
 1958              		@ args = 0, pretend = 0, frame = 8
 1959              		@ frame_needed = 1, uses_anonymous_args = 0
 1960 0000 80B5     		push	{r7, lr}
 1961              	.LCFI119:
 1962              		.cfi_def_cfa_offset 8
 1963              		.cfi_offset 7, -8
 1964              		.cfi_offset 14, -4
 1965 0002 82B0     		sub	sp, sp, #8
 1966              	.LCFI120:
 1967              		.cfi_def_cfa_offset 16
 1968 0004 00AF     		add	r7, sp, #0
 1969              	.LCFI121:
 1970              		.cfi_def_cfa_register 7
 1971 0006 7860     		str	r0, [r7, #4]
 1972              		.loc 10 116 0
 1973 0008 7B68     		ldr	r3, [r7, #4]
 1974 000a 5B69     		ldr	r3, [r3, #20]
 1975 000c 1800     		movs	r0, r3
 1976 000e BD46     		mov	sp, r7
 1977 0010 02B0     		add	sp, sp, #8
 1978              		@ sp needed
 1979 0012 80BD     		pop	{r7, pc}
 1980              		.cfi_endproc
 1981              	.LFE2973:
 1983              		.section	.text._ZN5Timer8timeLeftEv,"ax",%progbits
 1984              		.align	1
 1985              		.global	_ZN5Timer8timeLeftEv
 1986              		.syntax unified
 1987              		.code	16
 1988              		.thumb_func
 1989              		.fpu softvfp
 1991              	_ZN5Timer8timeLeftEv:
ARM GAS  /tmp/ccSySGVh.s 			page 62


 1992              	.LFB2974:
 117:mculib3/src/timers.h **** uint32_t Timer::timeLeft(  ) { return timeSet - timePassed_; }
 1993              		.loc 10 117 0
 1994              		.cfi_startproc
 1995              		@ args = 0, pretend = 0, frame = 8
 1996              		@ frame_needed = 1, uses_anonymous_args = 0
 1997 0000 80B5     		push	{r7, lr}
 1998              	.LCFI122:
 1999              		.cfi_def_cfa_offset 8
 2000              		.cfi_offset 7, -8
 2001              		.cfi_offset 14, -4
 2002 0002 82B0     		sub	sp, sp, #8
 2003              	.LCFI123:
 2004              		.cfi_def_cfa_offset 16
 2005 0004 00AF     		add	r7, sp, #0
 2006              	.LCFI124:
 2007              		.cfi_def_cfa_register 7
 2008 0006 7860     		str	r0, [r7, #4]
 2009              		.loc 10 117 0
 2010 0008 7B68     		ldr	r3, [r7, #4]
 2011 000a 1A69     		ldr	r2, [r3, #16]
 2012 000c 7B68     		ldr	r3, [r7, #4]
 2013 000e 5B69     		ldr	r3, [r3, #20]
 2014 0010 D31A     		subs	r3, r2, r3
 2015 0012 1800     		movs	r0, r3
 2016 0014 BD46     		mov	sp, r7
 2017 0016 02B0     		add	sp, sp, #8
 2018              		@ sp needed
 2019 0018 80BD     		pop	{r7, pc}
 2020              		.cfi_endproc
 2021              	.LFE2974:
 2023              		.section	.text._ZN5Timer9isGreaterEm,"ax",%progbits
 2024              		.align	1
 2025              		.global	_ZN5Timer9isGreaterEm
 2026              		.syntax unified
 2027              		.code	16
 2028              		.thumb_func
 2029              		.fpu softvfp
 2031              	_ZN5Timer9isGreaterEm:
 2032              	.LFB2975:
 118:mculib3/src/timers.h **** bool     Timer::isGreater (uint32_t val) { return timePassed_ > val; }
 2033              		.loc 10 118 0
 2034              		.cfi_startproc
 2035              		@ args = 0, pretend = 0, frame = 8
 2036              		@ frame_needed = 1, uses_anonymous_args = 0
 2037 0000 80B5     		push	{r7, lr}
 2038              	.LCFI125:
 2039              		.cfi_def_cfa_offset 8
 2040              		.cfi_offset 7, -8
 2041              		.cfi_offset 14, -4
 2042 0002 82B0     		sub	sp, sp, #8
 2043              	.LCFI126:
 2044              		.cfi_def_cfa_offset 16
 2045 0004 00AF     		add	r7, sp, #0
 2046              	.LCFI127:
 2047              		.cfi_def_cfa_register 7
 2048 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 63


 2049 0008 3960     		str	r1, [r7]
 2050              		.loc 10 118 0
 2051 000a 7B68     		ldr	r3, [r7, #4]
 2052 000c 5B69     		ldr	r3, [r3, #20]
 2053 000e 3A68     		ldr	r2, [r7]
 2054 0010 9A42     		cmp	r2, r3
 2055 0012 9B41     		sbcs	r3, r3, r3
 2056 0014 5B42     		rsbs	r3, r3, #0
 2057 0016 DBB2     		uxtb	r3, r3
 2058 0018 1800     		movs	r0, r3
 2059 001a BD46     		mov	sp, r7
 2060 001c 02B0     		add	sp, sp, #8
 2061              		@ sp needed
 2062 001e 80BD     		pop	{r7, pc}
 2063              		.cfi_endproc
 2064              	.LFE2975:
 2066              		.section	.text._ZN14TickSubscriber16tick_unsubscribeEv,"ax",%progbits
 2067              		.align	1
 2068              		.global	_ZN14TickSubscriber16tick_unsubscribeEv
 2069              		.syntax unified
 2070              		.code	16
 2071              		.thumb_func
 2072              		.fpu softvfp
 2074              	_ZN14TickSubscriber16tick_unsubscribeEv:
 2075              	.LFB2976:
 119:mculib3/src/timers.h **** 
 120:mculib3/src/timers.h **** 
 121:mculib3/src/timers.h **** 
 122:mculib3/src/timers.h **** void TickSubscriber::tick_unsubscribe()
 123:mculib3/src/timers.h **** {
 2076              		.loc 10 123 0
 2077              		.cfi_startproc
 2078              		@ args = 0, pretend = 0, frame = 8
 2079              		@ frame_needed = 1, uses_anonymous_args = 0
 2080 0000 80B5     		push	{r7, lr}
 2081              	.LCFI128:
 2082              		.cfi_def_cfa_offset 8
 2083              		.cfi_offset 7, -8
 2084              		.cfi_offset 14, -4
 2085 0002 82B0     		sub	sp, sp, #8
 2086              	.LCFI129:
 2087              		.cfi_def_cfa_offset 16
 2088 0004 00AF     		add	r7, sp, #0
 2089              	.LCFI130:
 2090              		.cfi_def_cfa_register 7
 2091 0006 7860     		str	r0, [r7, #4]
 124:mculib3/src/timers.h ****    if (subscribed) {
 2092              		.loc 10 124 0
 2093 0008 7B68     		ldr	r3, [r7, #4]
 2094 000a 1B7B     		ldrb	r3, [r3, #12]
 2095 000c 002B     		cmp	r3, #0
 2096 000e 08D0     		beq	.L110
 125:mculib3/src/timers.h ****       subscribed = false;
 2097              		.loc 10 125 0
 2098 0010 7B68     		ldr	r3, [r7, #4]
 2099 0012 0022     		movs	r2, #0
 2100 0014 1A73     		strb	r2, [r3, #12]
ARM GAS  /tmp/ccSySGVh.s 			page 64


 126:mculib3/src/timers.h ****       tickUpdater.unsubscribe (*this);
 2101              		.loc 10 126 0
 2102 0016 7A68     		ldr	r2, [r7, #4]
 2103 0018 044B     		ldr	r3, .L111
 2104 001a 1100     		movs	r1, r2
 2105 001c 1800     		movs	r0, r3
 2106 001e FFF7FEFF 		bl	_ZN9Publisher11unsubscribeER10Subscriber
 2107              	.L110:
 127:mculib3/src/timers.h ****    }
 128:mculib3/src/timers.h **** }
 2108              		.loc 10 128 0
 2109 0022 C046     		nop
 2110 0024 BD46     		mov	sp, r7
 2111 0026 02B0     		add	sp, sp, #8
 2112              		@ sp needed
 2113 0028 80BD     		pop	{r7, pc}
 2114              	.L112:
 2115 002a C046     		.align	2
 2116              	.L111:
 2117 002c 00000000 		.word	tickUpdater
 2118              		.cfi_endproc
 2119              	.LFE2976:
 2121              		.section	.text._ZN14TickSubscriber14tick_subscribeEv,"ax",%progbits
 2122              		.align	1
 2123              		.global	_ZN14TickSubscriber14tick_subscribeEv
 2124              		.syntax unified
 2125              		.code	16
 2126              		.thumb_func
 2127              		.fpu softvfp
 2129              	_ZN14TickSubscriber14tick_subscribeEv:
 2130              	.LFB2977:
 129:mculib3/src/timers.h **** 
 130:mculib3/src/timers.h **** 
 131:mculib3/src/timers.h **** void TickSubscriber::tick_subscribe()
 132:mculib3/src/timers.h **** {
 2131              		.loc 10 132 0
 2132              		.cfi_startproc
 2133              		@ args = 0, pretend = 0, frame = 8
 2134              		@ frame_needed = 1, uses_anonymous_args = 0
 2135 0000 80B5     		push	{r7, lr}
 2136              	.LCFI131:
 2137              		.cfi_def_cfa_offset 8
 2138              		.cfi_offset 7, -8
 2139              		.cfi_offset 14, -4
 2140 0002 82B0     		sub	sp, sp, #8
 2141              	.LCFI132:
 2142              		.cfi_def_cfa_offset 16
 2143 0004 00AF     		add	r7, sp, #0
 2144              	.LCFI133:
 2145              		.cfi_def_cfa_register 7
 2146 0006 7860     		str	r0, [r7, #4]
 133:mculib3/src/timers.h ****    if (not subscribed) {
 2147              		.loc 10 133 0
 2148 0008 7B68     		ldr	r3, [r7, #4]
 2149 000a 1B7B     		ldrb	r3, [r3, #12]
 2150 000c 0122     		movs	r2, #1
 2151 000e 5340     		eors	r3, r2
ARM GAS  /tmp/ccSySGVh.s 			page 65


 2152 0010 DBB2     		uxtb	r3, r3
 2153 0012 002B     		cmp	r3, #0
 2154 0014 08D0     		beq	.L115
 134:mculib3/src/timers.h ****       subscribed = true;
 2155              		.loc 10 134 0
 2156 0016 7B68     		ldr	r3, [r7, #4]
 2157 0018 0122     		movs	r2, #1
 2158 001a 1A73     		strb	r2, [r3, #12]
 135:mculib3/src/timers.h ****       tickUpdater.subscribe (*this);
 2159              		.loc 10 135 0
 2160 001c 7A68     		ldr	r2, [r7, #4]
 2161 001e 044B     		ldr	r3, .L116
 2162 0020 1100     		movs	r1, r2
 2163 0022 1800     		movs	r0, r3
 2164 0024 FFF7FEFF 		bl	_ZN9Publisher9subscribeER10Subscriber
 2165              	.L115:
 136:mculib3/src/timers.h ****    }
 137:mculib3/src/timers.h **** }
 2166              		.loc 10 137 0
 2167 0028 C046     		nop
 2168 002a BD46     		mov	sp, r7
 2169 002c 02B0     		add	sp, sp, #8
 2170              		@ sp needed
 2171 002e 80BD     		pop	{r7, pc}
 2172              	.L117:
 2173              		.align	2
 2174              	.L116:
 2175 0030 00000000 		.word	tickUpdater
 2176              		.cfi_endproc
 2177              	.LFE2977:
 2179              		.section	.rodata._ZL13crc_low_table,"a",%progbits
 2180              		.align	2
 2183              	_ZL13crc_low_table:
 2184 0000 00       		.byte	0
 2185 0001 C1       		.byte	-63
 2186 0002 81       		.byte	-127
 2187 0003 40       		.byte	64
 2188 0004 01       		.byte	1
 2189 0005 C0       		.byte	-64
 2190 0006 80       		.byte	-128
 2191 0007 41       		.byte	65
 2192 0008 01       		.byte	1
 2193 0009 C0       		.byte	-64
 2194 000a 80       		.byte	-128
 2195 000b 41       		.byte	65
 2196 000c 00       		.byte	0
 2197 000d C1       		.byte	-63
 2198 000e 81       		.byte	-127
 2199 000f 40       		.byte	64
 2200 0010 01       		.byte	1
 2201 0011 C0       		.byte	-64
 2202 0012 80       		.byte	-128
 2203 0013 41       		.byte	65
 2204 0014 00       		.byte	0
 2205 0015 C1       		.byte	-63
 2206 0016 81       		.byte	-127
 2207 0017 40       		.byte	64
ARM GAS  /tmp/ccSySGVh.s 			page 66


 2208 0018 00       		.byte	0
 2209 0019 C1       		.byte	-63
 2210 001a 81       		.byte	-127
 2211 001b 40       		.byte	64
 2212 001c 01       		.byte	1
 2213 001d C0       		.byte	-64
 2214 001e 80       		.byte	-128
 2215 001f 41       		.byte	65
 2216 0020 01       		.byte	1
 2217 0021 C0       		.byte	-64
 2218 0022 80       		.byte	-128
 2219 0023 41       		.byte	65
 2220 0024 00       		.byte	0
 2221 0025 C1       		.byte	-63
 2222 0026 81       		.byte	-127
 2223 0027 40       		.byte	64
 2224 0028 00       		.byte	0
 2225 0029 C1       		.byte	-63
 2226 002a 81       		.byte	-127
 2227 002b 40       		.byte	64
 2228 002c 01       		.byte	1
 2229 002d C0       		.byte	-64
 2230 002e 80       		.byte	-128
 2231 002f 41       		.byte	65
 2232 0030 00       		.byte	0
 2233 0031 C1       		.byte	-63
 2234 0032 81       		.byte	-127
 2235 0033 40       		.byte	64
 2236 0034 01       		.byte	1
 2237 0035 C0       		.byte	-64
 2238 0036 80       		.byte	-128
 2239 0037 41       		.byte	65
 2240 0038 01       		.byte	1
 2241 0039 C0       		.byte	-64
 2242 003a 80       		.byte	-128
 2243 003b 41       		.byte	65
 2244 003c 00       		.byte	0
 2245 003d C1       		.byte	-63
 2246 003e 81       		.byte	-127
 2247 003f 40       		.byte	64
 2248 0040 01       		.byte	1
 2249 0041 C0       		.byte	-64
 2250 0042 80       		.byte	-128
 2251 0043 41       		.byte	65
 2252 0044 00       		.byte	0
 2253 0045 C1       		.byte	-63
 2254 0046 81       		.byte	-127
 2255 0047 40       		.byte	64
 2256 0048 00       		.byte	0
 2257 0049 C1       		.byte	-63
 2258 004a 81       		.byte	-127
 2259 004b 40       		.byte	64
 2260 004c 01       		.byte	1
 2261 004d C0       		.byte	-64
 2262 004e 80       		.byte	-128
 2263 004f 41       		.byte	65
 2264 0050 00       		.byte	0
ARM GAS  /tmp/ccSySGVh.s 			page 67


 2265 0051 C1       		.byte	-63
 2266 0052 81       		.byte	-127
 2267 0053 40       		.byte	64
 2268 0054 01       		.byte	1
 2269 0055 C0       		.byte	-64
 2270 0056 80       		.byte	-128
 2271 0057 41       		.byte	65
 2272 0058 01       		.byte	1
 2273 0059 C0       		.byte	-64
 2274 005a 80       		.byte	-128
 2275 005b 41       		.byte	65
 2276 005c 00       		.byte	0
 2277 005d C1       		.byte	-63
 2278 005e 81       		.byte	-127
 2279 005f 40       		.byte	64
 2280 0060 00       		.byte	0
 2281 0061 C1       		.byte	-63
 2282 0062 81       		.byte	-127
 2283 0063 40       		.byte	64
 2284 0064 01       		.byte	1
 2285 0065 C0       		.byte	-64
 2286 0066 80       		.byte	-128
 2287 0067 41       		.byte	65
 2288 0068 01       		.byte	1
 2289 0069 C0       		.byte	-64
 2290 006a 80       		.byte	-128
 2291 006b 41       		.byte	65
 2292 006c 00       		.byte	0
 2293 006d C1       		.byte	-63
 2294 006e 81       		.byte	-127
 2295 006f 40       		.byte	64
 2296 0070 01       		.byte	1
 2297 0071 C0       		.byte	-64
 2298 0072 80       		.byte	-128
 2299 0073 41       		.byte	65
 2300 0074 00       		.byte	0
 2301 0075 C1       		.byte	-63
 2302 0076 81       		.byte	-127
 2303 0077 40       		.byte	64
 2304 0078 00       		.byte	0
 2305 0079 C1       		.byte	-63
 2306 007a 81       		.byte	-127
 2307 007b 40       		.byte	64
 2308 007c 01       		.byte	1
 2309 007d C0       		.byte	-64
 2310 007e 80       		.byte	-128
 2311 007f 41       		.byte	65
 2312 0080 01       		.byte	1
 2313 0081 C0       		.byte	-64
 2314 0082 80       		.byte	-128
 2315 0083 41       		.byte	65
 2316 0084 00       		.byte	0
 2317 0085 C1       		.byte	-63
 2318 0086 81       		.byte	-127
 2319 0087 40       		.byte	64
 2320 0088 00       		.byte	0
 2321 0089 C1       		.byte	-63
ARM GAS  /tmp/ccSySGVh.s 			page 68


 2322 008a 81       		.byte	-127
 2323 008b 40       		.byte	64
 2324 008c 01       		.byte	1
 2325 008d C0       		.byte	-64
 2326 008e 80       		.byte	-128
 2327 008f 41       		.byte	65
 2328 0090 00       		.byte	0
 2329 0091 C1       		.byte	-63
 2330 0092 81       		.byte	-127
 2331 0093 40       		.byte	64
 2332 0094 01       		.byte	1
 2333 0095 C0       		.byte	-64
 2334 0096 80       		.byte	-128
 2335 0097 41       		.byte	65
 2336 0098 01       		.byte	1
 2337 0099 C0       		.byte	-64
 2338 009a 80       		.byte	-128
 2339 009b 41       		.byte	65
 2340 009c 00       		.byte	0
 2341 009d C1       		.byte	-63
 2342 009e 81       		.byte	-127
 2343 009f 40       		.byte	64
 2344 00a0 00       		.byte	0
 2345 00a1 C1       		.byte	-63
 2346 00a2 81       		.byte	-127
 2347 00a3 40       		.byte	64
 2348 00a4 01       		.byte	1
 2349 00a5 C0       		.byte	-64
 2350 00a6 80       		.byte	-128
 2351 00a7 41       		.byte	65
 2352 00a8 01       		.byte	1
 2353 00a9 C0       		.byte	-64
 2354 00aa 80       		.byte	-128
 2355 00ab 41       		.byte	65
 2356 00ac 00       		.byte	0
 2357 00ad C1       		.byte	-63
 2358 00ae 81       		.byte	-127
 2359 00af 40       		.byte	64
 2360 00b0 01       		.byte	1
 2361 00b1 C0       		.byte	-64
 2362 00b2 80       		.byte	-128
 2363 00b3 41       		.byte	65
 2364 00b4 00       		.byte	0
 2365 00b5 C1       		.byte	-63
 2366 00b6 81       		.byte	-127
 2367 00b7 40       		.byte	64
 2368 00b8 00       		.byte	0
 2369 00b9 C1       		.byte	-63
 2370 00ba 81       		.byte	-127
 2371 00bb 40       		.byte	64
 2372 00bc 01       		.byte	1
 2373 00bd C0       		.byte	-64
 2374 00be 80       		.byte	-128
 2375 00bf 41       		.byte	65
 2376 00c0 00       		.byte	0
 2377 00c1 C1       		.byte	-63
 2378 00c2 81       		.byte	-127
ARM GAS  /tmp/ccSySGVh.s 			page 69


 2379 00c3 40       		.byte	64
 2380 00c4 01       		.byte	1
 2381 00c5 C0       		.byte	-64
 2382 00c6 80       		.byte	-128
 2383 00c7 41       		.byte	65
 2384 00c8 01       		.byte	1
 2385 00c9 C0       		.byte	-64
 2386 00ca 80       		.byte	-128
 2387 00cb 41       		.byte	65
 2388 00cc 00       		.byte	0
 2389 00cd C1       		.byte	-63
 2390 00ce 81       		.byte	-127
 2391 00cf 40       		.byte	64
 2392 00d0 01       		.byte	1
 2393 00d1 C0       		.byte	-64
 2394 00d2 80       		.byte	-128
 2395 00d3 41       		.byte	65
 2396 00d4 00       		.byte	0
 2397 00d5 C1       		.byte	-63
 2398 00d6 81       		.byte	-127
 2399 00d7 40       		.byte	64
 2400 00d8 00       		.byte	0
 2401 00d9 C1       		.byte	-63
 2402 00da 81       		.byte	-127
 2403 00db 40       		.byte	64
 2404 00dc 01       		.byte	1
 2405 00dd C0       		.byte	-64
 2406 00de 80       		.byte	-128
 2407 00df 41       		.byte	65
 2408 00e0 01       		.byte	1
 2409 00e1 C0       		.byte	-64
 2410 00e2 80       		.byte	-128
 2411 00e3 41       		.byte	65
 2412 00e4 00       		.byte	0
 2413 00e5 C1       		.byte	-63
 2414 00e6 81       		.byte	-127
 2415 00e7 40       		.byte	64
 2416 00e8 00       		.byte	0
 2417 00e9 C1       		.byte	-63
 2418 00ea 81       		.byte	-127
 2419 00eb 40       		.byte	64
 2420 00ec 01       		.byte	1
 2421 00ed C0       		.byte	-64
 2422 00ee 80       		.byte	-128
 2423 00ef 41       		.byte	65
 2424 00f0 00       		.byte	0
 2425 00f1 C1       		.byte	-63
 2426 00f2 81       		.byte	-127
 2427 00f3 40       		.byte	64
 2428 00f4 01       		.byte	1
 2429 00f5 C0       		.byte	-64
 2430 00f6 80       		.byte	-128
 2431 00f7 41       		.byte	65
 2432 00f8 01       		.byte	1
 2433 00f9 C0       		.byte	-64
 2434 00fa 80       		.byte	-128
 2435 00fb 41       		.byte	65
ARM GAS  /tmp/ccSySGVh.s 			page 70


 2436 00fc 00       		.byte	0
 2437 00fd C1       		.byte	-63
 2438 00fe 81       		.byte	-127
 2439 00ff 40       		.byte	64
 2440              		.section	.rodata._ZL14crc_high_table,"a",%progbits
 2441              		.align	2
 2444              	_ZL14crc_high_table:
 2445 0000 00       		.byte	0
 2446 0001 C0       		.byte	-64
 2447 0002 C1       		.byte	-63
 2448 0003 01       		.byte	1
 2449 0004 C3       		.byte	-61
 2450 0005 03       		.byte	3
 2451 0006 02       		.byte	2
 2452 0007 C2       		.byte	-62
 2453 0008 C6       		.byte	-58
 2454 0009 06       		.byte	6
 2455 000a 07       		.byte	7
 2456 000b C7       		.byte	-57
 2457 000c 05       		.byte	5
 2458 000d C5       		.byte	-59
 2459 000e C4       		.byte	-60
 2460 000f 04       		.byte	4
 2461 0010 CC       		.byte	-52
 2462 0011 0C       		.byte	12
 2463 0012 0D       		.byte	13
 2464 0013 CD       		.byte	-51
 2465 0014 0F       		.byte	15
 2466 0015 CF       		.byte	-49
 2467 0016 CE       		.byte	-50
 2468 0017 0E       		.byte	14
 2469 0018 0A       		.byte	10
 2470 0019 CA       		.byte	-54
 2471 001a CB       		.byte	-53
 2472 001b 0B       		.byte	11
 2473 001c C9       		.byte	-55
 2474 001d 09       		.byte	9
 2475 001e 08       		.byte	8
 2476 001f C8       		.byte	-56
 2477 0020 D8       		.byte	-40
 2478 0021 18       		.byte	24
 2479 0022 19       		.byte	25
 2480 0023 D9       		.byte	-39
 2481 0024 1B       		.byte	27
 2482 0025 DB       		.byte	-37
 2483 0026 DA       		.byte	-38
 2484 0027 1A       		.byte	26
 2485 0028 1E       		.byte	30
 2486 0029 DE       		.byte	-34
 2487 002a DF       		.byte	-33
 2488 002b 1F       		.byte	31
 2489 002c DD       		.byte	-35
 2490 002d 1D       		.byte	29
 2491 002e 1C       		.byte	28
 2492 002f DC       		.byte	-36
 2493 0030 14       		.byte	20
 2494 0031 D4       		.byte	-44
ARM GAS  /tmp/ccSySGVh.s 			page 71


 2495 0032 D5       		.byte	-43
 2496 0033 15       		.byte	21
 2497 0034 D7       		.byte	-41
 2498 0035 17       		.byte	23
 2499 0036 16       		.byte	22
 2500 0037 D6       		.byte	-42
 2501 0038 D2       		.byte	-46
 2502 0039 12       		.byte	18
 2503 003a 13       		.byte	19
 2504 003b D3       		.byte	-45
 2505 003c 11       		.byte	17
 2506 003d D1       		.byte	-47
 2507 003e D0       		.byte	-48
 2508 003f 10       		.byte	16
 2509 0040 F0       		.byte	-16
 2510 0041 30       		.byte	48
 2511 0042 31       		.byte	49
 2512 0043 F1       		.byte	-15
 2513 0044 33       		.byte	51
 2514 0045 F3       		.byte	-13
 2515 0046 F2       		.byte	-14
 2516 0047 32       		.byte	50
 2517 0048 36       		.byte	54
 2518 0049 F6       		.byte	-10
 2519 004a F7       		.byte	-9
 2520 004b 37       		.byte	55
 2521 004c F5       		.byte	-11
 2522 004d 35       		.byte	53
 2523 004e 34       		.byte	52
 2524 004f F4       		.byte	-12
 2525 0050 3C       		.byte	60
 2526 0051 FC       		.byte	-4
 2527 0052 FD       		.byte	-3
 2528 0053 3D       		.byte	61
 2529 0054 FF       		.byte	-1
 2530 0055 3F       		.byte	63
 2531 0056 3E       		.byte	62
 2532 0057 FE       		.byte	-2
 2533 0058 FA       		.byte	-6
 2534 0059 3A       		.byte	58
 2535 005a 3B       		.byte	59
 2536 005b FB       		.byte	-5
 2537 005c 39       		.byte	57
 2538 005d F9       		.byte	-7
 2539 005e F8       		.byte	-8
 2540 005f 38       		.byte	56
 2541 0060 28       		.byte	40
 2542 0061 E8       		.byte	-24
 2543 0062 E9       		.byte	-23
 2544 0063 29       		.byte	41
 2545 0064 EB       		.byte	-21
 2546 0065 2B       		.byte	43
 2547 0066 2A       		.byte	42
 2548 0067 EA       		.byte	-22
 2549 0068 EE       		.byte	-18
 2550 0069 2E       		.byte	46
 2551 006a 2F       		.byte	47
ARM GAS  /tmp/ccSySGVh.s 			page 72


 2552 006b EF       		.byte	-17
 2553 006c 2D       		.byte	45
 2554 006d ED       		.byte	-19
 2555 006e EC       		.byte	-20
 2556 006f 2C       		.byte	44
 2557 0070 E4       		.byte	-28
 2558 0071 24       		.byte	36
 2559 0072 25       		.byte	37
 2560 0073 E5       		.byte	-27
 2561 0074 27       		.byte	39
 2562 0075 E7       		.byte	-25
 2563 0076 E6       		.byte	-26
 2564 0077 26       		.byte	38
 2565 0078 22       		.byte	34
 2566 0079 E2       		.byte	-30
 2567 007a E3       		.byte	-29
 2568 007b 23       		.byte	35
 2569 007c E1       		.byte	-31
 2570 007d 21       		.byte	33
 2571 007e 20       		.byte	32
 2572 007f E0       		.byte	-32
 2573 0080 A0       		.byte	-96
 2574 0081 60       		.byte	96
 2575 0082 61       		.byte	97
 2576 0083 A1       		.byte	-95
 2577 0084 63       		.byte	99
 2578 0085 A3       		.byte	-93
 2579 0086 A2       		.byte	-94
 2580 0087 62       		.byte	98
 2581 0088 66       		.byte	102
 2582 0089 A6       		.byte	-90
 2583 008a A7       		.byte	-89
 2584 008b 67       		.byte	103
 2585 008c A5       		.byte	-91
 2586 008d 65       		.byte	101
 2587 008e 64       		.byte	100
 2588 008f A4       		.byte	-92
 2589 0090 6C       		.byte	108
 2590 0091 AC       		.byte	-84
 2591 0092 AD       		.byte	-83
 2592 0093 6D       		.byte	109
 2593 0094 AF       		.byte	-81
 2594 0095 6F       		.byte	111
 2595 0096 6E       		.byte	110
 2596 0097 AE       		.byte	-82
 2597 0098 AA       		.byte	-86
 2598 0099 6A       		.byte	106
 2599 009a 6B       		.byte	107
 2600 009b AB       		.byte	-85
 2601 009c 69       		.byte	105
 2602 009d A9       		.byte	-87
 2603 009e A8       		.byte	-88
 2604 009f 68       		.byte	104
 2605 00a0 78       		.byte	120
 2606 00a1 B8       		.byte	-72
 2607 00a2 B9       		.byte	-71
 2608 00a3 79       		.byte	121
ARM GAS  /tmp/ccSySGVh.s 			page 73


 2609 00a4 BB       		.byte	-69
 2610 00a5 7B       		.byte	123
 2611 00a6 7A       		.byte	122
 2612 00a7 BA       		.byte	-70
 2613 00a8 BE       		.byte	-66
 2614 00a9 7E       		.byte	126
 2615 00aa 7F       		.byte	127
 2616 00ab BF       		.byte	-65
 2617 00ac 7D       		.byte	125
 2618 00ad BD       		.byte	-67
 2619 00ae BC       		.byte	-68
 2620 00af 7C       		.byte	124
 2621 00b0 B4       		.byte	-76
 2622 00b1 74       		.byte	116
 2623 00b2 75       		.byte	117
 2624 00b3 B5       		.byte	-75
 2625 00b4 77       		.byte	119
 2626 00b5 B7       		.byte	-73
 2627 00b6 B6       		.byte	-74
 2628 00b7 76       		.byte	118
 2629 00b8 72       		.byte	114
 2630 00b9 B2       		.byte	-78
 2631 00ba B3       		.byte	-77
 2632 00bb 73       		.byte	115
 2633 00bc B1       		.byte	-79
 2634 00bd 71       		.byte	113
 2635 00be 70       		.byte	112
 2636 00bf B0       		.byte	-80
 2637 00c0 50       		.byte	80
 2638 00c1 90       		.byte	-112
 2639 00c2 91       		.byte	-111
 2640 00c3 51       		.byte	81
 2641 00c4 93       		.byte	-109
 2642 00c5 53       		.byte	83
 2643 00c6 52       		.byte	82
 2644 00c7 92       		.byte	-110
 2645 00c8 96       		.byte	-106
 2646 00c9 56       		.byte	86
 2647 00ca 57       		.byte	87
 2648 00cb 97       		.byte	-105
 2649 00cc 55       		.byte	85
 2650 00cd 95       		.byte	-107
 2651 00ce 94       		.byte	-108
 2652 00cf 54       		.byte	84
 2653 00d0 9C       		.byte	-100
 2654 00d1 5C       		.byte	92
 2655 00d2 5D       		.byte	93
 2656 00d3 9D       		.byte	-99
 2657 00d4 5F       		.byte	95
 2658 00d5 9F       		.byte	-97
 2659 00d6 9E       		.byte	-98
 2660 00d7 5E       		.byte	94
 2661 00d8 5A       		.byte	90
 2662 00d9 9A       		.byte	-102
 2663 00da 9B       		.byte	-101
 2664 00db 5B       		.byte	91
 2665 00dc 99       		.byte	-103
ARM GAS  /tmp/ccSySGVh.s 			page 74


 2666 00dd 59       		.byte	89
 2667 00de 58       		.byte	88
 2668 00df 98       		.byte	-104
 2669 00e0 88       		.byte	-120
 2670 00e1 48       		.byte	72
 2671 00e2 49       		.byte	73
 2672 00e3 89       		.byte	-119
 2673 00e4 4B       		.byte	75
 2674 00e5 8B       		.byte	-117
 2675 00e6 8A       		.byte	-118
 2676 00e7 4A       		.byte	74
 2677 00e8 4E       		.byte	78
 2678 00e9 8E       		.byte	-114
 2679 00ea 8F       		.byte	-113
 2680 00eb 4F       		.byte	79
 2681 00ec 8D       		.byte	-115
 2682 00ed 4D       		.byte	77
 2683 00ee 4C       		.byte	76
 2684 00ef 8C       		.byte	-116
 2685 00f0 44       		.byte	68
 2686 00f1 84       		.byte	-124
 2687 00f2 85       		.byte	-123
 2688 00f3 45       		.byte	69
 2689 00f4 87       		.byte	-121
 2690 00f5 47       		.byte	71
 2691 00f6 46       		.byte	70
 2692 00f7 86       		.byte	-122
 2693 00f8 82       		.byte	-126
 2694 00f9 42       		.byte	66
 2695 00fa 43       		.byte	67
 2696 00fb 83       		.byte	-125
 2697 00fc 41       		.byte	65
 2698 00fd 81       		.byte	-127
 2699 00fe 80       		.byte	-128
 2700 00ff 40       		.byte	64
 2701              		.section	.text._ZN3mcu4GPIO3setEj,"axG",%progbits,_ZN3mcu4GPIO3setEj,comdat
 2702              		.align	1
 2703              		.weak	_ZN3mcu4GPIO3setEj
 2704              		.syntax unified
 2705              		.code	16
 2706              		.thumb_func
 2707              		.fpu softvfp
 2709              	_ZN3mcu4GPIO3setEj:
 2710              	.LFB2985:
 2711              		.file 11 "mculib3/src/periph/gpio_f0_f4_f7.h"
   1:mculib3/src/periph/gpio_f0_f4_f7.h **** #pragma once
   2:mculib3/src/periph/gpio_f0_f4_f7.h **** 
   3:mculib3/src/periph/gpio_f0_f4_f7.h **** #include "bits_gpio_f0_f4_f7.h"
   4:mculib3/src/periph/gpio_f0_f4_f7.h **** 
   5:mculib3/src/periph/gpio_f0_f4_f7.h **** 
   6:mculib3/src/periph/gpio_f0_f4_f7.h **** namespace mcu {
   7:mculib3/src/periph/gpio_f0_f4_f7.h **** 
   8:mculib3/src/periph/gpio_f0_f4_f7.h **** enum class PinMode {
   9:mculib3/src/periph/gpio_f0_f4_f7.h ****    Input, Output, Analog,
  10:mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_0 , Alternate_1 , Alternate_2 , Alternate_3,
  11:mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_4 , Alternate_5 , Alternate_6 , Alternate_7,
  12:mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4) or defined(STM32F7)
ARM GAS  /tmp/ccSySGVh.s 			page 75


  13:mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_8 , Alternate_9 , Alternate_10, Alternate_11,
  14:mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_12, Alternate_13, Alternate_14, Alternate_15,
  15:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  16:mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4)
  17:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART1_TX = Alternate_7, USART1_RX = Alternate_7,
  18:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART2_TX = Alternate_7, USART2_RX = Alternate_7,
  19:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART3_TX = Alternate_7, USART3_RX = Alternate_7,
  20:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART4_TX = Alternate_8, USART4_RX = Alternate_8,
  21:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART5_TX = Alternate_8, USART5_RX = Alternate_8,
  22:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART6_TX = Alternate_8, USART6_RX = Alternate_8,
  23:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  24:mculib3/src/periph/gpio_f0_f4_f7.h **** };
  25:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  26:mculib3/src/periph/gpio_f0_f4_f7.h **** class GPIO {
  27:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::MODER   MODER;   // mode register,                offset: 0x00
  28:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::OTYPER  OTYPER;  // output type register,         offset: 0x04
  29:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::OSPEEDR OSPEEDR; // output speed register,        offset: 0x08
  30:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::PUPDR   PUPDR;   // pull-up/pull-down register,   offset: 0x0C
  31:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::DR      IDR;     // input data register,          offset: 0x10
  32:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::DR      ODR;     // output data register,         offset: 0x14
  33:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile uint32_t           BSRR;    // bit set/reset register,       offset: 0x18
  34:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile uint32_t           LCKR;    // configuration lock register,  offset: 0x1C
  35:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::AFR     AFR;     // alternate function registers, offset: 0x20-0x24
  36:mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F0)
  37:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile uint32_t           BRR;     // bit reset register,           offset: 0x28
  38:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  39:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  40:mculib3/src/periph/gpio_f0_f4_f7.h **** public:
  41:mculib3/src/periph/gpio_f0_f4_f7.h ****    using CMSIS_type   = GPIO_TypeDef;
  42:mculib3/src/periph/gpio_f0_f4_f7.h ****    using Mode = GPIO_bits::MODER::Mode;
  43:mculib3/src/periph/gpio_f0_f4_f7.h ****    using AF   = GPIO_bits::  AFR::AF;
  44:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  45:mculib3/src/periph/gpio_f0_f4_f7.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  46:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  47:mculib3/src/periph/gpio_f0_f4_f7.h ****    void set      (size_t n) { BSRR = (1 << n);               }
 2712              		.loc 11 47 0
 2713              		.cfi_startproc
 2714              		@ args = 0, pretend = 0, frame = 8
 2715              		@ frame_needed = 1, uses_anonymous_args = 0
 2716 0000 80B5     		push	{r7, lr}
 2717              	.LCFI134:
 2718              		.cfi_def_cfa_offset 8
 2719              		.cfi_offset 7, -8
 2720              		.cfi_offset 14, -4
 2721 0002 82B0     		sub	sp, sp, #8
 2722              	.LCFI135:
 2723              		.cfi_def_cfa_offset 16
 2724 0004 00AF     		add	r7, sp, #0
 2725              	.LCFI136:
 2726              		.cfi_def_cfa_register 7
 2727 0006 7860     		str	r0, [r7, #4]
 2728 0008 3960     		str	r1, [r7]
 2729              		.loc 11 47 0
 2730 000a 0122     		movs	r2, #1
 2731 000c 3B68     		ldr	r3, [r7]
 2732 000e 9A40     		lsls	r2, r2, r3
 2733 0010 1300     		movs	r3, r2
ARM GAS  /tmp/ccSySGVh.s 			page 76


 2734 0012 1A00     		movs	r2, r3
 2735 0014 7B68     		ldr	r3, [r7, #4]
 2736 0016 9A61     		str	r2, [r3, #24]
 2737 0018 C046     		nop
 2738 001a BD46     		mov	sp, r7
 2739 001c 02B0     		add	sp, sp, #8
 2740              		@ sp needed
 2741 001e 80BD     		pop	{r7, pc}
 2742              		.cfi_endproc
 2743              	.LFE2985:
 2745              		.section	.text._ZN3mcu4GPIO5clearEj,"axG",%progbits,_ZN3mcu4GPIO5clearEj,comdat
 2746              		.align	1
 2747              		.weak	_ZN3mcu4GPIO5clearEj
 2748              		.syntax unified
 2749              		.code	16
 2750              		.thumb_func
 2751              		.fpu softvfp
 2753              	_ZN3mcu4GPIO5clearEj:
 2754              	.LFB2986:
  48:mculib3/src/periph/gpio_f0_f4_f7.h ****    void clear    (size_t n) { BSRR = (1 << (n + 16));        }
 2755              		.loc 11 48 0
 2756              		.cfi_startproc
 2757              		@ args = 0, pretend = 0, frame = 8
 2758              		@ frame_needed = 1, uses_anonymous_args = 0
 2759 0000 80B5     		push	{r7, lr}
 2760              	.LCFI137:
 2761              		.cfi_def_cfa_offset 8
 2762              		.cfi_offset 7, -8
 2763              		.cfi_offset 14, -4
 2764 0002 82B0     		sub	sp, sp, #8
 2765              	.LCFI138:
 2766              		.cfi_def_cfa_offset 16
 2767 0004 00AF     		add	r7, sp, #0
 2768              	.LCFI139:
 2769              		.cfi_def_cfa_register 7
 2770 0006 7860     		str	r0, [r7, #4]
 2771 0008 3960     		str	r1, [r7]
 2772              		.loc 11 48 0
 2773 000a 3B68     		ldr	r3, [r7]
 2774 000c 1033     		adds	r3, r3, #16
 2775 000e 0122     		movs	r2, #1
 2776 0010 9A40     		lsls	r2, r2, r3
 2777 0012 1300     		movs	r3, r2
 2778 0014 1A00     		movs	r2, r3
 2779 0016 7B68     		ldr	r3, [r7, #4]
 2780 0018 9A61     		str	r2, [r3, #24]
 2781 001a C046     		nop
 2782 001c BD46     		mov	sp, r7
 2783 001e 02B0     		add	sp, sp, #8
 2784              		@ sp needed
 2785 0020 80BD     		pop	{r7, pc}
 2786              		.cfi_endproc
 2787              	.LFE2986:
 2789              		.section	.text._ZN3mcu4GPIO6is_setEj,"axG",%progbits,_ZN3mcu4GPIO6is_setEj,comdat
 2790              		.align	1
 2791              		.weak	_ZN3mcu4GPIO6is_setEj
 2792              		.syntax unified
ARM GAS  /tmp/ccSySGVh.s 			page 77


 2793              		.code	16
 2794              		.thumb_func
 2795              		.fpu softvfp
 2797              	_ZN3mcu4GPIO6is_setEj:
 2798              	.LFB2987:
  49:mculib3/src/periph/gpio_f0_f4_f7.h ****    bool is_set   (size_t n) { return IDR.reg & (1 << n);     }
 2799              		.loc 11 49 0
 2800              		.cfi_startproc
 2801              		@ args = 0, pretend = 0, frame = 8
 2802              		@ frame_needed = 1, uses_anonymous_args = 0
 2803 0000 80B5     		push	{r7, lr}
 2804              	.LCFI140:
 2805              		.cfi_def_cfa_offset 8
 2806              		.cfi_offset 7, -8
 2807              		.cfi_offset 14, -4
 2808 0002 82B0     		sub	sp, sp, #8
 2809              	.LCFI141:
 2810              		.cfi_def_cfa_offset 16
 2811 0004 00AF     		add	r7, sp, #0
 2812              	.LCFI142:
 2813              		.cfi_def_cfa_register 7
 2814 0006 7860     		str	r0, [r7, #4]
 2815 0008 3960     		str	r1, [r7]
 2816              		.loc 11 49 0
 2817 000a 7B68     		ldr	r3, [r7, #4]
 2818 000c 1B69     		ldr	r3, [r3, #16]
 2819 000e 0121     		movs	r1, #1
 2820 0010 3A68     		ldr	r2, [r7]
 2821 0012 9140     		lsls	r1, r1, r2
 2822 0014 0A00     		movs	r2, r1
 2823 0016 1340     		ands	r3, r2
 2824 0018 5A1E     		subs	r2, r3, #1
 2825 001a 9341     		sbcs	r3, r3, r2
 2826 001c DBB2     		uxtb	r3, r3
 2827 001e 1800     		movs	r0, r3
 2828 0020 BD46     		mov	sp, r7
 2829 0022 02B0     		add	sp, sp, #8
 2830              		@ sp needed
 2831 0024 80BD     		pop	{r7, pc}
 2832              		.cfi_endproc
 2833              	.LFE2987:
 2835              		.section	.rodata._ZN12_GLOBAL__N_1L12fibo_exampleE,"a",%progbits
 2836              		.align	2
 2839              	_ZN12_GLOBAL__N_1L12fibo_exampleE:
 2840 0000 01000000 		.word	1
 2841 0004 01000000 		.word	1
 2842 0008 02000000 		.word	2
 2843 000c 03000000 		.word	3
 2844 0010 05000000 		.word	5
 2845 0014 08000000 		.word	8
 2846              		.section	.text._ZN3PinC2ERN3mcu4GPIOEi,"axG",%progbits,_ZN3PinC5ERN3mcu4GPIOEi,comdat
 2847              		.align	1
 2848              		.weak	_ZN3PinC2ERN3mcu4GPIOEi
 2849              		.syntax unified
 2850              		.code	16
 2851              		.thumb_func
 2852              		.fpu softvfp
ARM GAS  /tmp/ccSySGVh.s 			page 78


 2854              	_ZN3PinC2ERN3mcu4GPIOEi:
 2855              	.LFB3534:
 2856              		.file 12 "mculib3/src/pin.h"
   1:mculib3/src/pin.h **** #pragma once
   2:mculib3/src/pin.h **** 
   3:mculib3/src/pin.h **** #include "periph_gpio.h"
   4:mculib3/src/pin.h **** #include "pins.h"
   5:mculib3/src/pin.h **** #include "meta.h"
   6:mculib3/src/pin.h **** 
   7:mculib3/src/pin.h **** #if defined(USE_MOCK_GPIO)
   8:mculib3/src/pin.h **** using GPIO = mock::GPIO;
   9:mculib3/src/pin.h **** #else
  10:mculib3/src/pin.h **** using GPIO = mcu::GPIO;
  11:mculib3/src/pin.h **** #endif
  12:mculib3/src/pin.h **** 
  13:mculib3/src/pin.h **** class Pin {
  14:mculib3/src/pin.h ****    GPIO& port;
  15:mculib3/src/pin.h ****    const int n;
  16:mculib3/src/pin.h **** public:
  17:mculib3/src/pin.h ****    Pin (GPIO& port, int n) : port{port}, n{n} {}
 2857              		.loc 12 17 0
 2858              		.cfi_startproc
 2859              		@ args = 0, pretend = 0, frame = 16
 2860              		@ frame_needed = 1, uses_anonymous_args = 0
 2861 0000 80B5     		push	{r7, lr}
 2862              	.LCFI143:
 2863              		.cfi_def_cfa_offset 8
 2864              		.cfi_offset 7, -8
 2865              		.cfi_offset 14, -4
 2866 0002 84B0     		sub	sp, sp, #16
 2867              	.LCFI144:
 2868              		.cfi_def_cfa_offset 24
 2869 0004 00AF     		add	r7, sp, #0
 2870              	.LCFI145:
 2871              		.cfi_def_cfa_register 7
 2872 0006 F860     		str	r0, [r7, #12]
 2873 0008 B960     		str	r1, [r7, #8]
 2874 000a 7A60     		str	r2, [r7, #4]
 2875              	.LBB12:
 2876              		.loc 12 17 0
 2877 000c FB68     		ldr	r3, [r7, #12]
 2878 000e BA68     		ldr	r2, [r7, #8]
 2879 0010 1A60     		str	r2, [r3]
 2880 0012 FB68     		ldr	r3, [r7, #12]
 2881 0014 7A68     		ldr	r2, [r7, #4]
 2882 0016 5A60     		str	r2, [r3, #4]
 2883              	.LBE12:
 2884 0018 FB68     		ldr	r3, [r7, #12]
 2885 001a 1800     		movs	r0, r3
 2886 001c BD46     		mov	sp, r7
 2887 001e 04B0     		add	sp, sp, #16
 2888              		@ sp needed
 2889 0020 80BD     		pop	{r7, pc}
 2890              		.cfi_endproc
 2891              	.LFE3534:
 2893              		.weak	_ZN3PinC1ERN3mcu4GPIOEi
 2894              		.thumb_set _ZN3PinC1ERN3mcu4GPIOEi,_ZN3PinC2ERN3mcu4GPIOEi
ARM GAS  /tmp/ccSySGVh.s 			page 79


 2895              		.section	.text._ZN3Pin3setEv,"axG",%progbits,_ZN3Pin3setEv,comdat
 2896              		.align	1
 2897              		.weak	_ZN3Pin3setEv
 2898              		.syntax unified
 2899              		.code	16
 2900              		.thumb_func
 2901              		.fpu softvfp
 2903              	_ZN3Pin3setEv:
 2904              	.LFB3537:
  18:mculib3/src/pin.h **** 
  19:mculib3/src/pin.h ****    template<class Pin_, mcu::PinMode mode = mcu::PinMode::Input> static auto& make()
  20:mculib3/src/pin.h ****    {
  21:mculib3/src/pin.h ****       static Pin pin { mcu::make_reference<Pin_::periph>(), Pin_::n };
  22:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
  23:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
  24:mculib3/src/pin.h ****       pin.port.template init<Pin_, mode>();
  25:mculib3/src/pin.h ****       return pin;
  26:mculib3/src/pin.h ****    }
  27:mculib3/src/pin.h **** 
  28:mculib3/src/pin.h ****    void set()       { port.set(n);             }
 2905              		.loc 12 28 0
 2906              		.cfi_startproc
 2907              		@ args = 0, pretend = 0, frame = 8
 2908              		@ frame_needed = 1, uses_anonymous_args = 0
 2909 0000 80B5     		push	{r7, lr}
 2910              	.LCFI146:
 2911              		.cfi_def_cfa_offset 8
 2912              		.cfi_offset 7, -8
 2913              		.cfi_offset 14, -4
 2914 0002 82B0     		sub	sp, sp, #8
 2915              	.LCFI147:
 2916              		.cfi_def_cfa_offset 16
 2917 0004 00AF     		add	r7, sp, #0
 2918              	.LCFI148:
 2919              		.cfi_def_cfa_register 7
 2920 0006 7860     		str	r0, [r7, #4]
 2921              		.loc 12 28 0
 2922 0008 7B68     		ldr	r3, [r7, #4]
 2923 000a 1A68     		ldr	r2, [r3]
 2924 000c 7B68     		ldr	r3, [r7, #4]
 2925 000e 5B68     		ldr	r3, [r3, #4]
 2926 0010 1900     		movs	r1, r3
 2927 0012 1000     		movs	r0, r2
 2928 0014 FFF7FEFF 		bl	_ZN3mcu4GPIO3setEj
 2929 0018 C046     		nop
 2930 001a BD46     		mov	sp, r7
 2931 001c 02B0     		add	sp, sp, #8
 2932              		@ sp needed
 2933 001e 80BD     		pop	{r7, pc}
 2934              		.cfi_endproc
 2935              	.LFE3537:
 2937              		.section	.text._ZN3Pin5clearEv,"axG",%progbits,_ZN3Pin5clearEv,comdat
 2938              		.align	1
 2939              		.weak	_ZN3Pin5clearEv
 2940              		.syntax unified
 2941              		.code	16
 2942              		.thumb_func
ARM GAS  /tmp/ccSySGVh.s 			page 80


 2943              		.fpu softvfp
 2945              	_ZN3Pin5clearEv:
 2946              	.LFB3538:
  29:mculib3/src/pin.h ****    void clear()     { port.clear(n);           }
 2947              		.loc 12 29 0
 2948              		.cfi_startproc
 2949              		@ args = 0, pretend = 0, frame = 8
 2950              		@ frame_needed = 1, uses_anonymous_args = 0
 2951 0000 80B5     		push	{r7, lr}
 2952              	.LCFI149:
 2953              		.cfi_def_cfa_offset 8
 2954              		.cfi_offset 7, -8
 2955              		.cfi_offset 14, -4
 2956 0002 82B0     		sub	sp, sp, #8
 2957              	.LCFI150:
 2958              		.cfi_def_cfa_offset 16
 2959 0004 00AF     		add	r7, sp, #0
 2960              	.LCFI151:
 2961              		.cfi_def_cfa_register 7
 2962 0006 7860     		str	r0, [r7, #4]
 2963              		.loc 12 29 0
 2964 0008 7B68     		ldr	r3, [r7, #4]
 2965 000a 1A68     		ldr	r2, [r3]
 2966 000c 7B68     		ldr	r3, [r7, #4]
 2967 000e 5B68     		ldr	r3, [r3, #4]
 2968 0010 1900     		movs	r1, r3
 2969 0012 1000     		movs	r0, r2
 2970 0014 FFF7FEFF 		bl	_ZN3mcu4GPIO5clearEj
 2971 0018 C046     		nop
 2972 001a BD46     		mov	sp, r7
 2973 001c 02B0     		add	sp, sp, #8
 2974              		@ sp needed
 2975 001e 80BD     		pop	{r7, pc}
 2976              		.cfi_endproc
 2977              	.LFE3538:
 2979              		.section	.text._ZN3Pin6is_setEv,"axG",%progbits,_ZN3Pin6is_setEv,comdat
 2980              		.align	1
 2981              		.weak	_ZN3Pin6is_setEv
 2982              		.syntax unified
 2983              		.code	16
 2984              		.thumb_func
 2985              		.fpu softvfp
 2987              	_ZN3Pin6is_setEv:
 2988              	.LFB3539:
  30:mculib3/src/pin.h ****    bool is_set()    { return port.is_set(n);   }
 2989              		.loc 12 30 0
 2990              		.cfi_startproc
 2991              		@ args = 0, pretend = 0, frame = 8
 2992              		@ frame_needed = 1, uses_anonymous_args = 0
 2993 0000 80B5     		push	{r7, lr}
 2994              	.LCFI152:
 2995              		.cfi_def_cfa_offset 8
 2996              		.cfi_offset 7, -8
 2997              		.cfi_offset 14, -4
 2998 0002 82B0     		sub	sp, sp, #8
 2999              	.LCFI153:
 3000              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccSySGVh.s 			page 81


 3001 0004 00AF     		add	r7, sp, #0
 3002              	.LCFI154:
 3003              		.cfi_def_cfa_register 7
 3004 0006 7860     		str	r0, [r7, #4]
 3005              		.loc 12 30 0
 3006 0008 7B68     		ldr	r3, [r7, #4]
 3007 000a 1A68     		ldr	r2, [r3]
 3008 000c 7B68     		ldr	r3, [r7, #4]
 3009 000e 5B68     		ldr	r3, [r3, #4]
 3010 0010 1900     		movs	r1, r3
 3011 0012 1000     		movs	r0, r2
 3012 0014 FFF7FEFF 		bl	_ZN3mcu4GPIO6is_setEj
 3013 0018 0300     		movs	r3, r0
 3014 001a 1800     		movs	r0, r3
 3015 001c BD46     		mov	sp, r7
 3016 001e 02B0     		add	sp, sp, #8
 3017              		@ sp needed
 3018 0020 80BD     		pop	{r7, pc}
 3019              		.cfi_endproc
 3020              	.LFE3539:
 3022              		.section	.text._ZN3PinaSEb,"axG",%progbits,_ZN3PinaSEb,comdat
 3023              		.align	1
 3024              		.weak	_ZN3PinaSEb
 3025              		.syntax unified
 3026              		.code	16
 3027              		.thumb_func
 3028              		.fpu softvfp
 3030              	_ZN3PinaSEb:
 3031              	.LFB3541:
  31:mculib3/src/pin.h ****    void toggle()    { port.toggle(n);          }
  32:mculib3/src/pin.h **** 
  33:mculib3/src/pin.h ****    bool operator=  (bool v) { v ? set() : clear(); return v; }
 3032              		.loc 12 33 0
 3033              		.cfi_startproc
 3034              		@ args = 0, pretend = 0, frame = 8
 3035              		@ frame_needed = 1, uses_anonymous_args = 0
 3036 0000 80B5     		push	{r7, lr}
 3037              	.LCFI155:
 3038              		.cfi_def_cfa_offset 8
 3039              		.cfi_offset 7, -8
 3040              		.cfi_offset 14, -4
 3041 0002 82B0     		sub	sp, sp, #8
 3042              	.LCFI156:
 3043              		.cfi_def_cfa_offset 16
 3044 0004 00AF     		add	r7, sp, #0
 3045              	.LCFI157:
 3046              		.cfi_def_cfa_register 7
 3047 0006 7860     		str	r0, [r7, #4]
 3048 0008 0A00     		movs	r2, r1
 3049 000a FB1C     		adds	r3, r7, #3
 3050 000c 1A70     		strb	r2, [r3]
 3051              		.loc 12 33 0
 3052 000e FB1C     		adds	r3, r7, #3
 3053 0010 1B78     		ldrb	r3, [r3]
 3054 0012 002B     		cmp	r3, #0
 3055 0014 04D0     		beq	.L129
 3056              		.loc 12 33 0 is_stmt 0 discriminator 1
ARM GAS  /tmp/ccSySGVh.s 			page 82


 3057 0016 7B68     		ldr	r3, [r7, #4]
 3058 0018 1800     		movs	r0, r3
 3059 001a FFF7FEFF 		bl	_ZN3Pin3setEv
 3060 001e 03E0     		b	.L130
 3061              	.L129:
 3062              		.loc 12 33 0 discriminator 2
 3063 0020 7B68     		ldr	r3, [r7, #4]
 3064 0022 1800     		movs	r0, r3
 3065 0024 FFF7FEFF 		bl	_ZN3Pin5clearEv
 3066              	.L130:
 3067              		.loc 12 33 0 discriminator 4
 3068 0028 FB1C     		adds	r3, r7, #3
 3069 002a 1B78     		ldrb	r3, [r3]
 3070 002c 1800     		movs	r0, r3
 3071 002e BD46     		mov	sp, r7
 3072 0030 02B0     		add	sp, sp, #8
 3073              		@ sp needed
 3074 0032 80BD     		pop	{r7, pc}
 3075              		.cfi_endproc
 3076              	.LFE3541:
 3078              		.section	.text._ZN3PincvbEv,"axG",%progbits,_ZN3PincvbEv,comdat
 3079              		.align	1
 3080              		.weak	_ZN3PincvbEv
 3081              		.syntax unified
 3082              		.code	16
 3083              		.thumb_func
 3084              		.fpu softvfp
 3086              	_ZN3PincvbEv:
 3087              	.LFB3543:
  34:mculib3/src/pin.h ****    bool operator^= (bool v) 
  35:mculib3/src/pin.h ****    {
  36:mculib3/src/pin.h ****       auto tmp {is_set()};
  37:mculib3/src/pin.h ****       if (v) toggle();
  38:mculib3/src/pin.h ****       return tmp ^ v;
  39:mculib3/src/pin.h ****    }
  40:mculib3/src/pin.h ****    operator bool() { return is_set(); }
 3088              		.loc 12 40 0 is_stmt 1
 3089              		.cfi_startproc
 3090              		@ args = 0, pretend = 0, frame = 8
 3091              		@ frame_needed = 1, uses_anonymous_args = 0
 3092 0000 80B5     		push	{r7, lr}
 3093              	.LCFI158:
 3094              		.cfi_def_cfa_offset 8
 3095              		.cfi_offset 7, -8
 3096              		.cfi_offset 14, -4
 3097 0002 82B0     		sub	sp, sp, #8
 3098              	.LCFI159:
 3099              		.cfi_def_cfa_offset 16
 3100 0004 00AF     		add	r7, sp, #0
 3101              	.LCFI160:
 3102              		.cfi_def_cfa_register 7
 3103 0006 7860     		str	r0, [r7, #4]
 3104              		.loc 12 40 0
 3105 0008 7B68     		ldr	r3, [r7, #4]
 3106 000a 1800     		movs	r0, r3
 3107 000c FFF7FEFF 		bl	_ZN3Pin6is_setEv
 3108 0010 0300     		movs	r3, r0
ARM GAS  /tmp/ccSySGVh.s 			page 83


 3109 0012 1800     		movs	r0, r3
 3110 0014 BD46     		mov	sp, r7
 3111 0016 02B0     		add	sp, sp, #8
 3112              		@ sp needed
 3113 0018 80BD     		pop	{r7, pc}
 3114              		.cfi_endproc
 3115              	.LFE3543:
 3117              		.section	.text._ZN3mcu5USART3setENS_10USART_bits3CR16ParityE,"axG",%progbits,_ZN3mcu5USART3setENS_
 3118              		.align	1
 3119              		.weak	_ZN3mcu5USART3setENS_10USART_bits3CR16ParityE
 3120              		.syntax unified
 3121              		.code	16
 3122              		.thumb_func
 3123              		.fpu softvfp
 3125              	_ZN3mcu5USART3setENS_10USART_bits3CR16ParityE:
 3126              	.LFB3546:
 3127              		.file 13 "mculib3/src/periph/usart_f0.h"
   1:mculib3/src/periph/usart_f0.h **** #pragma once
   2:mculib3/src/periph/usart_f0.h **** 
   3:mculib3/src/periph/usart_f0.h **** #include <type_traits>
   4:mculib3/src/periph/usart_f0.h **** #include "bits_usart_f0.h"
   5:mculib3/src/periph/usart_f0.h **** #include "periph_rcc.h"
   6:mculib3/src/periph/usart_f0.h **** #include "pin.h"
   7:mculib3/src/periph/usart_f0.h **** #include "meta.h"
   8:mculib3/src/periph/usart_f0.h **** 
   9:mculib3/src/periph/usart_f0.h **** namespace mcu {
  10:mculib3/src/periph/usart_f0.h **** 
  11:mculib3/src/periph/usart_f0.h **** class USART {
  12:mculib3/src/periph/usart_f0.h ****    volatile USART_bits::CR1 CR1;  // Control register 1,                offset: 0x00 
  13:mculib3/src/periph/usart_f0.h ****    volatile USART_bits::CR2 CR2;  // Control register 2,                offset: 0x04 
  14:mculib3/src/periph/usart_f0.h ****    volatile USART_bits::CR3 CR3;  // Control register 3,                offset: 0x08
  15:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        BRR;  // Baud rate register,                offset: 0x0C
  16:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        GTPR; // Guard time and prescaler register, offset: 0x10
  17:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        RTOR; // Receiver Time Out register,        offset: 0x14  
  18:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        RQR;  // Request register,                  offset: 0x18
  19:mculib3/src/periph/usart_f0.h ****    volatile USART_bits::SR  ISR;  // Interrupt and status register,     offset: 0x1C
  20:mculib3/src/periph/usart_f0.h ****    volatile USART_bits::SR  ICR;  // Interrupt flag Clear register,     offset: 0x20
  21:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        RDR;  // Receive Data register,             offset: 0x24
  22:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        TDR;  // Transmit Data register,            offset: 0x28
  23:mculib3/src/periph/usart_f0.h **** 
  24:mculib3/src/periph/usart_f0.h **** public:
  25:mculib3/src/periph/usart_f0.h ****    using CMSIS_type     = USART_TypeDef;
  26:mculib3/src/periph/usart_f0.h ****    using Parity         = USART_bits::CR1::Parity;
  27:mculib3/src/periph/usart_f0.h ****    using DataBits       = USART_bits::CR1::DataBits;
  28:mculib3/src/periph/usart_f0.h ****    using StopBits       = USART_bits::CR2::StopBits;
  29:mculib3/src/periph/usart_f0.h **** 
  30:mculib3/src/periph/usart_f0.h ****    enum Baudrate {
  31:mculib3/src/periph/usart_f0.h ****       BR9600   = 0b000, // modbus time 4 ms
  32:mculib3/src/periph/usart_f0.h ****       BR14400  = 0b001, // modbus time 3 ms
  33:mculib3/src/periph/usart_f0.h ****       BR19200  = 0b010, // modbus time 2 ms
  34:mculib3/src/periph/usart_f0.h ****       BR28800  = 0b011, // modbus time 2 ms
  35:mculib3/src/periph/usart_f0.h ****       BR38400  = 0b100, // modbus time 2 ms
  36:mculib3/src/periph/usart_f0.h ****       BR57600  = 0b101, // modbus time 2 ms
  37:mculib3/src/periph/usart_f0.h ****       BR76800  = 0b110, // modbus time 2 ms
  38:mculib3/src/periph/usart_f0.h ****       BR115200 = 0b111  // modbus time 2 ms
  39:mculib3/src/periph/usart_f0.h ****    };
  40:mculib3/src/periph/usart_f0.h **** 
ARM GAS  /tmp/ccSySGVh.s 			page 84


  41:mculib3/src/periph/usart_f0.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  42:mculib3/src/periph/usart_f0.h **** 
  43:mculib3/src/periph/usart_f0.h ****    USART& set (Parity         v)         {CR1.PS    = v; return *this;}
 3128              		.loc 13 43 0
 3129              		.cfi_startproc
 3130              		@ args = 0, pretend = 0, frame = 8
 3131              		@ frame_needed = 1, uses_anonymous_args = 0
 3132 0000 80B5     		push	{r7, lr}
 3133              	.LCFI161:
 3134              		.cfi_def_cfa_offset 8
 3135              		.cfi_offset 7, -8
 3136              		.cfi_offset 14, -4
 3137 0002 82B0     		sub	sp, sp, #8
 3138              	.LCFI162:
 3139              		.cfi_def_cfa_offset 16
 3140 0004 00AF     		add	r7, sp, #0
 3141              	.LCFI163:
 3142              		.cfi_def_cfa_register 7
 3143 0006 7860     		str	r0, [r7, #4]
 3144 0008 0A00     		movs	r2, r1
 3145 000a FB1C     		adds	r3, r7, #3
 3146 000c 1A70     		strb	r2, [r3]
 3147              		.loc 13 43 0
 3148 000e FB1C     		adds	r3, r7, #3
 3149 0010 1B78     		ldrb	r3, [r3]
 3150 0012 0122     		movs	r2, #1
 3151 0014 1340     		ands	r3, r2
 3152 0016 DAB2     		uxtb	r2, r3
 3153 0018 7B68     		ldr	r3, [r7, #4]
 3154 001a 0121     		movs	r1, #1
 3155 001c 0A40     		ands	r2, r1
 3156 001e 5202     		lsls	r2, r2, #9
 3157 0020 1968     		ldr	r1, [r3]
 3158 0022 0448     		ldr	r0, .L136
 3159 0024 0140     		ands	r1, r0
 3160 0026 0A43     		orrs	r2, r1
 3161 0028 1A60     		str	r2, [r3]
 3162 002a 7B68     		ldr	r3, [r7, #4]
 3163 002c 1800     		movs	r0, r3
 3164 002e BD46     		mov	sp, r7
 3165 0030 02B0     		add	sp, sp, #8
 3166              		@ sp needed
 3167 0032 80BD     		pop	{r7, pc}
 3168              	.L137:
 3169              		.align	2
 3170              	.L136:
 3171 0034 FFFDFFFF 		.word	-513
 3172              		.cfi_endproc
 3173              	.LFE3546:
 3175              		.section	.text._ZN3mcu5USART3setENS_10USART_bits3CR18DataBitsE,"axG",%progbits,_ZN3mcu5USART3setEN
 3176              		.align	1
 3177              		.weak	_ZN3mcu5USART3setENS_10USART_bits3CR18DataBitsE
 3178              		.syntax unified
 3179              		.code	16
 3180              		.thumb_func
 3181              		.fpu softvfp
 3183              	_ZN3mcu5USART3setENS_10USART_bits3CR18DataBitsE:
ARM GAS  /tmp/ccSySGVh.s 			page 85


 3184              	.LFB3547:
  44:mculib3/src/periph/usart_f0.h ****    USART& set (DataBits       v)         {CR1.M0    = v; return *this;}
 3185              		.loc 13 44 0
 3186              		.cfi_startproc
 3187              		@ args = 0, pretend = 0, frame = 8
 3188              		@ frame_needed = 1, uses_anonymous_args = 0
 3189 0000 80B5     		push	{r7, lr}
 3190              	.LCFI164:
 3191              		.cfi_def_cfa_offset 8
 3192              		.cfi_offset 7, -8
 3193              		.cfi_offset 14, -4
 3194 0002 82B0     		sub	sp, sp, #8
 3195              	.LCFI165:
 3196              		.cfi_def_cfa_offset 16
 3197 0004 00AF     		add	r7, sp, #0
 3198              	.LCFI166:
 3199              		.cfi_def_cfa_register 7
 3200 0006 7860     		str	r0, [r7, #4]
 3201 0008 0A00     		movs	r2, r1
 3202 000a FB1C     		adds	r3, r7, #3
 3203 000c 1A70     		strb	r2, [r3]
 3204              		.loc 13 44 0
 3205 000e FB1C     		adds	r3, r7, #3
 3206 0010 1B78     		ldrb	r3, [r3]
 3207 0012 0122     		movs	r2, #1
 3208 0014 1340     		ands	r3, r2
 3209 0016 DAB2     		uxtb	r2, r3
 3210 0018 7B68     		ldr	r3, [r7, #4]
 3211 001a 0121     		movs	r1, #1
 3212 001c 0A40     		ands	r2, r1
 3213 001e 1203     		lsls	r2, r2, #12
 3214 0020 1968     		ldr	r1, [r3]
 3215 0022 0448     		ldr	r0, .L140
 3216 0024 0140     		ands	r1, r0
 3217 0026 0A43     		orrs	r2, r1
 3218 0028 1A60     		str	r2, [r3]
 3219 002a 7B68     		ldr	r3, [r7, #4]
 3220 002c 1800     		movs	r0, r3
 3221 002e BD46     		mov	sp, r7
 3222 0030 02B0     		add	sp, sp, #8
 3223              		@ sp needed
 3224 0032 80BD     		pop	{r7, pc}
 3225              	.L141:
 3226              		.align	2
 3227              	.L140:
 3228 0034 FFEFFFFF 		.word	-4097
 3229              		.cfi_endproc
 3230              	.LFE3547:
 3232              		.section	.text._ZN3mcu5USART3setENS_10USART_bits3CR28StopBitsE,"axG",%progbits,_ZN3mcu5USART3setEN
 3233              		.align	1
 3234              		.weak	_ZN3mcu5USART3setENS_10USART_bits3CR28StopBitsE
 3235              		.syntax unified
 3236              		.code	16
 3237              		.thumb_func
 3238              		.fpu softvfp
 3240              	_ZN3mcu5USART3setENS_10USART_bits3CR28StopBitsE:
 3241              	.LFB3548:
ARM GAS  /tmp/ccSySGVh.s 			page 86


  45:mculib3/src/periph/usart_f0.h ****    USART& set (StopBits       v)         {CR2.STOP  = v; return *this;}
 3242              		.loc 13 45 0
 3243              		.cfi_startproc
 3244              		@ args = 0, pretend = 0, frame = 8
 3245              		@ frame_needed = 1, uses_anonymous_args = 0
 3246 0000 80B5     		push	{r7, lr}
 3247              	.LCFI167:
 3248              		.cfi_def_cfa_offset 8
 3249              		.cfi_offset 7, -8
 3250              		.cfi_offset 14, -4
 3251 0002 82B0     		sub	sp, sp, #8
 3252              	.LCFI168:
 3253              		.cfi_def_cfa_offset 16
 3254 0004 00AF     		add	r7, sp, #0
 3255              	.LCFI169:
 3256              		.cfi_def_cfa_register 7
 3257 0006 7860     		str	r0, [r7, #4]
 3258 0008 0A00     		movs	r2, r1
 3259 000a FB1C     		adds	r3, r7, #3
 3260 000c 1A70     		strb	r2, [r3]
 3261              		.loc 13 45 0
 3262 000e FB1C     		adds	r3, r7, #3
 3263 0010 1B78     		ldrb	r3, [r3]
 3264 0012 0322     		movs	r2, #3
 3265 0014 1340     		ands	r3, r2
 3266 0016 DAB2     		uxtb	r2, r3
 3267 0018 7B68     		ldr	r3, [r7, #4]
 3268 001a 0321     		movs	r1, #3
 3269 001c 0A40     		ands	r2, r1
 3270 001e 1203     		lsls	r2, r2, #12
 3271 0020 5968     		ldr	r1, [r3, #4]
 3272 0022 0448     		ldr	r0, .L144
 3273 0024 0140     		ands	r1, r0
 3274 0026 0A43     		orrs	r2, r1
 3275 0028 5A60     		str	r2, [r3, #4]
 3276 002a 7B68     		ldr	r3, [r7, #4]
 3277 002c 1800     		movs	r0, r3
 3278 002e BD46     		mov	sp, r7
 3279 0030 02B0     		add	sp, sp, #8
 3280              		@ sp needed
 3281 0032 80BD     		pop	{r7, pc}
 3282              	.L145:
 3283              		.align	2
 3284              	.L144:
 3285 0034 FFCFFFFF 		.word	-12289
 3286              		.cfi_endproc
 3287              	.LFE3548:
 3289              		.section	.text._ZN3mcu5USART6enableEv,"axG",%progbits,_ZN3mcu5USART6enableEv,comdat
 3290              		.align	1
 3291              		.weak	_ZN3mcu5USART6enableEv
 3292              		.syntax unified
 3293              		.code	16
 3294              		.thumb_func
 3295              		.fpu softvfp
 3297              	_ZN3mcu5USART6enableEv:
 3298              	.LFB3549:
  46:mculib3/src/periph/usart_f0.h ****    USART& set (Baudrate, Periph);
ARM GAS  /tmp/ccSySGVh.s 			page 87


  47:mculib3/src/periph/usart_f0.h **** 
  48:mculib3/src/periph/usart_f0.h ****    USART& enable        (){CR1.UE   = true;  return *this;}
 3299              		.loc 13 48 0
 3300              		.cfi_startproc
 3301              		@ args = 0, pretend = 0, frame = 8
 3302              		@ frame_needed = 1, uses_anonymous_args = 0
 3303 0000 80B5     		push	{r7, lr}
 3304              	.LCFI170:
 3305              		.cfi_def_cfa_offset 8
 3306              		.cfi_offset 7, -8
 3307              		.cfi_offset 14, -4
 3308 0002 82B0     		sub	sp, sp, #8
 3309              	.LCFI171:
 3310              		.cfi_def_cfa_offset 16
 3311 0004 00AF     		add	r7, sp, #0
 3312              	.LCFI172:
 3313              		.cfi_def_cfa_register 7
 3314 0006 7860     		str	r0, [r7, #4]
 3315              		.loc 13 48 0
 3316 0008 7B68     		ldr	r3, [r7, #4]
 3317 000a 1A68     		ldr	r2, [r3]
 3318 000c 0121     		movs	r1, #1
 3319 000e 0A43     		orrs	r2, r1
 3320 0010 1A60     		str	r2, [r3]
 3321 0012 7B68     		ldr	r3, [r7, #4]
 3322 0014 1800     		movs	r0, r3
 3323 0016 BD46     		mov	sp, r7
 3324 0018 02B0     		add	sp, sp, #8
 3325              		@ sp needed
 3326 001a 80BD     		pop	{r7, pc}
 3327              		.cfi_endproc
 3328              	.LFE3549:
 3330              		.section	.text._ZN3mcu5USART9rx_enableEv,"axG",%progbits,_ZN3mcu5USART9rx_enableEv,comdat
 3331              		.align	1
 3332              		.weak	_ZN3mcu5USART9rx_enableEv
 3333              		.syntax unified
 3334              		.code	16
 3335              		.thumb_func
 3336              		.fpu softvfp
 3338              	_ZN3mcu5USART9rx_enableEv:
 3339              	.LFB3551:
  49:mculib3/src/periph/usart_f0.h ****    USART& disable       (){CR1.UE   = false; return *this;}
  50:mculib3/src/periph/usart_f0.h ****    USART& rx_enable     (){CR1.RE   = true;  return *this;}
 3340              		.loc 13 50 0
 3341              		.cfi_startproc
 3342              		@ args = 0, pretend = 0, frame = 8
 3343              		@ frame_needed = 1, uses_anonymous_args = 0
 3344 0000 80B5     		push	{r7, lr}
 3345              	.LCFI173:
 3346              		.cfi_def_cfa_offset 8
 3347              		.cfi_offset 7, -8
 3348              		.cfi_offset 14, -4
 3349 0002 82B0     		sub	sp, sp, #8
 3350              	.LCFI174:
 3351              		.cfi_def_cfa_offset 16
 3352 0004 00AF     		add	r7, sp, #0
 3353              	.LCFI175:
ARM GAS  /tmp/ccSySGVh.s 			page 88


 3354              		.cfi_def_cfa_register 7
 3355 0006 7860     		str	r0, [r7, #4]
 3356              		.loc 13 50 0
 3357 0008 7B68     		ldr	r3, [r7, #4]
 3358 000a 1A68     		ldr	r2, [r3]
 3359 000c 0421     		movs	r1, #4
 3360 000e 0A43     		orrs	r2, r1
 3361 0010 1A60     		str	r2, [r3]
 3362 0012 7B68     		ldr	r3, [r7, #4]
 3363 0014 1800     		movs	r0, r3
 3364 0016 BD46     		mov	sp, r7
 3365 0018 02B0     		add	sp, sp, #8
 3366              		@ sp needed
 3367 001a 80BD     		pop	{r7, pc}
 3368              		.cfi_endproc
 3369              	.LFE3551:
 3371              		.section	.text._ZN3mcu5USART9tx_enableEv,"axG",%progbits,_ZN3mcu5USART9tx_enableEv,comdat
 3372              		.align	1
 3373              		.weak	_ZN3mcu5USART9tx_enableEv
 3374              		.syntax unified
 3375              		.code	16
 3376              		.thumb_func
 3377              		.fpu softvfp
 3379              	_ZN3mcu5USART9tx_enableEv:
 3380              	.LFB3553:
  51:mculib3/src/periph/usart_f0.h ****    USART& rx_disable    (){CR1.RE   = false; return *this;}
  52:mculib3/src/periph/usart_f0.h ****    USART& tx_enable     (){CR1.TE   = true;  return *this;}
 3381              		.loc 13 52 0
 3382              		.cfi_startproc
 3383              		@ args = 0, pretend = 0, frame = 8
 3384              		@ frame_needed = 1, uses_anonymous_args = 0
 3385 0000 80B5     		push	{r7, lr}
 3386              	.LCFI176:
 3387              		.cfi_def_cfa_offset 8
 3388              		.cfi_offset 7, -8
 3389              		.cfi_offset 14, -4
 3390 0002 82B0     		sub	sp, sp, #8
 3391              	.LCFI177:
 3392              		.cfi_def_cfa_offset 16
 3393 0004 00AF     		add	r7, sp, #0
 3394              	.LCFI178:
 3395              		.cfi_def_cfa_register 7
 3396 0006 7860     		str	r0, [r7, #4]
 3397              		.loc 13 52 0
 3398 0008 7B68     		ldr	r3, [r7, #4]
 3399 000a 1A68     		ldr	r2, [r3]
 3400 000c 0821     		movs	r1, #8
 3401 000e 0A43     		orrs	r2, r1
 3402 0010 1A60     		str	r2, [r3]
 3403 0012 7B68     		ldr	r3, [r7, #4]
 3404 0014 1800     		movs	r0, r3
 3405 0016 BD46     		mov	sp, r7
 3406 0018 02B0     		add	sp, sp, #8
 3407              		@ sp needed
 3408 001a 80BD     		pop	{r7, pc}
 3409              		.cfi_endproc
 3410              	.LFE3553:
ARM GAS  /tmp/ccSySGVh.s 			page 89


 3412              		.section	.text._ZN3mcu5USART13DMA_tx_enableEv,"axG",%progbits,_ZN3mcu5USART13DMA_tx_enableEv,comda
 3413              		.align	1
 3414              		.weak	_ZN3mcu5USART13DMA_tx_enableEv
 3415              		.syntax unified
 3416              		.code	16
 3417              		.thumb_func
 3418              		.fpu softvfp
 3420              	_ZN3mcu5USART13DMA_tx_enableEv:
 3421              	.LFB3557:
  53:mculib3/src/periph/usart_f0.h ****    USART& tx_disable    (){CR1.TE   = false; return *this;}
  54:mculib3/src/periph/usart_f0.h ****    USART& rts_enable    (){CR3.RTSE = true;  return *this;}
  55:mculib3/src/periph/usart_f0.h ****    USART& rts_disable   (){CR3.RTSE = false; return *this;}
  56:mculib3/src/periph/usart_f0.h ****    USART& DMA_tx_enable (){CR3.DMAT = true;  return *this;}
 3422              		.loc 13 56 0
 3423              		.cfi_startproc
 3424              		@ args = 0, pretend = 0, frame = 8
 3425              		@ frame_needed = 1, uses_anonymous_args = 0
 3426 0000 80B5     		push	{r7, lr}
 3427              	.LCFI179:
 3428              		.cfi_def_cfa_offset 8
 3429              		.cfi_offset 7, -8
 3430              		.cfi_offset 14, -4
 3431 0002 82B0     		sub	sp, sp, #8
 3432              	.LCFI180:
 3433              		.cfi_def_cfa_offset 16
 3434 0004 00AF     		add	r7, sp, #0
 3435              	.LCFI181:
 3436              		.cfi_def_cfa_register 7
 3437 0006 7860     		str	r0, [r7, #4]
 3438              		.loc 13 56 0
 3439 0008 7B68     		ldr	r3, [r7, #4]
 3440 000a 9A68     		ldr	r2, [r3, #8]
 3441 000c 8021     		movs	r1, #128
 3442 000e 0A43     		orrs	r2, r1
 3443 0010 9A60     		str	r2, [r3, #8]
 3444 0012 7B68     		ldr	r3, [r7, #4]
 3445 0014 1800     		movs	r0, r3
 3446 0016 BD46     		mov	sp, r7
 3447 0018 02B0     		add	sp, sp, #8
 3448              		@ sp needed
 3449 001a 80BD     		pop	{r7, pc}
 3450              		.cfi_endproc
 3451              	.LFE3557:
 3453              		.section	.text._ZN3mcu5USART13DMA_rx_enableEv,"axG",%progbits,_ZN3mcu5USART13DMA_rx_enableEv,comda
 3454              		.align	1
 3455              		.weak	_ZN3mcu5USART13DMA_rx_enableEv
 3456              		.syntax unified
 3457              		.code	16
 3458              		.thumb_func
 3459              		.fpu softvfp
 3461              	_ZN3mcu5USART13DMA_rx_enableEv:
 3462              	.LFB3558:
  57:mculib3/src/periph/usart_f0.h ****    USART& DMA_rx_enable (){CR3.DMAR = true;  return *this;}
 3463              		.loc 13 57 0
 3464              		.cfi_startproc
 3465              		@ args = 0, pretend = 0, frame = 8
 3466              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccSySGVh.s 			page 90


 3467 0000 80B5     		push	{r7, lr}
 3468              	.LCFI182:
 3469              		.cfi_def_cfa_offset 8
 3470              		.cfi_offset 7, -8
 3471              		.cfi_offset 14, -4
 3472 0002 82B0     		sub	sp, sp, #8
 3473              	.LCFI183:
 3474              		.cfi_def_cfa_offset 16
 3475 0004 00AF     		add	r7, sp, #0
 3476              	.LCFI184:
 3477              		.cfi_def_cfa_register 7
 3478 0006 7860     		str	r0, [r7, #4]
 3479              		.loc 13 57 0
 3480 0008 7B68     		ldr	r3, [r7, #4]
 3481 000a 9A68     		ldr	r2, [r3, #8]
 3482 000c 4021     		movs	r1, #64
 3483 000e 0A43     		orrs	r2, r1
 3484 0010 9A60     		str	r2, [r3, #8]
 3485 0012 7B68     		ldr	r3, [r7, #4]
 3486 0014 1800     		movs	r0, r3
 3487 0016 BD46     		mov	sp, r7
 3488 0018 02B0     		add	sp, sp, #8
 3489              		@ sp needed
 3490 001a 80BD     		pop	{r7, pc}
 3491              		.cfi_endproc
 3492              	.LFE3558:
 3494              		.section	.text._ZN3mcu5USART13parity_enableEv,"axG",%progbits,_ZN3mcu5USART13parity_enableEv,comda
 3495              		.align	1
 3496              		.weak	_ZN3mcu5USART13parity_enableEv
 3497              		.syntax unified
 3498              		.code	16
 3499              		.thumb_func
 3500              		.fpu softvfp
 3502              	_ZN3mcu5USART13parity_enableEv:
 3503              	.LFB3559:
  58:mculib3/src/periph/usart_f0.h ****    USART& parity_enable (){CR1.PCE  = true;  return *this;}
 3504              		.loc 13 58 0
 3505              		.cfi_startproc
 3506              		@ args = 0, pretend = 0, frame = 8
 3507              		@ frame_needed = 1, uses_anonymous_args = 0
 3508 0000 80B5     		push	{r7, lr}
 3509              	.LCFI185:
 3510              		.cfi_def_cfa_offset 8
 3511              		.cfi_offset 7, -8
 3512              		.cfi_offset 14, -4
 3513 0002 82B0     		sub	sp, sp, #8
 3514              	.LCFI186:
 3515              		.cfi_def_cfa_offset 16
 3516 0004 00AF     		add	r7, sp, #0
 3517              	.LCFI187:
 3518              		.cfi_def_cfa_register 7
 3519 0006 7860     		str	r0, [r7, #4]
 3520              		.loc 13 58 0
 3521 0008 7B68     		ldr	r3, [r7, #4]
 3522 000a 1A68     		ldr	r2, [r3]
 3523 000c 8021     		movs	r1, #128
 3524 000e C900     		lsls	r1, r1, #3
ARM GAS  /tmp/ccSySGVh.s 			page 91


 3525 0010 0A43     		orrs	r2, r1
 3526 0012 1A60     		str	r2, [r3]
 3527 0014 7B68     		ldr	r3, [r7, #4]
 3528 0016 1800     		movs	r0, r3
 3529 0018 BD46     		mov	sp, r7
 3530 001a 02B0     		add	sp, sp, #8
 3531              		@ sp needed
 3532 001c 80BD     		pop	{r7, pc}
 3533              		.cfi_endproc
 3534              	.LFE3559:
 3536              		.section	.text._ZN3mcu5USART14parity_disableEv,"axG",%progbits,_ZN3mcu5USART14parity_disableEv,com
 3537              		.align	1
 3538              		.weak	_ZN3mcu5USART14parity_disableEv
 3539              		.syntax unified
 3540              		.code	16
 3541              		.thumb_func
 3542              		.fpu softvfp
 3544              	_ZN3mcu5USART14parity_disableEv:
 3545              	.LFB3560:
  59:mculib3/src/periph/usart_f0.h ****    USART& parity_disable(){CR1.PCE  = false; return *this;}
 3546              		.loc 13 59 0
 3547              		.cfi_startproc
 3548              		@ args = 0, pretend = 0, frame = 8
 3549              		@ frame_needed = 1, uses_anonymous_args = 0
 3550 0000 80B5     		push	{r7, lr}
 3551              	.LCFI188:
 3552              		.cfi_def_cfa_offset 8
 3553              		.cfi_offset 7, -8
 3554              		.cfi_offset 14, -4
 3555 0002 82B0     		sub	sp, sp, #8
 3556              	.LCFI189:
 3557              		.cfi_def_cfa_offset 16
 3558 0004 00AF     		add	r7, sp, #0
 3559              	.LCFI190:
 3560              		.cfi_def_cfa_register 7
 3561 0006 7860     		str	r0, [r7, #4]
 3562              		.loc 13 59 0
 3563 0008 7B68     		ldr	r3, [r7, #4]
 3564 000a 1A68     		ldr	r2, [r3]
 3565 000c 0349     		ldr	r1, .L160
 3566 000e 0A40     		ands	r2, r1
 3567 0010 1A60     		str	r2, [r3]
 3568 0012 7B68     		ldr	r3, [r7, #4]
 3569 0014 1800     		movs	r0, r3
 3570 0016 BD46     		mov	sp, r7
 3571 0018 02B0     		add	sp, sp, #8
 3572              		@ sp needed
 3573 001a 80BD     		pop	{r7, pc}
 3574              	.L161:
 3575              		.align	2
 3576              	.L160:
 3577 001c FFFBFFFF 		.word	-1025
 3578              		.cfi_endproc
 3579              	.LFE3560:
 3581              		.section	.text._ZN3mcu5USART13parity_enableEb,"axG",%progbits,_ZN3mcu5USART13parity_enableEb,comda
 3582              		.align	1
 3583              		.weak	_ZN3mcu5USART13parity_enableEb
ARM GAS  /tmp/ccSySGVh.s 			page 92


 3584              		.syntax unified
 3585              		.code	16
 3586              		.thumb_func
 3587              		.fpu softvfp
 3589              	_ZN3mcu5USART13parity_enableEb:
 3590              	.LFB3561:
  60:mculib3/src/periph/usart_f0.h ****    USART& parity_enable (bool enable){enable ? parity_enable() : parity_disable(); return *this;}
 3591              		.loc 13 60 0
 3592              		.cfi_startproc
 3593              		@ args = 0, pretend = 0, frame = 8
 3594              		@ frame_needed = 1, uses_anonymous_args = 0
 3595 0000 80B5     		push	{r7, lr}
 3596              	.LCFI191:
 3597              		.cfi_def_cfa_offset 8
 3598              		.cfi_offset 7, -8
 3599              		.cfi_offset 14, -4
 3600 0002 82B0     		sub	sp, sp, #8
 3601              	.LCFI192:
 3602              		.cfi_def_cfa_offset 16
 3603 0004 00AF     		add	r7, sp, #0
 3604              	.LCFI193:
 3605              		.cfi_def_cfa_register 7
 3606 0006 7860     		str	r0, [r7, #4]
 3607 0008 0A00     		movs	r2, r1
 3608 000a FB1C     		adds	r3, r7, #3
 3609 000c 1A70     		strb	r2, [r3]
 3610              		.loc 13 60 0
 3611 000e FB1C     		adds	r3, r7, #3
 3612 0010 1B78     		ldrb	r3, [r3]
 3613 0012 002B     		cmp	r3, #0
 3614 0014 04D0     		beq	.L163
 3615              		.loc 13 60 0 is_stmt 0 discriminator 1
 3616 0016 7B68     		ldr	r3, [r7, #4]
 3617 0018 1800     		movs	r0, r3
 3618 001a FFF7FEFF 		bl	_ZN3mcu5USART13parity_enableEv
 3619 001e 03E0     		b	.L164
 3620              	.L163:
 3621              		.loc 13 60 0 discriminator 2
 3622 0020 7B68     		ldr	r3, [r7, #4]
 3623 0022 1800     		movs	r0, r3
 3624 0024 FFF7FEFF 		bl	_ZN3mcu5USART14parity_disableEv
 3625              	.L164:
 3626              		.loc 13 60 0 discriminator 4
 3627 0028 7B68     		ldr	r3, [r7, #4]
 3628 002a 1800     		movs	r0, r3
 3629 002c BD46     		mov	sp, r7
 3630 002e 02B0     		add	sp, sp, #8
 3631              		@ sp needed
 3632 0030 80BD     		pop	{r7, pc}
 3633              		.cfi_endproc
 3634              	.LFE3561:
 3636              		.section	.text._ZN3mcu5USART21enable_IDLE_interruptEb,"axG",%progbits,_ZN3mcu5USART21enable_IDLE_i
 3637              		.align	1
 3638              		.weak	_ZN3mcu5USART21enable_IDLE_interruptEb
 3639              		.syntax unified
 3640              		.code	16
 3641              		.thumb_func
ARM GAS  /tmp/ccSySGVh.s 			page 93


 3642              		.fpu softvfp
 3644              	_ZN3mcu5USART21enable_IDLE_interruptEb:
 3645              	.LFB3562:
  61:mculib3/src/periph/usart_f0.h **** 
  62:mculib3/src/periph/usart_f0.h ****    USART& enable_IDLE_interrupt (bool v = true) {CR1.IDLEIE = v;  return *this;}
 3646              		.loc 13 62 0 is_stmt 1
 3647              		.cfi_startproc
 3648              		@ args = 0, pretend = 0, frame = 8
 3649              		@ frame_needed = 1, uses_anonymous_args = 0
 3650 0000 80B5     		push	{r7, lr}
 3651              	.LCFI194:
 3652              		.cfi_def_cfa_offset 8
 3653              		.cfi_offset 7, -8
 3654              		.cfi_offset 14, -4
 3655 0002 82B0     		sub	sp, sp, #8
 3656              	.LCFI195:
 3657              		.cfi_def_cfa_offset 16
 3658 0004 00AF     		add	r7, sp, #0
 3659              	.LCFI196:
 3660              		.cfi_def_cfa_register 7
 3661 0006 7860     		str	r0, [r7, #4]
 3662 0008 0A00     		movs	r2, r1
 3663 000a FB1C     		adds	r3, r7, #3
 3664 000c 1A70     		strb	r2, [r3]
 3665              		.loc 13 62 0
 3666 000e 7B68     		ldr	r3, [r7, #4]
 3667 0010 FA1C     		adds	r2, r7, #3
 3668 0012 1278     		ldrb	r2, [r2]
 3669 0014 0121     		movs	r1, #1
 3670 0016 0A40     		ands	r2, r1
 3671 0018 1201     		lsls	r2, r2, #4
 3672 001a 1968     		ldr	r1, [r3]
 3673 001c 1020     		movs	r0, #16
 3674 001e 8143     		bics	r1, r0
 3675 0020 0A43     		orrs	r2, r1
 3676 0022 1A60     		str	r2, [r3]
 3677 0024 7B68     		ldr	r3, [r7, #4]
 3678 0026 1800     		movs	r0, r3
 3679 0028 BD46     		mov	sp, r7
 3680 002a 02B0     		add	sp, sp, #8
 3681              		@ sp needed
 3682 002c 80BD     		pop	{r7, pc}
 3683              		.cfi_endproc
 3684              	.LFE3562:
 3686              		.section	.text._ZN3mcu5USART17is_IDLE_interruptEv,"axG",%progbits,_ZN3mcu5USART17is_IDLE_interrupt
 3687              		.align	1
 3688              		.weak	_ZN3mcu5USART17is_IDLE_interruptEv
 3689              		.syntax unified
 3690              		.code	16
 3691              		.thumb_func
 3692              		.fpu softvfp
 3694              	_ZN3mcu5USART17is_IDLE_interruptEv:
 3695              	.LFB3563:
  63:mculib3/src/periph/usart_f0.h ****    bool   is_IDLE_interrupt              (){return ISR.IDLE;}
 3696              		.loc 13 63 0
 3697              		.cfi_startproc
 3698              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccSySGVh.s 			page 94


 3699              		@ frame_needed = 1, uses_anonymous_args = 0
 3700 0000 80B5     		push	{r7, lr}
 3701              	.LCFI197:
 3702              		.cfi_def_cfa_offset 8
 3703              		.cfi_offset 7, -8
 3704              		.cfi_offset 14, -4
 3705 0002 82B0     		sub	sp, sp, #8
 3706              	.LCFI198:
 3707              		.cfi_def_cfa_offset 16
 3708 0004 00AF     		add	r7, sp, #0
 3709              	.LCFI199:
 3710              		.cfi_def_cfa_register 7
 3711 0006 7860     		str	r0, [r7, #4]
 3712              		.loc 13 63 0
 3713 0008 7B68     		ldr	r3, [r7, #4]
 3714 000a DB69     		ldr	r3, [r3, #28]
 3715 000c DB06     		lsls	r3, r3, #27
 3716 000e DB0F     		lsrs	r3, r3, #31
 3717 0010 DBB2     		uxtb	r3, r3
 3718 0012 1800     		movs	r0, r3
 3719 0014 BD46     		mov	sp, r7
 3720 0016 02B0     		add	sp, sp, #8
 3721              		@ sp needed
 3722 0018 80BD     		pop	{r7, pc}
 3723              		.cfi_endproc
 3724              	.LFE3563:
 3726              		.section	.text._ZN3mcu5USART21clear_interrupt_flagsEv,"axG",%progbits,_ZN3mcu5USART21clear_interru
 3727              		.align	1
 3728              		.weak	_ZN3mcu5USART21clear_interrupt_flagsEv
 3729              		.syntax unified
 3730              		.code	16
 3731              		.thumb_func
 3732              		.fpu softvfp
 3734              	_ZN3mcu5USART21clear_interrupt_flagsEv:
 3735              	.LFB3568:
  64:mculib3/src/periph/usart_f0.h ****    USART& enable_tx_complete_interrupt   (){CR1.TCIE   = true;  return *this;}
  65:mculib3/src/periph/usart_f0.h ****    USART& disable_tx_complete_interrupt  (){CR1.TCIE   = false; return *this;}
  66:mculib3/src/periph/usart_f0.h ****    bool   is_tx_complete                 (){return ISR.TC;}
  67:mculib3/src/periph/usart_f0.h ****    bool   is_tx_complete_interrupt_enable(){return CR1.TCIE;}
  68:mculib3/src/periph/usart_f0.h **** 
  69:mculib3/src/periph/usart_f0.h ****    
  70:mculib3/src/periph/usart_f0.h ****    USART& clear_interrupt_flags()
 3736              		.loc 13 70 0
 3737              		.cfi_startproc
 3738              		@ args = 0, pretend = 0, frame = 8
 3739              		@ frame_needed = 1, uses_anonymous_args = 0
 3740 0000 80B5     		push	{r7, lr}
 3741              	.LCFI200:
 3742              		.cfi_def_cfa_offset 8
 3743              		.cfi_offset 7, -8
 3744              		.cfi_offset 14, -4
 3745 0002 82B0     		sub	sp, sp, #8
 3746              	.LCFI201:
 3747              		.cfi_def_cfa_offset 16
 3748 0004 00AF     		add	r7, sp, #0
 3749              	.LCFI202:
 3750              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccSySGVh.s 			page 95


 3751 0006 7860     		str	r0, [r7, #4]
  71:mculib3/src/periph/usart_f0.h ****    {
  72:mculib3/src/periph/usart_f0.h ****       *reinterpret_cast<volatile uint32_t*>(&ICR) = 0xFFFFFFFF;
 3752              		.loc 13 72 0
 3753 0008 7B68     		ldr	r3, [r7, #4]
 3754 000a 2033     		adds	r3, r3, #32
 3755 000c 0122     		movs	r2, #1
 3756 000e 5242     		rsbs	r2, r2, #0
 3757 0010 1A60     		str	r2, [r3]
  73:mculib3/src/periph/usart_f0.h ****       return *this;
 3758              		.loc 13 73 0
 3759 0012 7B68     		ldr	r3, [r7, #4]
  74:mculib3/src/periph/usart_f0.h ****    }
 3760              		.loc 13 74 0
 3761 0014 1800     		movs	r0, r3
 3762 0016 BD46     		mov	sp, r7
 3763 0018 02B0     		add	sp, sp, #8
 3764              		@ sp needed
 3765 001a 80BD     		pop	{r7, pc}
 3766              		.cfi_endproc
 3767              	.LFE3568:
 3769              		.section	.text._ZN3mcu5USART16receive_data_adrEv,"axG",%progbits,_ZN3mcu5USART16receive_data_adrEv
 3770              		.align	1
 3771              		.weak	_ZN3mcu5USART16receive_data_adrEv
 3772              		.syntax unified
 3773              		.code	16
 3774              		.thumb_func
 3775              		.fpu softvfp
 3777              	_ZN3mcu5USART16receive_data_adrEv:
 3778              	.LFB3569:
  75:mculib3/src/periph/usart_f0.h **** 
  76:mculib3/src/periph/usart_f0.h ****    size_t receive_data_adr () {return reinterpret_cast<size_t>(&RDR);}
 3779              		.loc 13 76 0
 3780              		.cfi_startproc
 3781              		@ args = 0, pretend = 0, frame = 8
 3782              		@ frame_needed = 1, uses_anonymous_args = 0
 3783 0000 80B5     		push	{r7, lr}
 3784              	.LCFI203:
 3785              		.cfi_def_cfa_offset 8
 3786              		.cfi_offset 7, -8
 3787              		.cfi_offset 14, -4
 3788 0002 82B0     		sub	sp, sp, #8
 3789              	.LCFI204:
 3790              		.cfi_def_cfa_offset 16
 3791 0004 00AF     		add	r7, sp, #0
 3792              	.LCFI205:
 3793              		.cfi_def_cfa_register 7
 3794 0006 7860     		str	r0, [r7, #4]
 3795              		.loc 13 76 0
 3796 0008 7B68     		ldr	r3, [r7, #4]
 3797 000a 2433     		adds	r3, r3, #36
 3798 000c 1800     		movs	r0, r3
 3799 000e BD46     		mov	sp, r7
 3800 0010 02B0     		add	sp, sp, #8
 3801              		@ sp needed
 3802 0012 80BD     		pop	{r7, pc}
 3803              		.cfi_endproc
ARM GAS  /tmp/ccSySGVh.s 			page 96


 3804              	.LFE3569:
 3806              		.section	.text._ZN3mcu5USART17transmit_data_adrEv,"axG",%progbits,_ZN3mcu5USART17transmit_data_adr
 3807              		.align	1
 3808              		.weak	_ZN3mcu5USART17transmit_data_adrEv
 3809              		.syntax unified
 3810              		.code	16
 3811              		.thumb_func
 3812              		.fpu softvfp
 3814              	_ZN3mcu5USART17transmit_data_adrEv:
 3815              	.LFB3570:
  77:mculib3/src/periph/usart_f0.h ****    size_t transmit_data_adr() {return reinterpret_cast<size_t>(&TDR);}
 3816              		.loc 13 77 0
 3817              		.cfi_startproc
 3818              		@ args = 0, pretend = 0, frame = 8
 3819              		@ frame_needed = 1, uses_anonymous_args = 0
 3820 0000 80B5     		push	{r7, lr}
 3821              	.LCFI206:
 3822              		.cfi_def_cfa_offset 8
 3823              		.cfi_offset 7, -8
 3824              		.cfi_offset 14, -4
 3825 0002 82B0     		sub	sp, sp, #8
 3826              	.LCFI207:
 3827              		.cfi_def_cfa_offset 16
 3828 0004 00AF     		add	r7, sp, #0
 3829              	.LCFI208:
 3830              		.cfi_def_cfa_register 7
 3831 0006 7860     		str	r0, [r7, #4]
 3832              		.loc 13 77 0
 3833 0008 7B68     		ldr	r3, [r7, #4]
 3834 000a 2833     		adds	r3, r3, #40
 3835 000c 1800     		movs	r0, r3
 3836 000e BD46     		mov	sp, r7
 3837 0010 02B0     		add	sp, sp, #8
 3838              		@ sp needed
 3839 0012 80BD     		pop	{r7, pc}
 3840              		.cfi_endproc
 3841              	.LFE3570:
 3843              		.global	__aeabi_uidiv
 3844              		.section	.text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE,"ax",%progbits
 3845              		.align	1
 3846              		.global	_ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE
 3847              		.syntax unified
 3848              		.code	16
 3849              		.thumb_func
 3850              		.fpu softvfp
 3852              	_ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:
 3853              	.LFB3572:
  78:mculib3/src/periph/usart_f0.h **** 
  79:mculib3/src/periph/usart_f0.h ****    
  80:mculib3/src/periph/usart_f0.h ****    template<class Pin> static constexpr Periph default_stream();
  81:mculib3/src/periph/usart_f0.h ****    template<class Pin> static constexpr PinMode pin_mode();
  82:mculib3/src/periph/usart_f0.h ****    template<Periph usart, class TXpin, class RXpin> static void pin_static_assert();
  83:mculib3/src/periph/usart_f0.h **** };
  84:mculib3/src/periph/usart_f0.h **** 
  85:mculib3/src/periph/usart_f0.h **** 
  86:mculib3/src/periph/usart_f0.h **** 
  87:mculib3/src/periph/usart_f0.h **** #if not defined(USE_MOCK_USART)
ARM GAS  /tmp/ccSySGVh.s 			page 97


  88:mculib3/src/periph/usart_f0.h **** SFINAE(USART1,USART) make_reference() {return *reinterpret_cast<USART*>(USART1_BASE);}
  89:mculib3/src/periph/usart_f0.h **** #endif
  90:mculib3/src/periph/usart_f0.h **** 
  91:mculib3/src/periph/usart_f0.h **** 
  92:mculib3/src/periph/usart_f0.h **** 
  93:mculib3/src/periph/usart_f0.h **** 
  94:mculib3/src/periph/usart_f0.h **** 
  95:mculib3/src/periph/usart_f0.h **** 
  96:mculib3/src/periph/usart_f0.h **** 
  97:mculib3/src/periph/usart_f0.h **** 
  98:mculib3/src/periph/usart_f0.h **** 
  99:mculib3/src/periph/usart_f0.h **** 
 100:mculib3/src/periph/usart_f0.h **** 
 101:mculib3/src/periph/usart_f0.h **** 
 102:mculib3/src/periph/usart_f0.h **** 
 103:mculib3/src/periph/usart_f0.h **** 
 104:mculib3/src/periph/usart_f0.h **** 
 105:mculib3/src/periph/usart_f0.h **** 
 106:mculib3/src/periph/usart_f0.h **** 
 107:mculib3/src/periph/usart_f0.h **** USART& USART::set (Baudrate baudrate, Periph p)
 108:mculib3/src/periph/usart_f0.h **** {
 3854              		.loc 13 108 0
 3855              		.cfi_startproc
 3856              		@ args = 0, pretend = 0, frame = 24
 3857              		@ frame_needed = 1, uses_anonymous_args = 0
 3858 0000 90B5     		push	{r4, r7, lr}
 3859              	.LCFI209:
 3860              		.cfi_def_cfa_offset 12
 3861              		.cfi_offset 4, -12
 3862              		.cfi_offset 7, -8
 3863              		.cfi_offset 14, -4
 3864 0002 87B0     		sub	sp, sp, #28
 3865              	.LCFI210:
 3866              		.cfi_def_cfa_offset 40
 3867 0004 00AF     		add	r7, sp, #0
 3868              	.LCFI211:
 3869              		.cfi_def_cfa_register 7
 3870 0006 F860     		str	r0, [r7, #12]
 3871 0008 7A60     		str	r2, [r7, #4]
 3872 000a 0B24     		movs	r4, #11
 3873 000c 3B19     		adds	r3, r7, r4
 3874 000e 0A1C     		adds	r2, r1, #0
 3875 0010 1A70     		strb	r2, [r3]
 109:mculib3/src/periph/usart_f0.h ****    auto clock = REF(RCC).clock(p);
 3876              		.loc 13 109 0
 3877 0012 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 3878 0016 0200     		movs	r2, r0
 3879 0018 7B68     		ldr	r3, [r7, #4]
 3880 001a 1900     		movs	r1, r3
 3881 001c 1000     		movs	r0, r2
 3882 001e FFF7FEFF 		bl	_ZN3mcu3RCC5clockENS_6PeriphE
 3883 0022 0300     		movs	r3, r0
 3884 0024 7B61     		str	r3, [r7, #20]
 110:mculib3/src/periph/usart_f0.h ****    switch (baudrate) {
 3885              		.loc 13 110 0
 3886 0026 3B19     		adds	r3, r7, r4
 3887 0028 1B78     		ldrb	r3, [r3]
ARM GAS  /tmp/ccSySGVh.s 			page 98


 3888 002a 072B     		cmp	r3, #7
 3889 002c 5CD8     		bhi	.L177
 3890 002e 9A00     		lsls	r2, r3, #2
 3891 0030 304B     		ldr	r3, .L188
 3892 0032 D318     		adds	r3, r2, r3
 3893 0034 1B68     		ldr	r3, [r3]
 3894 0036 9F46     		mov	pc, r3
 3895              		.section	.rodata._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE,"a",%progbits
 3896              		.align	2
 3897              	.L179:
 3898 0000 38000000 		.word	.L178
 3899 0004 4E000000 		.word	.L180
 3900 0008 64000000 		.word	.L181
 3901 000c 7A000000 		.word	.L182
 3902 0010 90000000 		.word	.L183
 3903 0014 A6000000 		.word	.L184
 3904 0018 BC000000 		.word	.L185
 3905 001c D2000000 		.word	.L186
 3906              		.section	.text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE
 3907              	.L178:
 111:mculib3/src/periph/usart_f0.h ****       case BR9600:   BRR = clock/9600  ; break; 
 3908              		.loc 13 111 0
 3909 0038 7A69     		ldr	r2, [r7, #20]
 3910 003a 9623     		movs	r3, #150
 3911 003c 9901     		lsls	r1, r3, #6
 3912 003e 1000     		movs	r0, r2
 3913 0040 FFF7FEFF 		bl	__aeabi_uidiv
 3914              	.LVL1:
 3915 0044 0300     		movs	r3, r0
 3916 0046 1A00     		movs	r2, r3
 3917 0048 FB68     		ldr	r3, [r7, #12]
 3918 004a DA60     		str	r2, [r3, #12]
 3919 004c 4CE0     		b	.L177
 3920              	.L180:
 112:mculib3/src/periph/usart_f0.h ****       case BR14400:  BRR = clock/14400 ; break;
 3921              		.loc 13 112 0
 3922 004e 7A69     		ldr	r2, [r7, #20]
 3923 0050 E123     		movs	r3, #225
 3924 0052 9901     		lsls	r1, r3, #6
 3925 0054 1000     		movs	r0, r2
 3926 0056 FFF7FEFF 		bl	__aeabi_uidiv
 3927              	.LVL2:
 3928 005a 0300     		movs	r3, r0
 3929 005c 1A00     		movs	r2, r3
 3930 005e FB68     		ldr	r3, [r7, #12]
 3931 0060 DA60     		str	r2, [r3, #12]
 3932 0062 41E0     		b	.L177
 3933              	.L181:
 113:mculib3/src/periph/usart_f0.h ****       case BR19200:  BRR = clock/19200 ; break;
 3934              		.loc 13 113 0
 3935 0064 7A69     		ldr	r2, [r7, #20]
 3936 0066 9623     		movs	r3, #150
 3937 0068 D901     		lsls	r1, r3, #7
 3938 006a 1000     		movs	r0, r2
 3939 006c FFF7FEFF 		bl	__aeabi_uidiv
 3940              	.LVL3:
 3941 0070 0300     		movs	r3, r0
ARM GAS  /tmp/ccSySGVh.s 			page 99


 3942 0072 1A00     		movs	r2, r3
 3943 0074 FB68     		ldr	r3, [r7, #12]
 3944 0076 DA60     		str	r2, [r3, #12]
 3945 0078 36E0     		b	.L177
 3946              	.L182:
 114:mculib3/src/periph/usart_f0.h ****       case BR28800:  BRR = clock/28800 ; break;
 3947              		.loc 13 114 0
 3948 007a 7A69     		ldr	r2, [r7, #20]
 3949 007c E123     		movs	r3, #225
 3950 007e D901     		lsls	r1, r3, #7
 3951 0080 1000     		movs	r0, r2
 3952 0082 FFF7FEFF 		bl	__aeabi_uidiv
 3953              	.LVL4:
 3954 0086 0300     		movs	r3, r0
 3955 0088 1A00     		movs	r2, r3
 3956 008a FB68     		ldr	r3, [r7, #12]
 3957 008c DA60     		str	r2, [r3, #12]
 3958 008e 2BE0     		b	.L177
 3959              	.L183:
 115:mculib3/src/periph/usart_f0.h ****       case BR38400:  BRR = clock/38400 ; break;
 3960              		.loc 13 115 0
 3961 0090 7A69     		ldr	r2, [r7, #20]
 3962 0092 9623     		movs	r3, #150
 3963 0094 1902     		lsls	r1, r3, #8
 3964 0096 1000     		movs	r0, r2
 3965 0098 FFF7FEFF 		bl	__aeabi_uidiv
 3966              	.LVL5:
 3967 009c 0300     		movs	r3, r0
 3968 009e 1A00     		movs	r2, r3
 3969 00a0 FB68     		ldr	r3, [r7, #12]
 3970 00a2 DA60     		str	r2, [r3, #12]
 3971 00a4 20E0     		b	.L177
 3972              	.L184:
 116:mculib3/src/periph/usart_f0.h ****       case BR57600:  BRR = clock/57600 ; break;
 3973              		.loc 13 116 0
 3974 00a6 7A69     		ldr	r2, [r7, #20]
 3975 00a8 E123     		movs	r3, #225
 3976 00aa 1902     		lsls	r1, r3, #8
 3977 00ac 1000     		movs	r0, r2
 3978 00ae FFF7FEFF 		bl	__aeabi_uidiv
 3979              	.LVL6:
 3980 00b2 0300     		movs	r3, r0
 3981 00b4 1A00     		movs	r2, r3
 3982 00b6 FB68     		ldr	r3, [r7, #12]
 3983 00b8 DA60     		str	r2, [r3, #12]
 3984 00ba 15E0     		b	.L177
 3985              	.L185:
 117:mculib3/src/periph/usart_f0.h ****       case BR76800:  BRR = clock/76800 ; break;
 3986              		.loc 13 117 0
 3987 00bc 7A69     		ldr	r2, [r7, #20]
 3988 00be 9623     		movs	r3, #150
 3989 00c0 5902     		lsls	r1, r3, #9
 3990 00c2 1000     		movs	r0, r2
 3991 00c4 FFF7FEFF 		bl	__aeabi_uidiv
 3992              	.LVL7:
 3993 00c8 0300     		movs	r3, r0
 3994 00ca 1A00     		movs	r2, r3
ARM GAS  /tmp/ccSySGVh.s 			page 100


 3995 00cc FB68     		ldr	r3, [r7, #12]
 3996 00ce DA60     		str	r2, [r3, #12]
 3997 00d0 0AE0     		b	.L177
 3998              	.L186:
 118:mculib3/src/periph/usart_f0.h ****       case BR115200: BRR = clock/115200; break;
 3999              		.loc 13 118 0
 4000 00d2 7A69     		ldr	r2, [r7, #20]
 4001 00d4 E123     		movs	r3, #225
 4002 00d6 5902     		lsls	r1, r3, #9
 4003 00d8 1000     		movs	r0, r2
 4004 00da FFF7FEFF 		bl	__aeabi_uidiv
 4005              	.LVL8:
 4006 00de 0300     		movs	r3, r0
 4007 00e0 1A00     		movs	r2, r3
 4008 00e2 FB68     		ldr	r3, [r7, #12]
 4009 00e4 DA60     		str	r2, [r3, #12]
 4010 00e6 C046     		nop
 4011              	.L177:
 119:mculib3/src/periph/usart_f0.h ****    }
 120:mculib3/src/periph/usart_f0.h ****    return *this;
 4012              		.loc 13 120 0
 4013 00e8 FB68     		ldr	r3, [r7, #12]
 121:mculib3/src/periph/usart_f0.h **** }
 4014              		.loc 13 121 0
 4015 00ea 1800     		movs	r0, r3
 4016 00ec BD46     		mov	sp, r7
 4017 00ee 07B0     		add	sp, sp, #28
 4018              		@ sp needed
 4019 00f0 90BD     		pop	{r4, r7, pc}
 4020              	.L189:
 4021 00f2 C046     		.align	2
 4022              	.L188:
 4023 00f4 00000000 		.word	.L179
 4024              		.cfi_endproc
 4025              	.LFE3572:
 4027              		.section	.text._ZN3mcu7registrIVNS_8DMA_bits4IFCREEERVDaRT_,"axG",%progbits,_ZN3mcu7registrIVNS_8D
 4028              		.align	1
 4029              		.weak	_ZN3mcu7registrIVNS_8DMA_bits4IFCREEERVDaRT_
 4030              		.syntax unified
 4031              		.code	16
 4032              		.thumb_func
 4033              		.fpu softvfp
 4035              	_ZN3mcu7registrIVNS_8DMA_bits4IFCREEERVDaRT_:
 4036              	.LFB3584:
 4037              		.file 14 "mculib3/src/periph/periph.h"
   1:mculib3/src/periph/periph.h **** #pragma once
   2:mculib3/src/periph/periph.h **** 
   3:mculib3/src/periph/periph.h **** #include <type_traits>
   4:mculib3/src/periph/periph.h **** #include <cstddef>
   5:mculib3/src/periph/periph.h **** #include <cstdint>
   6:mculib3/src/periph/periph.h **** 
   7:mculib3/src/periph/periph.h **** #if   defined(STM32F030x6)
   8:mculib3/src/periph/periph.h ****    #define STM32F0
   9:mculib3/src/periph/periph.h **** #elif defined(STM32F103xB)
  10:mculib3/src/periph/periph.h ****    #define STM32F1
  11:mculib3/src/periph/periph.h **** #elif defined(STM32F405xx)
  12:mculib3/src/periph/periph.h ****    #define STM32F4
ARM GAS  /tmp/ccSySGVh.s 			page 101


  13:mculib3/src/periph/periph.h **** #elif defined(STM32F746xx)
  14:mculib3/src/periph/periph.h ****    #define STM32F7
  15:mculib3/src/periph/periph.h **** #else
  16:mculib3/src/periph/periph.h ****    #define STM32F0
  17:mculib3/src/periph/periph.h **** #endif
  18:mculib3/src/periph/periph.h **** 
  19:mculib3/src/periph/periph.h **** #if   defined(STM32F0)
  20:mculib3/src/periph/periph.h ****    #include "stm32f0xx.h"
  21:mculib3/src/periph/periph.h **** #elif defined(STM32F1)
  22:mculib3/src/periph/periph.h ****    #include "stm32f1xx.h"
  23:mculib3/src/periph/periph.h **** #elif defined(STM32F4)
  24:mculib3/src/periph/periph.h ****    #include "stm32f4xx.h"
  25:mculib3/src/periph/periph.h **** #elif defined(STM32F7)
  26:mculib3/src/periph/periph.h ****    #include "stm32f7xx.h"
  27:mculib3/src/periph/periph.h **** #endif
  28:mculib3/src/periph/periph.h **** 
  29:mculib3/src/periph/periph.h **** #undef RCC
  30:mculib3/src/periph/periph.h **** #undef GPIOA
  31:mculib3/src/periph/periph.h **** #undef GPIOB
  32:mculib3/src/periph/periph.h **** #undef GPIOC
  33:mculib3/src/periph/periph.h **** #undef GPIOD
  34:mculib3/src/periph/periph.h **** #undef GPIOE
  35:mculib3/src/periph/periph.h **** #undef GPIOF
  36:mculib3/src/periph/periph.h **** #undef GPIOG
  37:mculib3/src/periph/periph.h **** #undef GPIOH
  38:mculib3/src/periph/periph.h **** #undef GPIOI
  39:mculib3/src/periph/periph.h **** #undef GPIOJ
  40:mculib3/src/periph/periph.h **** #undef GPIOK
  41:mculib3/src/periph/periph.h **** #undef AFIO
  42:mculib3/src/periph/periph.h **** #undef USART1
  43:mculib3/src/periph/periph.h **** #undef USART2
  44:mculib3/src/periph/periph.h **** #undef USART3
  45:mculib3/src/periph/periph.h **** #undef UART4
  46:mculib3/src/periph/periph.h **** #undef UART5
  47:mculib3/src/periph/periph.h **** #undef USART6
  48:mculib3/src/periph/periph.h **** #undef UART7
  49:mculib3/src/periph/periph.h **** #undef UART8
  50:mculib3/src/periph/periph.h **** #undef SysTick
  51:mculib3/src/periph/periph.h **** #undef TIM1
  52:mculib3/src/periph/periph.h **** #undef TIM2
  53:mculib3/src/periph/periph.h **** #undef TIM3
  54:mculib3/src/periph/periph.h **** #undef TIM4
  55:mculib3/src/periph/periph.h **** #undef TIM14
  56:mculib3/src/periph/periph.h **** #undef TIM16
  57:mculib3/src/periph/periph.h **** #undef TIM17
  58:mculib3/src/periph/periph.h **** #undef FLASH
  59:mculib3/src/periph/periph.h **** #undef DMA1
  60:mculib3/src/periph/periph.h **** #undef DMA2
  61:mculib3/src/periph/periph.h **** #undef ADC
  62:mculib3/src/periph/periph.h **** #undef ADC1
  63:mculib3/src/periph/periph.h **** 
  64:mculib3/src/periph/periph.h **** 
  65:mculib3/src/periph/periph.h **** namespace mcu {
  66:mculib3/src/periph/periph.h **** 
  67:mculib3/src/periph/periph.h **** enum class Periph {
  68:mculib3/src/periph/periph.h ****     RCC,
  69:mculib3/src/periph/periph.h **** #if   defined(STM32F0)
ARM GAS  /tmp/ccSySGVh.s 			page 102


  70:mculib3/src/periph/periph.h ****     GPIOA, GPIOB, GPIOC, GPIOD, GPIOF,
  71:mculib3/src/periph/periph.h **** #elif defined(STM32F1)
  72:mculib3/src/periph/periph.h ****     GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, AFIO,
  73:mculib3/src/periph/periph.h **** #elif defined(STM32F4) || defined(STM32F7)
  74:mculib3/src/periph/periph.h ****     GPIOA, GPIOB, GPIOC, GPIOD, GPIOF, GPIOE, GPIOG, GPIOH, GPIOI,
  75:mculib3/src/periph/periph.h **** #endif
  76:mculib3/src/periph/periph.h **** #if   defined(STM32F0)
  77:mculib3/src/periph/periph.h ****     USART1,
  78:mculib3/src/periph/periph.h **** #elif defined(STM32F1)
  79:mculib3/src/periph/periph.h ****     USART1, USART2, USART3,
  80:mculib3/src/periph/periph.h **** #elif defined(STM32F4)
  81:mculib3/src/periph/periph.h ****     USART1, USART2, USART3, USART4, USART5, USART6,
  82:mculib3/src/periph/periph.h **** #elif defined(STM32F7)
  83:mculib3/src/periph/periph.h ****     USART1, USART2, USART3, USART4, USART5, USART6, USART7, USART8, 
  84:mculib3/src/periph/periph.h **** #endif
  85:mculib3/src/periph/periph.h **** #if defined(STM32F0)
  86:mculib3/src/periph/periph.h ****     DMA1, DMA1_stream1, DMA1_stream2, DMA1_stream3, DMA1_stream4, DMA1_stream5,
  87:mculib3/src/periph/periph.h **** #elif defined(STM32F1)
  88:mculib3/src/periph/periph.h ****     DMA1, DMA1_stream1, DMA1_stream2, DMA1_stream3, DMA1_stream4, DMA1_stream5, DMA1_stream6, DMA1_
  89:mculib3/src/periph/periph.h **** #elif defined(STM32F4) or defined(STM32F7)
  90:mculib3/src/periph/periph.h ****     DMA1, DMA2,
  91:mculib3/src/periph/periph.h ****     DMA1_stream0, DMA1_stream1, DMA1_stream2, DMA1_stream3, DMA1_stream4, DMA1_stream5, DMA1_stream
  92:mculib3/src/periph/periph.h ****     DMA2_stream0, DMA2_stream1, DMA2_stream2, DMA2_stream3, DMA2_stream4, DMA2_stream5, DMA2_stream
  93:mculib3/src/periph/periph.h **** #endif
  94:mculib3/src/periph/periph.h ****     SysTick,
  95:mculib3/src/periph/periph.h ****     TIM1, TIM2, TIM3, TIM4, TIM14, TIM16, TIM17,
  96:mculib3/src/periph/periph.h ****     FLASH,
  97:mculib3/src/periph/periph.h ****     ADC1,
  98:mculib3/src/periph/periph.h **** #if defined(STM32F7)
  99:mculib3/src/periph/periph.h ****     USB_FS_core,
 100:mculib3/src/periph/periph.h ****     USB_HS_core,
 101:mculib3/src/periph/periph.h ****     USB_FS_device,
 102:mculib3/src/periph/periph.h ****     USB_HS_device,
 103:mculib3/src/periph/periph.h ****     USB_FS_IN,
 104:mculib3/src/periph/periph.h ****     USB_HS_IN,
 105:mculib3/src/periph/periph.h ****     USB_FS_OUT,
 106:mculib3/src/periph/periph.h ****     USB_HS_OUT,
 107:mculib3/src/periph/periph.h **** #endif
 108:mculib3/src/periph/periph.h **** 
 109:mculib3/src/periph/periph.h **** #if defined(TEST)
 110:mculib3/src/periph/periph.h ****     TEST_RCC, TEST_AFIO, TEST_DMA
 111:mculib3/src/periph/periph.h **** #endif
 112:mculib3/src/periph/periph.h **** };
 113:mculib3/src/periph/periph.h **** 
 114:mculib3/src/periph/periph.h **** template<class T>
 115:mculib3/src/periph/periph.h **** auto& like_CMSIS (T& p)
 116:mculib3/src/periph/periph.h **** {
 117:mculib3/src/periph/periph.h ****    return *reinterpret_cast<typename T::CMSIS_type*>(&p);
 118:mculib3/src/periph/periph.h **** }
 119:mculib3/src/periph/periph.h **** 
 120:mculib3/src/periph/periph.h **** template<class T>
 121:mculib3/src/periph/periph.h **** volatile auto& registr (T& v)
 4038              		.loc 14 121 0
 4039              		.cfi_startproc
 4040              		@ args = 0, pretend = 0, frame = 8
 4041              		@ frame_needed = 1, uses_anonymous_args = 0
 4042 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccSySGVh.s 			page 103


 4043              	.LCFI212:
 4044              		.cfi_def_cfa_offset 8
 4045              		.cfi_offset 7, -8
 4046              		.cfi_offset 14, -4
 4047 0002 82B0     		sub	sp, sp, #8
 4048              	.LCFI213:
 4049              		.cfi_def_cfa_offset 16
 4050 0004 00AF     		add	r7, sp, #0
 4051              	.LCFI214:
 4052              		.cfi_def_cfa_register 7
 4053 0006 7860     		str	r0, [r7, #4]
 122:mculib3/src/periph/periph.h **** {
 123:mculib3/src/periph/periph.h ****    return *reinterpret_cast<volatile uint32_t*>(&v);
 4054              		.loc 14 123 0
 4055 0008 7B68     		ldr	r3, [r7, #4]
 124:mculib3/src/periph/periph.h **** }
 4056              		.loc 14 124 0
 4057 000a 1800     		movs	r0, r3
 4058 000c BD46     		mov	sp, r7
 4059 000e 02B0     		add	sp, sp, #8
 4060              		@ sp needed
 4061 0010 80BD     		pop	{r7, pc}
 4062              		.cfi_endproc
 4063              	.LFE3584:
 4065              		.section	.text._ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE,"ax",%progbits
 4066              		.align	1
 4067              		.global	_ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE
 4068              		.syntax unified
 4069              		.code	16
 4070              		.thumb_func
 4071              		.fpu softvfp
 4073              	_ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE:
 4074              	.LFB3583:
 4075              		.file 15 "mculib3/src/periph/dma_f0.h"
   1:mculib3/src/periph/dma_f0.h **** #pragma once
   2:mculib3/src/periph/dma_f0.h **** 
   3:mculib3/src/periph/dma_f0.h **** #include "bits_dma_f0.h"
   4:mculib3/src/periph/dma_f0.h **** #include  <cstring>
   5:mculib3/src/periph/dma_f0.h **** 
   6:mculib3/src/periph/dma_f0.h **** namespace mcu {
   7:mculib3/src/periph/dma_f0.h **** 
   8:mculib3/src/periph/dma_f0.h **** class DMA
   9:mculib3/src/periph/dma_f0.h **** {
  10:mculib3/src/periph/dma_f0.h ****     volatile DMA_bits::ISR  ISR;  // DMA interrupt status register     offset: 0x00
  11:mculib3/src/periph/dma_f0.h ****     volatile DMA_bits::IFCR IFCR; // DMA interrupt flag clear register offset: 0x04
  12:mculib3/src/periph/dma_f0.h **** 
  13:mculib3/src/periph/dma_f0.h **** public:
  14:mculib3/src/periph/dma_f0.h ****     using CMSIS_type = DMA_TypeDef;
  15:mculib3/src/periph/dma_f0.h ****     enum class Channel { _1 = 1, _2, _3, _4, _5, error };
  16:mculib3/src/periph/dma_f0.h **** 
  17:mculib3/src/periph/dma_f0.h ****     auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  18:mculib3/src/periph/dma_f0.h **** 
  19:mculib3/src/periph/dma_f0.h ****     void clear_interrupt_flags         (Channel);
  20:mculib3/src/periph/dma_f0.h ****     bool is_transfer_complete_interrupt(Channel);
  21:mculib3/src/periph/dma_f0.h **** };
  22:mculib3/src/periph/dma_f0.h **** 
  23:mculib3/src/periph/dma_f0.h **** #if not defined(USE_MOCK_DMA)
ARM GAS  /tmp/ccSySGVh.s 			page 104


  24:mculib3/src/periph/dma_f0.h **** // template <Periph dma> std::enable_if_t<dma == Periph::DMA1, DMA&> make_reference() {return *rein
  25:mculib3/src/periph/dma_f0.h **** template <Periph dma> std::enable_if_t<dma == Periph::DMA1, DMA&> make_reference() {return *new((vo
  26:mculib3/src/periph/dma_f0.h **** #endif
  27:mculib3/src/periph/dma_f0.h **** 
  28:mculib3/src/periph/dma_f0.h **** 
  29:mculib3/src/periph/dma_f0.h **** 
  30:mculib3/src/periph/dma_f0.h **** 
  31:mculib3/src/periph/dma_f0.h **** 
  32:mculib3/src/periph/dma_f0.h **** 
  33:mculib3/src/periph/dma_f0.h **** 
  34:mculib3/src/periph/dma_f0.h **** 
  35:mculib3/src/periph/dma_f0.h **** void DMA::clear_interrupt_flags(Channel v)
  36:mculib3/src/periph/dma_f0.h **** {
 4076              		.loc 15 36 0
 4077              		.cfi_startproc
 4078              		@ args = 0, pretend = 0, frame = 8
 4079              		@ frame_needed = 1, uses_anonymous_args = 0
 4080 0000 90B5     		push	{r4, r7, lr}
 4081              	.LCFI215:
 4082              		.cfi_def_cfa_offset 12
 4083              		.cfi_offset 4, -12
 4084              		.cfi_offset 7, -8
 4085              		.cfi_offset 14, -4
 4086 0002 83B0     		sub	sp, sp, #12
 4087              	.LCFI216:
 4088              		.cfi_def_cfa_offset 24
 4089 0004 00AF     		add	r7, sp, #0
 4090              	.LCFI217:
 4091              		.cfi_def_cfa_register 7
 4092 0006 7860     		str	r0, [r7, #4]
 4093 0008 3960     		str	r1, [r7]
  37:mculib3/src/periph/dma_f0.h ****     // -fno-strict-volatile-bitfields dosent work
  38:mculib3/src/periph/dma_f0.h ****     // if      (v == Channel::_1) IFCR.CGIF1 = true;
  39:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_2) IFCR.CGIF2 = true;
  40:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_3) IFCR.CGIF3 = true;
  41:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_4) IFCR.CGIF4 = true;
  42:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_5) IFCR.CGIF5 = true;
  43:mculib3/src/periph/dma_f0.h ****     registr(IFCR) = (1 << ((static_cast<uint8_t>(v) - 1)*4));
 4094              		.loc 15 43 0
 4095 000a 3B68     		ldr	r3, [r7]
 4096 000c DBB2     		uxtb	r3, r3
 4097 000e 013B     		subs	r3, r3, #1
 4098 0010 9B00     		lsls	r3, r3, #2
 4099 0012 0122     		movs	r2, #1
 4100 0014 9A40     		lsls	r2, r2, r3
 4101 0016 1300     		movs	r3, r2
 4102 0018 1C00     		movs	r4, r3
 4103 001a 7B68     		ldr	r3, [r7, #4]
 4104 001c 0433     		adds	r3, r3, #4
 4105 001e 1800     		movs	r0, r3
 4106 0020 FFF7FEFF 		bl	_ZN3mcu7registrIVNS_8DMA_bits4IFCREEERVDaRT_
 4107 0024 0300     		movs	r3, r0
 4108 0026 1C60     		str	r4, [r3]
  44:mculib3/src/periph/dma_f0.h **** }
 4109              		.loc 15 44 0
 4110 0028 C046     		nop
 4111 002a BD46     		mov	sp, r7
ARM GAS  /tmp/ccSySGVh.s 			page 105


 4112 002c 03B0     		add	sp, sp, #12
 4113              		@ sp needed
 4114 002e 90BD     		pop	{r4, r7, pc}
 4115              		.cfi_endproc
 4116              	.LFE3583:
 4118              		.section	.text._ZN3mcu7registrIVNS_8DMA_bits3ISREEERVDaRT_,"axG",%progbits,_ZN3mcu7registrIVNS_8DM
 4119              		.align	1
 4120              		.weak	_ZN3mcu7registrIVNS_8DMA_bits3ISREEERVDaRT_
 4121              		.syntax unified
 4122              		.code	16
 4123              		.thumb_func
 4124              		.fpu softvfp
 4126              	_ZN3mcu7registrIVNS_8DMA_bits3ISREEERVDaRT_:
 4127              	.LFB3586:
 121:mculib3/src/periph/periph.h **** {
 4128              		.loc 14 121 0
 4129              		.cfi_startproc
 4130              		@ args = 0, pretend = 0, frame = 8
 4131              		@ frame_needed = 1, uses_anonymous_args = 0
 4132 0000 80B5     		push	{r7, lr}
 4133              	.LCFI218:
 4134              		.cfi_def_cfa_offset 8
 4135              		.cfi_offset 7, -8
 4136              		.cfi_offset 14, -4
 4137 0002 82B0     		sub	sp, sp, #8
 4138              	.LCFI219:
 4139              		.cfi_def_cfa_offset 16
 4140 0004 00AF     		add	r7, sp, #0
 4141              	.LCFI220:
 4142              		.cfi_def_cfa_register 7
 4143 0006 7860     		str	r0, [r7, #4]
 123:mculib3/src/periph/periph.h **** }
 4144              		.loc 14 123 0
 4145 0008 7B68     		ldr	r3, [r7, #4]
 4146              		.loc 14 124 0
 4147 000a 1800     		movs	r0, r3
 4148 000c BD46     		mov	sp, r7
 4149 000e 02B0     		add	sp, sp, #8
 4150              		@ sp needed
 4151 0010 80BD     		pop	{r7, pc}
 4152              		.cfi_endproc
 4153              	.LFE3586:
 4155              		.section	.text._ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE,"ax",%progbits
 4156              		.align	1
 4157              		.global	_ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE
 4158              		.syntax unified
 4159              		.code	16
 4160              		.thumb_func
 4161              		.fpu softvfp
 4163              	_ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE:
 4164              	.LFB3585:
  45:mculib3/src/periph/dma_f0.h **** 
  46:mculib3/src/periph/dma_f0.h **** bool DMA::is_transfer_complete_interrupt(Channel v)
  47:mculib3/src/periph/dma_f0.h **** {
 4165              		.loc 15 47 0
 4166              		.cfi_startproc
 4167              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccSySGVh.s 			page 106


 4168              		@ frame_needed = 1, uses_anonymous_args = 0
 4169 0000 80B5     		push	{r7, lr}
 4170              	.LCFI221:
 4171              		.cfi_def_cfa_offset 8
 4172              		.cfi_offset 7, -8
 4173              		.cfi_offset 14, -4
 4174 0002 82B0     		sub	sp, sp, #8
 4175              	.LCFI222:
 4176              		.cfi_def_cfa_offset 16
 4177 0004 00AF     		add	r7, sp, #0
 4178              	.LCFI223:
 4179              		.cfi_def_cfa_register 7
 4180 0006 7860     		str	r0, [r7, #4]
 4181 0008 3960     		str	r1, [r7]
  48:mculib3/src/periph/dma_f0.h ****     // -fno-strict-volatile-bitfields dosent work
  49:mculib3/src/periph/dma_f0.h ****     // if      (v == Channel::_1) return ISR.TCIF1;
  50:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_2) return ISR.TCIF2;
  51:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_3) return ISR.TCIF3;
  52:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_4) return ISR.TCIF4;
  53:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_5) return ISR.TCIF5;
  54:mculib3/src/periph/dma_f0.h ****     // else return false;
  55:mculib3/src/periph/dma_f0.h ****     return registr(ISR) & (1 << (1 + (static_cast<uint8_t>(v) - 1)*4));
 4182              		.loc 15 55 0
 4183 000a 7B68     		ldr	r3, [r7, #4]
 4184 000c 1800     		movs	r0, r3
 4185 000e FFF7FEFF 		bl	_ZN3mcu7registrIVNS_8DMA_bits3ISREEERVDaRT_
 4186 0012 0300     		movs	r3, r0
 4187 0014 1B68     		ldr	r3, [r3]
 4188 0016 3A68     		ldr	r2, [r7]
 4189 0018 D2B2     		uxtb	r2, r2
 4190 001a 013A     		subs	r2, r2, #1
 4191 001c 9200     		lsls	r2, r2, #2
 4192 001e 0132     		adds	r2, r2, #1
 4193 0020 0121     		movs	r1, #1
 4194 0022 9140     		lsls	r1, r1, r2
 4195 0024 0A00     		movs	r2, r1
 4196 0026 1340     		ands	r3, r2
 4197 0028 5A1E     		subs	r2, r3, #1
 4198 002a 9341     		sbcs	r3, r3, r2
 4199 002c DBB2     		uxtb	r3, r3
  56:mculib3/src/periph/dma_f0.h **** }
 4200              		.loc 15 56 0
 4201 002e 1800     		movs	r0, r3
 4202 0030 BD46     		mov	sp, r7
 4203 0032 02B0     		add	sp, sp, #8
 4204              		@ sp needed
 4205 0034 80BD     		pop	{r7, pc}
 4206              		.cfi_endproc
 4207              	.LFE3585:
 4209              		.section	.text._ZN3mcu10DMA_stream6enableEv,"axG",%progbits,_ZN3mcu10DMA_stream6enableEv,comdat
 4210              		.align	1
 4211              		.weak	_ZN3mcu10DMA_stream6enableEv
 4212              		.syntax unified
 4213              		.code	16
 4214              		.thumb_func
 4215              		.fpu softvfp
 4217              	_ZN3mcu10DMA_stream6enableEv:
ARM GAS  /tmp/ccSySGVh.s 			page 107


 4218              	.LFB3588:
 4219              		.file 16 "mculib3/src/periph/dma_stream_f0_f1.h"
   1:mculib3/src/periph/dma_stream_f0_f1.h **** #pragma once
   2:mculib3/src/periph/dma_stream_f0_f1.h **** 
   3:mculib3/src/periph/dma_stream_f0_f1.h **** #include "bits_dma_stream_f0_f1.h"
   4:mculib3/src/periph/dma_stream_f0_f1.h **** #include "periph_dma.h"
   5:mculib3/src/periph/dma_stream_f0_f1.h **** 
   6:mculib3/src/periph/dma_stream_f0_f1.h **** namespace mcu {
   7:mculib3/src/periph/dma_stream_f0_f1.h **** 
   8:mculib3/src/periph/dma_stream_f0_f1.h **** class DMA_stream {
   9:mculib3/src/periph/dma_stream_f0_f1.h **** protected:
  10:mculib3/src/periph/dma_stream_f0_f1.h ****    volatile DMA_bits::CCR CCR;   // DMA channel x configuration register      offset: 0x08 + 0d20 
  11:mculib3/src/periph/dma_stream_f0_f1.h ****    volatile uint32_t      CNDTR; // DMA channel x number of data register     offset: 0x0C + 0d20 
  12:mculib3/src/periph/dma_stream_f0_f1.h ****    volatile uint32_t      CPAR;  // DMA channel x peripheral address register offset: 0x10 + 0d20 
  13:mculib3/src/periph/dma_stream_f0_f1.h ****    volatile uint32_t      CMAR;  // DMA channel x memory address register     offset: 0x14 + 0d20 
  14:mculib3/src/periph/dma_stream_f0_f1.h **** 
  15:mculib3/src/periph/dma_stream_f0_f1.h **** public:
  16:mculib3/src/periph/dma_stream_f0_f1.h ****    using CMSIS_type = DMA_Channel_TypeDef;
  17:mculib3/src/periph/dma_stream_f0_f1.h ****    using DataSize   = DMA_bits::CCR::DataSize;
  18:mculib3/src/periph/dma_stream_f0_f1.h ****    using Priority   = DMA_bits::CCR::Priority;
  19:mculib3/src/periph/dma_stream_f0_f1.h ****    using Direction  = DMA_bits::CCR::Direction;
  20:mculib3/src/periph/dma_stream_f0_f1.h ****    using Channel    = DMA::Channel;
  21:mculib3/src/periph/dma_stream_f0_f1.h **** 
  22:mculib3/src/periph/dma_stream_f0_f1.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  23:mculib3/src/periph/dma_stream_f0_f1.h **** 
  24:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& enable       (){CCR.EN = true; while(not CCR.EN){} return *this;}
 4220              		.loc 16 24 0
 4221              		.cfi_startproc
 4222              		@ args = 0, pretend = 0, frame = 8
 4223              		@ frame_needed = 1, uses_anonymous_args = 0
 4224 0000 80B5     		push	{r7, lr}
 4225              	.LCFI224:
 4226              		.cfi_def_cfa_offset 8
 4227              		.cfi_offset 7, -8
 4228              		.cfi_offset 14, -4
 4229 0002 82B0     		sub	sp, sp, #8
 4230              	.LCFI225:
 4231              		.cfi_def_cfa_offset 16
 4232 0004 00AF     		add	r7, sp, #0
 4233              	.LCFI226:
 4234              		.cfi_def_cfa_register 7
 4235 0006 7860     		str	r0, [r7, #4]
 4236              		.loc 16 24 0
 4237 0008 7B68     		ldr	r3, [r7, #4]
 4238 000a 1A68     		ldr	r2, [r3]
 4239 000c 0121     		movs	r1, #1
 4240 000e 0A43     		orrs	r2, r1
 4241 0010 1A60     		str	r2, [r3]
 4242              	.L199:
 4243              		.loc 16 24 0 is_stmt 0 discriminator 1
 4244 0012 7B68     		ldr	r3, [r7, #4]
 4245 0014 1B68     		ldr	r3, [r3]
 4246 0016 DB07     		lsls	r3, r3, #31
 4247 0018 DB0F     		lsrs	r3, r3, #31
 4248 001a DBB2     		uxtb	r3, r3
 4249 001c 0122     		movs	r2, #1
 4250 001e 5340     		eors	r3, r2
ARM GAS  /tmp/ccSySGVh.s 			page 108


 4251 0020 DBB2     		uxtb	r3, r3
 4252 0022 002B     		cmp	r3, #0
 4253 0024 00D0     		beq	.L198
 4254              		.loc 16 24 0
 4255 0026 F4E7     		b	.L199
 4256              	.L198:
 4257              		.loc 16 24 0 discriminator 2
 4258 0028 7B68     		ldr	r3, [r7, #4]
 4259 002a 1800     		movs	r0, r3
 4260 002c BD46     		mov	sp, r7
 4261 002e 02B0     		add	sp, sp, #8
 4262              		@ sp needed
 4263 0030 80BD     		pop	{r7, pc}
 4264              		.cfi_endproc
 4265              	.LFE3588:
 4267              		.section	.text._ZN3mcu10DMA_stream7disableEv,"axG",%progbits,_ZN3mcu10DMA_stream7disableEv,comdat
 4268              		.align	1
 4269              		.weak	_ZN3mcu10DMA_stream7disableEv
 4270              		.syntax unified
 4271              		.code	16
 4272              		.thumb_func
 4273              		.fpu softvfp
 4275              	_ZN3mcu10DMA_stream7disableEv:
 4276              	.LFB3589:
  25:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& disable      (){CCR.EN = false;  return *this;}
 4277              		.loc 16 25 0 is_stmt 1
 4278              		.cfi_startproc
 4279              		@ args = 0, pretend = 0, frame = 8
 4280              		@ frame_needed = 1, uses_anonymous_args = 0
 4281 0000 80B5     		push	{r7, lr}
 4282              	.LCFI227:
 4283              		.cfi_def_cfa_offset 8
 4284              		.cfi_offset 7, -8
 4285              		.cfi_offset 14, -4
 4286 0002 82B0     		sub	sp, sp, #8
 4287              	.LCFI228:
 4288              		.cfi_def_cfa_offset 16
 4289 0004 00AF     		add	r7, sp, #0
 4290              	.LCFI229:
 4291              		.cfi_def_cfa_register 7
 4292 0006 7860     		str	r0, [r7, #4]
 4293              		.loc 16 25 0
 4294 0008 7B68     		ldr	r3, [r7, #4]
 4295 000a 1A68     		ldr	r2, [r3]
 4296 000c 0121     		movs	r1, #1
 4297 000e 8A43     		bics	r2, r1
 4298 0010 1A60     		str	r2, [r3]
 4299 0012 7B68     		ldr	r3, [r7, #4]
 4300 0014 1800     		movs	r0, r3
 4301 0016 BD46     		mov	sp, r7
 4302 0018 02B0     		add	sp, sp, #8
 4303              		@ sp needed
 4304 001a 80BD     		pop	{r7, pc}
 4305              		.cfi_endproc
 4306              	.LFE3589:
 4308              		.section	.text._ZN3mcu10DMA_stream10inc_memoryEv,"axG",%progbits,_ZN3mcu10DMA_stream10inc_memoryEv
 4309              		.align	1
ARM GAS  /tmp/ccSySGVh.s 			page 109


 4310              		.weak	_ZN3mcu10DMA_stream10inc_memoryEv
 4311              		.syntax unified
 4312              		.code	16
 4313              		.thumb_func
 4314              		.fpu softvfp
 4316              	_ZN3mcu10DMA_stream10inc_memoryEv:
 4317              	.LFB3591:
  26:mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
  27:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_memory   (){CCR.MINC = true; return *this;}
 4318              		.loc 16 27 0
 4319              		.cfi_startproc
 4320              		@ args = 0, pretend = 0, frame = 8
 4321              		@ frame_needed = 1, uses_anonymous_args = 0
 4322 0000 80B5     		push	{r7, lr}
 4323              	.LCFI230:
 4324              		.cfi_def_cfa_offset 8
 4325              		.cfi_offset 7, -8
 4326              		.cfi_offset 14, -4
 4327 0002 82B0     		sub	sp, sp, #8
 4328              	.LCFI231:
 4329              		.cfi_def_cfa_offset 16
 4330 0004 00AF     		add	r7, sp, #0
 4331              	.LCFI232:
 4332              		.cfi_def_cfa_register 7
 4333 0006 7860     		str	r0, [r7, #4]
 4334              		.loc 16 27 0
 4335 0008 7B68     		ldr	r3, [r7, #4]
 4336 000a 1A68     		ldr	r2, [r3]
 4337 000c 8021     		movs	r1, #128
 4338 000e 0A43     		orrs	r2, r1
 4339 0010 1A60     		str	r2, [r3]
 4340 0012 7B68     		ldr	r3, [r7, #4]
 4341 0014 1800     		movs	r0, r3
 4342 0016 BD46     		mov	sp, r7
 4343 0018 02B0     		add	sp, sp, #8
 4344              		@ sp needed
 4345 001a 80BD     		pop	{r7, pc}
 4346              		.cfi_endproc
 4347              	.LFE3591:
 4349              		.section	.text._ZN3mcu10DMA_stream13circular_modeEv,"axG",%progbits,_ZN3mcu10DMA_stream13circular_
 4350              		.align	1
 4351              		.weak	_ZN3mcu10DMA_stream13circular_modeEv
 4352              		.syntax unified
 4353              		.code	16
 4354              		.thumb_func
 4355              		.fpu softvfp
 4357              	_ZN3mcu10DMA_stream13circular_modeEv:
 4358              	.LFB3593:
  28:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_periph   (){CCR.PINC = true; return *this;}
  29:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& circular_mode(){CCR.CIRC = true; return *this;}
 4359              		.loc 16 29 0
 4360              		.cfi_startproc
 4361              		@ args = 0, pretend = 0, frame = 8
 4362              		@ frame_needed = 1, uses_anonymous_args = 0
 4363 0000 80B5     		push	{r7, lr}
 4364              	.LCFI233:
 4365              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccSySGVh.s 			page 110


 4366              		.cfi_offset 7, -8
 4367              		.cfi_offset 14, -4
 4368 0002 82B0     		sub	sp, sp, #8
 4369              	.LCFI234:
 4370              		.cfi_def_cfa_offset 16
 4371 0004 00AF     		add	r7, sp, #0
 4372              	.LCFI235:
 4373              		.cfi_def_cfa_register 7
 4374 0006 7860     		str	r0, [r7, #4]
 4375              		.loc 16 29 0
 4376 0008 7B68     		ldr	r3, [r7, #4]
 4377 000a 1A68     		ldr	r2, [r3]
 4378 000c 2021     		movs	r1, #32
 4379 000e 0A43     		orrs	r2, r1
 4380 0010 1A60     		str	r2, [r3]
 4381 0012 7B68     		ldr	r3, [r7, #4]
 4382 0014 1800     		movs	r0, r3
 4383 0016 BD46     		mov	sp, r7
 4384 0018 02B0     		add	sp, sp, #8
 4385              		@ sp needed
 4386 001a 80BD     		pop	{r7, pc}
 4387              		.cfi_endproc
 4388              	.LFE3593:
 4390              		.section	.text._ZN3mcu10DMA_stream14set_memory_adrEm,"axG",%progbits,_ZN3mcu10DMA_stream14set_memo
 4391              		.align	1
 4392              		.weak	_ZN3mcu10DMA_stream14set_memory_adrEm
 4393              		.syntax unified
 4394              		.code	16
 4395              		.thumb_func
 4396              		.fpu softvfp
 4398              	_ZN3mcu10DMA_stream14set_memory_adrEm:
 4399              	.LFB3594:
  30:mculib3/src/periph/dma_stream_f0_f1.h **** 
  31:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_memory_adr      (uint32_t v){CMAR  = v; return *this;}
 4400              		.loc 16 31 0
 4401              		.cfi_startproc
 4402              		@ args = 0, pretend = 0, frame = 8
 4403              		@ frame_needed = 1, uses_anonymous_args = 0
 4404 0000 80B5     		push	{r7, lr}
 4405              	.LCFI236:
 4406              		.cfi_def_cfa_offset 8
 4407              		.cfi_offset 7, -8
 4408              		.cfi_offset 14, -4
 4409 0002 82B0     		sub	sp, sp, #8
 4410              	.LCFI237:
 4411              		.cfi_def_cfa_offset 16
 4412 0004 00AF     		add	r7, sp, #0
 4413              	.LCFI238:
 4414              		.cfi_def_cfa_register 7
 4415 0006 7860     		str	r0, [r7, #4]
 4416 0008 3960     		str	r1, [r7]
 4417              		.loc 16 31 0
 4418 000a 7B68     		ldr	r3, [r7, #4]
 4419 000c 3A68     		ldr	r2, [r7]
 4420 000e DA60     		str	r2, [r3, #12]
 4421 0010 7B68     		ldr	r3, [r7, #4]
 4422 0012 1800     		movs	r0, r3
ARM GAS  /tmp/ccSySGVh.s 			page 111


 4423 0014 BD46     		mov	sp, r7
 4424 0016 02B0     		add	sp, sp, #8
 4425              		@ sp needed
 4426 0018 80BD     		pop	{r7, pc}
 4427              		.cfi_endproc
 4428              	.LFE3594:
 4430              		.section	.text._ZN3mcu10DMA_stream14set_periph_adrEm,"axG",%progbits,_ZN3mcu10DMA_stream14set_peri
 4431              		.align	1
 4432              		.weak	_ZN3mcu10DMA_stream14set_periph_adrEm
 4433              		.syntax unified
 4434              		.code	16
 4435              		.thumb_func
 4436              		.fpu softvfp
 4438              	_ZN3mcu10DMA_stream14set_periph_adrEm:
 4439              	.LFB3595:
  32:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_periph_adr      (uint32_t v){CPAR  = v; return *this;}
 4440              		.loc 16 32 0
 4441              		.cfi_startproc
 4442              		@ args = 0, pretend = 0, frame = 8
 4443              		@ frame_needed = 1, uses_anonymous_args = 0
 4444 0000 80B5     		push	{r7, lr}
 4445              	.LCFI239:
 4446              		.cfi_def_cfa_offset 8
 4447              		.cfi_offset 7, -8
 4448              		.cfi_offset 14, -4
 4449 0002 82B0     		sub	sp, sp, #8
 4450              	.LCFI240:
 4451              		.cfi_def_cfa_offset 16
 4452 0004 00AF     		add	r7, sp, #0
 4453              	.LCFI241:
 4454              		.cfi_def_cfa_register 7
 4455 0006 7860     		str	r0, [r7, #4]
 4456 0008 3960     		str	r1, [r7]
 4457              		.loc 16 32 0
 4458 000a 7B68     		ldr	r3, [r7, #4]
 4459 000c 3A68     		ldr	r2, [r7]
 4460 000e 9A60     		str	r2, [r3, #8]
 4461 0010 7B68     		ldr	r3, [r7, #4]
 4462 0012 1800     		movs	r0, r3
 4463 0014 BD46     		mov	sp, r7
 4464 0016 02B0     		add	sp, sp, #8
 4465              		@ sp needed
 4466 0018 80BD     		pop	{r7, pc}
 4467              		.cfi_endproc
 4468              	.LFE3595:
 4470              		.section	.text._ZN3mcu10DMA_stream20set_qty_transactionsEt,"axG",%progbits,_ZN3mcu10DMA_stream20se
 4471              		.align	1
 4472              		.weak	_ZN3mcu10DMA_stream20set_qty_transactionsEt
 4473              		.syntax unified
 4474              		.code	16
 4475              		.thumb_func
 4476              		.fpu softvfp
 4478              	_ZN3mcu10DMA_stream20set_qty_transactionsEt:
 4479              	.LFB3596:
  33:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_qty_transactions(uint16_t v){CNDTR = v; return *this;}
 4480              		.loc 16 33 0
 4481              		.cfi_startproc
ARM GAS  /tmp/ccSySGVh.s 			page 112


 4482              		@ args = 0, pretend = 0, frame = 8
 4483              		@ frame_needed = 1, uses_anonymous_args = 0
 4484 0000 80B5     		push	{r7, lr}
 4485              	.LCFI242:
 4486              		.cfi_def_cfa_offset 8
 4487              		.cfi_offset 7, -8
 4488              		.cfi_offset 14, -4
 4489 0002 82B0     		sub	sp, sp, #8
 4490              	.LCFI243:
 4491              		.cfi_def_cfa_offset 16
 4492 0004 00AF     		add	r7, sp, #0
 4493              	.LCFI244:
 4494              		.cfi_def_cfa_register 7
 4495 0006 7860     		str	r0, [r7, #4]
 4496 0008 0A00     		movs	r2, r1
 4497 000a BB1C     		adds	r3, r7, #2
 4498 000c 1A80     		strh	r2, [r3]
 4499              		.loc 16 33 0
 4500 000e BB1C     		adds	r3, r7, #2
 4501 0010 1A88     		ldrh	r2, [r3]
 4502 0012 7B68     		ldr	r3, [r7, #4]
 4503 0014 5A60     		str	r2, [r3, #4]
 4504 0016 7B68     		ldr	r3, [r7, #4]
 4505 0018 1800     		movs	r0, r3
 4506 001a BD46     		mov	sp, r7
 4507 001c 02B0     		add	sp, sp, #8
 4508              		@ sp needed
 4509 001e 80BD     		pop	{r7, pc}
 4510              		.cfi_endproc
 4511              	.LFE3596:
 4513              		.section	.text._ZN3mcu10DMA_stream3setENS_8DMA_bits3CCR9DirectionE,"axG",%progbits,_ZN3mcu10DMA_st
 4514              		.align	1
 4515              		.weak	_ZN3mcu10DMA_stream3setENS_8DMA_bits3CCR9DirectionE
 4516              		.syntax unified
 4517              		.code	16
 4518              		.thumb_func
 4519              		.fpu softvfp
 4521              	_ZN3mcu10DMA_stream3setENS_8DMA_bits3CCR9DirectionE:
 4522              	.LFB3597:
  34:mculib3/src/periph/dma_stream_f0_f1.h **** 
  35:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set      (Direction v)  {CCR.DIR   = v; return *this;}
 4523              		.loc 16 35 0
 4524              		.cfi_startproc
 4525              		@ args = 0, pretend = 0, frame = 8
 4526              		@ frame_needed = 1, uses_anonymous_args = 0
 4527 0000 80B5     		push	{r7, lr}
 4528              	.LCFI245:
 4529              		.cfi_def_cfa_offset 8
 4530              		.cfi_offset 7, -8
 4531              		.cfi_offset 14, -4
 4532 0002 82B0     		sub	sp, sp, #8
 4533              	.LCFI246:
 4534              		.cfi_def_cfa_offset 16
 4535 0004 00AF     		add	r7, sp, #0
 4536              	.LCFI247:
 4537              		.cfi_def_cfa_register 7
 4538 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 113


 4539 0008 0A00     		movs	r2, r1
 4540 000a FB1C     		adds	r3, r7, #3
 4541 000c 1A70     		strb	r2, [r3]
 4542              		.loc 16 35 0
 4543 000e FB1C     		adds	r3, r7, #3
 4544 0010 1B78     		ldrb	r3, [r3]
 4545 0012 0122     		movs	r2, #1
 4546 0014 1340     		ands	r3, r2
 4547 0016 DAB2     		uxtb	r2, r3
 4548 0018 7B68     		ldr	r3, [r7, #4]
 4549 001a 0121     		movs	r1, #1
 4550 001c 0A40     		ands	r2, r1
 4551 001e 1201     		lsls	r2, r2, #4
 4552 0020 1968     		ldr	r1, [r3]
 4553 0022 1020     		movs	r0, #16
 4554 0024 8143     		bics	r1, r0
 4555 0026 0A43     		orrs	r2, r1
 4556 0028 1A60     		str	r2, [r3]
 4557 002a 7B68     		ldr	r3, [r7, #4]
 4558 002c 1800     		movs	r0, r3
 4559 002e BD46     		mov	sp, r7
 4560 0030 02B0     		add	sp, sp, #8
 4561              		@ sp needed
 4562 0032 80BD     		pop	{r7, pc}
 4563              		.cfi_endproc
 4564              	.LFE3597:
 4566              		.section	.text._ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE,"axG",%progbits,_ZN3mcu
 4567              		.align	1
 4568              		.weak	_ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE
 4569              		.syntax unified
 4570              		.code	16
 4571              		.thumb_func
 4572              		.fpu softvfp
 4574              	_ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE:
 4575              	.LFB3598:
  36:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_memory(DataSize v) {CCR.MSIZE = v; return *this;}
 4576              		.loc 16 36 0
 4577              		.cfi_startproc
 4578              		@ args = 0, pretend = 0, frame = 8
 4579              		@ frame_needed = 1, uses_anonymous_args = 0
 4580 0000 80B5     		push	{r7, lr}
 4581              	.LCFI248:
 4582              		.cfi_def_cfa_offset 8
 4583              		.cfi_offset 7, -8
 4584              		.cfi_offset 14, -4
 4585 0002 82B0     		sub	sp, sp, #8
 4586              	.LCFI249:
 4587              		.cfi_def_cfa_offset 16
 4588 0004 00AF     		add	r7, sp, #0
 4589              	.LCFI250:
 4590              		.cfi_def_cfa_register 7
 4591 0006 7860     		str	r0, [r7, #4]
 4592 0008 0A00     		movs	r2, r1
 4593 000a FB1C     		adds	r3, r7, #3
 4594 000c 1A70     		strb	r2, [r3]
 4595              		.loc 16 36 0
 4596 000e FB1C     		adds	r3, r7, #3
ARM GAS  /tmp/ccSySGVh.s 			page 114


 4597 0010 1B78     		ldrb	r3, [r3]
 4598 0012 0322     		movs	r2, #3
 4599 0014 1340     		ands	r3, r2
 4600 0016 DAB2     		uxtb	r2, r3
 4601 0018 7B68     		ldr	r3, [r7, #4]
 4602 001a 0321     		movs	r1, #3
 4603 001c 0A40     		ands	r2, r1
 4604 001e 9202     		lsls	r2, r2, #10
 4605 0020 1968     		ldr	r1, [r3]
 4606 0022 0448     		ldr	r0, .L217
 4607 0024 0140     		ands	r1, r0
 4608 0026 0A43     		orrs	r2, r1
 4609 0028 1A60     		str	r2, [r3]
 4610 002a 7B68     		ldr	r3, [r7, #4]
 4611 002c 1800     		movs	r0, r3
 4612 002e BD46     		mov	sp, r7
 4613 0030 02B0     		add	sp, sp, #8
 4614              		@ sp needed
 4615 0032 80BD     		pop	{r7, pc}
 4616              	.L218:
 4617              		.align	2
 4618              	.L217:
 4619 0034 FFF3FFFF 		.word	-3073
 4620              		.cfi_endproc
 4621              	.LFE3598:
 4623              		.section	.text._ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE,"axG",%progbits,_ZN3mcu
 4624              		.align	1
 4625              		.weak	_ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE
 4626              		.syntax unified
 4627              		.code	16
 4628              		.thumb_func
 4629              		.fpu softvfp
 4631              	_ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE:
 4632              	.LFB3599:
  37:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_periph(DataSize v) {CCR.PSIZE = v; return *this;}
 4633              		.loc 16 37 0
 4634              		.cfi_startproc
 4635              		@ args = 0, pretend = 0, frame = 8
 4636              		@ frame_needed = 1, uses_anonymous_args = 0
 4637 0000 80B5     		push	{r7, lr}
 4638              	.LCFI251:
 4639              		.cfi_def_cfa_offset 8
 4640              		.cfi_offset 7, -8
 4641              		.cfi_offset 14, -4
 4642 0002 82B0     		sub	sp, sp, #8
 4643              	.LCFI252:
 4644              		.cfi_def_cfa_offset 16
 4645 0004 00AF     		add	r7, sp, #0
 4646              	.LCFI253:
 4647              		.cfi_def_cfa_register 7
 4648 0006 7860     		str	r0, [r7, #4]
 4649 0008 0A00     		movs	r2, r1
 4650 000a FB1C     		adds	r3, r7, #3
 4651 000c 1A70     		strb	r2, [r3]
 4652              		.loc 16 37 0
 4653 000e FB1C     		adds	r3, r7, #3
 4654 0010 1B78     		ldrb	r3, [r3]
ARM GAS  /tmp/ccSySGVh.s 			page 115


 4655 0012 0322     		movs	r2, #3
 4656 0014 1340     		ands	r3, r2
 4657 0016 DAB2     		uxtb	r2, r3
 4658 0018 7B68     		ldr	r3, [r7, #4]
 4659 001a 0321     		movs	r1, #3
 4660 001c 0A40     		ands	r2, r1
 4661 001e 1202     		lsls	r2, r2, #8
 4662 0020 1968     		ldr	r1, [r3]
 4663 0022 0448     		ldr	r0, .L221
 4664 0024 0140     		ands	r1, r0
 4665 0026 0A43     		orrs	r2, r1
 4666 0028 1A60     		str	r2, [r3]
 4667 002a 7B68     		ldr	r3, [r7, #4]
 4668 002c 1800     		movs	r0, r3
 4669 002e BD46     		mov	sp, r7
 4670 0030 02B0     		add	sp, sp, #8
 4671              		@ sp needed
 4672 0032 80BD     		pop	{r7, pc}
 4673              	.L222:
 4674              		.align	2
 4675              	.L221:
 4676 0034 FFFCFFFF 		.word	-769
 4677              		.cfi_endproc
 4678              	.LFE3599:
 4680              		.section	.text._ZN3mcu10DMA_stream34enable_transfer_complete_interruptEv,"axG",%progbits,_ZN3mcu10
 4681              		.align	1
 4682              		.weak	_ZN3mcu10DMA_stream34enable_transfer_complete_interruptEv
 4683              		.syntax unified
 4684              		.code	16
 4685              		.thumb_func
 4686              		.fpu softvfp
 4688              	_ZN3mcu10DMA_stream34enable_transfer_complete_interruptEv:
 4689              	.LFB3600:
  38:mculib3/src/periph/dma_stream_f0_f1.h **** 
  39:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& enable_transfer_complete_interrupt(){CCR.TCIE = true; return *this;}
 4690              		.loc 16 39 0
 4691              		.cfi_startproc
 4692              		@ args = 0, pretend = 0, frame = 8
 4693              		@ frame_needed = 1, uses_anonymous_args = 0
 4694 0000 80B5     		push	{r7, lr}
 4695              	.LCFI254:
 4696              		.cfi_def_cfa_offset 8
 4697              		.cfi_offset 7, -8
 4698              		.cfi_offset 14, -4
 4699 0002 82B0     		sub	sp, sp, #8
 4700              	.LCFI255:
 4701              		.cfi_def_cfa_offset 16
 4702 0004 00AF     		add	r7, sp, #0
 4703              	.LCFI256:
 4704              		.cfi_def_cfa_register 7
 4705 0006 7860     		str	r0, [r7, #4]
 4706              		.loc 16 39 0
 4707 0008 7B68     		ldr	r3, [r7, #4]
 4708 000a 1A68     		ldr	r2, [r3]
 4709 000c 0221     		movs	r1, #2
 4710 000e 0A43     		orrs	r2, r1
 4711 0010 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccSySGVh.s 			page 116


 4712 0012 7B68     		ldr	r3, [r7, #4]
 4713 0014 1800     		movs	r0, r3
 4714 0016 BD46     		mov	sp, r7
 4715 0018 02B0     		add	sp, sp, #8
 4716              		@ sp needed
 4717 001a 80BD     		pop	{r7, pc}
 4718              		.cfi_endproc
 4719              	.LFE3600:
 4721              		.section	.text._ZN3mcu10DMA_stream21qty_transactions_leftEv,"axG",%progbits,_ZN3mcu10DMA_stream21q
 4722              		.align	1
 4723              		.weak	_ZN3mcu10DMA_stream21qty_transactions_leftEv
 4724              		.syntax unified
 4725              		.code	16
 4726              		.thumb_func
 4727              		.fpu softvfp
 4729              	_ZN3mcu10DMA_stream21qty_transactions_leftEv:
 4730              	.LFB3601:
  40:mculib3/src/periph/dma_stream_f0_f1.h **** 
  41:mculib3/src/periph/dma_stream_f0_f1.h ****    uint16_t qty_transactions_left(){return CNDTR;}
 4731              		.loc 16 41 0
 4732              		.cfi_startproc
 4733              		@ args = 0, pretend = 0, frame = 8
 4734              		@ frame_needed = 1, uses_anonymous_args = 0
 4735 0000 80B5     		push	{r7, lr}
 4736              	.LCFI257:
 4737              		.cfi_def_cfa_offset 8
 4738              		.cfi_offset 7, -8
 4739              		.cfi_offset 14, -4
 4740 0002 82B0     		sub	sp, sp, #8
 4741              	.LCFI258:
 4742              		.cfi_def_cfa_offset 16
 4743 0004 00AF     		add	r7, sp, #0
 4744              	.LCFI259:
 4745              		.cfi_def_cfa_register 7
 4746 0006 7860     		str	r0, [r7, #4]
 4747              		.loc 16 41 0
 4748 0008 7B68     		ldr	r3, [r7, #4]
 4749 000a 5B68     		ldr	r3, [r3, #4]
 4750 000c 9BB2     		uxth	r3, r3
 4751 000e 1800     		movs	r0, r3
 4752 0010 BD46     		mov	sp, r7
 4753 0012 02B0     		add	sp, sp, #8
 4754              		@ sp needed
 4755 0014 80BD     		pop	{r7, pc}
 4756              		.cfi_endproc
 4757              	.LFE3601:
 4759              		.section	.data._ZL16NVIC_EnableIRQ_t,"aw",%progbits
 4760              		.align	2
 4763              	_ZL16NVIC_EnableIRQ_t:
 4764 0000 00000000 		.word	NVIC_EnableIRQ
 4765              		.section	.text._ZN9InterruptC2E9IRQn_Type,"axG",%progbits,_ZN9InterruptC5E9IRQn_Type,comdat
 4766              		.align	1
 4767              		.weak	_ZN9InterruptC2E9IRQn_Type
 4768              		.syntax unified
 4769              		.code	16
 4770              		.thumb_func
 4771              		.fpu softvfp
ARM GAS  /tmp/ccSySGVh.s 			page 117


 4773              	_ZN9InterruptC2E9IRQn_Type:
 4774              	.LFB3632:
 4775              		.file 17 "mculib3/src/interrupt.h"
   1:mculib3/src/interrupt.h **** #pragma once
   2:mculib3/src/interrupt.h **** 
   3:mculib3/src/interrupt.h **** #include "periph.h"
   4:mculib3/src/interrupt.h **** 
   5:mculib3/src/interrupt.h **** #if defined(USE_MOCK_NVIC)
   6:mculib3/src/interrupt.h ****     inline static auto NVIC_EnableIRQ_t = mock::NVIC_EnableIRQ;
   7:mculib3/src/interrupt.h **** #else
   8:mculib3/src/interrupt.h ****     inline static auto NVIC_EnableIRQ_t = ::NVIC_EnableIRQ;
   9:mculib3/src/interrupt.h **** #endif
  10:mculib3/src/interrupt.h **** 
  11:mculib3/src/interrupt.h **** ///     
  12:mculib3/src/interrupt.h **** struct Interrupting
  13:mculib3/src/interrupt.h **** {
  14:mculib3/src/interrupt.h ****     Interrupting* next {nullptr};
  15:mculib3/src/interrupt.h ****     virtual void interrupt() = 0;
  16:mculib3/src/interrupt.h **** };
  17:mculib3/src/interrupt.h **** 
  18:mculib3/src/interrupt.h **** class Interrupt 
  19:mculib3/src/interrupt.h **** {
  20:mculib3/src/interrupt.h ****     Interrupting* first{nullptr};
  21:mculib3/src/interrupt.h ****     const IRQn_Type irq_n;
  22:mculib3/src/interrupt.h **** 
  23:mculib3/src/interrupt.h **** public:
  24:mculib3/src/interrupt.h ****     Interrupt (IRQn_Type irq_n) : irq_n {irq_n} {}
 4776              		.loc 17 24 0
 4777              		.cfi_startproc
 4778              		@ args = 0, pretend = 0, frame = 8
 4779              		@ frame_needed = 1, uses_anonymous_args = 0
 4780 0000 80B5     		push	{r7, lr}
 4781              	.LCFI260:
 4782              		.cfi_def_cfa_offset 8
 4783              		.cfi_offset 7, -8
 4784              		.cfi_offset 14, -4
 4785 0002 82B0     		sub	sp, sp, #8
 4786              	.LCFI261:
 4787              		.cfi_def_cfa_offset 16
 4788 0004 00AF     		add	r7, sp, #0
 4789              	.LCFI262:
 4790              		.cfi_def_cfa_register 7
 4791 0006 7860     		str	r0, [r7, #4]
 4792 0008 0A00     		movs	r2, r1
 4793 000a FB1C     		adds	r3, r7, #3
 4794 000c 1A70     		strb	r2, [r3]
 4795              	.LBB13:
 4796              		.loc 17 24 0
 4797 000e 7B68     		ldr	r3, [r7, #4]
 4798 0010 0022     		movs	r2, #0
 4799 0012 1A60     		str	r2, [r3]
 4800 0014 7B68     		ldr	r3, [r7, #4]
 4801 0016 FA1C     		adds	r2, r7, #3
 4802 0018 1278     		ldrb	r2, [r2]
 4803 001a 1A71     		strb	r2, [r3, #4]
 4804              	.LBE13:
 4805 001c 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 118


 4806 001e 1800     		movs	r0, r3
 4807 0020 BD46     		mov	sp, r7
 4808 0022 02B0     		add	sp, sp, #8
 4809              		@ sp needed
 4810 0024 80BD     		pop	{r7, pc}
 4811              		.cfi_endproc
 4812              	.LFE3632:
 4814              		.weak	_ZN9InterruptC1E9IRQn_Type
 4815              		.thumb_set _ZN9InterruptC1E9IRQn_Type,_ZN9InterruptC2E9IRQn_Type
 4816              		.section	.text._ZN9Interrupt6enableEv,"axG",%progbits,_ZN9Interrupt6enableEv,comdat
 4817              		.align	1
 4818              		.weak	_ZN9Interrupt6enableEv
 4819              		.syntax unified
 4820              		.code	16
 4821              		.thumb_func
 4822              		.fpu softvfp
 4824              	_ZN9Interrupt6enableEv:
 4825              	.LFB3635:
  25:mculib3/src/interrupt.h **** 
  26:mculib3/src/interrupt.h ****     auto IRQn() const { return irq_n; }
  27:mculib3/src/interrupt.h **** 
  28:mculib3/src/interrupt.h ****     void enable() { NVIC_EnableIRQ_t(irq_n); }
 4826              		.loc 17 28 0
 4827              		.cfi_startproc
 4828              		@ args = 0, pretend = 0, frame = 8
 4829              		@ frame_needed = 1, uses_anonymous_args = 0
 4830 0000 80B5     		push	{r7, lr}
 4831              	.LCFI263:
 4832              		.cfi_def_cfa_offset 8
 4833              		.cfi_offset 7, -8
 4834              		.cfi_offset 14, -4
 4835 0002 82B0     		sub	sp, sp, #8
 4836              	.LCFI264:
 4837              		.cfi_def_cfa_offset 16
 4838 0004 00AF     		add	r7, sp, #0
 4839              	.LCFI265:
 4840              		.cfi_def_cfa_register 7
 4841 0006 7860     		str	r0, [r7, #4]
 4842              		.loc 17 28 0
 4843 0008 054B     		ldr	r3, .L230
 4844 000a 1B68     		ldr	r3, [r3]
 4845 000c 7A68     		ldr	r2, [r7, #4]
 4846 000e 1279     		ldrb	r2, [r2, #4]
 4847 0010 52B2     		sxtb	r2, r2
 4848 0012 1000     		movs	r0, r2
 4849 0014 9847     		blx	r3
 4850              	.LVL9:
 4851 0016 C046     		nop
 4852 0018 BD46     		mov	sp, r7
 4853 001a 02B0     		add	sp, sp, #8
 4854              		@ sp needed
 4855 001c 80BD     		pop	{r7, pc}
 4856              	.L231:
 4857 001e C046     		.align	2
 4858              	.L230:
 4859 0020 00000000 		.word	_ZL16NVIC_EnableIRQ_t
 4860              		.cfi_endproc
ARM GAS  /tmp/ccSySGVh.s 			page 119


 4861              	.LFE3635:
 4863              		.section	.text._ZN9Interrupt9subscribeEP12Interrupting,"axG",%progbits,_ZN9Interrupt9subscribeEP12
 4864              		.align	1
 4865              		.weak	_ZN9Interrupt9subscribeEP12Interrupting
 4866              		.syntax unified
 4867              		.code	16
 4868              		.thumb_func
 4869              		.fpu softvfp
 4871              	_ZN9Interrupt9subscribeEP12Interrupting:
 4872              	.LFB3636:
  29:mculib3/src/interrupt.h **** 
  30:mculib3/src/interrupt.h ****     void subscribe(Interrupting* ps)
 4873              		.loc 17 30 0
 4874              		.cfi_startproc
 4875              		@ args = 0, pretend = 0, frame = 16
 4876              		@ frame_needed = 1, uses_anonymous_args = 0
 4877 0000 80B5     		push	{r7, lr}
 4878              	.LCFI266:
 4879              		.cfi_def_cfa_offset 8
 4880              		.cfi_offset 7, -8
 4881              		.cfi_offset 14, -4
 4882 0002 84B0     		sub	sp, sp, #16
 4883              	.LCFI267:
 4884              		.cfi_def_cfa_offset 24
 4885 0004 00AF     		add	r7, sp, #0
 4886              	.LCFI268:
 4887              		.cfi_def_cfa_register 7
 4888 0006 7860     		str	r0, [r7, #4]
 4889 0008 3960     		str	r1, [r7]
  31:mculib3/src/interrupt.h ****     {
  32:mculib3/src/interrupt.h ****         auto p = first;
 4890              		.loc 17 32 0
 4891 000a 7B68     		ldr	r3, [r7, #4]
 4892 000c 1B68     		ldr	r3, [r3]
 4893 000e FB60     		str	r3, [r7, #12]
  33:mculib3/src/interrupt.h ****         if (p) {
 4894              		.loc 17 33 0
 4895 0010 FB68     		ldr	r3, [r7, #12]
 4896 0012 002B     		cmp	r3, #0
 4897 0014 0BD0     		beq	.L233
 4898              	.L235:
  34:mculib3/src/interrupt.h ****             while (p->next)
 4899              		.loc 17 34 0
 4900 0016 FB68     		ldr	r3, [r7, #12]
 4901 0018 5B68     		ldr	r3, [r3, #4]
 4902 001a 002B     		cmp	r3, #0
 4903 001c 03D0     		beq	.L234
  35:mculib3/src/interrupt.h ****                 p = p->next;
 4904              		.loc 17 35 0
 4905 001e FB68     		ldr	r3, [r7, #12]
 4906 0020 5B68     		ldr	r3, [r3, #4]
 4907 0022 FB60     		str	r3, [r7, #12]
  34:mculib3/src/interrupt.h ****             while (p->next)
 4908              		.loc 17 34 0
 4909 0024 F7E7     		b	.L235
 4910              	.L234:
  36:mculib3/src/interrupt.h ****             p->next = ps;
ARM GAS  /tmp/ccSySGVh.s 			page 120


 4911              		.loc 17 36 0
 4912 0026 FB68     		ldr	r3, [r7, #12]
 4913 0028 3A68     		ldr	r2, [r7]
 4914 002a 5A60     		str	r2, [r3, #4]
  37:mculib3/src/interrupt.h ****         } else {  
  38:mculib3/src/interrupt.h ****             first = ps;
  39:mculib3/src/interrupt.h ****         } 
  40:mculib3/src/interrupt.h ****     }
 4915              		.loc 17 40 0
 4916 002c 02E0     		b	.L237
 4917              	.L233:
  38:mculib3/src/interrupt.h ****         } 
 4918              		.loc 17 38 0
 4919 002e 7B68     		ldr	r3, [r7, #4]
 4920 0030 3A68     		ldr	r2, [r7]
 4921 0032 1A60     		str	r2, [r3]
 4922              	.L237:
 4923              		.loc 17 40 0
 4924 0034 C046     		nop
 4925 0036 BD46     		mov	sp, r7
 4926 0038 04B0     		add	sp, sp, #16
 4927              		@ sp needed
 4928 003a 80BD     		pop	{r7, pc}
 4929              		.cfi_endproc
 4930              	.LFE3636:
 4932              		.section	.text._ZN9Interrupt9interruptEv,"axG",%progbits,_ZN9Interrupt9interruptEv,comdat
 4933              		.align	1
 4934              		.weak	_ZN9Interrupt9interruptEv
 4935              		.syntax unified
 4936              		.code	16
 4937              		.thumb_func
 4938              		.fpu softvfp
 4940              	_ZN9Interrupt9interruptEv:
 4941              	.LFB3638:
  41:mculib3/src/interrupt.h **** 
  42:mculib3/src/interrupt.h ****     void clear_subscribe() { first = nullptr; }
  43:mculib3/src/interrupt.h **** 
  44:mculib3/src/interrupt.h ****     void interrupt()
 4942              		.loc 17 44 0
 4943              		.cfi_startproc
 4944              		@ args = 0, pretend = 0, frame = 16
 4945              		@ frame_needed = 1, uses_anonymous_args = 0
 4946 0000 80B5     		push	{r7, lr}
 4947              	.LCFI269:
 4948              		.cfi_def_cfa_offset 8
 4949              		.cfi_offset 7, -8
 4950              		.cfi_offset 14, -4
 4951 0002 84B0     		sub	sp, sp, #16
 4952              	.LCFI270:
 4953              		.cfi_def_cfa_offset 24
 4954 0004 00AF     		add	r7, sp, #0
 4955              	.LCFI271:
 4956              		.cfi_def_cfa_register 7
 4957 0006 7860     		str	r0, [r7, #4]
  45:mculib3/src/interrupt.h ****     {
  46:mculib3/src/interrupt.h ****         auto p = first;
 4958              		.loc 17 46 0
ARM GAS  /tmp/ccSySGVh.s 			page 121


 4959 0008 7B68     		ldr	r3, [r7, #4]
 4960 000a 1B68     		ldr	r3, [r3]
 4961 000c FB60     		str	r3, [r7, #12]
 4962              	.L240:
  47:mculib3/src/interrupt.h ****         while (p) {
 4963              		.loc 17 47 0
 4964 000e FB68     		ldr	r3, [r7, #12]
 4965 0010 002B     		cmp	r3, #0
 4966 0012 09D0     		beq	.L241
  48:mculib3/src/interrupt.h ****             p->interrupt();
 4967              		.loc 17 48 0
 4968 0014 FB68     		ldr	r3, [r7, #12]
 4969 0016 1B68     		ldr	r3, [r3]
 4970 0018 1B68     		ldr	r3, [r3]
 4971 001a FA68     		ldr	r2, [r7, #12]
 4972 001c 1000     		movs	r0, r2
 4973 001e 9847     		blx	r3
 4974              	.LVL10:
  49:mculib3/src/interrupt.h ****             p = p->next;
 4975              		.loc 17 49 0
 4976 0020 FB68     		ldr	r3, [r7, #12]
 4977 0022 5B68     		ldr	r3, [r3, #4]
 4978 0024 FB60     		str	r3, [r7, #12]
  47:mculib3/src/interrupt.h ****         while (p) {
 4979              		.loc 17 47 0
 4980 0026 F2E7     		b	.L240
 4981              	.L241:
  50:mculib3/src/interrupt.h ****         }
  51:mculib3/src/interrupt.h ****     }
 4982              		.loc 17 51 0
 4983 0028 C046     		nop
 4984 002a BD46     		mov	sp, r7
 4985 002c 04B0     		add	sp, sp, #16
 4986              		@ sp needed
 4987 002e 80BD     		pop	{r7, pc}
 4988              		.cfi_endproc
 4989              	.LFE3638:
 4991              		.global	interrupt_usart1
 4992              		.section	.bss.interrupt_usart1,"aw",%nobits
 4993              		.align	2
 4996              	interrupt_usart1:
 4997 0000 00000000 		.space	8
 4997      00000000 
 4998              		.global	interrupt_DMA1_channel1
 4999              		.section	.bss.interrupt_DMA1_channel1,"aw",%nobits
 5000              		.align	2
 5003              	interrupt_DMA1_channel1:
 5004 0000 00000000 		.space	8
 5004      00000000 
 5005              		.global	interrupt_DMA1_channel2
 5006              		.section	.bss.interrupt_DMA1_channel2,"aw",%nobits
 5007              		.align	2
 5010              	interrupt_DMA1_channel2:
 5011 0000 00000000 		.space	8
 5011      00000000 
 5012              		.global	interrupt_DMA1_channel3
 5013              		.section	.bss.interrupt_DMA1_channel3,"aw",%nobits
ARM GAS  /tmp/ccSySGVh.s 			page 122


 5014              		.align	2
 5017              	interrupt_DMA1_channel3:
 5018 0000 00000000 		.space	8
 5018      00000000 
 5019              		.global	interrupt_DMA1_channel4
 5020              		.section	.bss.interrupt_DMA1_channel4,"aw",%nobits
 5021              		.align	2
 5024              	interrupt_DMA1_channel4:
 5025 0000 00000000 		.space	8
 5025      00000000 
 5026              		.global	interrupt_DMA1_channel5
 5027              		.section	.bss.interrupt_DMA1_channel5,"aw",%nobits
 5028              		.align	2
 5031              	interrupt_DMA1_channel5:
 5032 0000 00000000 		.space	8
 5032      00000000 
 5033              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 5034              		.align	1
 5035              		.global	DMA1_Channel1_IRQHandler
 5036              		.syntax unified
 5037              		.code	16
 5038              		.thumb_func
 5039              		.fpu softvfp
 5041              	DMA1_Channel1_IRQHandler:
 5042              	.LFB3640:
 5043              		.file 18 "mculib3/src/interrupts.h"
   1:mculib3/src/interrupts.h **** #pragma once
   2:mculib3/src/interrupts.h **** #include "interrupt.h"
   3:mculib3/src/interrupts.h **** #include "periph_usart.h"
   4:mculib3/src/interrupts.h **** #include "periph_dma.h"
   5:mculib3/src/interrupts.h **** 
   6:mculib3/src/interrupts.h **** 
   7:mculib3/src/interrupts.h **** #if defined (STM32F0)
   8:mculib3/src/interrupts.h ****    extern "C" void DMA1_Ch1_IRQHandler() { interrupt_DMA1_channel1.interrupt(); mcu::make_reference
 5044              		.loc 18 8 0
 5045              		.cfi_startproc
 5046              		@ args = 0, pretend = 0, frame = 0
 5047              		@ frame_needed = 1, uses_anonymous_args = 0
 5048 0000 80B5     		push	{r7, lr}
 5049              	.LCFI272:
 5050              		.cfi_def_cfa_offset 8
 5051              		.cfi_offset 7, -8
 5052              		.cfi_offset 14, -4
 5053 0002 00AF     		add	r7, sp, #0
 5054              	.LCFI273:
 5055              		.cfi_def_cfa_register 7
 5056              		.loc 18 8 0
 5057 0004 064B     		ldr	r3, .L243
 5058 0006 1800     		movs	r0, r3
 5059 0008 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv
 5060 000c FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv
 5061 0010 0300     		movs	r3, r0
 5062 0012 0121     		movs	r1, #1
 5063 0014 1800     		movs	r0, r3
 5064 0016 FFF7FEFF 		bl	_ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE
 5065 001a C046     		nop
 5066 001c BD46     		mov	sp, r7
ARM GAS  /tmp/ccSySGVh.s 			page 123


 5067              		@ sp needed
 5068 001e 80BD     		pop	{r7, pc}
 5069              	.L244:
 5070              		.align	2
 5071              	.L243:
 5072 0020 00000000 		.word	interrupt_DMA1_channel1
 5073              		.cfi_endproc
 5074              	.LFE3640:
 5076              		.section	.text.DMA1_Channel2_3_IRQHandler,"ax",%progbits
 5077              		.align	1
 5078              		.global	DMA1_Channel2_3_IRQHandler
 5079              		.syntax unified
 5080              		.code	16
 5081              		.thumb_func
 5082              		.fpu softvfp
 5084              	DMA1_Channel2_3_IRQHandler:
 5085              	.LFB3641:
   9:mculib3/src/interrupts.h ****    extern "C" void DMA1_Channel2_3_IRQHandler()     { 
 5086              		.loc 18 9 0
 5087              		.cfi_startproc
 5088              		@ args = 0, pretend = 0, frame = 0
 5089              		@ frame_needed = 1, uses_anonymous_args = 0
 5090 0000 80B5     		push	{r7, lr}
 5091              	.LCFI274:
 5092              		.cfi_def_cfa_offset 8
 5093              		.cfi_offset 7, -8
 5094              		.cfi_offset 14, -4
 5095 0002 00AF     		add	r7, sp, #0
 5096              	.LCFI275:
 5097              		.cfi_def_cfa_register 7
  10:mculib3/src/interrupts.h ****       interrupt_DMA1_channel2.interrupt(); mcu::make_reference<mcu::Periph::DMA1>().clear_interrupt
 5098              		.loc 18 10 0
 5099 0004 0C4B     		ldr	r3, .L246
 5100 0006 1800     		movs	r0, r3
 5101 0008 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv
 5102 000c FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv
 5103 0010 0300     		movs	r3, r0
 5104 0012 0221     		movs	r1, #2
 5105 0014 1800     		movs	r0, r3
 5106 0016 FFF7FEFF 		bl	_ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE
  11:mculib3/src/interrupts.h ****       interrupt_DMA1_channel3.interrupt(); mcu::make_reference<mcu::Periph::DMA1>().clear_interrupt
 5107              		.loc 18 11 0
 5108 001a 084B     		ldr	r3, .L246+4
 5109 001c 1800     		movs	r0, r3
 5110 001e FFF7FEFF 		bl	_ZN9Interrupt9interruptEv
 5111 0022 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv
 5112 0026 0300     		movs	r3, r0
 5113 0028 0321     		movs	r1, #3
 5114 002a 1800     		movs	r0, r3
 5115 002c FFF7FEFF 		bl	_ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE
  12:mculib3/src/interrupts.h ****    }
 5116              		.loc 18 12 0
 5117 0030 C046     		nop
 5118 0032 BD46     		mov	sp, r7
 5119              		@ sp needed
 5120 0034 80BD     		pop	{r7, pc}
 5121              	.L247:
ARM GAS  /tmp/ccSySGVh.s 			page 124


 5122 0036 C046     		.align	2
 5123              	.L246:
 5124 0038 00000000 		.word	interrupt_DMA1_channel2
 5125 003c 00000000 		.word	interrupt_DMA1_channel3
 5126              		.cfi_endproc
 5127              	.LFE3641:
 5129              		.section	.text.DMA1_Channel4_5_IRQHandler,"ax",%progbits
 5130              		.align	1
 5131              		.global	DMA1_Channel4_5_IRQHandler
 5132              		.syntax unified
 5133              		.code	16
 5134              		.thumb_func
 5135              		.fpu softvfp
 5137              	DMA1_Channel4_5_IRQHandler:
 5138              	.LFB3642:
  13:mculib3/src/interrupts.h ****    extern "C" void DMA1_Channel4_5_IRQHandler()     { while(1) {} }
 5139              		.loc 18 13 0
 5140              		.cfi_startproc
 5141              		@ args = 0, pretend = 0, frame = 0
 5142              		@ frame_needed = 1, uses_anonymous_args = 0
 5143 0000 80B5     		push	{r7, lr}
 5144              	.LCFI276:
 5145              		.cfi_def_cfa_offset 8
 5146              		.cfi_offset 7, -8
 5147              		.cfi_offset 14, -4
 5148 0002 00AF     		add	r7, sp, #0
 5149              	.LCFI277:
 5150              		.cfi_def_cfa_register 7
 5151              	.L249:
 5152              		.loc 18 13 0 discriminator 1
 5153 0004 FEE7     		b	.L249
 5154              		.cfi_endproc
 5155              	.LFE3642:
 5157              		.section	.text.TIM1_BRK_TIM9_IRQHandler,"ax",%progbits
 5158              		.align	1
 5159              		.global	TIM1_BRK_TIM9_IRQHandler
 5160              		.syntax unified
 5161              		.code	16
 5162              		.thumb_func
 5163              		.fpu softvfp
 5165              	TIM1_BRK_TIM9_IRQHandler:
 5166              	.LFB3643:
  14:mculib3/src/interrupts.h **** 
  15:mculib3/src/interrupts.h ****    extern "C" void TIM1_BRK_TIM9_IRQHandler      () { while(1) {} }
 5167              		.loc 18 15 0
 5168              		.cfi_startproc
 5169              		@ args = 0, pretend = 0, frame = 0
 5170              		@ frame_needed = 1, uses_anonymous_args = 0
 5171 0000 80B5     		push	{r7, lr}
 5172              	.LCFI278:
 5173              		.cfi_def_cfa_offset 8
 5174              		.cfi_offset 7, -8
 5175              		.cfi_offset 14, -4
 5176 0002 00AF     		add	r7, sp, #0
 5177              	.LCFI279:
 5178              		.cfi_def_cfa_register 7
 5179              	.L251:
ARM GAS  /tmp/ccSySGVh.s 			page 125


 5180              		.loc 18 15 0 discriminator 1
 5181 0004 FEE7     		b	.L251
 5182              		.cfi_endproc
 5183              	.LFE3643:
 5185              		.section	.text.TIM1_CC_IRQHandler,"ax",%progbits
 5186              		.align	1
 5187              		.global	TIM1_CC_IRQHandler
 5188              		.syntax unified
 5189              		.code	16
 5190              		.thumb_func
 5191              		.fpu softvfp
 5193              	TIM1_CC_IRQHandler:
 5194              	.LFB3644:
  16:mculib3/src/interrupts.h ****    extern "C" void TIM1_CC_IRQHandler            () { while(1) {} }
 5195              		.loc 18 16 0
 5196              		.cfi_startproc
 5197              		@ args = 0, pretend = 0, frame = 0
 5198              		@ frame_needed = 1, uses_anonymous_args = 0
 5199 0000 80B5     		push	{r7, lr}
 5200              	.LCFI280:
 5201              		.cfi_def_cfa_offset 8
 5202              		.cfi_offset 7, -8
 5203              		.cfi_offset 14, -4
 5204 0002 00AF     		add	r7, sp, #0
 5205              	.LCFI281:
 5206              		.cfi_def_cfa_register 7
 5207              	.L253:
 5208              		.loc 18 16 0 discriminator 1
 5209 0004 FEE7     		b	.L253
 5210              		.cfi_endproc
 5211              	.LFE3644:
 5213              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 5214              		.align	1
 5215              		.global	TIM3_IRQHandler
 5216              		.syntax unified
 5217              		.code	16
 5218              		.thumb_func
 5219              		.fpu softvfp
 5221              	TIM3_IRQHandler:
 5222              	.LFB3645:
  17:mculib3/src/interrupts.h ****    extern "C" void TIM3_IRQHandler               () { while(1) {} }
 5223              		.loc 18 17 0
 5224              		.cfi_startproc
 5225              		@ args = 0, pretend = 0, frame = 0
 5226              		@ frame_needed = 1, uses_anonymous_args = 0
 5227 0000 80B5     		push	{r7, lr}
 5228              	.LCFI282:
 5229              		.cfi_def_cfa_offset 8
 5230              		.cfi_offset 7, -8
 5231              		.cfi_offset 14, -4
 5232 0002 00AF     		add	r7, sp, #0
 5233              	.LCFI283:
 5234              		.cfi_def_cfa_register 7
 5235              	.L255:
 5236              		.loc 18 17 0 discriminator 1
 5237 0004 FEE7     		b	.L255
 5238              		.cfi_endproc
ARM GAS  /tmp/ccSySGVh.s 			page 126


 5239              	.LFE3645:
 5241              		.section	.text.TIM14_IRQHandler,"ax",%progbits
 5242              		.align	1
 5243              		.global	TIM14_IRQHandler
 5244              		.syntax unified
 5245              		.code	16
 5246              		.thumb_func
 5247              		.fpu softvfp
 5249              	TIM14_IRQHandler:
 5250              	.LFB3646:
  18:mculib3/src/interrupts.h ****    extern "C" void TIM14_IRQHandler              () { while(1) {} }
 5251              		.loc 18 18 0
 5252              		.cfi_startproc
 5253              		@ args = 0, pretend = 0, frame = 0
 5254              		@ frame_needed = 1, uses_anonymous_args = 0
 5255 0000 80B5     		push	{r7, lr}
 5256              	.LCFI284:
 5257              		.cfi_def_cfa_offset 8
 5258              		.cfi_offset 7, -8
 5259              		.cfi_offset 14, -4
 5260 0002 00AF     		add	r7, sp, #0
 5261              	.LCFI285:
 5262              		.cfi_def_cfa_register 7
 5263              	.L257:
 5264              		.loc 18 18 0 discriminator 1
 5265 0004 FEE7     		b	.L257
 5266              		.cfi_endproc
 5267              	.LFE3646:
 5269              		.section	.text.TIM16_IRQHandler,"ax",%progbits
 5270              		.align	1
 5271              		.global	TIM16_IRQHandler
 5272              		.syntax unified
 5273              		.code	16
 5274              		.thumb_func
 5275              		.fpu softvfp
 5277              	TIM16_IRQHandler:
 5278              	.LFB3647:
  19:mculib3/src/interrupts.h ****    extern "C" void TIM16_IRQHandler              () { while(1) {} }
 5279              		.loc 18 19 0
 5280              		.cfi_startproc
 5281              		@ args = 0, pretend = 0, frame = 0
 5282              		@ frame_needed = 1, uses_anonymous_args = 0
 5283 0000 80B5     		push	{r7, lr}
 5284              	.LCFI286:
 5285              		.cfi_def_cfa_offset 8
 5286              		.cfi_offset 7, -8
 5287              		.cfi_offset 14, -4
 5288 0002 00AF     		add	r7, sp, #0
 5289              	.LCFI287:
 5290              		.cfi_def_cfa_register 7
 5291              	.L259:
 5292              		.loc 18 19 0 discriminator 1
 5293 0004 FEE7     		b	.L259
 5294              		.cfi_endproc
 5295              	.LFE3647:
 5297              		.section	.text.TIM17_IRQHandler,"ax",%progbits
 5298              		.align	1
ARM GAS  /tmp/ccSySGVh.s 			page 127


 5299              		.global	TIM17_IRQHandler
 5300              		.syntax unified
 5301              		.code	16
 5302              		.thumb_func
 5303              		.fpu softvfp
 5305              	TIM17_IRQHandler:
 5306              	.LFB3648:
  20:mculib3/src/interrupts.h ****    extern "C" void TIM17_IRQHandler              () { while(1) {} }
 5307              		.loc 18 20 0
 5308              		.cfi_startproc
 5309              		@ args = 0, pretend = 0, frame = 0
 5310              		@ frame_needed = 1, uses_anonymous_args = 0
 5311 0000 80B5     		push	{r7, lr}
 5312              	.LCFI288:
 5313              		.cfi_def_cfa_offset 8
 5314              		.cfi_offset 7, -8
 5315              		.cfi_offset 14, -4
 5316 0002 00AF     		add	r7, sp, #0
 5317              	.LCFI289:
 5318              		.cfi_def_cfa_register 7
 5319              	.L261:
 5320              		.loc 18 20 0 discriminator 1
 5321 0004 FEE7     		b	.L261
 5322              		.cfi_endproc
 5323              	.LFE3648:
 5325              		.section	.text.USART1_IRQHandler,"ax",%progbits
 5326              		.align	1
 5327              		.global	USART1_IRQHandler
 5328              		.syntax unified
 5329              		.code	16
 5330              		.thumb_func
 5331              		.fpu softvfp
 5333              	USART1_IRQHandler:
 5334              	.LFB3649:
  21:mculib3/src/interrupts.h **** 
  22:mculib3/src/interrupts.h ****    extern "C" void USART1_IRQHandler() { 
 5335              		.loc 18 22 0
 5336              		.cfi_startproc
 5337              		@ args = 0, pretend = 0, frame = 0
 5338              		@ frame_needed = 1, uses_anonymous_args = 0
 5339 0000 80B5     		push	{r7, lr}
 5340              	.LCFI290:
 5341              		.cfi_def_cfa_offset 8
 5342              		.cfi_offset 7, -8
 5343              		.cfi_offset 14, -4
 5344 0002 00AF     		add	r7, sp, #0
 5345              	.LCFI291:
 5346              		.cfi_def_cfa_register 7
  23:mculib3/src/interrupts.h ****       interrupt_usart1.interrupt(); 
 5347              		.loc 18 23 0
 5348 0004 064B     		ldr	r3, .L263
 5349 0006 1800     		movs	r0, r3
 5350 0008 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv
  24:mculib3/src/interrupts.h ****       mcu::make_reference<mcu::Periph::USART1>().clear_interrupt_flags();} 
 5351              		.loc 18 24 0
 5352 000c FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4typeEv
 5353 0010 0300     		movs	r3, r0
ARM GAS  /tmp/ccSySGVh.s 			page 128


 5354 0012 1800     		movs	r0, r3
 5355 0014 FFF7FEFF 		bl	_ZN3mcu5USART21clear_interrupt_flagsEv
 5356 0018 C046     		nop
 5357 001a BD46     		mov	sp, r7
 5358              		@ sp needed
 5359 001c 80BD     		pop	{r7, pc}
 5360              	.L264:
 5361 001e C046     		.align	2
 5362              	.L263:
 5363 0020 00000000 		.word	interrupt_usart1
 5364              		.cfi_endproc
 5365              	.LFE3649:
 5367              		.section	.text.init_clock,"ax",%progbits
 5368              		.align	1
 5369              		.global	init_clock
 5370              		.syntax unified
 5371              		.code	16
 5372              		.thumb_func
 5373              		.fpu softvfp
 5375              	init_clock:
 5376              	.LFB3676:
 5377              		.file 19 "src/main.cpp"
   1:src/main.cpp  **** #define STM32F030x6
   2:src/main.cpp  **** #define F_OSC   8000000UL
   3:src/main.cpp  **** #define F_CPU   48000000UL
   4:src/main.cpp  **** #define ADR(reg) GET_ADR(In_regs, reg)
   5:src/main.cpp  **** 
   6:src/main.cpp  **** #include "init_clock.h"
   7:src/main.cpp  **** #include "periph_rcc.h"
   8:src/main.cpp  **** #include "modbus_slave.h"
   9:src/main.cpp  **** #include "timers.h"
  10:src/main.cpp  **** 
  11:src/main.cpp  **** extern "C" void init_clock() { init_clock<F_OSC, F_CPU>(); }
 5378              		.loc 19 11 0
 5379              		.cfi_startproc
 5380              		@ args = 0, pretend = 0, frame = 0
 5381              		@ frame_needed = 1, uses_anonymous_args = 0
 5382 0000 80B5     		push	{r7, lr}
 5383              	.LCFI292:
 5384              		.cfi_def_cfa_offset 8
 5385              		.cfi_offset 7, -8
 5386              		.cfi_offset 14, -4
 5387 0002 00AF     		add	r7, sp, #0
 5388              	.LCFI293:
 5389              		.cfi_def_cfa_register 7
 5390              		.loc 19 11 0
 5391 0004 FFF7FEFF 		bl	_Z10init_clockILj8000000ELj48000000EENSt9enable_ifIXaaeqT_clL_Zli4_MHzyELy8EEeqT0_clL_Zli4_MHzy
 5392 0008 C046     		nop
 5393 000a BD46     		mov	sp, r7
 5394              		@ sp needed
 5395 000c 80BD     		pop	{r7, pc}
 5396              		.cfi_endproc
 5397              	.LFE3676:
 5399              		.section	.text._ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EE
 5400              		.align	1
 5401              		.weak	_ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS
 5402              		.syntax unified
ARM GAS  /tmp/ccSySGVh.s 			page 129


 5403              		.code	16
 5404              		.thumb_func
 5405              		.fpu softvfp
 5407              	_ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:
 5408              	.LFB3679:
 5409              		.file 20 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // <tuple> -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // Copyright (C) 2007-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // Free Software Foundation; either version 3, or (at your option)
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // any later version.
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // You should have received a copy of the GNU General Public License and
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // <http://www.gnu.org/licenses/>.
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** /** @file include/tuple
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****  *  This is a Standard C++ Library header.
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****  */
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #ifndef _GLIBCXX_TUPLE
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #define _GLIBCXX_TUPLE 1
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #pragma GCC system_header
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #if __cplusplus < 201103L
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** # include <bits/c++0x_warning.h>
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #else
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <utility>
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <array>
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <bits/uses_allocator.h>
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <bits/invoke.h>
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** namespace std _GLIBCXX_VISIBILITY(default)
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** {
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /**
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    *  @addtogroup utilities
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    *  @{
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    */
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
ARM GAS  /tmp/ccSySGVh.s 			page 130


  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     class tuple;
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tp>
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __is_empty_non_tuple : is_empty<_Tp> { };
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Using EBO for elements that are tuples causes ambiguous base errors.
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _El0, typename... _El>
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __is_empty_non_tuple<tuple<_El0, _El...>> : false_type { };
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Use the Empty Base-class Optimization for empty, non-final types.
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tp>
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     using __empty_not_final
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     = typename conditional<__is_final(_Tp), false_type,
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			   __is_empty_non_tuple<_Tp>>::type;
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head,
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	   bool = __empty_not_final<_Head>::value>
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Head_base;
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head>
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Head_base<_Idx, _Head, true>
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : public _Head
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base()
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Head() { }
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head& __h)
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Head(__h) { }
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head_base&) = default;
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(_Head_base&&) = default;
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Head_base(_UHead&& __h)
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(std::forward<_UHead>(__h)) { }
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Head_base(allocator_arg_t, __uses_alloc0)
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Head() { }
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc1<_Alloc> __a)
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(allocator_arg, *__a._M_a) { }
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc2<_Alloc> __a)
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(*__a._M_a) { }
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc0, _UHead&& __uhead)
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(std::forward<_UHead>(__uhead)) { }
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc1<_Alloc> __a, _UHead&& __uhead)
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(allocator_arg, *__a._M_a, std::forward<_UHead>(__uhead)) { }
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
ARM GAS  /tmp/ccSySGVh.s 			page 131


 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc2<_Alloc> __a, _UHead&& __uhead)
 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(std::forward<_UHead>(__uhead), *__a._M_a) { }
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr _Head&
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(_Head_base& __b) noexcept { return __b; }
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr const _Head&
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(const _Head_base& __b) noexcept { return __b; }
 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head>
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Head_base<_Idx, _Head, false>
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base()
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl() { }
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head& __h)
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head_base&) = default;
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(_Head_base&&) = default;
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Head_base(_UHead&& __h)
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__h)) { }
 134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Head_base(allocator_arg_t, __uses_alloc0)
 136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl() { }
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc1<_Alloc> __a)
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(allocator_arg, *__a._M_a) { }
 141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc2<_Alloc> __a)
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(*__a._M_a) { }
 145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc0, _UHead&& __uhead)
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__uhead)) { }
 149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc1<_Alloc> __a, _UHead&& __uhead)
 152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(allocator_arg, *__a._M_a, std::forward<_UHead>(__uhead))
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
 154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc2<_Alloc> __a, _UHead&& __uhead)
 157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__uhead), *__a._M_a) { }
 158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr _Head&
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 161:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr const _Head&
 163:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 164:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 165:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Head _M_head_impl;
ARM GAS  /tmp/ccSySGVh.s 			page 132


 166:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
 167:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 168:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /**
 169:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * Contains the actual implementation of the @c tuple template, stored
 170:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * as a recursive inheritance hierarchy from the first element (most
 171:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * derived class) to the last (least derived class). The @c Idx
 172:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * parameter gives the 0-based index of the element stored at this
 173:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * point in the hierarchy; we use it to implement a constant-time
 174:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * get() operation.
 175:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    */
 176:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename... _Elements>
 177:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Tuple_impl;
 178:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 179:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /**
 180:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * Recursive tuple implementation. Here we store the @c Head element
 181:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * and derive from a @c Tuple_impl containing the remaining elements
 182:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * (which contains the @c Tail).
 183:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    */
 184:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head, typename... _Tail>
 185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Tuple_impl<_Idx, _Head, _Tail...>
 186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : public _Tuple_impl<_Idx + 1, _Tail...>,
 187:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       private _Head_base<_Idx, _Head>
 188:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 189:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<std::size_t, typename...> friend class _Tuple_impl;
 190:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 191:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef _Tuple_impl<_Idx + 1, _Tail...> _Inherited;
 192:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef _Head_base<_Idx, _Head> _Base;
 193:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 194:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr _Head&
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 196:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 197:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr const _Head&
 198:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 199:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 200:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr _Inherited&
 201:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_tail(_Tuple_impl& __t) noexcept { return __t; }
 202:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 203:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr const _Inherited&
 204:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_tail(const _Tuple_impl& __t) noexcept { return __t; }
 205:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 206:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Tuple_impl()
 207:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(), _Base() { }
 208:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 209:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       explicit
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Tuple_impl(const _Head& __head, const _Tail&... __tail)
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 212:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 213:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead, typename... _UTail, typename = typename
 214:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                enable_if<sizeof...(_Tail) == sizeof...(_UTail)>::type>
 215:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit
 216:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 217:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::forward<_UTail>(__tail)...),
 218:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _Base(std::forward<_UHead>(__head)) { }
 219:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 220:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Tuple_impl(const _Tuple_impl&) = default;
 221:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 222:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr
ARM GAS  /tmp/ccSySGVh.s 			page 133


 223:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Tuple_impl(_Tuple_impl&& __in)
 224:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(__and_<is_nothrow_move_constructible<_Head>,
 225:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	              is_nothrow_move_constructible<_Inherited>>::value)
 226:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(std::move(_M_tail(__in))),
 227:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Base(std::forward<_Head>(_M_head(__in))) { }
 228:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 229:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements>
 230:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Tuple_impl(const _Tuple_impl<_Idx, _UElements...>& __in)
 231:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(_Tuple_impl<_Idx, _UElements...>::_M_tail(__in)),
 232:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _Base(_Tuple_impl<_Idx, _UElements...>::_M_head(__in)) { }
 233:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 234:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead, typename... _UTails>
 235:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Tuple_impl(_Tuple_impl<_Idx, _UHead, _UTails...>&& __in)
 236:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::move
 237:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		     (_Tuple_impl<_Idx, _UHead, _UTails...>::_M_tail(__in))),
 238:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _Base(std::forward<_UHead>
 239:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		(_Tuple_impl<_Idx, _UHead, _UTails...>::_M_head(__in))) { }
 240:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 241:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 242:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a)
 243:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a),
 244:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****           _Base(__tag, __use_alloc<_Head>(__a)) { }
 245:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 246:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 247:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 248:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		    const _Head& __head, const _Tail&... __tail)
 249:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, __tail...),
 250:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****           _Base(__use_alloc<_Head, _Alloc, _Head>(__a), __head) { }
 251:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 252:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead, typename... _UTail,
 253:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename = typename enable_if<sizeof...(_Tail)
 254:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 					     == sizeof...(_UTail)>::type>
 255:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 256:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            _UHead&& __head, _UTail&&... __tail)
 257:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::forward<_UTail>(__tail)...),
 258:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****           _Base(__use_alloc<_Head, _Alloc, _UHead>(__a),
 259:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	        std::forward<_UHead>(__head)) { }
 260:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 261:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 262:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 263:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            const _Tuple_impl& __in)
 264:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, _M_tail(__in)),
 265:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****           _Base(__use_alloc<_Head, _Alloc, _Head>(__a), _M_head(__in)) { }
 266:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 267:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 268:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 269:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            _Tuple_impl&& __in)
 270:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::move(_M_tail(__in))),
 271:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _Base(__use_alloc<_Head, _Alloc, _Head>(__a),
 272:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	        std::forward<_Head>(_M_head(__in))) { }
 273:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 274:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename... _UElements>
 275:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 276:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            const _Tuple_impl<_Idx, _UElements...>& __in)
 277:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a,
 278:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		     _Tuple_impl<_Idx, _UElements...>::_M_tail(__in)),
 279:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _Base(__use_alloc<_Head, _Alloc, _Head>(__a),
ARM GAS  /tmp/ccSySGVh.s 			page 134


 280:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		_Tuple_impl<_Idx, _UElements...>::_M_head(__in)) { }
 281:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 282:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead, typename... _UTails>
 283:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 284:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            _Tuple_impl<_Idx, _UHead, _UTails...>&& __in)
 285:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::move
 286:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		     (_Tuple_impl<_Idx, _UHead, _UTails...>::_M_tail(__in))),
 287:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _Base(__use_alloc<_Head, _Alloc, _UHead>(__a),
 288:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                 std::forward<_UHead>
 289:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		(_Tuple_impl<_Idx, _UHead, _UTails...>::_M_head(__in))) { }
 290:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 291:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Tuple_impl&
 292:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       operator=(const _Tuple_impl& __in)
 293:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 294:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_M_head(*this) = _M_head(__in);
 295:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_M_tail(*this) = _M_tail(__in);
 296:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return *this;
 297:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
 298:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 299:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Tuple_impl&
 300:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       operator=(_Tuple_impl&& __in)
 301:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(__and_<is_nothrow_move_assignable<_Head>,
 302:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	              is_nothrow_move_assignable<_Inherited>>::value)
 303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_M_head(*this) = std::forward<_Head>(_M_head(__in));
 305:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_M_tail(*this) = std::move(_M_tail(__in));
 306:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return *this;
 307:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
 308:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 309:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements>
 310:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _Tuple_impl&
 311:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(const _Tuple_impl<_Idx, _UElements...>& __in)
 312:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
 313:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _M_head(*this) = _Tuple_impl<_Idx, _UElements...>::_M_head(__in);
 314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _M_tail(*this) = _Tuple_impl<_Idx, _UElements...>::_M_tail(__in);
 315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
 316:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
 317:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 318:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead, typename... _UTails>
 319:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _Tuple_impl&
 320:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(_Tuple_impl<_Idx, _UHead, _UTails...>&& __in)
 321:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
 322:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _M_head(*this) = std::forward<_UHead>
 323:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	    (_Tuple_impl<_Idx, _UHead, _UTails...>::_M_head(__in));
 324:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _M_tail(*this) = std::move
 325:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	    (_Tuple_impl<_Idx, _UHead, _UTails...>::_M_tail(__in));
 326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
 327:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
 328:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     protected:
 330:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       void
 331:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_swap(_Tuple_impl& __in)
 332:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(__is_nothrow_swappable<_Head>::value
 333:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                && noexcept(_M_tail(__in)._M_swap(_M_tail(__in))))
 334:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 335:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	using std::swap;
 336:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	swap(_M_head(*this), _M_head(__in));
ARM GAS  /tmp/ccSySGVh.s 			page 135


 337:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Inherited::_M_swap(_M_tail(__in));
 338:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
 339:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
 340:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 341:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Basis case of inheritance recursion.
 342:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head>
 343:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Tuple_impl<_Idx, _Head>
 344:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : private _Head_base<_Idx, _Head>
 345:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 346:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<std::size_t, typename...> friend class _Tuple_impl;
 347:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 348:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef _Head_base<_Idx, _Head> _Base;
 349:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 350:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr _Head&
 351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 352:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 353:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr const _Head&
 354:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 355:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 356:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Tuple_impl()
 357:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Base() { }
 358:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 359:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       explicit
 360:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Tuple_impl(const _Head& __head)
 361:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Base(__head) { }
 362:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 363:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 364:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit
 365:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Tuple_impl(_UHead&& __head)
 366:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(std::forward<_UHead>(__head)) { }
 367:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 368:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Tuple_impl(const _Tuple_impl&) = default;
 369:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 370:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr
 371:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Tuple_impl(_Tuple_impl&& __in)
 372:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(is_nothrow_move_constructible<_Head>::value)
 373:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Base(std::forward<_Head>(_M_head(__in))) { }
 374:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 375:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 376:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Tuple_impl(const _Tuple_impl<_Idx, _UHead>& __in)
 377:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(_Tuple_impl<_Idx, _UHead>::_M_head(__in)) { }
 378:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 379:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 380:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Tuple_impl(_Tuple_impl<_Idx, _UHead>&& __in)
 381:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(std::forward<_UHead>(_Tuple_impl<_Idx, _UHead>::_M_head(__in)))
 382:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
 383:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 384:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 385:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a)
 386:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(__tag, __use_alloc<_Head>(__a)) { }
 387:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 388:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 389:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 390:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		    const _Head& __head)
 391:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(__use_alloc<_Head, _Alloc, _Head>(__a), __head) { }
 392:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 393:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
ARM GAS  /tmp/ccSySGVh.s 			page 136


 394:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 395:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            _UHead&& __head)
 396:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(__use_alloc<_Head, _Alloc, _UHead>(__a),
 397:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	        std::forward<_UHead>(__head)) { }
 398:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 399:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 400:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 401:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            const _Tuple_impl& __in)
 402:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(__use_alloc<_Head, _Alloc, _Head>(__a), _M_head(__in)) { }
 403:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 404:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 405:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 406:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            _Tuple_impl&& __in)
 407:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(__use_alloc<_Head, _Alloc, _Head>(__a),
 408:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	        std::forward<_Head>(_M_head(__in))) { }
 409:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 410:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 411:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 412:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            const _Tuple_impl<_Idx, _UHead>& __in)
 413:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(__use_alloc<_Head, _Alloc, _Head>(__a),
 414:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		_Tuple_impl<_Idx, _UHead>::_M_head(__in)) { }
 415:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 416:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 417:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 418:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            _Tuple_impl<_Idx, _UHead>&& __in)
 419:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(__use_alloc<_Head, _Alloc, _UHead>(__a),
 420:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                 std::forward<_UHead>(_Tuple_impl<_Idx, _UHead>::_M_head(__in)))
 421:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
 422:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 423:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Tuple_impl&
 424:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       operator=(const _Tuple_impl& __in)
 425:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 426:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_M_head(*this) = _M_head(__in);
 427:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return *this;
 428:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
 429:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 430:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Tuple_impl&
 431:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       operator=(_Tuple_impl&& __in)
 432:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(is_nothrow_move_assignable<_Head>::value)
 433:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 434:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_M_head(*this) = std::forward<_Head>(_M_head(__in));
 435:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return *this;
 436:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
 437:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 438:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 439:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _Tuple_impl&
 440:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(const _Tuple_impl<_Idx, _UHead>& __in)
 441:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
 442:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _M_head(*this) = _Tuple_impl<_Idx, _UHead>::_M_head(__in);
 443:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
 444:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
 445:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 446:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 447:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _Tuple_impl&
 448:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(_Tuple_impl<_Idx, _UHead>&& __in)
 449:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
 450:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _M_head(*this)
ARM GAS  /tmp/ccSySGVh.s 			page 137


 451:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	    = std::forward<_UHead>(_Tuple_impl<_Idx, _UHead>::_M_head(__in));
 452:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
 453:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
 454:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 455:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     protected:
 456:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       void
 457:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_swap(_Tuple_impl& __in)
 458:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(__is_nothrow_swappable<_Head>::value)
 459:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 460:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	using std::swap;
 461:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	swap(_M_head(*this), _M_head(__in));
 462:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
 463:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
 464:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 465:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Concept utility functions, reused in conditionally-explicit
 466:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // constructors.
 467:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<bool, typename... _Elements>
 468:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   struct _TC
 469:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   {
 470:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 471:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _ConstructibleTuple()
 472:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 473:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return __and_<is_constructible<_Elements, const _UElements&>...>::value;
 474:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 475:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 476:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 477:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _ImplicitlyConvertibleTuple()
 478:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 479:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return __and_<is_convertible<const _UElements&, _Elements>...>::value;
 480:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 481:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 482:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 483:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _MoveConstructibleTuple()
 484:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 485:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return __and_<is_constructible<_Elements, _UElements&&>...>::value;
 486:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 487:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 488:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 489:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _ImplicitlyMoveConvertibleTuple()
 490:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 491:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return __and_<is_convertible<_UElements&&, _Elements>...>::value;
 492:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 493:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 494:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename _SrcTuple>
 495:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _NonNestedTuple()
 496:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 497:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return  __and_<__not_<is_same<tuple<_Elements...>,
 498:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                    typename remove_cv<
 499:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                      typename remove_reference<_SrcTuple>::type
 500:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                    >::type>>,
 501:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                      __not_<is_convertible<_SrcTuple, _Elements...>>,
 502:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                      __not_<is_constructible<_Elements..., _SrcTuple>>
 503:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****               >::value;
 504:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 505:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 506:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _NotSameTuple()
 507:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
ARM GAS  /tmp/ccSySGVh.s 			page 138


 508:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return  __not_<is_same<tuple<_Elements...>,
 509:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			     typename remove_const<
 510:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			       typename remove_reference<_UElements...>::type
 511:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			       >::type>>::value;
 512:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 513:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   };
 514:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 515:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
 516:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   struct _TC<false, _Elements...>
 517:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   {
 518:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 519:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _ConstructibleTuple()
 520:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 521:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return false;
 522:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 523:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 524:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 525:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _ImplicitlyConvertibleTuple()
 526:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 527:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return false;
 528:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 529:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 530:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 531:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _MoveConstructibleTuple()
 532:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 533:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return false;
 534:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 535:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 536:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 537:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _ImplicitlyMoveConvertibleTuple()
 538:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 539:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return false;
 540:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 541:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 542:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 543:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _NonNestedTuple()
 544:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 545:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return true;
 546:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 547:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 548:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _NotSameTuple()
 549:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 550:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return  true;
 551:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 552:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   };
 553:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 554:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Primary class template, tuple
 555:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
 556:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     class tuple : public _Tuple_impl<0, _Elements...>
 557:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 558:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef _Tuple_impl<0, _Elements...> _Inherited;
 559:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 560:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Used for constraining the default constructor so
 561:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // that it becomes dependent on the constraints.
 562:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy>
 563:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       struct _TC2
 564:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
ARM GAS  /tmp/ccSySGVh.s 			page 139


 565:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         static constexpr bool _DefaultConstructibleTuple()
 566:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
 567:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****           return __and_<is_default_constructible<_Elements>...>::value;
 568:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         }
 569:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         static constexpr bool _ImplicitlyDefaultConstructibleTuple()
 570:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
 571:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****           return __and_<__is_implicitly_default_constructible<_Elements>...>
 572:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****             ::value;
 573:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         }
 574:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       };
 575:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 576:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     public:
 577:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy = void,
 578:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename enable_if<_TC2<_Dummy>::
 579:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                     _ImplicitlyDefaultConstructibleTuple(),
 580:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                   bool>::type = true>
 581:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr tuple()
 582:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited() { }
 583:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 584:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy = void,
 585:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename enable_if<_TC2<_Dummy>::
 586:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                     _DefaultConstructibleTuple()
 587:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                   &&
 588:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                   !_TC2<_Dummy>::
 589:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                     _ImplicitlyDefaultConstructibleTuple(),
 590:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                   bool>::type = false>
 591:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       explicit constexpr tuple()
 592:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited() { }
 593:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 594:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Shortcut for the cases where constructors taking _Elements...
 595:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // need to be constrained.
 596:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy> using _TCC =
 597:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _TC<is_same<_Dummy, void>::value,
 598:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****             _Elements...>;
 599:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 600:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy = void,
 601:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename enable_if<
 602:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  _TCC<_Dummy>::template
 603:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ConstructibleTuple<_Elements...>()
 604:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  && _TCC<_Dummy>::template
 605:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ImplicitlyConvertibleTuple<_Elements...>()
 606:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  && (sizeof...(_Elements) >= 1),
 607:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                bool>::type=true>
 608:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(const _Elements&... __elements)
 609:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__elements...) { }
 610:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 611:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy = void,
 612:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename enable_if<
 613:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  _TCC<_Dummy>::template
 614:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ConstructibleTuple<_Elements...>()
 615:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  && !_TCC<_Dummy>::template
 616:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ImplicitlyConvertibleTuple<_Elements...>()
 617:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  && (sizeof...(_Elements) >= 1),
 618:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                bool>::type=false>
 619:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       explicit constexpr tuple(const _Elements&... __elements)
 620:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__elements...) { }
 621:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
ARM GAS  /tmp/ccSySGVh.s 			page 140


 622:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Shortcut for the cases where constructors taking _UElements...
 623:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // need to be constrained.
 624:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements> using _TMC =
 625:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   _TC<(sizeof...(_Elements) == sizeof...(_UElements))
 626:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		      && (_TC<(sizeof...(_UElements)==1), _Elements...>::
 627:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			  template _NotSameTuple<_UElements...>()),
 628:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                       _Elements...>;
 629:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 630:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Shortcut for the cases where constructors taking tuple<_UElements...>
 631:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // need to be constrained.
 632:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements> using _TMCT =
 633:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   _TC<(sizeof...(_Elements) == sizeof...(_UElements))
 634:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		      && !is_same<tuple<_Elements...>,
 635:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 				  tuple<_UElements...>>::value,
 636:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                       _Elements...>;
 637:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 638:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements, typename
 639:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       enable_if<
 640:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		  _TMC<_UElements...>::template
 641:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_UElements...>()
 642:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC<_UElements...>::template
 643:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_UElements...>()
 644:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && (sizeof...(_Elements) >= 1),
 645:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=true>
 646:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(_UElements&&... __elements)
 647:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         : _Inherited(std::forward<_UElements>(__elements)...) { }
 648:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 649:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements, typename
 650:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<
 651:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		  _TMC<_UElements...>::template
 652:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_UElements...>()
 653:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC<_UElements...>::template
 654:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_UElements...>()
 655:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && (sizeof...(_Elements) >= 1),
 656:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=false>
 657:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(_UElements&&... __elements)
 658:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::forward<_UElements>(__elements)...) {	}
 659:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 660:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr tuple(const tuple&) = default;
 661:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 662:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr tuple(tuple&&) = default;
 663:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 664:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Shortcut for the cases where constructors taking tuples
 665:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // must avoid creating temporaries.
 666:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy> using _TNTC =
 667:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _TC<is_same<_Dummy, void>::value && sizeof...(_Elements) == 1,
 668:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****             _Elements...>;
 669:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 670:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements, typename _Dummy = void, typename
 671:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMCT<_UElements...>::template
 672:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_UElements...>()
 673:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMCT<_UElements...>::template
 674:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_UElements...>()
 675:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TNTC<_Dummy>::template
 676:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _NonNestedTuple<const tuple<_UElements...>&>(),
 677:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=true>
 678:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(const tuple<_UElements...>& __in)
ARM GAS  /tmp/ccSySGVh.s 			page 141


 679:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         : _Inherited(static_cast<const _Tuple_impl<0, _UElements...>&>(__in))
 680:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         { }
 681:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 682:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements, typename _Dummy = void, typename
 683:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMCT<_UElements...>::template
 684:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_UElements...>()
 685:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMCT<_UElements...>::template
 686:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_UElements...>()
 687:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TNTC<_Dummy>::template
 688:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _NonNestedTuple<const tuple<_UElements...>&>(),
 689:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=false>
 690:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(const tuple<_UElements...>& __in)
 691:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         : _Inherited(static_cast<const _Tuple_impl<0, _UElements...>&>(__in))
 692:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         { }
 693:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 694:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements, typename _Dummy = void, typename
 695:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMCT<_UElements...>::template
 696:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_UElements...>()
 697:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMCT<_UElements...>::template
 698:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_UElements...>()
 699:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TNTC<_Dummy>::template
 700:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _NonNestedTuple<tuple<_UElements...>&&>(),
 701:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=true>
 702:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(tuple<_UElements...>&& __in)
 703:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         : _Inherited(static_cast<_Tuple_impl<0, _UElements...>&&>(__in)) { }
 704:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 705:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements, typename _Dummy = void, typename
 706:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMCT<_UElements...>::template
 707:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_UElements...>()
 708:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMCT<_UElements...>::template
 709:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_UElements...>()
 710:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TNTC<_Dummy>::template
 711:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _NonNestedTuple<tuple<_UElements...>&&>(),
 712:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=false>
 713:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(tuple<_UElements...>&& __in)
 714:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         : _Inherited(static_cast<_Tuple_impl<0, _UElements...>&&>(__in)) { }
 715:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 716:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Allocator-extended constructors.
 717:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 718:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 719:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a)
 720:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a) { }
 721:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 722:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _Dummy = void,
 723:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename enable_if<
 724:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  _TCC<_Dummy>::template
 725:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ConstructibleTuple<_Elements...>()
 726:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  && _TCC<_Dummy>::template
 727:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ImplicitlyConvertibleTuple<_Elements...>(),
 728:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                bool>::type=true>
 729:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a,
 730:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const _Elements&... __elements)
 731:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, __elements...) { }
 732:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 733:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _Dummy = void,
 734:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename enable_if<
 735:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  _TCC<_Dummy>::template
ARM GAS  /tmp/ccSySGVh.s 			page 142


 736:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ConstructibleTuple<_Elements...>()
 737:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  && !_TCC<_Dummy>::template
 738:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ImplicitlyConvertibleTuple<_Elements...>(),
 739:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                bool>::type=false>
 740:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
 741:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                        const _Elements&... __elements)
 742:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, __elements...) { }
 743:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 744:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename... _UElements, typename
 745:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC<_UElements...>::template
 746:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_UElements...>()
 747:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC<_UElements...>::template
 748:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_UElements...>(),
 749:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=true>
 750:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a,
 751:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      _UElements&&... __elements)
 752:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::forward<_UElements>(__elements)...)
 753:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****        	{ }
 754:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 755:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename... _UElements, typename
 756:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC<_UElements...>::template
 757:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_UElements...>()
 758:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC<_UElements...>::template
 759:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_UElements...>(),
 760:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=false>
 761:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
 762:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      _UElements&&... __elements)
 763:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::forward<_UElements>(__elements)...)
 764:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         { }
 765:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 766:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 767:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a, const tuple& __in)
 768:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, static_cast<const _Inherited&>(__in)) { }
 769:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 770:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 771:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a, tuple&& __in)
 772:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, static_cast<_Inherited&&>(__in)) { }
 773:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 774:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _Dummy = void,
 775:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       typename... _UElements, typename
 776:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMCT<_UElements...>::template
 777:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_UElements...>()
 778:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMCT<_UElements...>::template
 779:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_UElements...>()
 780:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TNTC<_Dummy>::template
 781:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _NonNestedTuple<tuple<_UElements...>&&>(),
 782:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=true>
 783:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a,
 784:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const tuple<_UElements...>& __in)
 785:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a,
 786:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	             static_cast<const _Tuple_impl<0, _UElements...>&>(__in))
 787:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
 788:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 789:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _Dummy = void,
 790:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       typename... _UElements, typename
 791:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMCT<_UElements...>::template
 792:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_UElements...>()
ARM GAS  /tmp/ccSySGVh.s 			page 143


 793:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMCT<_UElements...>::template
 794:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_UElements...>()
 795:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TNTC<_Dummy>::template
 796:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _NonNestedTuple<tuple<_UElements...>&&>(),
 797:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=false>
 798:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
 799:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const tuple<_UElements...>& __in)
 800:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a,
 801:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	             static_cast<const _Tuple_impl<0, _UElements...>&>(__in))
 802:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
 803:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 804:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _Dummy = void,
 805:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       typename... _UElements, typename
 806:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMCT<_UElements...>::template
 807:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_UElements...>()
 808:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMCT<_UElements...>::template
 809:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_UElements...>()
 810:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TNTC<_Dummy>::template
 811:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _NonNestedTuple<tuple<_UElements...>&&>(),
 812:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=true>
 813:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a,
 814:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      tuple<_UElements...>&& __in)
 815:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a,
 816:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	             static_cast<_Tuple_impl<0, _UElements...>&&>(__in))
 817:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
 818:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 819:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _Dummy = void,
 820:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       typename... _UElements, typename
 821:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMCT<_UElements...>::template
 822:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_UElements...>()
 823:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMCT<_UElements...>::template
 824:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_UElements...>()
 825:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TNTC<_Dummy>::template
 826:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _NonNestedTuple<tuple<_UElements...>&&>(),
 827:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=false>
 828:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
 829:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      tuple<_UElements...>&& __in)
 830:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a,
 831:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	             static_cast<_Tuple_impl<0, _UElements...>&&>(__in))
 832:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
 833:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 834:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       tuple&
 835:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       operator=(const tuple& __in)
 836:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 837:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	static_cast<_Inherited&>(*this) = __in;
 838:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return *this;
 839:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
 840:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 841:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       tuple&
 842:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       operator=(tuple&& __in)
 843:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(is_nothrow_move_assignable<_Inherited>::value)
 844:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 845:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	static_cast<_Inherited&>(*this) = std::move(__in);
 846:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return *this;
 847:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
 848:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 849:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements>
ARM GAS  /tmp/ccSySGVh.s 			page 144


 850:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	typename
 851:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       enable_if<sizeof...(_UElements)
 852:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			 == sizeof...(_Elements), tuple&>::type
 853:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(const tuple<_UElements...>& __in)
 854:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
 855:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  static_cast<_Inherited&>(*this) = __in;
 856:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
 857:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
 858:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 859:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements>
 860:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	typename
 861:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       enable_if<sizeof...(_UElements)
 862:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			 == sizeof...(_Elements), tuple&>::type
 863:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(tuple<_UElements...>&& __in)
 864:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
 865:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  static_cast<_Inherited&>(*this) = std::move(__in);
 866:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
 867:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
 868:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 869:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       void
 870:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       swap(tuple& __in)
 871:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(noexcept(__in._M_swap(__in)))
 872:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       { _Inherited::_M_swap(__in); }
 873:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
 874:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 875:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #if __cpp_deduction_guides >= 201606
 876:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _UTypes>
 877:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     tuple(_UTypes...) -> tuple<_UTypes...>;
 878:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _T1, typename _T2>
 879:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     tuple(pair<_T1, _T2>) -> tuple<_T1, _T2>;
 880:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Alloc, typename... _UTypes>
 881:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     tuple(allocator_arg_t, _Alloc, _UTypes...) -> tuple<_UTypes...>;
 882:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Alloc, typename _T1, typename _T2>
 883:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     tuple(allocator_arg_t, _Alloc, pair<_T1, _T2>) -> tuple<_T1, _T2>;
 884:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Alloc, typename... _UTypes>
 885:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     tuple(allocator_arg_t, _Alloc, tuple<_UTypes...>) -> tuple<_UTypes...>;
 886:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #endif
 887:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 888:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Explicit specialization, zero-element tuple.
 889:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<>
 890:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     class tuple<>
 891:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 892:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     public:
 893:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       void swap(tuple&) noexcept { /* no-op */ }
 894:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // We need the default since we're going to define no-op
 895:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // allocator constructors.
 896:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       tuple() = default;
 897:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // No-op allocator constructors.
 898:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 899:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t, const _Alloc&) { }
 900:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 901:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t, const _Alloc&, const tuple&) { }
 902:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
 903:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 904:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Partial specialization, 2-element tuple.
 905:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Includes construction and assignment from a pair.
 906:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _T1, typename _T2>
ARM GAS  /tmp/ccSySGVh.s 			page 145


 907:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     class tuple<_T1, _T2> : public _Tuple_impl<0, _T1, _T2>
 908:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 909:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef _Tuple_impl<0, _T1, _T2> _Inherited;
 910:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 911:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     public:
 912:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template <typename _U1 = _T1,
 913:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                 typename _U2 = _T2,
 914:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                 typename enable_if<__and_<
 915:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                      __is_implicitly_default_constructible<_U1>,
 916:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                      __is_implicitly_default_constructible<_U2>>
 917:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                    ::value, bool>::type = true>
 918:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 919:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr tuple()
 920:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited() { }
 921:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 922:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template <typename _U1 = _T1,
 923:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                 typename _U2 = _T2,
 924:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                 typename enable_if<
 925:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   __and_<
 926:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     is_default_constructible<_U1>,
 927:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     is_default_constructible<_U2>,
 928:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     __not_<
 929:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                       __and_<__is_implicitly_default_constructible<_U1>,
 930:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                              __is_implicitly_default_constructible<_U2>>>>
 931:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   ::value, bool>::type = false>
 932:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 933:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       explicit constexpr tuple()
 934:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited() { }
 935:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 936:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Shortcut for the cases where constructors taking _T1, _T2
 937:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // need to be constrained.
 938:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy> using _TCC =
 939:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _TC<is_same<_Dummy, void>::value, _T1, _T2>;
 940:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 941:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy = void, typename
 942:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                enable_if<_TCC<_Dummy>::template
 943:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                            _ConstructibleTuple<_T1, _T2>()
 944:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                          && _TCC<_Dummy>::template
 945:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                            _ImplicitlyConvertibleTuple<_T1, _T2>(),
 946:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
 947:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(const _T1& __a1, const _T2& __a2)
 948:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         : _Inherited(__a1, __a2) { }
 949:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 950:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy = void, typename
 951:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                enable_if<_TCC<_Dummy>::template
 952:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                            _ConstructibleTuple<_T1, _T2>()
 953:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                          && !_TCC<_Dummy>::template
 954:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                            _ImplicitlyConvertibleTuple<_T1, _T2>(),
 955:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
 956:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(const _T1& __a1, const _T2& __a2)
 957:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         : _Inherited(__a1, __a2) { }
 958:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 959:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Shortcut for the cases where constructors taking _U1, _U2
 960:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // need to be constrained.
 961:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       using _TMC = _TC<true, _T1, _T2>;
 962:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 963:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
ARM GAS  /tmp/ccSySGVh.s 			page 146


 964:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
 965:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
 966:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
 967:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>()
 968:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	          && !is_same<typename decay<_U1>::type,
 969:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			      allocator_arg_t>::value,
 970:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
 971:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(_U1&& __a1, _U2&& __a2)
 972:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 973:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 974:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
 975:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
 976:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
 977:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
 978:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>()
 979:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	          && !is_same<typename decay<_U1>::type,
 980:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			      allocator_arg_t>::value,
 981:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
 982:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(_U1&& __a1, _U2&& __a2)
 983:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 984:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 985:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr tuple(const tuple&) = default;
 986:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 987:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr tuple(tuple&&) = default;
 988:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 989:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
 990:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
 991:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_U1, _U2>()
 992:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
 993:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_U1, _U2>(),
 994:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
 995:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(const tuple<_U1, _U2>& __in)
 996:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(static_cast<const _Tuple_impl<0, _U1, _U2>&>(__in)) { }
 997:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 998:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
 999:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1000:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_U1, _U2>()
1001:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1002:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_U1, _U2>(),
1003:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1004:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(const tuple<_U1, _U2>& __in)
1005:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(static_cast<const _Tuple_impl<0, _U1, _U2>&>(__in)) { }
1006:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1007:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
1008:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1009:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1010:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
1011:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1012:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
1013:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(tuple<_U1, _U2>&& __in)
1014:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(static_cast<_Tuple_impl<0, _U1, _U2>&&>(__in)) { }
1015:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1016:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
1017:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1018:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1019:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1020:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
ARM GAS  /tmp/ccSySGVh.s 			page 147


1021:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1022:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(tuple<_U1, _U2>&& __in)
1023:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(static_cast<_Tuple_impl<0, _U1, _U2>&&>(__in)) { }
1024:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1025:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
1026:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1027:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_U1, _U2>()
1028:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
1029:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_U1, _U2>(),
1030:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
1031:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(const pair<_U1, _U2>& __in)
1032:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__in.first, __in.second) { }
1033:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1034:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
1035:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1036:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_U1, _U2>()
1037:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1038:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_U1, _U2>(),
1039:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1040:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(const pair<_U1, _U2>& __in)
1041:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__in.first, __in.second) { }
1042:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1043:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
1044:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1045:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1046:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
1047:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1048:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
1049:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(pair<_U1, _U2>&& __in)
1050:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::forward<_U1>(__in.first),
1051:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		     std::forward<_U2>(__in.second)) { }
1052:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1053:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
1054:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1055:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1056:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1057:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1058:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1059:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(pair<_U1, _U2>&& __in)
1060:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::forward<_U1>(__in.first),
1061:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		     std::forward<_U2>(__in.second)) { }
1062:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1063:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Allocator-extended constructors.
1064:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1065:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
1066:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a)
1067:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a) { }
1068:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1069:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _Dummy = void,
1070:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename enable_if<
1071:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  _TCC<_Dummy>::template
1072:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ConstructibleTuple<_T1, _T2>()
1073:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  && _TCC<_Dummy>::template
1074:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ImplicitlyConvertibleTuple<_T1, _T2>(),
1075:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                bool>::type=true>
1076:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1077:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a,
ARM GAS  /tmp/ccSySGVh.s 			page 148


1078:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const _T1& __a1, const _T2& __a2)
1079:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, __a1, __a2) { }
1080:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1081:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _Dummy = void,
1082:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename enable_if<
1083:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  _TCC<_Dummy>::template
1084:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ConstructibleTuple<_T1, _T2>()
1085:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  && !_TCC<_Dummy>::template
1086:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ImplicitlyConvertibleTuple<_T1, _T2>(),
1087:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                bool>::type=false>
1088:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1089:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
1090:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const _T1& __a1, const _T2& __a2)
1091:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, __a1, __a2) { }
1092:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1093:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1094:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1095:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1096:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
1097:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1098:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
1099:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a, _U1&& __a1, _U2&& __a2)
1100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::forward<_U1>(__a1),
1101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	             std::forward<_U2>(__a2)) { }
1102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
1110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                        _U1&& __a1, _U2&& __a2)
1111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::forward<_U1>(__a1),
1112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	             std::forward<_U2>(__a2)) { }
1113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
1115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a, const tuple& __in)
1116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, static_cast<const _Inherited&>(__in)) { }
1117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
1119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a, tuple&& __in)
1120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, static_cast<_Inherited&&>(__in)) { }
1121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_U1, _U2>()
1125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
1126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_U1, _U2>(),
1127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
1128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a,
1129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const tuple<_U1, _U2>& __in)
1130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a,
1131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	             static_cast<const _Tuple_impl<0, _U1, _U2>&>(__in))
1132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
1133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
ARM GAS  /tmp/ccSySGVh.s 			page 149


1135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_U1, _U2>()
1137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_U1, _U2>(),
1139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
1141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const tuple<_U1, _U2>& __in)
1142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a,
1143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	             static_cast<const _Tuple_impl<0, _U1, _U2>&>(__in))
1144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
1145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
1150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
1152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a, tuple<_U1, _U2>&& __in)
1153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, static_cast<_Tuple_impl<0, _U1, _U2>&&>(__in))
1154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
1155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1161:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
1163:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                        tuple<_U1, _U2>&& __in)
1164:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, static_cast<_Tuple_impl<0, _U1, _U2>&&>(__in))
1165:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
1166:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1167:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1168:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1169:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_U1, _U2>()
1170:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
1171:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_U1, _U2>(),
1172:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
1173:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         tuple(allocator_arg_t __tag, const _Alloc& __a,
1174:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const pair<_U1, _U2>& __in)
1175:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, __in.first, __in.second) { }
1176:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1177:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1178:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1179:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_U1, _U2>()
1180:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1181:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_U1, _U2>(),
1182:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1183:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
1184:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const pair<_U1, _U2>& __in)
1185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, __in.first, __in.second) { }
1186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1187:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1188:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1189:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1190:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
1191:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
ARM GAS  /tmp/ccSySGVh.s 			page 150


1192:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
1193:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         tuple(allocator_arg_t __tag, const _Alloc& __a, pair<_U1, _U2>&& __in)
1194:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::forward<_U1>(__in.first),
1195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		     std::forward<_U2>(__in.second)) { }
1196:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1197:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1198:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1199:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1200:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1201:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1202:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1203:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
1204:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                        pair<_U1, _U2>&& __in)
1205:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::forward<_U1>(__in.first),
1206:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		     std::forward<_U2>(__in.second)) { }
1207:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1208:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       tuple&
1209:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       operator=(const tuple& __in)
1210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
1211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	static_cast<_Inherited&>(*this) = __in;
1212:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return *this;
1213:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
1214:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1215:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       tuple&
1216:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       operator=(tuple&& __in)
1217:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(is_nothrow_move_assignable<_Inherited>::value)
1218:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
1219:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	static_cast<_Inherited&>(*this) = std::move(__in);
1220:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return *this;
1221:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
1222:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1223:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2>
1224:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         tuple&
1225:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(const tuple<_U1, _U2>& __in)
1226:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
1227:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  static_cast<_Inherited&>(*this) = __in;
1228:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
1229:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
1230:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1231:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2>
1232:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         tuple&
1233:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(tuple<_U1, _U2>&& __in)
1234:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
1235:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  static_cast<_Inherited&>(*this) = std::move(__in);
1236:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
1237:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
1238:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1239:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2>
1240:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         tuple&
1241:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(const pair<_U1, _U2>& __in)
1242:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
1243:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  this->_M_head(*this) = __in.first;
1244:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  this->_M_tail(*this)._M_head(*this) = __in.second;
1245:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
1246:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
1247:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1248:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2>
ARM GAS  /tmp/ccSySGVh.s 			page 151


1249:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         tuple&
1250:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(pair<_U1, _U2>&& __in)
1251:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
1252:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  this->_M_head(*this) = std::forward<_U1>(__in.first);
1253:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  this->_M_tail(*this)._M_head(*this) = std::forward<_U2>(__in.second);
1254:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
1255:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
1256:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1257:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       void
1258:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       swap(tuple& __in)
1259:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(noexcept(__in._M_swap(__in)))
1260:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       { _Inherited::_M_swap(__in); }
1261:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1262:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1263:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1264:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// class tuple_size
1265:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
1266:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct tuple_size<tuple<_Elements...>>
1267:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : public integral_constant<std::size_t, sizeof...(_Elements)> { };
1268:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1269:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #if __cplusplus > 201402L
1270:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template <typename _Tp>
1271:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     inline constexpr size_t tuple_size_v = tuple_size<_Tp>::value;
1272:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #endif
1273:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1274:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /**
1275:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * Recursive case for tuple_element: strip off the first element in
1276:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * the tuple and retrieve the (i-1)th element of the remaining tuple.
1277:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    */
1278:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t __i, typename _Head, typename... _Tail>
1279:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct tuple_element<__i, tuple<_Head, _Tail...> >
1280:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : tuple_element<__i - 1, tuple<_Tail...> > { };
1281:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1282:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /**
1283:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * Basis case for tuple_element: The first element is the one we're seeking.
1284:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    */
1285:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Head, typename... _Tail>
1286:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct tuple_element<0, tuple<_Head, _Tail...> >
1287:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1288:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef _Head type;
1289:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1290:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1291:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /**
1292:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * Error case for tuple_element: invalid index.
1293:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    */
1294:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<size_t __i>
1295:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct tuple_element<__i, tuple<>>
1296:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1297:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static_assert(__i < tuple_size<tuple<>>::value,
1298:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  "tuple index is in range");
1299:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1300:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1301:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t __i, typename _Head, typename... _Tail>
1302:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr _Head&
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
1305:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
ARM GAS  /tmp/ccSySGVh.s 			page 152


1306:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t __i, typename _Head, typename... _Tail>
1307:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr const _Head&
1308:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
1309:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
1310:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1311:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Return a reference to the ith element of a tuple.
1312:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t __i, typename... _Elements>
1313:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr __tuple_element_t<__i, tuple<_Elements...>>&
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     get(tuple<_Elements...>& __t) noexcept
 5410              		.loc 20 1314 0
 5411              		.cfi_startproc
 5412              		@ args = 0, pretend = 0, frame = 8
 5413              		@ frame_needed = 1, uses_anonymous_args = 0
 5414 0000 80B5     		push	{r7, lr}
 5415              	.LCFI294:
 5416              		.cfi_def_cfa_offset 8
 5417              		.cfi_offset 7, -8
 5418              		.cfi_offset 14, -4
 5419 0002 82B0     		sub	sp, sp, #8
 5420              	.LCFI295:
 5421              		.cfi_def_cfa_offset 16
 5422 0004 00AF     		add	r7, sp, #0
 5423              	.LCFI296:
 5424              		.cfi_def_cfa_register 7
 5425 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 5426              		.loc 20 1315 0
 5427 0008 7B68     		ldr	r3, [r7, #4]
 5428 000a 1800     		movs	r0, r3
 5429 000c FFF7FEFF 		bl	_ZSt12__get_helperILj0ER3PinJS1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 5430 0010 0300     		movs	r3, r0
 5431 0012 1800     		movs	r0, r3
 5432 0014 BD46     		mov	sp, r7
 5433 0016 02B0     		add	sp, sp, #8
 5434              		@ sp needed
 5435 0018 80BD     		pop	{r7, pc}
 5436              		.cfi_endproc
 5437              	.LFE3679:
 5439              		.section	.text._ZSt12__get_helperILj0ER3PinJS1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_Dp
 5440              		.align	1
 5441              		.weak	_ZSt12__get_helperILj0ER3PinJS1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 5442              		.syntax unified
 5443              		.code	16
 5444              		.thumb_func
 5445              		.fpu softvfp
 5447              	_ZSt12__get_helperILj0ER3PinJS1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 5448              	.LFB3680:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 5449              		.loc 20 1303 0
 5450              		.cfi_startproc
 5451              		@ args = 0, pretend = 0, frame = 8
 5452              		@ frame_needed = 1, uses_anonymous_args = 0
 5453 0000 80B5     		push	{r7, lr}
 5454              	.LCFI297:
 5455              		.cfi_def_cfa_offset 8
 5456              		.cfi_offset 7, -8
 5457              		.cfi_offset 14, -4
ARM GAS  /tmp/ccSySGVh.s 			page 153


 5458 0002 82B0     		sub	sp, sp, #8
 5459              	.LCFI298:
 5460              		.cfi_def_cfa_offset 16
 5461 0004 00AF     		add	r7, sp, #0
 5462              	.LCFI299:
 5463              		.cfi_def_cfa_register 7
 5464 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5465              		.loc 20 1304 0
 5466 0008 7B68     		ldr	r3, [r7, #4]
 5467 000a 1800     		movs	r0, r3
 5468 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_
 5469 0010 0300     		movs	r3, r0
 5470 0012 1800     		movs	r0, r3
 5471 0014 BD46     		mov	sp, r7
 5472 0016 02B0     		add	sp, sp, #8
 5473              		@ sp needed
 5474 0018 80BD     		pop	{r7, pc}
 5475              		.cfi_endproc
 5476              	.LFE3680:
 5478              		.section	.text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_,"axG",%progbits,_
 5479              		.align	1
 5480              		.weak	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_
 5481              		.syntax unified
 5482              		.code	16
 5483              		.thumb_func
 5484              		.fpu softvfp
 5486              	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_:
 5487              	.LFB3681:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5488              		.loc 20 195 0
 5489              		.cfi_startproc
 5490              		@ args = 0, pretend = 0, frame = 8
 5491              		@ frame_needed = 1, uses_anonymous_args = 0
 5492 0000 80B5     		push	{r7, lr}
 5493              	.LCFI300:
 5494              		.cfi_def_cfa_offset 8
 5495              		.cfi_offset 7, -8
 5496              		.cfi_offset 14, -4
 5497 0002 82B0     		sub	sp, sp, #8
 5498              	.LCFI301:
 5499              		.cfi_def_cfa_offset 16
 5500 0004 00AF     		add	r7, sp, #0
 5501              	.LCFI302:
 5502              		.cfi_def_cfa_register 7
 5503 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5504              		.loc 20 195 0
 5505 0008 7B68     		ldr	r3, [r7, #4]
 5506 000a 1C33     		adds	r3, r3, #28
 5507 000c 1800     		movs	r0, r3
 5508 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj0ER3PinLb0EE7_M_headERS2_
 5509 0012 0300     		movs	r3, r0
 5510 0014 1800     		movs	r0, r3
 5511 0016 BD46     		mov	sp, r7
 5512 0018 02B0     		add	sp, sp, #8
 5513              		@ sp needed
ARM GAS  /tmp/ccSySGVh.s 			page 154


 5514 001a 80BD     		pop	{r7, pc}
 5515              		.cfi_endproc
 5516              	.LFE3681:
 5518              		.section	.text._ZNSt10_Head_baseILj0ER3PinLb0EE7_M_headERS2_,"axG",%progbits,_ZNSt10_Head_baseILj0
 5519              		.align	1
 5520              		.weak	_ZNSt10_Head_baseILj0ER3PinLb0EE7_M_headERS2_
 5521              		.syntax unified
 5522              		.code	16
 5523              		.thumb_func
 5524              		.fpu softvfp
 5526              	_ZNSt10_Head_baseILj0ER3PinLb0EE7_M_headERS2_:
 5527              	.LFB3682:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5528              		.loc 20 160 0
 5529              		.cfi_startproc
 5530              		@ args = 0, pretend = 0, frame = 8
 5531              		@ frame_needed = 1, uses_anonymous_args = 0
 5532 0000 80B5     		push	{r7, lr}
 5533              	.LCFI303:
 5534              		.cfi_def_cfa_offset 8
 5535              		.cfi_offset 7, -8
 5536              		.cfi_offset 14, -4
 5537 0002 82B0     		sub	sp, sp, #8
 5538              	.LCFI304:
 5539              		.cfi_def_cfa_offset 16
 5540 0004 00AF     		add	r7, sp, #0
 5541              	.LCFI305:
 5542              		.cfi_def_cfa_register 7
 5543 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5544              		.loc 20 160 0
 5545 0008 7B68     		ldr	r3, [r7, #4]
 5546 000a 1B68     		ldr	r3, [r3]
 5547 000c 1800     		movs	r0, r3
 5548 000e BD46     		mov	sp, r7
 5549 0010 02B0     		add	sp, sp, #8
 5550              		@ sp needed
 5551 0012 80BD     		pop	{r7, pc}
 5552              		.cfi_endproc
 5553              	.LFE3682:
 5555              		.section	.text._ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EE
 5556              		.align	1
 5557              		.weak	_ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS
 5558              		.syntax unified
 5559              		.code	16
 5560              		.thumb_func
 5561              		.fpu softvfp
 5563              	_ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:
 5564              	.LFB3678:
1316:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1317:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Return a const reference to the ith element of a const tuple.
1318:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t __i, typename... _Elements>
1319:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
1320:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     get(const tuple<_Elements...>& __t) noexcept
1321:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
1322:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1323:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Return an rvalue reference to the ith element of a tuple rvalue.
ARM GAS  /tmp/ccSySGVh.s 			page 155


1324:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t __i, typename... _Elements>
1325:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr __tuple_element_t<__i, tuple<_Elements...>>&&
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     get(tuple<_Elements...>&& __t) noexcept
 5565              		.loc 20 1326 0
 5566              		.cfi_startproc
 5567              		@ args = 0, pretend = 0, frame = 8
 5568              		@ frame_needed = 1, uses_anonymous_args = 0
 5569 0000 80B5     		push	{r7, lr}
 5570              	.LCFI306:
 5571              		.cfi_def_cfa_offset 8
 5572              		.cfi_offset 7, -8
 5573              		.cfi_offset 14, -4
 5574 0002 82B0     		sub	sp, sp, #8
 5575              	.LCFI307:
 5576              		.cfi_def_cfa_offset 16
 5577 0004 00AF     		add	r7, sp, #0
 5578              	.LCFI308:
 5579              		.cfi_def_cfa_register 7
 5580 0006 7860     		str	r0, [r7, #4]
1327:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1328:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef __tuple_element_t<__i, tuple<_Elements...>> __element_type;
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return std::forward<__element_type&&>(std::get<__i>(__t));
 5581              		.loc 20 1329 0
 5582 0008 7B68     		ldr	r3, [r7, #4]
 5583 000a 1800     		movs	r0, r3
 5584 000c FFF7FEFF 		bl	_ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
 5585 0010 0300     		movs	r3, r0
 5586 0012 1800     		movs	r0, r3
 5587 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 5588 0018 0300     		movs	r3, r0
1330:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 5589              		.loc 20 1330 0
 5590 001a 1800     		movs	r0, r3
 5591 001c BD46     		mov	sp, r7
 5592 001e 02B0     		add	sp, sp, #8
 5593              		@ sp needed
 5594 0020 80BD     		pop	{r7, pc}
 5595              		.cfi_endproc
 5596              	.LFE3678:
 5598              		.section	.text._ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE,"axG",%progbits,_ZSt7forwar
 5599              		.align	1
 5600              		.weak	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 5601              		.syntax unified
 5602              		.code	16
 5603              		.thumb_func
 5604              		.fpu softvfp
 5606              	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE:
 5607              	.LFB3683:
 5608              		.file 21 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // Move, forward and identity for C++11 + swap -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // Copyright (C) 2007-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // Free Software Foundation; either version 3, or (at your option)
ARM GAS  /tmp/ccSySGVh.s 			page 156


   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // any later version.
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // You should have received a copy of the GNU General Public License and
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // <http://www.gnu.org/licenses/>.
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** /** @file bits/move.h
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****  *  This is an internal header file, included by other library headers.
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****  *  Do not attempt to use it directly. @headername{utility}
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****  */
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** #ifndef _MOVE_H
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** #define _MOVE_H 1
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** #include <bits/c++config.h>
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** #include <bits/concept_check.h>
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** namespace std _GLIBCXX_VISIBILITY(default)
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** {
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****   // Used, in C++03 mode too, by allocators, etc.
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****   /**
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    *  @brief Same as C++11 std::addressof
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    *  @ingroup utilities
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    */
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****   template<typename _Tp>
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****     inline _GLIBCXX_CONSTEXPR _Tp*
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****     __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****     { return __builtin_addressof(__r); }
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** _GLIBCXX_END_NAMESPACE_VERSION
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** } // namespace
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** #if __cplusplus >= 201103L
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** #include <type_traits> // Brings in std::declval too.
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** namespace std _GLIBCXX_VISIBILITY(default)
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** {
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****   /**
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    *  @addtogroup utilities
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    *  @{
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    */
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****   /**
ARM GAS  /tmp/ccSySGVh.s 			page 157


  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    *  @brief  Forward an lvalue.
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    *  @return The parameter cast to the specified type.
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    *
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    *  This function is used to implement "perfect forwarding".
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    */
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****   template<typename _Tp>
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****     constexpr _Tp&&
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****     forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 5609              		.loc 21 73 0
 5610              		.cfi_startproc
 5611              		@ args = 0, pretend = 0, frame = 8
 5612              		@ frame_needed = 1, uses_anonymous_args = 0
 5613 0000 80B5     		push	{r7, lr}
 5614              	.LCFI309:
 5615              		.cfi_def_cfa_offset 8
 5616              		.cfi_offset 7, -8
 5617              		.cfi_offset 14, -4
 5618 0002 82B0     		sub	sp, sp, #8
 5619              	.LCFI310:
 5620              		.cfi_def_cfa_offset 16
 5621 0004 00AF     		add	r7, sp, #0
 5622              	.LCFI311:
 5623              		.cfi_def_cfa_register 7
 5624 0006 7860     		str	r0, [r7, #4]
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****     { return static_cast<_Tp&&>(__t); }
 5625              		.loc 21 74 0
 5626 0008 7B68     		ldr	r3, [r7, #4]
 5627 000a 1800     		movs	r0, r3
 5628 000c BD46     		mov	sp, r7
 5629 000e 02B0     		add	sp, sp, #8
 5630              		@ sp needed
 5631 0010 80BD     		pop	{r7, pc}
 5632              		.cfi_endproc
 5633              	.LFE3683:
 5635              		.section	.text._ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EE
 5636              		.align	1
 5637              		.weak	_ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS
 5638              		.syntax unified
 5639              		.code	16
 5640              		.thumb_func
 5641              		.fpu softvfp
 5643              	_ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:
 5644              	.LFB3685:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 5645              		.loc 20 1314 0
 5646              		.cfi_startproc
 5647              		@ args = 0, pretend = 0, frame = 8
 5648              		@ frame_needed = 1, uses_anonymous_args = 0
 5649 0000 80B5     		push	{r7, lr}
 5650              	.LCFI312:
 5651              		.cfi_def_cfa_offset 8
 5652              		.cfi_offset 7, -8
 5653              		.cfi_offset 14, -4
 5654 0002 82B0     		sub	sp, sp, #8
 5655              	.LCFI313:
 5656              		.cfi_def_cfa_offset 16
 5657 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccSySGVh.s 			page 158


 5658              	.LCFI314:
 5659              		.cfi_def_cfa_register 7
 5660 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5661              		.loc 20 1315 0
 5662 0008 7B68     		ldr	r3, [r7, #4]
 5663 000a 1800     		movs	r0, r3
 5664 000c FFF7FEFF 		bl	_ZSt12__get_helperILj1ER3PinJS1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 5665 0010 0300     		movs	r3, r0
 5666 0012 1800     		movs	r0, r3
 5667 0014 BD46     		mov	sp, r7
 5668 0016 02B0     		add	sp, sp, #8
 5669              		@ sp needed
 5670 0018 80BD     		pop	{r7, pc}
 5671              		.cfi_endproc
 5672              	.LFE3685:
 5674              		.section	.text._ZSt12__get_helperILj1ER3PinJS1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_
 5675              		.align	1
 5676              		.weak	_ZSt12__get_helperILj1ER3PinJS1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 5677              		.syntax unified
 5678              		.code	16
 5679              		.thumb_func
 5680              		.fpu softvfp
 5682              	_ZSt12__get_helperILj1ER3PinJS1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 5683              	.LFB3686:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 5684              		.loc 20 1303 0
 5685              		.cfi_startproc
 5686              		@ args = 0, pretend = 0, frame = 8
 5687              		@ frame_needed = 1, uses_anonymous_args = 0
 5688 0000 80B5     		push	{r7, lr}
 5689              	.LCFI315:
 5690              		.cfi_def_cfa_offset 8
 5691              		.cfi_offset 7, -8
 5692              		.cfi_offset 14, -4
 5693 0002 82B0     		sub	sp, sp, #8
 5694              	.LCFI316:
 5695              		.cfi_def_cfa_offset 16
 5696 0004 00AF     		add	r7, sp, #0
 5697              	.LCFI317:
 5698              		.cfi_def_cfa_register 7
 5699 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5700              		.loc 20 1304 0
 5701 0008 7B68     		ldr	r3, [r7, #4]
 5702 000a 1800     		movs	r0, r3
 5703 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EE7_M_headERS2_
 5704 0010 0300     		movs	r3, r0
 5705 0012 1800     		movs	r0, r3
 5706 0014 BD46     		mov	sp, r7
 5707 0016 02B0     		add	sp, sp, #8
 5708              		@ sp needed
 5709 0018 80BD     		pop	{r7, pc}
 5710              		.cfi_endproc
 5711              	.LFE3686:
 5713              		.section	.text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EE7_M_headERS2_,"axG",%progbits,_ZNS
 5714              		.align	1
ARM GAS  /tmp/ccSySGVh.s 			page 159


 5715              		.weak	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EE7_M_headERS2_
 5716              		.syntax unified
 5717              		.code	16
 5718              		.thumb_func
 5719              		.fpu softvfp
 5721              	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EE7_M_headERS2_:
 5722              	.LFB3687:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5723              		.loc 20 195 0
 5724              		.cfi_startproc
 5725              		@ args = 0, pretend = 0, frame = 8
 5726              		@ frame_needed = 1, uses_anonymous_args = 0
 5727 0000 80B5     		push	{r7, lr}
 5728              	.LCFI318:
 5729              		.cfi_def_cfa_offset 8
 5730              		.cfi_offset 7, -8
 5731              		.cfi_offset 14, -4
 5732 0002 82B0     		sub	sp, sp, #8
 5733              	.LCFI319:
 5734              		.cfi_def_cfa_offset 16
 5735 0004 00AF     		add	r7, sp, #0
 5736              	.LCFI320:
 5737              		.cfi_def_cfa_register 7
 5738 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5739              		.loc 20 195 0
 5740 0008 7B68     		ldr	r3, [r7, #4]
 5741 000a 1833     		adds	r3, r3, #24
 5742 000c 1800     		movs	r0, r3
 5743 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj1ER3PinLb0EE7_M_headERS2_
 5744 0012 0300     		movs	r3, r0
 5745 0014 1800     		movs	r0, r3
 5746 0016 BD46     		mov	sp, r7
 5747 0018 02B0     		add	sp, sp, #8
 5748              		@ sp needed
 5749 001a 80BD     		pop	{r7, pc}
 5750              		.cfi_endproc
 5751              	.LFE3687:
 5753              		.section	.text._ZNSt10_Head_baseILj1ER3PinLb0EE7_M_headERS2_,"axG",%progbits,_ZNSt10_Head_baseILj1
 5754              		.align	1
 5755              		.weak	_ZNSt10_Head_baseILj1ER3PinLb0EE7_M_headERS2_
 5756              		.syntax unified
 5757              		.code	16
 5758              		.thumb_func
 5759              		.fpu softvfp
 5761              	_ZNSt10_Head_baseILj1ER3PinLb0EE7_M_headERS2_:
 5762              	.LFB3688:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5763              		.loc 20 160 0
 5764              		.cfi_startproc
 5765              		@ args = 0, pretend = 0, frame = 8
 5766              		@ frame_needed = 1, uses_anonymous_args = 0
 5767 0000 80B5     		push	{r7, lr}
 5768              	.LCFI321:
 5769              		.cfi_def_cfa_offset 8
 5770              		.cfi_offset 7, -8
 5771              		.cfi_offset 14, -4
ARM GAS  /tmp/ccSySGVh.s 			page 160


 5772 0002 82B0     		sub	sp, sp, #8
 5773              	.LCFI322:
 5774              		.cfi_def_cfa_offset 16
 5775 0004 00AF     		add	r7, sp, #0
 5776              	.LCFI323:
 5777              		.cfi_def_cfa_register 7
 5778 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5779              		.loc 20 160 0
 5780 0008 7B68     		ldr	r3, [r7, #4]
 5781 000a 1B68     		ldr	r3, [r3]
 5782 000c 1800     		movs	r0, r3
 5783 000e BD46     		mov	sp, r7
 5784 0010 02B0     		add	sp, sp, #8
 5785              		@ sp needed
 5786 0012 80BD     		pop	{r7, pc}
 5787              		.cfi_endproc
 5788              	.LFE3688:
 5790              		.section	.text._ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EE
 5791              		.align	1
 5792              		.weak	_ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS
 5793              		.syntax unified
 5794              		.code	16
 5795              		.thumb_func
 5796              		.fpu softvfp
 5798              	_ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:
 5799              	.LFB3684:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 5800              		.loc 20 1326 0
 5801              		.cfi_startproc
 5802              		@ args = 0, pretend = 0, frame = 8
 5803              		@ frame_needed = 1, uses_anonymous_args = 0
 5804 0000 80B5     		push	{r7, lr}
 5805              	.LCFI324:
 5806              		.cfi_def_cfa_offset 8
 5807              		.cfi_offset 7, -8
 5808              		.cfi_offset 14, -4
 5809 0002 82B0     		sub	sp, sp, #8
 5810              	.LCFI325:
 5811              		.cfi_def_cfa_offset 16
 5812 0004 00AF     		add	r7, sp, #0
 5813              	.LCFI326:
 5814              		.cfi_def_cfa_register 7
 5815 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 5816              		.loc 20 1329 0
 5817 0008 7B68     		ldr	r3, [r7, #4]
 5818 000a 1800     		movs	r0, r3
 5819 000c FFF7FEFF 		bl	_ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
 5820 0010 0300     		movs	r3, r0
 5821 0012 1800     		movs	r0, r3
 5822 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 5823 0018 0300     		movs	r3, r0
 5824              		.loc 20 1330 0
 5825 001a 1800     		movs	r0, r3
 5826 001c BD46     		mov	sp, r7
 5827 001e 02B0     		add	sp, sp, #8
ARM GAS  /tmp/ccSySGVh.s 			page 161


 5828              		@ sp needed
 5829 0020 80BD     		pop	{r7, pc}
 5830              		.cfi_endproc
 5831              	.LFE3684:
 5833              		.section	.text._ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EE
 5834              		.align	1
 5835              		.weak	_ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS
 5836              		.syntax unified
 5837              		.code	16
 5838              		.thumb_func
 5839              		.fpu softvfp
 5841              	_ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:
 5842              	.LFB3690:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 5843              		.loc 20 1314 0
 5844              		.cfi_startproc
 5845              		@ args = 0, pretend = 0, frame = 8
 5846              		@ frame_needed = 1, uses_anonymous_args = 0
 5847 0000 80B5     		push	{r7, lr}
 5848              	.LCFI327:
 5849              		.cfi_def_cfa_offset 8
 5850              		.cfi_offset 7, -8
 5851              		.cfi_offset 14, -4
 5852 0002 82B0     		sub	sp, sp, #8
 5853              	.LCFI328:
 5854              		.cfi_def_cfa_offset 16
 5855 0004 00AF     		add	r7, sp, #0
 5856              	.LCFI329:
 5857              		.cfi_def_cfa_register 7
 5858 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5859              		.loc 20 1315 0
 5860 0008 7B68     		ldr	r3, [r7, #4]
 5861 000a 1800     		movs	r0, r3
 5862 000c FFF7FEFF 		bl	_ZSt12__get_helperILj2ER3PinJS1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 5863 0010 0300     		movs	r3, r0
 5864 0012 1800     		movs	r0, r3
 5865 0014 BD46     		mov	sp, r7
 5866 0016 02B0     		add	sp, sp, #8
 5867              		@ sp needed
 5868 0018 80BD     		pop	{r7, pc}
 5869              		.cfi_endproc
 5870              	.LFE3690:
 5872              		.section	.text._ZSt12__get_helperILj2ER3PinJS1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE,
 5873              		.align	1
 5874              		.weak	_ZSt12__get_helperILj2ER3PinJS1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 5875              		.syntax unified
 5876              		.code	16
 5877              		.thumb_func
 5878              		.fpu softvfp
 5880              	_ZSt12__get_helperILj2ER3PinJS1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 5881              	.LFB3691:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 5882              		.loc 20 1303 0
 5883              		.cfi_startproc
 5884              		@ args = 0, pretend = 0, frame = 8
 5885              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccSySGVh.s 			page 162


 5886 0000 80B5     		push	{r7, lr}
 5887              	.LCFI330:
 5888              		.cfi_def_cfa_offset 8
 5889              		.cfi_offset 7, -8
 5890              		.cfi_offset 14, -4
 5891 0002 82B0     		sub	sp, sp, #8
 5892              	.LCFI331:
 5893              		.cfi_def_cfa_offset 16
 5894 0004 00AF     		add	r7, sp, #0
 5895              	.LCFI332:
 5896              		.cfi_def_cfa_register 7
 5897 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5898              		.loc 20 1304 0
 5899 0008 7B68     		ldr	r3, [r7, #4]
 5900 000a 1800     		movs	r0, r3
 5901 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EE7_M_headERS2_
 5902 0010 0300     		movs	r3, r0
 5903 0012 1800     		movs	r0, r3
 5904 0014 BD46     		mov	sp, r7
 5905 0016 02B0     		add	sp, sp, #8
 5906              		@ sp needed
 5907 0018 80BD     		pop	{r7, pc}
 5908              		.cfi_endproc
 5909              	.LFE3691:
 5911              		.section	.text._ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EE7_M_headERS2_,"axG",%progbits,_ZNSt11
 5912              		.align	1
 5913              		.weak	_ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EE7_M_headERS2_
 5914              		.syntax unified
 5915              		.code	16
 5916              		.thumb_func
 5917              		.fpu softvfp
 5919              	_ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EE7_M_headERS2_:
 5920              	.LFB3692:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5921              		.loc 20 195 0
 5922              		.cfi_startproc
 5923              		@ args = 0, pretend = 0, frame = 8
 5924              		@ frame_needed = 1, uses_anonymous_args = 0
 5925 0000 80B5     		push	{r7, lr}
 5926              	.LCFI333:
 5927              		.cfi_def_cfa_offset 8
 5928              		.cfi_offset 7, -8
 5929              		.cfi_offset 14, -4
 5930 0002 82B0     		sub	sp, sp, #8
 5931              	.LCFI334:
 5932              		.cfi_def_cfa_offset 16
 5933 0004 00AF     		add	r7, sp, #0
 5934              	.LCFI335:
 5935              		.cfi_def_cfa_register 7
 5936 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5937              		.loc 20 195 0
 5938 0008 7B68     		ldr	r3, [r7, #4]
 5939 000a 1433     		adds	r3, r3, #20
 5940 000c 1800     		movs	r0, r3
 5941 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj2ER3PinLb0EE7_M_headERS2_
ARM GAS  /tmp/ccSySGVh.s 			page 163


 5942 0012 0300     		movs	r3, r0
 5943 0014 1800     		movs	r0, r3
 5944 0016 BD46     		mov	sp, r7
 5945 0018 02B0     		add	sp, sp, #8
 5946              		@ sp needed
 5947 001a 80BD     		pop	{r7, pc}
 5948              		.cfi_endproc
 5949              	.LFE3692:
 5951              		.section	.text._ZNSt10_Head_baseILj2ER3PinLb0EE7_M_headERS2_,"axG",%progbits,_ZNSt10_Head_baseILj2
 5952              		.align	1
 5953              		.weak	_ZNSt10_Head_baseILj2ER3PinLb0EE7_M_headERS2_
 5954              		.syntax unified
 5955              		.code	16
 5956              		.thumb_func
 5957              		.fpu softvfp
 5959              	_ZNSt10_Head_baseILj2ER3PinLb0EE7_M_headERS2_:
 5960              	.LFB3693:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5961              		.loc 20 160 0
 5962              		.cfi_startproc
 5963              		@ args = 0, pretend = 0, frame = 8
 5964              		@ frame_needed = 1, uses_anonymous_args = 0
 5965 0000 80B5     		push	{r7, lr}
 5966              	.LCFI336:
 5967              		.cfi_def_cfa_offset 8
 5968              		.cfi_offset 7, -8
 5969              		.cfi_offset 14, -4
 5970 0002 82B0     		sub	sp, sp, #8
 5971              	.LCFI337:
 5972              		.cfi_def_cfa_offset 16
 5973 0004 00AF     		add	r7, sp, #0
 5974              	.LCFI338:
 5975              		.cfi_def_cfa_register 7
 5976 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5977              		.loc 20 160 0
 5978 0008 7B68     		ldr	r3, [r7, #4]
 5979 000a 1B68     		ldr	r3, [r3]
 5980 000c 1800     		movs	r0, r3
 5981 000e BD46     		mov	sp, r7
 5982 0010 02B0     		add	sp, sp, #8
 5983              		@ sp needed
 5984 0012 80BD     		pop	{r7, pc}
 5985              		.cfi_endproc
 5986              	.LFE3693:
 5988              		.section	.text._ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EE
 5989              		.align	1
 5990              		.weak	_ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS
 5991              		.syntax unified
 5992              		.code	16
 5993              		.thumb_func
 5994              		.fpu softvfp
 5996              	_ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:
 5997              	.LFB3689:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 5998              		.loc 20 1326 0
 5999              		.cfi_startproc
ARM GAS  /tmp/ccSySGVh.s 			page 164


 6000              		@ args = 0, pretend = 0, frame = 8
 6001              		@ frame_needed = 1, uses_anonymous_args = 0
 6002 0000 80B5     		push	{r7, lr}
 6003              	.LCFI339:
 6004              		.cfi_def_cfa_offset 8
 6005              		.cfi_offset 7, -8
 6006              		.cfi_offset 14, -4
 6007 0002 82B0     		sub	sp, sp, #8
 6008              	.LCFI340:
 6009              		.cfi_def_cfa_offset 16
 6010 0004 00AF     		add	r7, sp, #0
 6011              	.LCFI341:
 6012              		.cfi_def_cfa_register 7
 6013 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 6014              		.loc 20 1329 0
 6015 0008 7B68     		ldr	r3, [r7, #4]
 6016 000a 1800     		movs	r0, r3
 6017 000c FFF7FEFF 		bl	_ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
 6018 0010 0300     		movs	r3, r0
 6019 0012 1800     		movs	r0, r3
 6020 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 6021 0018 0300     		movs	r3, r0
 6022              		.loc 20 1330 0
 6023 001a 1800     		movs	r0, r3
 6024 001c BD46     		mov	sp, r7
 6025 001e 02B0     		add	sp, sp, #8
 6026              		@ sp needed
 6027 0020 80BD     		pop	{r7, pc}
 6028              		.cfi_endproc
 6029              	.LFE3689:
 6031              		.section	.text._ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EE
 6032              		.align	1
 6033              		.weak	_ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS
 6034              		.syntax unified
 6035              		.code	16
 6036              		.thumb_func
 6037              		.fpu softvfp
 6039              	_ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:
 6040              	.LFB3695:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 6041              		.loc 20 1314 0
 6042              		.cfi_startproc
 6043              		@ args = 0, pretend = 0, frame = 8
 6044              		@ frame_needed = 1, uses_anonymous_args = 0
 6045 0000 80B5     		push	{r7, lr}
 6046              	.LCFI342:
 6047              		.cfi_def_cfa_offset 8
 6048              		.cfi_offset 7, -8
 6049              		.cfi_offset 14, -4
 6050 0002 82B0     		sub	sp, sp, #8
 6051              	.LCFI343:
 6052              		.cfi_def_cfa_offset 16
 6053 0004 00AF     		add	r7, sp, #0
 6054              	.LCFI344:
 6055              		.cfi_def_cfa_register 7
 6056 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 165


1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6057              		.loc 20 1315 0
 6058 0008 7B68     		ldr	r3, [r7, #4]
 6059 000a 1800     		movs	r0, r3
 6060 000c FFF7FEFF 		bl	_ZSt12__get_helperILj3ER3PinJS1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 6061 0010 0300     		movs	r3, r0
 6062 0012 1800     		movs	r0, r3
 6063 0014 BD46     		mov	sp, r7
 6064 0016 02B0     		add	sp, sp, #8
 6065              		@ sp needed
 6066 0018 80BD     		pop	{r7, pc}
 6067              		.cfi_endproc
 6068              	.LFE3695:
 6070              		.section	.text._ZSt12__get_helperILj3ER3PinJS1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE,"ax
 6071              		.align	1
 6072              		.weak	_ZSt12__get_helperILj3ER3PinJS1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 6073              		.syntax unified
 6074              		.code	16
 6075              		.thumb_func
 6076              		.fpu softvfp
 6078              	_ZSt12__get_helperILj3ER3PinJS1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 6079              	.LFB3696:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 6080              		.loc 20 1303 0
 6081              		.cfi_startproc
 6082              		@ args = 0, pretend = 0, frame = 8
 6083              		@ frame_needed = 1, uses_anonymous_args = 0
 6084 0000 80B5     		push	{r7, lr}
 6085              	.LCFI345:
 6086              		.cfi_def_cfa_offset 8
 6087              		.cfi_offset 7, -8
 6088              		.cfi_offset 14, -4
 6089 0002 82B0     		sub	sp, sp, #8
 6090              	.LCFI346:
 6091              		.cfi_def_cfa_offset 16
 6092 0004 00AF     		add	r7, sp, #0
 6093              	.LCFI347:
 6094              		.cfi_def_cfa_register 7
 6095 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6096              		.loc 20 1304 0
 6097 0008 7B68     		ldr	r3, [r7, #4]
 6098 000a 1800     		movs	r0, r3
 6099 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EE7_M_headERS2_
 6100 0010 0300     		movs	r3, r0
 6101 0012 1800     		movs	r0, r3
 6102 0014 BD46     		mov	sp, r7
 6103 0016 02B0     		add	sp, sp, #8
 6104              		@ sp needed
 6105 0018 80BD     		pop	{r7, pc}
 6106              		.cfi_endproc
 6107              	.LFE3696:
 6109              		.section	.text._ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EE7_M_headERS2_,"axG",%progbits,_ZNSt11_Tu
 6110              		.align	1
 6111              		.weak	_ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EE7_M_headERS2_
 6112              		.syntax unified
 6113              		.code	16
ARM GAS  /tmp/ccSySGVh.s 			page 166


 6114              		.thumb_func
 6115              		.fpu softvfp
 6117              	_ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EE7_M_headERS2_:
 6118              	.LFB3697:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6119              		.loc 20 195 0
 6120              		.cfi_startproc
 6121              		@ args = 0, pretend = 0, frame = 8
 6122              		@ frame_needed = 1, uses_anonymous_args = 0
 6123 0000 80B5     		push	{r7, lr}
 6124              	.LCFI348:
 6125              		.cfi_def_cfa_offset 8
 6126              		.cfi_offset 7, -8
 6127              		.cfi_offset 14, -4
 6128 0002 82B0     		sub	sp, sp, #8
 6129              	.LCFI349:
 6130              		.cfi_def_cfa_offset 16
 6131 0004 00AF     		add	r7, sp, #0
 6132              	.LCFI350:
 6133              		.cfi_def_cfa_register 7
 6134 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6135              		.loc 20 195 0
 6136 0008 7B68     		ldr	r3, [r7, #4]
 6137 000a 1033     		adds	r3, r3, #16
 6138 000c 1800     		movs	r0, r3
 6139 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj3ER3PinLb0EE7_M_headERS2_
 6140 0012 0300     		movs	r3, r0
 6141 0014 1800     		movs	r0, r3
 6142 0016 BD46     		mov	sp, r7
 6143 0018 02B0     		add	sp, sp, #8
 6144              		@ sp needed
 6145 001a 80BD     		pop	{r7, pc}
 6146              		.cfi_endproc
 6147              	.LFE3697:
 6149              		.section	.text._ZNSt10_Head_baseILj3ER3PinLb0EE7_M_headERS2_,"axG",%progbits,_ZNSt10_Head_baseILj3
 6150              		.align	1
 6151              		.weak	_ZNSt10_Head_baseILj3ER3PinLb0EE7_M_headERS2_
 6152              		.syntax unified
 6153              		.code	16
 6154              		.thumb_func
 6155              		.fpu softvfp
 6157              	_ZNSt10_Head_baseILj3ER3PinLb0EE7_M_headERS2_:
 6158              	.LFB3698:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6159              		.loc 20 160 0
 6160              		.cfi_startproc
 6161              		@ args = 0, pretend = 0, frame = 8
 6162              		@ frame_needed = 1, uses_anonymous_args = 0
 6163 0000 80B5     		push	{r7, lr}
 6164              	.LCFI351:
 6165              		.cfi_def_cfa_offset 8
 6166              		.cfi_offset 7, -8
 6167              		.cfi_offset 14, -4
 6168 0002 82B0     		sub	sp, sp, #8
 6169              	.LCFI352:
 6170              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccSySGVh.s 			page 167


 6171 0004 00AF     		add	r7, sp, #0
 6172              	.LCFI353:
 6173              		.cfi_def_cfa_register 7
 6174 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6175              		.loc 20 160 0
 6176 0008 7B68     		ldr	r3, [r7, #4]
 6177 000a 1B68     		ldr	r3, [r3]
 6178 000c 1800     		movs	r0, r3
 6179 000e BD46     		mov	sp, r7
 6180 0010 02B0     		add	sp, sp, #8
 6181              		@ sp needed
 6182 0012 80BD     		pop	{r7, pc}
 6183              		.cfi_endproc
 6184              	.LFE3698:
 6186              		.section	.text._ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EE
 6187              		.align	1
 6188              		.weak	_ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS
 6189              		.syntax unified
 6190              		.code	16
 6191              		.thumb_func
 6192              		.fpu softvfp
 6194              	_ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:
 6195              	.LFB3694:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 6196              		.loc 20 1326 0
 6197              		.cfi_startproc
 6198              		@ args = 0, pretend = 0, frame = 8
 6199              		@ frame_needed = 1, uses_anonymous_args = 0
 6200 0000 80B5     		push	{r7, lr}
 6201              	.LCFI354:
 6202              		.cfi_def_cfa_offset 8
 6203              		.cfi_offset 7, -8
 6204              		.cfi_offset 14, -4
 6205 0002 82B0     		sub	sp, sp, #8
 6206              	.LCFI355:
 6207              		.cfi_def_cfa_offset 16
 6208 0004 00AF     		add	r7, sp, #0
 6209              	.LCFI356:
 6210              		.cfi_def_cfa_register 7
 6211 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 6212              		.loc 20 1329 0
 6213 0008 7B68     		ldr	r3, [r7, #4]
 6214 000a 1800     		movs	r0, r3
 6215 000c FFF7FEFF 		bl	_ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
 6216 0010 0300     		movs	r3, r0
 6217 0012 1800     		movs	r0, r3
 6218 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 6219 0018 0300     		movs	r3, r0
 6220              		.loc 20 1330 0
 6221 001a 1800     		movs	r0, r3
 6222 001c BD46     		mov	sp, r7
 6223 001e 02B0     		add	sp, sp, #8
 6224              		@ sp needed
 6225 0020 80BD     		pop	{r7, pc}
 6226              		.cfi_endproc
ARM GAS  /tmp/ccSySGVh.s 			page 168


 6227              	.LFE3694:
 6229              		.section	.text._ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EE
 6230              		.align	1
 6231              		.weak	_ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS
 6232              		.syntax unified
 6233              		.code	16
 6234              		.thumb_func
 6235              		.fpu softvfp
 6237              	_ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:
 6238              	.LFB3700:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 6239              		.loc 20 1314 0
 6240              		.cfi_startproc
 6241              		@ args = 0, pretend = 0, frame = 8
 6242              		@ frame_needed = 1, uses_anonymous_args = 0
 6243 0000 80B5     		push	{r7, lr}
 6244              	.LCFI357:
 6245              		.cfi_def_cfa_offset 8
 6246              		.cfi_offset 7, -8
 6247              		.cfi_offset 14, -4
 6248 0002 82B0     		sub	sp, sp, #8
 6249              	.LCFI358:
 6250              		.cfi_def_cfa_offset 16
 6251 0004 00AF     		add	r7, sp, #0
 6252              	.LCFI359:
 6253              		.cfi_def_cfa_register 7
 6254 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6255              		.loc 20 1315 0
 6256 0008 7B68     		ldr	r3, [r7, #4]
 6257 000a 1800     		movs	r0, r3
 6258 000c FFF7FEFF 		bl	_ZSt12__get_helperILj4ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 6259 0010 0300     		movs	r3, r0
 6260 0012 1800     		movs	r0, r3
 6261 0014 BD46     		mov	sp, r7
 6262 0016 02B0     		add	sp, sp, #8
 6263              		@ sp needed
 6264 0018 80BD     		pop	{r7, pc}
 6265              		.cfi_endproc
 6266              	.LFE3700:
 6268              		.section	.text._ZSt12__get_helperILj4ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE,"axG",
 6269              		.align	1
 6270              		.weak	_ZSt12__get_helperILj4ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 6271              		.syntax unified
 6272              		.code	16
 6273              		.thumb_func
 6274              		.fpu softvfp
 6276              	_ZSt12__get_helperILj4ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 6277              	.LFB3701:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 6278              		.loc 20 1303 0
 6279              		.cfi_startproc
 6280              		@ args = 0, pretend = 0, frame = 8
 6281              		@ frame_needed = 1, uses_anonymous_args = 0
 6282 0000 80B5     		push	{r7, lr}
 6283              	.LCFI360:
 6284              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccSySGVh.s 			page 169


 6285              		.cfi_offset 7, -8
 6286              		.cfi_offset 14, -4
 6287 0002 82B0     		sub	sp, sp, #8
 6288              	.LCFI361:
 6289              		.cfi_def_cfa_offset 16
 6290 0004 00AF     		add	r7, sp, #0
 6291              	.LCFI362:
 6292              		.cfi_def_cfa_register 7
 6293 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6294              		.loc 20 1304 0
 6295 0008 7B68     		ldr	r3, [r7, #4]
 6296 000a 1800     		movs	r0, r3
 6297 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EE7_M_headERS2_
 6298 0010 0300     		movs	r3, r0
 6299 0012 1800     		movs	r0, r3
 6300 0014 BD46     		mov	sp, r7
 6301 0016 02B0     		add	sp, sp, #8
 6302              		@ sp needed
 6303 0018 80BD     		pop	{r7, pc}
 6304              		.cfi_endproc
 6305              	.LFE3701:
 6307              		.section	.text._ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EE7_M_headERS2_,"axG",%progbits,_ZNSt11_Tuple
 6308              		.align	1
 6309              		.weak	_ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EE7_M_headERS2_
 6310              		.syntax unified
 6311              		.code	16
 6312              		.thumb_func
 6313              		.fpu softvfp
 6315              	_ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EE7_M_headERS2_:
 6316              	.LFB3702:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6317              		.loc 20 195 0
 6318              		.cfi_startproc
 6319              		@ args = 0, pretend = 0, frame = 8
 6320              		@ frame_needed = 1, uses_anonymous_args = 0
 6321 0000 80B5     		push	{r7, lr}
 6322              	.LCFI363:
 6323              		.cfi_def_cfa_offset 8
 6324              		.cfi_offset 7, -8
 6325              		.cfi_offset 14, -4
 6326 0002 82B0     		sub	sp, sp, #8
 6327              	.LCFI364:
 6328              		.cfi_def_cfa_offset 16
 6329 0004 00AF     		add	r7, sp, #0
 6330              	.LCFI365:
 6331              		.cfi_def_cfa_register 7
 6332 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6333              		.loc 20 195 0
 6334 0008 7B68     		ldr	r3, [r7, #4]
 6335 000a 0C33     		adds	r3, r3, #12
 6336 000c 1800     		movs	r0, r3
 6337 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj4ER3PinLb0EE7_M_headERS2_
 6338 0012 0300     		movs	r3, r0
 6339 0014 1800     		movs	r0, r3
 6340 0016 BD46     		mov	sp, r7
ARM GAS  /tmp/ccSySGVh.s 			page 170


 6341 0018 02B0     		add	sp, sp, #8
 6342              		@ sp needed
 6343 001a 80BD     		pop	{r7, pc}
 6344              		.cfi_endproc
 6345              	.LFE3702:
 6347              		.section	.text._ZNSt10_Head_baseILj4ER3PinLb0EE7_M_headERS2_,"axG",%progbits,_ZNSt10_Head_baseILj4
 6348              		.align	1
 6349              		.weak	_ZNSt10_Head_baseILj4ER3PinLb0EE7_M_headERS2_
 6350              		.syntax unified
 6351              		.code	16
 6352              		.thumb_func
 6353              		.fpu softvfp
 6355              	_ZNSt10_Head_baseILj4ER3PinLb0EE7_M_headERS2_:
 6356              	.LFB3703:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6357              		.loc 20 160 0
 6358              		.cfi_startproc
 6359              		@ args = 0, pretend = 0, frame = 8
 6360              		@ frame_needed = 1, uses_anonymous_args = 0
 6361 0000 80B5     		push	{r7, lr}
 6362              	.LCFI366:
 6363              		.cfi_def_cfa_offset 8
 6364              		.cfi_offset 7, -8
 6365              		.cfi_offset 14, -4
 6366 0002 82B0     		sub	sp, sp, #8
 6367              	.LCFI367:
 6368              		.cfi_def_cfa_offset 16
 6369 0004 00AF     		add	r7, sp, #0
 6370              	.LCFI368:
 6371              		.cfi_def_cfa_register 7
 6372 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6373              		.loc 20 160 0
 6374 0008 7B68     		ldr	r3, [r7, #4]
 6375 000a 1B68     		ldr	r3, [r3]
 6376 000c 1800     		movs	r0, r3
 6377 000e BD46     		mov	sp, r7
 6378 0010 02B0     		add	sp, sp, #8
 6379              		@ sp needed
 6380 0012 80BD     		pop	{r7, pc}
 6381              		.cfi_endproc
 6382              	.LFE3703:
 6384              		.section	.text._ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EE
 6385              		.align	1
 6386              		.weak	_ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS
 6387              		.syntax unified
 6388              		.code	16
 6389              		.thumb_func
 6390              		.fpu softvfp
 6392              	_ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:
 6393              	.LFB3699:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 6394              		.loc 20 1326 0
 6395              		.cfi_startproc
 6396              		@ args = 0, pretend = 0, frame = 8
 6397              		@ frame_needed = 1, uses_anonymous_args = 0
 6398 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccSySGVh.s 			page 171


 6399              	.LCFI369:
 6400              		.cfi_def_cfa_offset 8
 6401              		.cfi_offset 7, -8
 6402              		.cfi_offset 14, -4
 6403 0002 82B0     		sub	sp, sp, #8
 6404              	.LCFI370:
 6405              		.cfi_def_cfa_offset 16
 6406 0004 00AF     		add	r7, sp, #0
 6407              	.LCFI371:
 6408              		.cfi_def_cfa_register 7
 6409 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 6410              		.loc 20 1329 0
 6411 0008 7B68     		ldr	r3, [r7, #4]
 6412 000a 1800     		movs	r0, r3
 6413 000c FFF7FEFF 		bl	_ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
 6414 0010 0300     		movs	r3, r0
 6415 0012 1800     		movs	r0, r3
 6416 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 6417 0018 0300     		movs	r3, r0
 6418              		.loc 20 1330 0
 6419 001a 1800     		movs	r0, r3
 6420 001c BD46     		mov	sp, r7
 6421 001e 02B0     		add	sp, sp, #8
 6422              		@ sp needed
 6423 0020 80BD     		pop	{r7, pc}
 6424              		.cfi_endproc
 6425              	.LFE3699:
 6427              		.section	.text._ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EE
 6428              		.align	1
 6429              		.weak	_ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS
 6430              		.syntax unified
 6431              		.code	16
 6432              		.thumb_func
 6433              		.fpu softvfp
 6435              	_ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:
 6436              	.LFB3705:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 6437              		.loc 20 1314 0
 6438              		.cfi_startproc
 6439              		@ args = 0, pretend = 0, frame = 8
 6440              		@ frame_needed = 1, uses_anonymous_args = 0
 6441 0000 80B5     		push	{r7, lr}
 6442              	.LCFI372:
 6443              		.cfi_def_cfa_offset 8
 6444              		.cfi_offset 7, -8
 6445              		.cfi_offset 14, -4
 6446 0002 82B0     		sub	sp, sp, #8
 6447              	.LCFI373:
 6448              		.cfi_def_cfa_offset 16
 6449 0004 00AF     		add	r7, sp, #0
 6450              	.LCFI374:
 6451              		.cfi_def_cfa_register 7
 6452 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6453              		.loc 20 1315 0
 6454 0008 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 172


 6455 000a 1800     		movs	r0, r3
 6456 000c FFF7FEFF 		bl	_ZSt12__get_helperILj5ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 6457 0010 0300     		movs	r3, r0
 6458 0012 1800     		movs	r0, r3
 6459 0014 BD46     		mov	sp, r7
 6460 0016 02B0     		add	sp, sp, #8
 6461              		@ sp needed
 6462 0018 80BD     		pop	{r7, pc}
 6463              		.cfi_endproc
 6464              	.LFE3705:
 6466              		.section	.text._ZSt12__get_helperILj5ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE,"axG",%pr
 6467              		.align	1
 6468              		.weak	_ZSt12__get_helperILj5ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 6469              		.syntax unified
 6470              		.code	16
 6471              		.thumb_func
 6472              		.fpu softvfp
 6474              	_ZSt12__get_helperILj5ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 6475              	.LFB3706:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 6476              		.loc 20 1303 0
 6477              		.cfi_startproc
 6478              		@ args = 0, pretend = 0, frame = 8
 6479              		@ frame_needed = 1, uses_anonymous_args = 0
 6480 0000 80B5     		push	{r7, lr}
 6481              	.LCFI375:
 6482              		.cfi_def_cfa_offset 8
 6483              		.cfi_offset 7, -8
 6484              		.cfi_offset 14, -4
 6485 0002 82B0     		sub	sp, sp, #8
 6486              	.LCFI376:
 6487              		.cfi_def_cfa_offset 16
 6488 0004 00AF     		add	r7, sp, #0
 6489              	.LCFI377:
 6490              		.cfi_def_cfa_register 7
 6491 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6492              		.loc 20 1304 0
 6493 0008 7B68     		ldr	r3, [r7, #4]
 6494 000a 1800     		movs	r0, r3
 6495 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj5EJR3PinS1_S1_EE7_M_headERS2_
 6496 0010 0300     		movs	r3, r0
 6497 0012 1800     		movs	r0, r3
 6498 0014 BD46     		mov	sp, r7
 6499 0016 02B0     		add	sp, sp, #8
 6500              		@ sp needed
 6501 0018 80BD     		pop	{r7, pc}
 6502              		.cfi_endproc
 6503              	.LFE3706:
 6505              		.section	.text._ZNSt11_Tuple_implILj5EJR3PinS1_S1_EE7_M_headERS2_,"axG",%progbits,_ZNSt11_Tuple_im
 6506              		.align	1
 6507              		.weak	_ZNSt11_Tuple_implILj5EJR3PinS1_S1_EE7_M_headERS2_
 6508              		.syntax unified
 6509              		.code	16
 6510              		.thumb_func
 6511              		.fpu softvfp
 6513              	_ZNSt11_Tuple_implILj5EJR3PinS1_S1_EE7_M_headERS2_:
ARM GAS  /tmp/ccSySGVh.s 			page 173


 6514              	.LFB3707:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6515              		.loc 20 195 0
 6516              		.cfi_startproc
 6517              		@ args = 0, pretend = 0, frame = 8
 6518              		@ frame_needed = 1, uses_anonymous_args = 0
 6519 0000 80B5     		push	{r7, lr}
 6520              	.LCFI378:
 6521              		.cfi_def_cfa_offset 8
 6522              		.cfi_offset 7, -8
 6523              		.cfi_offset 14, -4
 6524 0002 82B0     		sub	sp, sp, #8
 6525              	.LCFI379:
 6526              		.cfi_def_cfa_offset 16
 6527 0004 00AF     		add	r7, sp, #0
 6528              	.LCFI380:
 6529              		.cfi_def_cfa_register 7
 6530 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6531              		.loc 20 195 0
 6532 0008 7B68     		ldr	r3, [r7, #4]
 6533 000a 0833     		adds	r3, r3, #8
 6534 000c 1800     		movs	r0, r3
 6535 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj5ER3PinLb0EE7_M_headERS2_
 6536 0012 0300     		movs	r3, r0
 6537 0014 1800     		movs	r0, r3
 6538 0016 BD46     		mov	sp, r7
 6539 0018 02B0     		add	sp, sp, #8
 6540              		@ sp needed
 6541 001a 80BD     		pop	{r7, pc}
 6542              		.cfi_endproc
 6543              	.LFE3707:
 6545              		.section	.text._ZNSt10_Head_baseILj5ER3PinLb0EE7_M_headERS2_,"axG",%progbits,_ZNSt10_Head_baseILj5
 6546              		.align	1
 6547              		.weak	_ZNSt10_Head_baseILj5ER3PinLb0EE7_M_headERS2_
 6548              		.syntax unified
 6549              		.code	16
 6550              		.thumb_func
 6551              		.fpu softvfp
 6553              	_ZNSt10_Head_baseILj5ER3PinLb0EE7_M_headERS2_:
 6554              	.LFB3708:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6555              		.loc 20 160 0
 6556              		.cfi_startproc
 6557              		@ args = 0, pretend = 0, frame = 8
 6558              		@ frame_needed = 1, uses_anonymous_args = 0
 6559 0000 80B5     		push	{r7, lr}
 6560              	.LCFI381:
 6561              		.cfi_def_cfa_offset 8
 6562              		.cfi_offset 7, -8
 6563              		.cfi_offset 14, -4
 6564 0002 82B0     		sub	sp, sp, #8
 6565              	.LCFI382:
 6566              		.cfi_def_cfa_offset 16
 6567 0004 00AF     		add	r7, sp, #0
 6568              	.LCFI383:
 6569              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccSySGVh.s 			page 174


 6570 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6571              		.loc 20 160 0
 6572 0008 7B68     		ldr	r3, [r7, #4]
 6573 000a 1B68     		ldr	r3, [r3]
 6574 000c 1800     		movs	r0, r3
 6575 000e BD46     		mov	sp, r7
 6576 0010 02B0     		add	sp, sp, #8
 6577              		@ sp needed
 6578 0012 80BD     		pop	{r7, pc}
 6579              		.cfi_endproc
 6580              	.LFE3708:
 6582              		.section	.text._ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EE
 6583              		.align	1
 6584              		.weak	_ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS
 6585              		.syntax unified
 6586              		.code	16
 6587              		.thumb_func
 6588              		.fpu softvfp
 6590              	_ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:
 6591              	.LFB3704:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 6592              		.loc 20 1326 0
 6593              		.cfi_startproc
 6594              		@ args = 0, pretend = 0, frame = 8
 6595              		@ frame_needed = 1, uses_anonymous_args = 0
 6596 0000 80B5     		push	{r7, lr}
 6597              	.LCFI384:
 6598              		.cfi_def_cfa_offset 8
 6599              		.cfi_offset 7, -8
 6600              		.cfi_offset 14, -4
 6601 0002 82B0     		sub	sp, sp, #8
 6602              	.LCFI385:
 6603              		.cfi_def_cfa_offset 16
 6604 0004 00AF     		add	r7, sp, #0
 6605              	.LCFI386:
 6606              		.cfi_def_cfa_register 7
 6607 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 6608              		.loc 20 1329 0
 6609 0008 7B68     		ldr	r3, [r7, #4]
 6610 000a 1800     		movs	r0, r3
 6611 000c FFF7FEFF 		bl	_ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
 6612 0010 0300     		movs	r3, r0
 6613 0012 1800     		movs	r0, r3
 6614 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 6615 0018 0300     		movs	r3, r0
 6616              		.loc 20 1330 0
 6617 001a 1800     		movs	r0, r3
 6618 001c BD46     		mov	sp, r7
 6619 001e 02B0     		add	sp, sp, #8
 6620              		@ sp needed
 6621 0020 80BD     		pop	{r7, pc}
 6622              		.cfi_endproc
 6623              	.LFE3704:
 6625              		.section	.text._ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EE
 6626              		.align	1
ARM GAS  /tmp/ccSySGVh.s 			page 175


 6627              		.weak	_ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS
 6628              		.syntax unified
 6629              		.code	16
 6630              		.thumb_func
 6631              		.fpu softvfp
 6633              	_ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:
 6634              	.LFB3710:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 6635              		.loc 20 1314 0
 6636              		.cfi_startproc
 6637              		@ args = 0, pretend = 0, frame = 8
 6638              		@ frame_needed = 1, uses_anonymous_args = 0
 6639 0000 80B5     		push	{r7, lr}
 6640              	.LCFI387:
 6641              		.cfi_def_cfa_offset 8
 6642              		.cfi_offset 7, -8
 6643              		.cfi_offset 14, -4
 6644 0002 82B0     		sub	sp, sp, #8
 6645              	.LCFI388:
 6646              		.cfi_def_cfa_offset 16
 6647 0004 00AF     		add	r7, sp, #0
 6648              	.LCFI389:
 6649              		.cfi_def_cfa_register 7
 6650 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6651              		.loc 20 1315 0
 6652 0008 7B68     		ldr	r3, [r7, #4]
 6653 000a 1800     		movs	r0, r3
 6654 000c FFF7FEFF 		bl	_ZSt12__get_helperILj6ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 6655 0010 0300     		movs	r3, r0
 6656 0012 1800     		movs	r0, r3
 6657 0014 BD46     		mov	sp, r7
 6658 0016 02B0     		add	sp, sp, #8
 6659              		@ sp needed
 6660 0018 80BD     		pop	{r7, pc}
 6661              		.cfi_endproc
 6662              	.LFE3710:
 6664              		.section	.text._ZSt12__get_helperILj6ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE,"axG",%progb
 6665              		.align	1
 6666              		.weak	_ZSt12__get_helperILj6ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 6667              		.syntax unified
 6668              		.code	16
 6669              		.thumb_func
 6670              		.fpu softvfp
 6672              	_ZSt12__get_helperILj6ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 6673              	.LFB3711:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 6674              		.loc 20 1303 0
 6675              		.cfi_startproc
 6676              		@ args = 0, pretend = 0, frame = 8
 6677              		@ frame_needed = 1, uses_anonymous_args = 0
 6678 0000 80B5     		push	{r7, lr}
 6679              	.LCFI390:
 6680              		.cfi_def_cfa_offset 8
 6681              		.cfi_offset 7, -8
 6682              		.cfi_offset 14, -4
 6683 0002 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/ccSySGVh.s 			page 176


 6684              	.LCFI391:
 6685              		.cfi_def_cfa_offset 16
 6686 0004 00AF     		add	r7, sp, #0
 6687              	.LCFI392:
 6688              		.cfi_def_cfa_register 7
 6689 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6690              		.loc 20 1304 0
 6691 0008 7B68     		ldr	r3, [r7, #4]
 6692 000a 1800     		movs	r0, r3
 6693 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj6EJR3PinS1_EE7_M_headERS2_
 6694 0010 0300     		movs	r3, r0
 6695 0012 1800     		movs	r0, r3
 6696 0014 BD46     		mov	sp, r7
 6697 0016 02B0     		add	sp, sp, #8
 6698              		@ sp needed
 6699 0018 80BD     		pop	{r7, pc}
 6700              		.cfi_endproc
 6701              	.LFE3711:
 6703              		.section	.text._ZNSt11_Tuple_implILj6EJR3PinS1_EE7_M_headERS2_,"axG",%progbits,_ZNSt11_Tuple_implI
 6704              		.align	1
 6705              		.weak	_ZNSt11_Tuple_implILj6EJR3PinS1_EE7_M_headERS2_
 6706              		.syntax unified
 6707              		.code	16
 6708              		.thumb_func
 6709              		.fpu softvfp
 6711              	_ZNSt11_Tuple_implILj6EJR3PinS1_EE7_M_headERS2_:
 6712              	.LFB3712:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6713              		.loc 20 195 0
 6714              		.cfi_startproc
 6715              		@ args = 0, pretend = 0, frame = 8
 6716              		@ frame_needed = 1, uses_anonymous_args = 0
 6717 0000 80B5     		push	{r7, lr}
 6718              	.LCFI393:
 6719              		.cfi_def_cfa_offset 8
 6720              		.cfi_offset 7, -8
 6721              		.cfi_offset 14, -4
 6722 0002 82B0     		sub	sp, sp, #8
 6723              	.LCFI394:
 6724              		.cfi_def_cfa_offset 16
 6725 0004 00AF     		add	r7, sp, #0
 6726              	.LCFI395:
 6727              		.cfi_def_cfa_register 7
 6728 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6729              		.loc 20 195 0
 6730 0008 7B68     		ldr	r3, [r7, #4]
 6731 000a 0433     		adds	r3, r3, #4
 6732 000c 1800     		movs	r0, r3
 6733 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj6ER3PinLb0EE7_M_headERS2_
 6734 0012 0300     		movs	r3, r0
 6735 0014 1800     		movs	r0, r3
 6736 0016 BD46     		mov	sp, r7
 6737 0018 02B0     		add	sp, sp, #8
 6738              		@ sp needed
 6739 001a 80BD     		pop	{r7, pc}
ARM GAS  /tmp/ccSySGVh.s 			page 177


 6740              		.cfi_endproc
 6741              	.LFE3712:
 6743              		.section	.text._ZNSt10_Head_baseILj6ER3PinLb0EE7_M_headERS2_,"axG",%progbits,_ZNSt10_Head_baseILj6
 6744              		.align	1
 6745              		.weak	_ZNSt10_Head_baseILj6ER3PinLb0EE7_M_headERS2_
 6746              		.syntax unified
 6747              		.code	16
 6748              		.thumb_func
 6749              		.fpu softvfp
 6751              	_ZNSt10_Head_baseILj6ER3PinLb0EE7_M_headERS2_:
 6752              	.LFB3713:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6753              		.loc 20 160 0
 6754              		.cfi_startproc
 6755              		@ args = 0, pretend = 0, frame = 8
 6756              		@ frame_needed = 1, uses_anonymous_args = 0
 6757 0000 80B5     		push	{r7, lr}
 6758              	.LCFI396:
 6759              		.cfi_def_cfa_offset 8
 6760              		.cfi_offset 7, -8
 6761              		.cfi_offset 14, -4
 6762 0002 82B0     		sub	sp, sp, #8
 6763              	.LCFI397:
 6764              		.cfi_def_cfa_offset 16
 6765 0004 00AF     		add	r7, sp, #0
 6766              	.LCFI398:
 6767              		.cfi_def_cfa_register 7
 6768 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6769              		.loc 20 160 0
 6770 0008 7B68     		ldr	r3, [r7, #4]
 6771 000a 1B68     		ldr	r3, [r3]
 6772 000c 1800     		movs	r0, r3
 6773 000e BD46     		mov	sp, r7
 6774 0010 02B0     		add	sp, sp, #8
 6775              		@ sp needed
 6776 0012 80BD     		pop	{r7, pc}
 6777              		.cfi_endproc
 6778              	.LFE3713:
 6780              		.section	.text._ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EE
 6781              		.align	1
 6782              		.weak	_ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS
 6783              		.syntax unified
 6784              		.code	16
 6785              		.thumb_func
 6786              		.fpu softvfp
 6788              	_ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:
 6789              	.LFB3709:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 6790              		.loc 20 1326 0
 6791              		.cfi_startproc
 6792              		@ args = 0, pretend = 0, frame = 8
 6793              		@ frame_needed = 1, uses_anonymous_args = 0
 6794 0000 80B5     		push	{r7, lr}
 6795              	.LCFI399:
 6796              		.cfi_def_cfa_offset 8
 6797              		.cfi_offset 7, -8
ARM GAS  /tmp/ccSySGVh.s 			page 178


 6798              		.cfi_offset 14, -4
 6799 0002 82B0     		sub	sp, sp, #8
 6800              	.LCFI400:
 6801              		.cfi_def_cfa_offset 16
 6802 0004 00AF     		add	r7, sp, #0
 6803              	.LCFI401:
 6804              		.cfi_def_cfa_register 7
 6805 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 6806              		.loc 20 1329 0
 6807 0008 7B68     		ldr	r3, [r7, #4]
 6808 000a 1800     		movs	r0, r3
 6809 000c FFF7FEFF 		bl	_ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
 6810 0010 0300     		movs	r3, r0
 6811 0012 1800     		movs	r0, r3
 6812 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 6813 0018 0300     		movs	r3, r0
 6814              		.loc 20 1330 0
 6815 001a 1800     		movs	r0, r3
 6816 001c BD46     		mov	sp, r7
 6817 001e 02B0     		add	sp, sp, #8
 6818              		@ sp needed
 6819 0020 80BD     		pop	{r7, pc}
 6820              		.cfi_endproc
 6821              	.LFE3709:
 6823              		.section	.text._ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EE
 6824              		.align	1
 6825              		.weak	_ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS
 6826              		.syntax unified
 6827              		.code	16
 6828              		.thumb_func
 6829              		.fpu softvfp
 6831              	_ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:
 6832              	.LFB3715:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 6833              		.loc 20 1314 0
 6834              		.cfi_startproc
 6835              		@ args = 0, pretend = 0, frame = 8
 6836              		@ frame_needed = 1, uses_anonymous_args = 0
 6837 0000 80B5     		push	{r7, lr}
 6838              	.LCFI402:
 6839              		.cfi_def_cfa_offset 8
 6840              		.cfi_offset 7, -8
 6841              		.cfi_offset 14, -4
 6842 0002 82B0     		sub	sp, sp, #8
 6843              	.LCFI403:
 6844              		.cfi_def_cfa_offset 16
 6845 0004 00AF     		add	r7, sp, #0
 6846              	.LCFI404:
 6847              		.cfi_def_cfa_register 7
 6848 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6849              		.loc 20 1315 0
 6850 0008 7B68     		ldr	r3, [r7, #4]
 6851 000a 1800     		movs	r0, r3
 6852 000c FFF7FEFF 		bl	_ZSt12__get_helperILj7ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 6853 0010 0300     		movs	r3, r0
ARM GAS  /tmp/ccSySGVh.s 			page 179


 6854 0012 1800     		movs	r0, r3
 6855 0014 BD46     		mov	sp, r7
 6856 0016 02B0     		add	sp, sp, #8
 6857              		@ sp needed
 6858 0018 80BD     		pop	{r7, pc}
 6859              		.cfi_endproc
 6860              	.LFE3715:
 6862              		.section	.text._ZSt12__get_helperILj7ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE,"axG",%progbits
 6863              		.align	1
 6864              		.weak	_ZSt12__get_helperILj7ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 6865              		.syntax unified
 6866              		.code	16
 6867              		.thumb_func
 6868              		.fpu softvfp
 6870              	_ZSt12__get_helperILj7ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 6871              	.LFB3716:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 6872              		.loc 20 1303 0
 6873              		.cfi_startproc
 6874              		@ args = 0, pretend = 0, frame = 8
 6875              		@ frame_needed = 1, uses_anonymous_args = 0
 6876 0000 80B5     		push	{r7, lr}
 6877              	.LCFI405:
 6878              		.cfi_def_cfa_offset 8
 6879              		.cfi_offset 7, -8
 6880              		.cfi_offset 14, -4
 6881 0002 82B0     		sub	sp, sp, #8
 6882              	.LCFI406:
 6883              		.cfi_def_cfa_offset 16
 6884 0004 00AF     		add	r7, sp, #0
 6885              	.LCFI407:
 6886              		.cfi_def_cfa_register 7
 6887 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6888              		.loc 20 1304 0
 6889 0008 7B68     		ldr	r3, [r7, #4]
 6890 000a 1800     		movs	r0, r3
 6891 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj7EJR3PinEE7_M_headERS2_
 6892 0010 0300     		movs	r3, r0
 6893 0012 1800     		movs	r0, r3
 6894 0014 BD46     		mov	sp, r7
 6895 0016 02B0     		add	sp, sp, #8
 6896              		@ sp needed
 6897 0018 80BD     		pop	{r7, pc}
 6898              		.cfi_endproc
 6899              	.LFE3716:
 6901              		.section	.text._ZNSt11_Tuple_implILj7EJR3PinEE7_M_headERS2_,"axG",%progbits,_ZNSt11_Tuple_implILj7
 6902              		.align	1
 6903              		.weak	_ZNSt11_Tuple_implILj7EJR3PinEE7_M_headERS2_
 6904              		.syntax unified
 6905              		.code	16
 6906              		.thumb_func
 6907              		.fpu softvfp
 6909              	_ZNSt11_Tuple_implILj7EJR3PinEE7_M_headERS2_:
 6910              	.LFB3717:
 351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6911              		.loc 20 351 0
ARM GAS  /tmp/ccSySGVh.s 			page 180


 6912              		.cfi_startproc
 6913              		@ args = 0, pretend = 0, frame = 8
 6914              		@ frame_needed = 1, uses_anonymous_args = 0
 6915 0000 80B5     		push	{r7, lr}
 6916              	.LCFI408:
 6917              		.cfi_def_cfa_offset 8
 6918              		.cfi_offset 7, -8
 6919              		.cfi_offset 14, -4
 6920 0002 82B0     		sub	sp, sp, #8
 6921              	.LCFI409:
 6922              		.cfi_def_cfa_offset 16
 6923 0004 00AF     		add	r7, sp, #0
 6924              	.LCFI410:
 6925              		.cfi_def_cfa_register 7
 6926 0006 7860     		str	r0, [r7, #4]
 351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6927              		.loc 20 351 0
 6928 0008 7B68     		ldr	r3, [r7, #4]
 6929 000a 1800     		movs	r0, r3
 6930 000c FFF7FEFF 		bl	_ZNSt10_Head_baseILj7ER3PinLb0EE7_M_headERS2_
 6931 0010 0300     		movs	r3, r0
 6932 0012 1800     		movs	r0, r3
 6933 0014 BD46     		mov	sp, r7
 6934 0016 02B0     		add	sp, sp, #8
 6935              		@ sp needed
 6936 0018 80BD     		pop	{r7, pc}
 6937              		.cfi_endproc
 6938              	.LFE3717:
 6940              		.section	.text._ZNSt10_Head_baseILj7ER3PinLb0EE7_M_headERS2_,"axG",%progbits,_ZNSt10_Head_baseILj7
 6941              		.align	1
 6942              		.weak	_ZNSt10_Head_baseILj7ER3PinLb0EE7_M_headERS2_
 6943              		.syntax unified
 6944              		.code	16
 6945              		.thumb_func
 6946              		.fpu softvfp
 6948              	_ZNSt10_Head_baseILj7ER3PinLb0EE7_M_headERS2_:
 6949              	.LFB3718:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6950              		.loc 20 160 0
 6951              		.cfi_startproc
 6952              		@ args = 0, pretend = 0, frame = 8
 6953              		@ frame_needed = 1, uses_anonymous_args = 0
 6954 0000 80B5     		push	{r7, lr}
 6955              	.LCFI411:
 6956              		.cfi_def_cfa_offset 8
 6957              		.cfi_offset 7, -8
 6958              		.cfi_offset 14, -4
 6959 0002 82B0     		sub	sp, sp, #8
 6960              	.LCFI412:
 6961              		.cfi_def_cfa_offset 16
 6962 0004 00AF     		add	r7, sp, #0
 6963              	.LCFI413:
 6964              		.cfi_def_cfa_register 7
 6965 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6966              		.loc 20 160 0
 6967 0008 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 181


 6968 000a 1B68     		ldr	r3, [r3]
 6969 000c 1800     		movs	r0, r3
 6970 000e BD46     		mov	sp, r7
 6971 0010 02B0     		add	sp, sp, #8
 6972              		@ sp needed
 6973 0012 80BD     		pop	{r7, pc}
 6974              		.cfi_endproc
 6975              	.LFE3718:
 6977              		.section	.text._ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EE
 6978              		.align	1
 6979              		.weak	_ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS
 6980              		.syntax unified
 6981              		.code	16
 6982              		.thumb_func
 6983              		.fpu softvfp
 6985              	_ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:
 6986              	.LFB3714:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 6987              		.loc 20 1326 0
 6988              		.cfi_startproc
 6989              		@ args = 0, pretend = 0, frame = 8
 6990              		@ frame_needed = 1, uses_anonymous_args = 0
 6991 0000 80B5     		push	{r7, lr}
 6992              	.LCFI414:
 6993              		.cfi_def_cfa_offset 8
 6994              		.cfi_offset 7, -8
 6995              		.cfi_offset 14, -4
 6996 0002 82B0     		sub	sp, sp, #8
 6997              	.LCFI415:
 6998              		.cfi_def_cfa_offset 16
 6999 0004 00AF     		add	r7, sp, #0
 7000              	.LCFI416:
 7001              		.cfi_def_cfa_register 7
 7002 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 7003              		.loc 20 1329 0
 7004 0008 7B68     		ldr	r3, [r7, #4]
 7005 000a 1800     		movs	r0, r3
 7006 000c FFF7FEFF 		bl	_ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
 7007 0010 0300     		movs	r3, r0
 7008 0012 1800     		movs	r0, r3
 7009 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 7010 0018 0300     		movs	r3, r0
 7011              		.loc 20 1330 0
 7012 001a 1800     		movs	r0, r3
 7013 001c BD46     		mov	sp, r7
 7014 001e 02B0     		add	sp, sp, #8
 7015              		@ sp needed
 7016 0020 80BD     		pop	{r7, pc}
 7017              		.cfi_endproc
 7018              	.LFE3714:
 7020              		.section	.text._ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJD
 7021              		.align	1
 7022              		.weak	_ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 7023              		.syntax unified
 7024              		.code	16
 7025              		.thumb_func
ARM GAS  /tmp/ccSySGVh.s 			page 182


 7026              		.fpu softvfp
 7028              	_ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6
 7029              	.LFB3720:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 7030              		.loc 20 1314 0
 7031              		.cfi_startproc
 7032              		@ args = 0, pretend = 0, frame = 8
 7033              		@ frame_needed = 1, uses_anonymous_args = 0
 7034 0000 80B5     		push	{r7, lr}
 7035              	.LCFI417:
 7036              		.cfi_def_cfa_offset 8
 7037              		.cfi_offset 7, -8
 7038              		.cfi_offset 14, -4
 7039 0002 82B0     		sub	sp, sp, #8
 7040              	.LCFI418:
 7041              		.cfi_def_cfa_offset 16
 7042 0004 00AF     		add	r7, sp, #0
 7043              	.LCFI419:
 7044              		.cfi_def_cfa_register 7
 7045 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7046              		.loc 20 1315 0
 7047 0008 7B68     		ldr	r3, [r7, #4]
 7048 000a 1800     		movs	r0, r3
 7049 000c FFF7FEFF 		bl	_ZSt12__get_helperILj0ER3PinJS1_S1_S1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 7050 0010 0300     		movs	r3, r0
 7051 0012 1800     		movs	r0, r3
 7052 0014 BD46     		mov	sp, r7
 7053 0016 02B0     		add	sp, sp, #8
 7054              		@ sp needed
 7055 0018 80BD     		pop	{r7, pc}
 7056              		.cfi_endproc
 7057              	.LFE3720:
 7059              		.section	.text._ZSt12__get_helperILj0ER3PinJS1_S1_S1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_E
 7060              		.align	1
 7061              		.weak	_ZSt12__get_helperILj0ER3PinJS1_S1_S1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_
 7062              		.syntax unified
 7063              		.code	16
 7064              		.thumb_func
 7065              		.fpu softvfp
 7067              	_ZSt12__get_helperILj0ER3PinJS1_S1_S1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 7068              	.LFB3721:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 7069              		.loc 20 1303 0
 7070              		.cfi_startproc
 7071              		@ args = 0, pretend = 0, frame = 8
 7072              		@ frame_needed = 1, uses_anonymous_args = 0
 7073 0000 80B5     		push	{r7, lr}
 7074              	.LCFI420:
 7075              		.cfi_def_cfa_offset 8
 7076              		.cfi_offset 7, -8
 7077              		.cfi_offset 14, -4
 7078 0002 82B0     		sub	sp, sp, #8
 7079              	.LCFI421:
 7080              		.cfi_def_cfa_offset 16
 7081 0004 00AF     		add	r7, sp, #0
 7082              	.LCFI422:
ARM GAS  /tmp/ccSySGVh.s 			page 183


 7083              		.cfi_def_cfa_register 7
 7084 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7085              		.loc 20 1304 0
 7086 0008 7B68     		ldr	r3, [r7, #4]
 7087 000a 1800     		movs	r0, r3
 7088 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_
 7089 0010 0300     		movs	r3, r0
 7090 0012 1800     		movs	r0, r3
 7091 0014 BD46     		mov	sp, r7
 7092 0016 02B0     		add	sp, sp, #8
 7093              		@ sp needed
 7094 0018 80BD     		pop	{r7, pc}
 7095              		.cfi_endproc
 7096              	.LFE3721:
 7098              		.section	.text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_,"axG",%prog
 7099              		.align	1
 7100              		.weak	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_
 7101              		.syntax unified
 7102              		.code	16
 7103              		.thumb_func
 7104              		.fpu softvfp
 7106              	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_:
 7107              	.LFB3722:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7108              		.loc 20 195 0
 7109              		.cfi_startproc
 7110              		@ args = 0, pretend = 0, frame = 8
 7111              		@ frame_needed = 1, uses_anonymous_args = 0
 7112 0000 80B5     		push	{r7, lr}
 7113              	.LCFI423:
 7114              		.cfi_def_cfa_offset 8
 7115              		.cfi_offset 7, -8
 7116              		.cfi_offset 14, -4
 7117 0002 82B0     		sub	sp, sp, #8
 7118              	.LCFI424:
 7119              		.cfi_def_cfa_offset 16
 7120 0004 00AF     		add	r7, sp, #0
 7121              	.LCFI425:
 7122              		.cfi_def_cfa_register 7
 7123 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7124              		.loc 20 195 0
 7125 0008 7B68     		ldr	r3, [r7, #4]
 7126 000a 2433     		adds	r3, r3, #36
 7127 000c 1800     		movs	r0, r3
 7128 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj0ER3PinLb0EE7_M_headERS2_
 7129 0012 0300     		movs	r3, r0
 7130 0014 1800     		movs	r0, r3
 7131 0016 BD46     		mov	sp, r7
 7132 0018 02B0     		add	sp, sp, #8
 7133              		@ sp needed
 7134 001a 80BD     		pop	{r7, pc}
 7135              		.cfi_endproc
 7136              	.LFE3722:
 7138              		.section	.text._ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJD
 7139              		.align	1
ARM GAS  /tmp/ccSySGVh.s 			page 184


 7140              		.weak	_ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 7141              		.syntax unified
 7142              		.code	16
 7143              		.thumb_func
 7144              		.fpu softvfp
 7146              	_ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6
 7147              	.LFB3719:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 7148              		.loc 20 1326 0
 7149              		.cfi_startproc
 7150              		@ args = 0, pretend = 0, frame = 8
 7151              		@ frame_needed = 1, uses_anonymous_args = 0
 7152 0000 80B5     		push	{r7, lr}
 7153              	.LCFI426:
 7154              		.cfi_def_cfa_offset 8
 7155              		.cfi_offset 7, -8
 7156              		.cfi_offset 14, -4
 7157 0002 82B0     		sub	sp, sp, #8
 7158              	.LCFI427:
 7159              		.cfi_def_cfa_offset 16
 7160 0004 00AF     		add	r7, sp, #0
 7161              	.LCFI428:
 7162              		.cfi_def_cfa_register 7
 7163 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 7164              		.loc 20 1329 0
 7165 0008 7B68     		ldr	r3, [r7, #4]
 7166 000a 1800     		movs	r0, r3
 7167 000c FFF7FEFF 		bl	_ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 7168 0010 0300     		movs	r3, r0
 7169 0012 1800     		movs	r0, r3
 7170 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 7171 0018 0300     		movs	r3, r0
 7172              		.loc 20 1330 0
 7173 001a 1800     		movs	r0, r3
 7174 001c BD46     		mov	sp, r7
 7175 001e 02B0     		add	sp, sp, #8
 7176              		@ sp needed
 7177 0020 80BD     		pop	{r7, pc}
 7178              		.cfi_endproc
 7179              	.LFE3719:
 7181              		.section	.text._ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJD
 7182              		.align	1
 7183              		.weak	_ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 7184              		.syntax unified
 7185              		.code	16
 7186              		.thumb_func
 7187              		.fpu softvfp
 7189              	_ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6
 7190              	.LFB3724:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 7191              		.loc 20 1314 0
 7192              		.cfi_startproc
 7193              		@ args = 0, pretend = 0, frame = 8
 7194              		@ frame_needed = 1, uses_anonymous_args = 0
 7195 0000 80B5     		push	{r7, lr}
 7196              	.LCFI429:
ARM GAS  /tmp/ccSySGVh.s 			page 185


 7197              		.cfi_def_cfa_offset 8
 7198              		.cfi_offset 7, -8
 7199              		.cfi_offset 14, -4
 7200 0002 82B0     		sub	sp, sp, #8
 7201              	.LCFI430:
 7202              		.cfi_def_cfa_offset 16
 7203 0004 00AF     		add	r7, sp, #0
 7204              	.LCFI431:
 7205              		.cfi_def_cfa_register 7
 7206 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7207              		.loc 20 1315 0
 7208 0008 7B68     		ldr	r3, [r7, #4]
 7209 000a 1800     		movs	r0, r3
 7210 000c FFF7FEFF 		bl	_ZSt12__get_helperILj1ER3PinJS1_S1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 7211 0010 0300     		movs	r3, r0
 7212 0012 1800     		movs	r0, r3
 7213 0014 BD46     		mov	sp, r7
 7214 0016 02B0     		add	sp, sp, #8
 7215              		@ sp needed
 7216 0018 80BD     		pop	{r7, pc}
 7217              		.cfi_endproc
 7218              	.LFE3724:
 7220              		.section	.text._ZSt12__get_helperILj1ER3PinJS1_S1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2
 7221              		.align	1
 7222              		.weak	_ZSt12__get_helperILj1ER3PinJS1_S1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 7223              		.syntax unified
 7224              		.code	16
 7225              		.thumb_func
 7226              		.fpu softvfp
 7228              	_ZSt12__get_helperILj1ER3PinJS1_S1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 7229              	.LFB3725:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 7230              		.loc 20 1303 0
 7231              		.cfi_startproc
 7232              		@ args = 0, pretend = 0, frame = 8
 7233              		@ frame_needed = 1, uses_anonymous_args = 0
 7234 0000 80B5     		push	{r7, lr}
 7235              	.LCFI432:
 7236              		.cfi_def_cfa_offset 8
 7237              		.cfi_offset 7, -8
 7238              		.cfi_offset 14, -4
 7239 0002 82B0     		sub	sp, sp, #8
 7240              	.LCFI433:
 7241              		.cfi_def_cfa_offset 16
 7242 0004 00AF     		add	r7, sp, #0
 7243              	.LCFI434:
 7244              		.cfi_def_cfa_register 7
 7245 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7246              		.loc 20 1304 0
 7247 0008 7B68     		ldr	r3, [r7, #4]
 7248 000a 1800     		movs	r0, r3
 7249 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_
 7250 0010 0300     		movs	r3, r0
 7251 0012 1800     		movs	r0, r3
 7252 0014 BD46     		mov	sp, r7
ARM GAS  /tmp/ccSySGVh.s 			page 186


 7253 0016 02B0     		add	sp, sp, #8
 7254              		@ sp needed
 7255 0018 80BD     		pop	{r7, pc}
 7256              		.cfi_endproc
 7257              	.LFE3725:
 7259              		.section	.text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_,"axG",%progbit
 7260              		.align	1
 7261              		.weak	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_
 7262              		.syntax unified
 7263              		.code	16
 7264              		.thumb_func
 7265              		.fpu softvfp
 7267              	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_:
 7268              	.LFB3726:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7269              		.loc 20 195 0
 7270              		.cfi_startproc
 7271              		@ args = 0, pretend = 0, frame = 8
 7272              		@ frame_needed = 1, uses_anonymous_args = 0
 7273 0000 80B5     		push	{r7, lr}
 7274              	.LCFI435:
 7275              		.cfi_def_cfa_offset 8
 7276              		.cfi_offset 7, -8
 7277              		.cfi_offset 14, -4
 7278 0002 82B0     		sub	sp, sp, #8
 7279              	.LCFI436:
 7280              		.cfi_def_cfa_offset 16
 7281 0004 00AF     		add	r7, sp, #0
 7282              	.LCFI437:
 7283              		.cfi_def_cfa_register 7
 7284 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7285              		.loc 20 195 0
 7286 0008 7B68     		ldr	r3, [r7, #4]
 7287 000a 2033     		adds	r3, r3, #32
 7288 000c 1800     		movs	r0, r3
 7289 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj1ER3PinLb0EE7_M_headERS2_
 7290 0012 0300     		movs	r3, r0
 7291 0014 1800     		movs	r0, r3
 7292 0016 BD46     		mov	sp, r7
 7293 0018 02B0     		add	sp, sp, #8
 7294              		@ sp needed
 7295 001a 80BD     		pop	{r7, pc}
 7296              		.cfi_endproc
 7297              	.LFE3726:
 7299              		.section	.text._ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJD
 7300              		.align	1
 7301              		.weak	_ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 7302              		.syntax unified
 7303              		.code	16
 7304              		.thumb_func
 7305              		.fpu softvfp
 7307              	_ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6
 7308              	.LFB3723:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 7309              		.loc 20 1326 0
 7310              		.cfi_startproc
ARM GAS  /tmp/ccSySGVh.s 			page 187


 7311              		@ args = 0, pretend = 0, frame = 8
 7312              		@ frame_needed = 1, uses_anonymous_args = 0
 7313 0000 80B5     		push	{r7, lr}
 7314              	.LCFI438:
 7315              		.cfi_def_cfa_offset 8
 7316              		.cfi_offset 7, -8
 7317              		.cfi_offset 14, -4
 7318 0002 82B0     		sub	sp, sp, #8
 7319              	.LCFI439:
 7320              		.cfi_def_cfa_offset 16
 7321 0004 00AF     		add	r7, sp, #0
 7322              	.LCFI440:
 7323              		.cfi_def_cfa_register 7
 7324 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 7325              		.loc 20 1329 0
 7326 0008 7B68     		ldr	r3, [r7, #4]
 7327 000a 1800     		movs	r0, r3
 7328 000c FFF7FEFF 		bl	_ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 7329 0010 0300     		movs	r3, r0
 7330 0012 1800     		movs	r0, r3
 7331 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 7332 0018 0300     		movs	r3, r0
 7333              		.loc 20 1330 0
 7334 001a 1800     		movs	r0, r3
 7335 001c BD46     		mov	sp, r7
 7336 001e 02B0     		add	sp, sp, #8
 7337              		@ sp needed
 7338 0020 80BD     		pop	{r7, pc}
 7339              		.cfi_endproc
 7340              	.LFE3723:
 7342              		.section	.text._ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJD
 7343              		.align	1
 7344              		.weak	_ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 7345              		.syntax unified
 7346              		.code	16
 7347              		.thumb_func
 7348              		.fpu softvfp
 7350              	_ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6
 7351              	.LFB3728:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 7352              		.loc 20 1314 0
 7353              		.cfi_startproc
 7354              		@ args = 0, pretend = 0, frame = 8
 7355              		@ frame_needed = 1, uses_anonymous_args = 0
 7356 0000 80B5     		push	{r7, lr}
 7357              	.LCFI441:
 7358              		.cfi_def_cfa_offset 8
 7359              		.cfi_offset 7, -8
 7360              		.cfi_offset 14, -4
 7361 0002 82B0     		sub	sp, sp, #8
 7362              	.LCFI442:
 7363              		.cfi_def_cfa_offset 16
 7364 0004 00AF     		add	r7, sp, #0
 7365              	.LCFI443:
 7366              		.cfi_def_cfa_register 7
 7367 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 188


1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7368              		.loc 20 1315 0
 7369 0008 7B68     		ldr	r3, [r7, #4]
 7370 000a 1800     		movs	r0, r3
 7371 000c FFF7FEFF 		bl	_ZSt12__get_helperILj2ER3PinJS1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 7372 0010 0300     		movs	r3, r0
 7373 0012 1800     		movs	r0, r3
 7374 0014 BD46     		mov	sp, r7
 7375 0016 02B0     		add	sp, sp, #8
 7376              		@ sp needed
 7377 0018 80BD     		pop	{r7, pc}
 7378              		.cfi_endproc
 7379              	.LFE3728:
 7381              		.section	.text._ZSt12__get_helperILj2ER3PinJS1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_Dp
 7382              		.align	1
 7383              		.weak	_ZSt12__get_helperILj2ER3PinJS1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 7384              		.syntax unified
 7385              		.code	16
 7386              		.thumb_func
 7387              		.fpu softvfp
 7389              	_ZSt12__get_helperILj2ER3PinJS1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 7390              	.LFB3729:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 7391              		.loc 20 1303 0
 7392              		.cfi_startproc
 7393              		@ args = 0, pretend = 0, frame = 8
 7394              		@ frame_needed = 1, uses_anonymous_args = 0
 7395 0000 80B5     		push	{r7, lr}
 7396              	.LCFI444:
 7397              		.cfi_def_cfa_offset 8
 7398              		.cfi_offset 7, -8
 7399              		.cfi_offset 14, -4
 7400 0002 82B0     		sub	sp, sp, #8
 7401              	.LCFI445:
 7402              		.cfi_def_cfa_offset 16
 7403 0004 00AF     		add	r7, sp, #0
 7404              	.LCFI446:
 7405              		.cfi_def_cfa_register 7
 7406 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7407              		.loc 20 1304 0
 7408 0008 7B68     		ldr	r3, [r7, #4]
 7409 000a 1800     		movs	r0, r3
 7410 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_
 7411 0010 0300     		movs	r3, r0
 7412 0012 1800     		movs	r0, r3
 7413 0014 BD46     		mov	sp, r7
 7414 0016 02B0     		add	sp, sp, #8
 7415              		@ sp needed
 7416 0018 80BD     		pop	{r7, pc}
 7417              		.cfi_endproc
 7418              	.LFE3729:
 7420              		.section	.text._ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_,"axG",%progbits,_
 7421              		.align	1
 7422              		.weak	_ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_
 7423              		.syntax unified
 7424              		.code	16
ARM GAS  /tmp/ccSySGVh.s 			page 189


 7425              		.thumb_func
 7426              		.fpu softvfp
 7428              	_ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_:
 7429              	.LFB3730:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7430              		.loc 20 195 0
 7431              		.cfi_startproc
 7432              		@ args = 0, pretend = 0, frame = 8
 7433              		@ frame_needed = 1, uses_anonymous_args = 0
 7434 0000 80B5     		push	{r7, lr}
 7435              	.LCFI447:
 7436              		.cfi_def_cfa_offset 8
 7437              		.cfi_offset 7, -8
 7438              		.cfi_offset 14, -4
 7439 0002 82B0     		sub	sp, sp, #8
 7440              	.LCFI448:
 7441              		.cfi_def_cfa_offset 16
 7442 0004 00AF     		add	r7, sp, #0
 7443              	.LCFI449:
 7444              		.cfi_def_cfa_register 7
 7445 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7446              		.loc 20 195 0
 7447 0008 7B68     		ldr	r3, [r7, #4]
 7448 000a 1C33     		adds	r3, r3, #28
 7449 000c 1800     		movs	r0, r3
 7450 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj2ER3PinLb0EE7_M_headERS2_
 7451 0012 0300     		movs	r3, r0
 7452 0014 1800     		movs	r0, r3
 7453 0016 BD46     		mov	sp, r7
 7454 0018 02B0     		add	sp, sp, #8
 7455              		@ sp needed
 7456 001a 80BD     		pop	{r7, pc}
 7457              		.cfi_endproc
 7458              	.LFE3730:
 7460              		.section	.text._ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJD
 7461              		.align	1
 7462              		.weak	_ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 7463              		.syntax unified
 7464              		.code	16
 7465              		.thumb_func
 7466              		.fpu softvfp
 7468              	_ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6
 7469              	.LFB3727:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 7470              		.loc 20 1326 0
 7471              		.cfi_startproc
 7472              		@ args = 0, pretend = 0, frame = 8
 7473              		@ frame_needed = 1, uses_anonymous_args = 0
 7474 0000 80B5     		push	{r7, lr}
 7475              	.LCFI450:
 7476              		.cfi_def_cfa_offset 8
 7477              		.cfi_offset 7, -8
 7478              		.cfi_offset 14, -4
 7479 0002 82B0     		sub	sp, sp, #8
 7480              	.LCFI451:
 7481              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccSySGVh.s 			page 190


 7482 0004 00AF     		add	r7, sp, #0
 7483              	.LCFI452:
 7484              		.cfi_def_cfa_register 7
 7485 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 7486              		.loc 20 1329 0
 7487 0008 7B68     		ldr	r3, [r7, #4]
 7488 000a 1800     		movs	r0, r3
 7489 000c FFF7FEFF 		bl	_ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 7490 0010 0300     		movs	r3, r0
 7491 0012 1800     		movs	r0, r3
 7492 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 7493 0018 0300     		movs	r3, r0
 7494              		.loc 20 1330 0
 7495 001a 1800     		movs	r0, r3
 7496 001c BD46     		mov	sp, r7
 7497 001e 02B0     		add	sp, sp, #8
 7498              		@ sp needed
 7499 0020 80BD     		pop	{r7, pc}
 7500              		.cfi_endproc
 7501              	.LFE3727:
 7503              		.section	.text._ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJD
 7504              		.align	1
 7505              		.weak	_ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 7506              		.syntax unified
 7507              		.code	16
 7508              		.thumb_func
 7509              		.fpu softvfp
 7511              	_ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6
 7512              	.LFB3732:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 7513              		.loc 20 1314 0
 7514              		.cfi_startproc
 7515              		@ args = 0, pretend = 0, frame = 8
 7516              		@ frame_needed = 1, uses_anonymous_args = 0
 7517 0000 80B5     		push	{r7, lr}
 7518              	.LCFI453:
 7519              		.cfi_def_cfa_offset 8
 7520              		.cfi_offset 7, -8
 7521              		.cfi_offset 14, -4
 7522 0002 82B0     		sub	sp, sp, #8
 7523              	.LCFI454:
 7524              		.cfi_def_cfa_offset 16
 7525 0004 00AF     		add	r7, sp, #0
 7526              	.LCFI455:
 7527              		.cfi_def_cfa_register 7
 7528 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7529              		.loc 20 1315 0
 7530 0008 7B68     		ldr	r3, [r7, #4]
 7531 000a 1800     		movs	r0, r3
 7532 000c FFF7FEFF 		bl	_ZSt12__get_helperILj3ER3PinJS1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 7533 0010 0300     		movs	r3, r0
 7534 0012 1800     		movs	r0, r3
 7535 0014 BD46     		mov	sp, r7
 7536 0016 02B0     		add	sp, sp, #8
 7537              		@ sp needed
ARM GAS  /tmp/ccSySGVh.s 			page 191


 7538 0018 80BD     		pop	{r7, pc}
 7539              		.cfi_endproc
 7540              	.LFE3732:
 7542              		.section	.text._ZSt12__get_helperILj3ER3PinJS1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_
 7543              		.align	1
 7544              		.weak	_ZSt12__get_helperILj3ER3PinJS1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 7545              		.syntax unified
 7546              		.code	16
 7547              		.thumb_func
 7548              		.fpu softvfp
 7550              	_ZSt12__get_helperILj3ER3PinJS1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 7551              	.LFB3733:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 7552              		.loc 20 1303 0
 7553              		.cfi_startproc
 7554              		@ args = 0, pretend = 0, frame = 8
 7555              		@ frame_needed = 1, uses_anonymous_args = 0
 7556 0000 80B5     		push	{r7, lr}
 7557              	.LCFI456:
 7558              		.cfi_def_cfa_offset 8
 7559              		.cfi_offset 7, -8
 7560              		.cfi_offset 14, -4
 7561 0002 82B0     		sub	sp, sp, #8
 7562              	.LCFI457:
 7563              		.cfi_def_cfa_offset 16
 7564 0004 00AF     		add	r7, sp, #0
 7565              	.LCFI458:
 7566              		.cfi_def_cfa_register 7
 7567 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7568              		.loc 20 1304 0
 7569 0008 7B68     		ldr	r3, [r7, #4]
 7570 000a 1800     		movs	r0, r3
 7571 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EE7_M_headERS2_
 7572 0010 0300     		movs	r3, r0
 7573 0012 1800     		movs	r0, r3
 7574 0014 BD46     		mov	sp, r7
 7575 0016 02B0     		add	sp, sp, #8
 7576              		@ sp needed
 7577 0018 80BD     		pop	{r7, pc}
 7578              		.cfi_endproc
 7579              	.LFE3733:
 7581              		.section	.text._ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EE7_M_headERS2_,"axG",%progbits,_ZNS
 7582              		.align	1
 7583              		.weak	_ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EE7_M_headERS2_
 7584              		.syntax unified
 7585              		.code	16
 7586              		.thumb_func
 7587              		.fpu softvfp
 7589              	_ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EE7_M_headERS2_:
 7590              	.LFB3734:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7591              		.loc 20 195 0
 7592              		.cfi_startproc
 7593              		@ args = 0, pretend = 0, frame = 8
 7594              		@ frame_needed = 1, uses_anonymous_args = 0
 7595 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccSySGVh.s 			page 192


 7596              	.LCFI459:
 7597              		.cfi_def_cfa_offset 8
 7598              		.cfi_offset 7, -8
 7599              		.cfi_offset 14, -4
 7600 0002 82B0     		sub	sp, sp, #8
 7601              	.LCFI460:
 7602              		.cfi_def_cfa_offset 16
 7603 0004 00AF     		add	r7, sp, #0
 7604              	.LCFI461:
 7605              		.cfi_def_cfa_register 7
 7606 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7607              		.loc 20 195 0
 7608 0008 7B68     		ldr	r3, [r7, #4]
 7609 000a 1833     		adds	r3, r3, #24
 7610 000c 1800     		movs	r0, r3
 7611 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj3ER3PinLb0EE7_M_headERS2_
 7612 0012 0300     		movs	r3, r0
 7613 0014 1800     		movs	r0, r3
 7614 0016 BD46     		mov	sp, r7
 7615 0018 02B0     		add	sp, sp, #8
 7616              		@ sp needed
 7617 001a 80BD     		pop	{r7, pc}
 7618              		.cfi_endproc
 7619              	.LFE3734:
 7621              		.section	.text._ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJD
 7622              		.align	1
 7623              		.weak	_ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 7624              		.syntax unified
 7625              		.code	16
 7626              		.thumb_func
 7627              		.fpu softvfp
 7629              	_ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6
 7630              	.LFB3731:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 7631              		.loc 20 1326 0
 7632              		.cfi_startproc
 7633              		@ args = 0, pretend = 0, frame = 8
 7634              		@ frame_needed = 1, uses_anonymous_args = 0
 7635 0000 80B5     		push	{r7, lr}
 7636              	.LCFI462:
 7637              		.cfi_def_cfa_offset 8
 7638              		.cfi_offset 7, -8
 7639              		.cfi_offset 14, -4
 7640 0002 82B0     		sub	sp, sp, #8
 7641              	.LCFI463:
 7642              		.cfi_def_cfa_offset 16
 7643 0004 00AF     		add	r7, sp, #0
 7644              	.LCFI464:
 7645              		.cfi_def_cfa_register 7
 7646 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 7647              		.loc 20 1329 0
 7648 0008 7B68     		ldr	r3, [r7, #4]
 7649 000a 1800     		movs	r0, r3
 7650 000c FFF7FEFF 		bl	_ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 7651 0010 0300     		movs	r3, r0
ARM GAS  /tmp/ccSySGVh.s 			page 193


 7652 0012 1800     		movs	r0, r3
 7653 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 7654 0018 0300     		movs	r3, r0
 7655              		.loc 20 1330 0
 7656 001a 1800     		movs	r0, r3
 7657 001c BD46     		mov	sp, r7
 7658 001e 02B0     		add	sp, sp, #8
 7659              		@ sp needed
 7660 0020 80BD     		pop	{r7, pc}
 7661              		.cfi_endproc
 7662              	.LFE3731:
 7664              		.section	.text._ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJD
 7665              		.align	1
 7666              		.weak	_ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 7667              		.syntax unified
 7668              		.code	16
 7669              		.thumb_func
 7670              		.fpu softvfp
 7672              	_ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6
 7673              	.LFB3736:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 7674              		.loc 20 1314 0
 7675              		.cfi_startproc
 7676              		@ args = 0, pretend = 0, frame = 8
 7677              		@ frame_needed = 1, uses_anonymous_args = 0
 7678 0000 80B5     		push	{r7, lr}
 7679              	.LCFI465:
 7680              		.cfi_def_cfa_offset 8
 7681              		.cfi_offset 7, -8
 7682              		.cfi_offset 14, -4
 7683 0002 82B0     		sub	sp, sp, #8
 7684              	.LCFI466:
 7685              		.cfi_def_cfa_offset 16
 7686 0004 00AF     		add	r7, sp, #0
 7687              	.LCFI467:
 7688              		.cfi_def_cfa_register 7
 7689 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7690              		.loc 20 1315 0
 7691 0008 7B68     		ldr	r3, [r7, #4]
 7692 000a 1800     		movs	r0, r3
 7693 000c FFF7FEFF 		bl	_ZSt12__get_helperILj4ER3PinJS1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 7694 0010 0300     		movs	r3, r0
 7695 0012 1800     		movs	r0, r3
 7696 0014 BD46     		mov	sp, r7
 7697 0016 02B0     		add	sp, sp, #8
 7698              		@ sp needed
 7699 0018 80BD     		pop	{r7, pc}
 7700              		.cfi_endproc
 7701              	.LFE3736:
 7703              		.section	.text._ZSt12__get_helperILj4ER3PinJS1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE,
 7704              		.align	1
 7705              		.weak	_ZSt12__get_helperILj4ER3PinJS1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 7706              		.syntax unified
 7707              		.code	16
 7708              		.thumb_func
 7709              		.fpu softvfp
ARM GAS  /tmp/ccSySGVh.s 			page 194


 7711              	_ZSt12__get_helperILj4ER3PinJS1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 7712              	.LFB3737:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 7713              		.loc 20 1303 0
 7714              		.cfi_startproc
 7715              		@ args = 0, pretend = 0, frame = 8
 7716              		@ frame_needed = 1, uses_anonymous_args = 0
 7717 0000 80B5     		push	{r7, lr}
 7718              	.LCFI468:
 7719              		.cfi_def_cfa_offset 8
 7720              		.cfi_offset 7, -8
 7721              		.cfi_offset 14, -4
 7722 0002 82B0     		sub	sp, sp, #8
 7723              	.LCFI469:
 7724              		.cfi_def_cfa_offset 16
 7725 0004 00AF     		add	r7, sp, #0
 7726              	.LCFI470:
 7727              		.cfi_def_cfa_register 7
 7728 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7729              		.loc 20 1304 0
 7730 0008 7B68     		ldr	r3, [r7, #4]
 7731 000a 1800     		movs	r0, r3
 7732 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EE7_M_headERS2_
 7733 0010 0300     		movs	r3, r0
 7734 0012 1800     		movs	r0, r3
 7735 0014 BD46     		mov	sp, r7
 7736 0016 02B0     		add	sp, sp, #8
 7737              		@ sp needed
 7738 0018 80BD     		pop	{r7, pc}
 7739              		.cfi_endproc
 7740              	.LFE3737:
 7742              		.section	.text._ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EE7_M_headERS2_,"axG",%progbits,_ZNSt11
 7743              		.align	1
 7744              		.weak	_ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EE7_M_headERS2_
 7745              		.syntax unified
 7746              		.code	16
 7747              		.thumb_func
 7748              		.fpu softvfp
 7750              	_ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EE7_M_headERS2_:
 7751              	.LFB3738:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7752              		.loc 20 195 0
 7753              		.cfi_startproc
 7754              		@ args = 0, pretend = 0, frame = 8
 7755              		@ frame_needed = 1, uses_anonymous_args = 0
 7756 0000 80B5     		push	{r7, lr}
 7757              	.LCFI471:
 7758              		.cfi_def_cfa_offset 8
 7759              		.cfi_offset 7, -8
 7760              		.cfi_offset 14, -4
 7761 0002 82B0     		sub	sp, sp, #8
 7762              	.LCFI472:
 7763              		.cfi_def_cfa_offset 16
 7764 0004 00AF     		add	r7, sp, #0
 7765              	.LCFI473:
 7766              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccSySGVh.s 			page 195


 7767 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7768              		.loc 20 195 0
 7769 0008 7B68     		ldr	r3, [r7, #4]
 7770 000a 1433     		adds	r3, r3, #20
 7771 000c 1800     		movs	r0, r3
 7772 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj4ER3PinLb0EE7_M_headERS2_
 7773 0012 0300     		movs	r3, r0
 7774 0014 1800     		movs	r0, r3
 7775 0016 BD46     		mov	sp, r7
 7776 0018 02B0     		add	sp, sp, #8
 7777              		@ sp needed
 7778 001a 80BD     		pop	{r7, pc}
 7779              		.cfi_endproc
 7780              	.LFE3738:
 7782              		.section	.text._ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJD
 7783              		.align	1
 7784              		.weak	_ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 7785              		.syntax unified
 7786              		.code	16
 7787              		.thumb_func
 7788              		.fpu softvfp
 7790              	_ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6
 7791              	.LFB3735:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 7792              		.loc 20 1326 0
 7793              		.cfi_startproc
 7794              		@ args = 0, pretend = 0, frame = 8
 7795              		@ frame_needed = 1, uses_anonymous_args = 0
 7796 0000 80B5     		push	{r7, lr}
 7797              	.LCFI474:
 7798              		.cfi_def_cfa_offset 8
 7799              		.cfi_offset 7, -8
 7800              		.cfi_offset 14, -4
 7801 0002 82B0     		sub	sp, sp, #8
 7802              	.LCFI475:
 7803              		.cfi_def_cfa_offset 16
 7804 0004 00AF     		add	r7, sp, #0
 7805              	.LCFI476:
 7806              		.cfi_def_cfa_register 7
 7807 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 7808              		.loc 20 1329 0
 7809 0008 7B68     		ldr	r3, [r7, #4]
 7810 000a 1800     		movs	r0, r3
 7811 000c FFF7FEFF 		bl	_ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 7812 0010 0300     		movs	r3, r0
 7813 0012 1800     		movs	r0, r3
 7814 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 7815 0018 0300     		movs	r3, r0
 7816              		.loc 20 1330 0
 7817 001a 1800     		movs	r0, r3
 7818 001c BD46     		mov	sp, r7
 7819 001e 02B0     		add	sp, sp, #8
 7820              		@ sp needed
 7821 0020 80BD     		pop	{r7, pc}
 7822              		.cfi_endproc
ARM GAS  /tmp/ccSySGVh.s 			page 196


 7823              	.LFE3735:
 7825              		.section	.text._ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJD
 7826              		.align	1
 7827              		.weak	_ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 7828              		.syntax unified
 7829              		.code	16
 7830              		.thumb_func
 7831              		.fpu softvfp
 7833              	_ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6
 7834              	.LFB3740:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 7835              		.loc 20 1314 0
 7836              		.cfi_startproc
 7837              		@ args = 0, pretend = 0, frame = 8
 7838              		@ frame_needed = 1, uses_anonymous_args = 0
 7839 0000 80B5     		push	{r7, lr}
 7840              	.LCFI477:
 7841              		.cfi_def_cfa_offset 8
 7842              		.cfi_offset 7, -8
 7843              		.cfi_offset 14, -4
 7844 0002 82B0     		sub	sp, sp, #8
 7845              	.LCFI478:
 7846              		.cfi_def_cfa_offset 16
 7847 0004 00AF     		add	r7, sp, #0
 7848              	.LCFI479:
 7849              		.cfi_def_cfa_register 7
 7850 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7851              		.loc 20 1315 0
 7852 0008 7B68     		ldr	r3, [r7, #4]
 7853 000a 1800     		movs	r0, r3
 7854 000c FFF7FEFF 		bl	_ZSt12__get_helperILj5ER3PinJS1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 7855 0010 0300     		movs	r3, r0
 7856 0012 1800     		movs	r0, r3
 7857 0014 BD46     		mov	sp, r7
 7858 0016 02B0     		add	sp, sp, #8
 7859              		@ sp needed
 7860 0018 80BD     		pop	{r7, pc}
 7861              		.cfi_endproc
 7862              	.LFE3740:
 7864              		.section	.text._ZSt12__get_helperILj5ER3PinJS1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE,"ax
 7865              		.align	1
 7866              		.weak	_ZSt12__get_helperILj5ER3PinJS1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 7867              		.syntax unified
 7868              		.code	16
 7869              		.thumb_func
 7870              		.fpu softvfp
 7872              	_ZSt12__get_helperILj5ER3PinJS1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 7873              	.LFB3741:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 7874              		.loc 20 1303 0
 7875              		.cfi_startproc
 7876              		@ args = 0, pretend = 0, frame = 8
 7877              		@ frame_needed = 1, uses_anonymous_args = 0
 7878 0000 80B5     		push	{r7, lr}
 7879              	.LCFI480:
 7880              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccSySGVh.s 			page 197


 7881              		.cfi_offset 7, -8
 7882              		.cfi_offset 14, -4
 7883 0002 82B0     		sub	sp, sp, #8
 7884              	.LCFI481:
 7885              		.cfi_def_cfa_offset 16
 7886 0004 00AF     		add	r7, sp, #0
 7887              	.LCFI482:
 7888              		.cfi_def_cfa_register 7
 7889 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7890              		.loc 20 1304 0
 7891 0008 7B68     		ldr	r3, [r7, #4]
 7892 000a 1800     		movs	r0, r3
 7893 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EE7_M_headERS2_
 7894 0010 0300     		movs	r3, r0
 7895 0012 1800     		movs	r0, r3
 7896 0014 BD46     		mov	sp, r7
 7897 0016 02B0     		add	sp, sp, #8
 7898              		@ sp needed
 7899 0018 80BD     		pop	{r7, pc}
 7900              		.cfi_endproc
 7901              	.LFE3741:
 7903              		.section	.text._ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EE7_M_headERS2_,"axG",%progbits,_ZNSt11_Tu
 7904              		.align	1
 7905              		.weak	_ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EE7_M_headERS2_
 7906              		.syntax unified
 7907              		.code	16
 7908              		.thumb_func
 7909              		.fpu softvfp
 7911              	_ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EE7_M_headERS2_:
 7912              	.LFB3742:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7913              		.loc 20 195 0
 7914              		.cfi_startproc
 7915              		@ args = 0, pretend = 0, frame = 8
 7916              		@ frame_needed = 1, uses_anonymous_args = 0
 7917 0000 80B5     		push	{r7, lr}
 7918              	.LCFI483:
 7919              		.cfi_def_cfa_offset 8
 7920              		.cfi_offset 7, -8
 7921              		.cfi_offset 14, -4
 7922 0002 82B0     		sub	sp, sp, #8
 7923              	.LCFI484:
 7924              		.cfi_def_cfa_offset 16
 7925 0004 00AF     		add	r7, sp, #0
 7926              	.LCFI485:
 7927              		.cfi_def_cfa_register 7
 7928 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 7929              		.loc 20 195 0
 7930 0008 7B68     		ldr	r3, [r7, #4]
 7931 000a 1033     		adds	r3, r3, #16
 7932 000c 1800     		movs	r0, r3
 7933 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj5ER3PinLb0EE7_M_headERS2_
 7934 0012 0300     		movs	r3, r0
 7935 0014 1800     		movs	r0, r3
 7936 0016 BD46     		mov	sp, r7
ARM GAS  /tmp/ccSySGVh.s 			page 198


 7937 0018 02B0     		add	sp, sp, #8
 7938              		@ sp needed
 7939 001a 80BD     		pop	{r7, pc}
 7940              		.cfi_endproc
 7941              	.LFE3742:
 7943              		.section	.text._ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJD
 7944              		.align	1
 7945              		.weak	_ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 7946              		.syntax unified
 7947              		.code	16
 7948              		.thumb_func
 7949              		.fpu softvfp
 7951              	_ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6
 7952              	.LFB3739:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 7953              		.loc 20 1326 0
 7954              		.cfi_startproc
 7955              		@ args = 0, pretend = 0, frame = 8
 7956              		@ frame_needed = 1, uses_anonymous_args = 0
 7957 0000 80B5     		push	{r7, lr}
 7958              	.LCFI486:
 7959              		.cfi_def_cfa_offset 8
 7960              		.cfi_offset 7, -8
 7961              		.cfi_offset 14, -4
 7962 0002 82B0     		sub	sp, sp, #8
 7963              	.LCFI487:
 7964              		.cfi_def_cfa_offset 16
 7965 0004 00AF     		add	r7, sp, #0
 7966              	.LCFI488:
 7967              		.cfi_def_cfa_register 7
 7968 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 7969              		.loc 20 1329 0
 7970 0008 7B68     		ldr	r3, [r7, #4]
 7971 000a 1800     		movs	r0, r3
 7972 000c FFF7FEFF 		bl	_ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 7973 0010 0300     		movs	r3, r0
 7974 0012 1800     		movs	r0, r3
 7975 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 7976 0018 0300     		movs	r3, r0
 7977              		.loc 20 1330 0
 7978 001a 1800     		movs	r0, r3
 7979 001c BD46     		mov	sp, r7
 7980 001e 02B0     		add	sp, sp, #8
 7981              		@ sp needed
 7982 0020 80BD     		pop	{r7, pc}
 7983              		.cfi_endproc
 7984              	.LFE3739:
 7986              		.section	.text._ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJD
 7987              		.align	1
 7988              		.weak	_ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 7989              		.syntax unified
 7990              		.code	16
 7991              		.thumb_func
 7992              		.fpu softvfp
 7994              	_ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6
 7995              	.LFB3744:
ARM GAS  /tmp/ccSySGVh.s 			page 199


1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 7996              		.loc 20 1314 0
 7997              		.cfi_startproc
 7998              		@ args = 0, pretend = 0, frame = 8
 7999              		@ frame_needed = 1, uses_anonymous_args = 0
 8000 0000 80B5     		push	{r7, lr}
 8001              	.LCFI489:
 8002              		.cfi_def_cfa_offset 8
 8003              		.cfi_offset 7, -8
 8004              		.cfi_offset 14, -4
 8005 0002 82B0     		sub	sp, sp, #8
 8006              	.LCFI490:
 8007              		.cfi_def_cfa_offset 16
 8008 0004 00AF     		add	r7, sp, #0
 8009              	.LCFI491:
 8010              		.cfi_def_cfa_register 7
 8011 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8012              		.loc 20 1315 0
 8013 0008 7B68     		ldr	r3, [r7, #4]
 8014 000a 1800     		movs	r0, r3
 8015 000c FFF7FEFF 		bl	_ZSt12__get_helperILj6ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 8016 0010 0300     		movs	r3, r0
 8017 0012 1800     		movs	r0, r3
 8018 0014 BD46     		mov	sp, r7
 8019 0016 02B0     		add	sp, sp, #8
 8020              		@ sp needed
 8021 0018 80BD     		pop	{r7, pc}
 8022              		.cfi_endproc
 8023              	.LFE3744:
 8025              		.section	.text._ZSt12__get_helperILj6ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE,"axG",
 8026              		.align	1
 8027              		.weak	_ZSt12__get_helperILj6ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 8028              		.syntax unified
 8029              		.code	16
 8030              		.thumb_func
 8031              		.fpu softvfp
 8033              	_ZSt12__get_helperILj6ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 8034              	.LFB3745:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8035              		.loc 20 1303 0
 8036              		.cfi_startproc
 8037              		@ args = 0, pretend = 0, frame = 8
 8038              		@ frame_needed = 1, uses_anonymous_args = 0
 8039 0000 80B5     		push	{r7, lr}
 8040              	.LCFI492:
 8041              		.cfi_def_cfa_offset 8
 8042              		.cfi_offset 7, -8
 8043              		.cfi_offset 14, -4
 8044 0002 82B0     		sub	sp, sp, #8
 8045              	.LCFI493:
 8046              		.cfi_def_cfa_offset 16
 8047 0004 00AF     		add	r7, sp, #0
 8048              	.LCFI494:
 8049              		.cfi_def_cfa_register 7
 8050 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
ARM GAS  /tmp/ccSySGVh.s 			page 200


 8051              		.loc 20 1304 0
 8052 0008 7B68     		ldr	r3, [r7, #4]
 8053 000a 1800     		movs	r0, r3
 8054 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EE7_M_headERS2_
 8055 0010 0300     		movs	r3, r0
 8056 0012 1800     		movs	r0, r3
 8057 0014 BD46     		mov	sp, r7
 8058 0016 02B0     		add	sp, sp, #8
 8059              		@ sp needed
 8060 0018 80BD     		pop	{r7, pc}
 8061              		.cfi_endproc
 8062              	.LFE3745:
 8064              		.section	.text._ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EE7_M_headERS2_,"axG",%progbits,_ZNSt11_Tuple
 8065              		.align	1
 8066              		.weak	_ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EE7_M_headERS2_
 8067              		.syntax unified
 8068              		.code	16
 8069              		.thumb_func
 8070              		.fpu softvfp
 8072              	_ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EE7_M_headERS2_:
 8073              	.LFB3746:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8074              		.loc 20 195 0
 8075              		.cfi_startproc
 8076              		@ args = 0, pretend = 0, frame = 8
 8077              		@ frame_needed = 1, uses_anonymous_args = 0
 8078 0000 80B5     		push	{r7, lr}
 8079              	.LCFI495:
 8080              		.cfi_def_cfa_offset 8
 8081              		.cfi_offset 7, -8
 8082              		.cfi_offset 14, -4
 8083 0002 82B0     		sub	sp, sp, #8
 8084              	.LCFI496:
 8085              		.cfi_def_cfa_offset 16
 8086 0004 00AF     		add	r7, sp, #0
 8087              	.LCFI497:
 8088              		.cfi_def_cfa_register 7
 8089 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8090              		.loc 20 195 0
 8091 0008 7B68     		ldr	r3, [r7, #4]
 8092 000a 0C33     		adds	r3, r3, #12
 8093 000c 1800     		movs	r0, r3
 8094 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj6ER3PinLb0EE7_M_headERS2_
 8095 0012 0300     		movs	r3, r0
 8096 0014 1800     		movs	r0, r3
 8097 0016 BD46     		mov	sp, r7
 8098 0018 02B0     		add	sp, sp, #8
 8099              		@ sp needed
 8100 001a 80BD     		pop	{r7, pc}
 8101              		.cfi_endproc
 8102              	.LFE3746:
 8104              		.section	.text._ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJD
 8105              		.align	1
 8106              		.weak	_ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 8107              		.syntax unified
 8108              		.code	16
ARM GAS  /tmp/ccSySGVh.s 			page 201


 8109              		.thumb_func
 8110              		.fpu softvfp
 8112              	_ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6
 8113              	.LFB3743:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 8114              		.loc 20 1326 0
 8115              		.cfi_startproc
 8116              		@ args = 0, pretend = 0, frame = 8
 8117              		@ frame_needed = 1, uses_anonymous_args = 0
 8118 0000 80B5     		push	{r7, lr}
 8119              	.LCFI498:
 8120              		.cfi_def_cfa_offset 8
 8121              		.cfi_offset 7, -8
 8122              		.cfi_offset 14, -4
 8123 0002 82B0     		sub	sp, sp, #8
 8124              	.LCFI499:
 8125              		.cfi_def_cfa_offset 16
 8126 0004 00AF     		add	r7, sp, #0
 8127              	.LCFI500:
 8128              		.cfi_def_cfa_register 7
 8129 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 8130              		.loc 20 1329 0
 8131 0008 7B68     		ldr	r3, [r7, #4]
 8132 000a 1800     		movs	r0, r3
 8133 000c FFF7FEFF 		bl	_ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 8134 0010 0300     		movs	r3, r0
 8135 0012 1800     		movs	r0, r3
 8136 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 8137 0018 0300     		movs	r3, r0
 8138              		.loc 20 1330 0
 8139 001a 1800     		movs	r0, r3
 8140 001c BD46     		mov	sp, r7
 8141 001e 02B0     		add	sp, sp, #8
 8142              		@ sp needed
 8143 0020 80BD     		pop	{r7, pc}
 8144              		.cfi_endproc
 8145              	.LFE3743:
 8147              		.section	.text._ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJD
 8148              		.align	1
 8149              		.weak	_ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 8150              		.syntax unified
 8151              		.code	16
 8152              		.thumb_func
 8153              		.fpu softvfp
 8155              	_ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6
 8156              	.LFB3748:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 8157              		.loc 20 1314 0
 8158              		.cfi_startproc
 8159              		@ args = 0, pretend = 0, frame = 8
 8160              		@ frame_needed = 1, uses_anonymous_args = 0
 8161 0000 80B5     		push	{r7, lr}
 8162              	.LCFI501:
 8163              		.cfi_def_cfa_offset 8
 8164              		.cfi_offset 7, -8
 8165              		.cfi_offset 14, -4
ARM GAS  /tmp/ccSySGVh.s 			page 202


 8166 0002 82B0     		sub	sp, sp, #8
 8167              	.LCFI502:
 8168              		.cfi_def_cfa_offset 16
 8169 0004 00AF     		add	r7, sp, #0
 8170              	.LCFI503:
 8171              		.cfi_def_cfa_register 7
 8172 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8173              		.loc 20 1315 0
 8174 0008 7B68     		ldr	r3, [r7, #4]
 8175 000a 1800     		movs	r0, r3
 8176 000c FFF7FEFF 		bl	_ZSt12__get_helperILj7ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 8177 0010 0300     		movs	r3, r0
 8178 0012 1800     		movs	r0, r3
 8179 0014 BD46     		mov	sp, r7
 8180 0016 02B0     		add	sp, sp, #8
 8181              		@ sp needed
 8182 0018 80BD     		pop	{r7, pc}
 8183              		.cfi_endproc
 8184              	.LFE3748:
 8186              		.section	.text._ZSt12__get_helperILj7ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE,"axG",%pr
 8187              		.align	1
 8188              		.weak	_ZSt12__get_helperILj7ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 8189              		.syntax unified
 8190              		.code	16
 8191              		.thumb_func
 8192              		.fpu softvfp
 8194              	_ZSt12__get_helperILj7ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 8195              	.LFB3749:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8196              		.loc 20 1303 0
 8197              		.cfi_startproc
 8198              		@ args = 0, pretend = 0, frame = 8
 8199              		@ frame_needed = 1, uses_anonymous_args = 0
 8200 0000 80B5     		push	{r7, lr}
 8201              	.LCFI504:
 8202              		.cfi_def_cfa_offset 8
 8203              		.cfi_offset 7, -8
 8204              		.cfi_offset 14, -4
 8205 0002 82B0     		sub	sp, sp, #8
 8206              	.LCFI505:
 8207              		.cfi_def_cfa_offset 16
 8208 0004 00AF     		add	r7, sp, #0
 8209              	.LCFI506:
 8210              		.cfi_def_cfa_register 7
 8211 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8212              		.loc 20 1304 0
 8213 0008 7B68     		ldr	r3, [r7, #4]
 8214 000a 1800     		movs	r0, r3
 8215 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj7EJR3PinS1_S1_EE7_M_headERS2_
 8216 0010 0300     		movs	r3, r0
 8217 0012 1800     		movs	r0, r3
 8218 0014 BD46     		mov	sp, r7
 8219 0016 02B0     		add	sp, sp, #8
 8220              		@ sp needed
 8221 0018 80BD     		pop	{r7, pc}
ARM GAS  /tmp/ccSySGVh.s 			page 203


 8222              		.cfi_endproc
 8223              	.LFE3749:
 8225              		.section	.text._ZNSt11_Tuple_implILj7EJR3PinS1_S1_EE7_M_headERS2_,"axG",%progbits,_ZNSt11_Tuple_im
 8226              		.align	1
 8227              		.weak	_ZNSt11_Tuple_implILj7EJR3PinS1_S1_EE7_M_headERS2_
 8228              		.syntax unified
 8229              		.code	16
 8230              		.thumb_func
 8231              		.fpu softvfp
 8233              	_ZNSt11_Tuple_implILj7EJR3PinS1_S1_EE7_M_headERS2_:
 8234              	.LFB3750:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8235              		.loc 20 195 0
 8236              		.cfi_startproc
 8237              		@ args = 0, pretend = 0, frame = 8
 8238              		@ frame_needed = 1, uses_anonymous_args = 0
 8239 0000 80B5     		push	{r7, lr}
 8240              	.LCFI507:
 8241              		.cfi_def_cfa_offset 8
 8242              		.cfi_offset 7, -8
 8243              		.cfi_offset 14, -4
 8244 0002 82B0     		sub	sp, sp, #8
 8245              	.LCFI508:
 8246              		.cfi_def_cfa_offset 16
 8247 0004 00AF     		add	r7, sp, #0
 8248              	.LCFI509:
 8249              		.cfi_def_cfa_register 7
 8250 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8251              		.loc 20 195 0
 8252 0008 7B68     		ldr	r3, [r7, #4]
 8253 000a 0833     		adds	r3, r3, #8
 8254 000c 1800     		movs	r0, r3
 8255 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj7ER3PinLb0EE7_M_headERS2_
 8256 0012 0300     		movs	r3, r0
 8257 0014 1800     		movs	r0, r3
 8258 0016 BD46     		mov	sp, r7
 8259 0018 02B0     		add	sp, sp, #8
 8260              		@ sp needed
 8261 001a 80BD     		pop	{r7, pc}
 8262              		.cfi_endproc
 8263              	.LFE3750:
 8265              		.section	.text._ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJD
 8266              		.align	1
 8267              		.weak	_ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 8268              		.syntax unified
 8269              		.code	16
 8270              		.thumb_func
 8271              		.fpu softvfp
 8273              	_ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6
 8274              	.LFB3747:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 8275              		.loc 20 1326 0
 8276              		.cfi_startproc
 8277              		@ args = 0, pretend = 0, frame = 8
 8278              		@ frame_needed = 1, uses_anonymous_args = 0
 8279 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccSySGVh.s 			page 204


 8280              	.LCFI510:
 8281              		.cfi_def_cfa_offset 8
 8282              		.cfi_offset 7, -8
 8283              		.cfi_offset 14, -4
 8284 0002 82B0     		sub	sp, sp, #8
 8285              	.LCFI511:
 8286              		.cfi_def_cfa_offset 16
 8287 0004 00AF     		add	r7, sp, #0
 8288              	.LCFI512:
 8289              		.cfi_def_cfa_register 7
 8290 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 8291              		.loc 20 1329 0
 8292 0008 7B68     		ldr	r3, [r7, #4]
 8293 000a 1800     		movs	r0, r3
 8294 000c FFF7FEFF 		bl	_ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 8295 0010 0300     		movs	r3, r0
 8296 0012 1800     		movs	r0, r3
 8297 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 8298 0018 0300     		movs	r3, r0
 8299              		.loc 20 1330 0
 8300 001a 1800     		movs	r0, r3
 8301 001c BD46     		mov	sp, r7
 8302 001e 02B0     		add	sp, sp, #8
 8303              		@ sp needed
 8304 0020 80BD     		pop	{r7, pc}
 8305              		.cfi_endproc
 8306              	.LFE3747:
 8308              		.section	.text._ZSt3getILj8EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJD
 8309              		.align	1
 8310              		.weak	_ZSt3getILj8EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 8311              		.syntax unified
 8312              		.code	16
 8313              		.thumb_func
 8314              		.fpu softvfp
 8316              	_ZSt3getILj8EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6
 8317              	.LFB3752:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 8318              		.loc 20 1314 0
 8319              		.cfi_startproc
 8320              		@ args = 0, pretend = 0, frame = 8
 8321              		@ frame_needed = 1, uses_anonymous_args = 0
 8322 0000 80B5     		push	{r7, lr}
 8323              	.LCFI513:
 8324              		.cfi_def_cfa_offset 8
 8325              		.cfi_offset 7, -8
 8326              		.cfi_offset 14, -4
 8327 0002 82B0     		sub	sp, sp, #8
 8328              	.LCFI514:
 8329              		.cfi_def_cfa_offset 16
 8330 0004 00AF     		add	r7, sp, #0
 8331              	.LCFI515:
 8332              		.cfi_def_cfa_register 7
 8333 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8334              		.loc 20 1315 0
 8335 0008 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 205


 8336 000a 1800     		movs	r0, r3
 8337 000c FFF7FEFF 		bl	_ZSt12__get_helperILj8ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 8338 0010 0300     		movs	r3, r0
 8339 0012 1800     		movs	r0, r3
 8340 0014 BD46     		mov	sp, r7
 8341 0016 02B0     		add	sp, sp, #8
 8342              		@ sp needed
 8343 0018 80BD     		pop	{r7, pc}
 8344              		.cfi_endproc
 8345              	.LFE3752:
 8347              		.section	.text._ZSt12__get_helperILj8ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE,"axG",%progb
 8348              		.align	1
 8349              		.weak	_ZSt12__get_helperILj8ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 8350              		.syntax unified
 8351              		.code	16
 8352              		.thumb_func
 8353              		.fpu softvfp
 8355              	_ZSt12__get_helperILj8ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 8356              	.LFB3753:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8357              		.loc 20 1303 0
 8358              		.cfi_startproc
 8359              		@ args = 0, pretend = 0, frame = 8
 8360              		@ frame_needed = 1, uses_anonymous_args = 0
 8361 0000 80B5     		push	{r7, lr}
 8362              	.LCFI516:
 8363              		.cfi_def_cfa_offset 8
 8364              		.cfi_offset 7, -8
 8365              		.cfi_offset 14, -4
 8366 0002 82B0     		sub	sp, sp, #8
 8367              	.LCFI517:
 8368              		.cfi_def_cfa_offset 16
 8369 0004 00AF     		add	r7, sp, #0
 8370              	.LCFI518:
 8371              		.cfi_def_cfa_register 7
 8372 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8373              		.loc 20 1304 0
 8374 0008 7B68     		ldr	r3, [r7, #4]
 8375 000a 1800     		movs	r0, r3
 8376 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj8EJR3PinS1_EE7_M_headERS2_
 8377 0010 0300     		movs	r3, r0
 8378 0012 1800     		movs	r0, r3
 8379 0014 BD46     		mov	sp, r7
 8380 0016 02B0     		add	sp, sp, #8
 8381              		@ sp needed
 8382 0018 80BD     		pop	{r7, pc}
 8383              		.cfi_endproc
 8384              	.LFE3753:
 8386              		.section	.text._ZNSt11_Tuple_implILj8EJR3PinS1_EE7_M_headERS2_,"axG",%progbits,_ZNSt11_Tuple_implI
 8387              		.align	1
 8388              		.weak	_ZNSt11_Tuple_implILj8EJR3PinS1_EE7_M_headERS2_
 8389              		.syntax unified
 8390              		.code	16
 8391              		.thumb_func
 8392              		.fpu softvfp
 8394              	_ZNSt11_Tuple_implILj8EJR3PinS1_EE7_M_headERS2_:
ARM GAS  /tmp/ccSySGVh.s 			page 206


 8395              	.LFB3754:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8396              		.loc 20 195 0
 8397              		.cfi_startproc
 8398              		@ args = 0, pretend = 0, frame = 8
 8399              		@ frame_needed = 1, uses_anonymous_args = 0
 8400 0000 80B5     		push	{r7, lr}
 8401              	.LCFI519:
 8402              		.cfi_def_cfa_offset 8
 8403              		.cfi_offset 7, -8
 8404              		.cfi_offset 14, -4
 8405 0002 82B0     		sub	sp, sp, #8
 8406              	.LCFI520:
 8407              		.cfi_def_cfa_offset 16
 8408 0004 00AF     		add	r7, sp, #0
 8409              	.LCFI521:
 8410              		.cfi_def_cfa_register 7
 8411 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8412              		.loc 20 195 0
 8413 0008 7B68     		ldr	r3, [r7, #4]
 8414 000a 0433     		adds	r3, r3, #4
 8415 000c 1800     		movs	r0, r3
 8416 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj8ER3PinLb0EE7_M_headERS2_
 8417 0012 0300     		movs	r3, r0
 8418 0014 1800     		movs	r0, r3
 8419 0016 BD46     		mov	sp, r7
 8420 0018 02B0     		add	sp, sp, #8
 8421              		@ sp needed
 8422 001a 80BD     		pop	{r7, pc}
 8423              		.cfi_endproc
 8424              	.LFE3754:
 8426              		.section	.text._ZNSt10_Head_baseILj8ER3PinLb0EE7_M_headERS2_,"axG",%progbits,_ZNSt10_Head_baseILj8
 8427              		.align	1
 8428              		.weak	_ZNSt10_Head_baseILj8ER3PinLb0EE7_M_headERS2_
 8429              		.syntax unified
 8430              		.code	16
 8431              		.thumb_func
 8432              		.fpu softvfp
 8434              	_ZNSt10_Head_baseILj8ER3PinLb0EE7_M_headERS2_:
 8435              	.LFB3755:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8436              		.loc 20 160 0
 8437              		.cfi_startproc
 8438              		@ args = 0, pretend = 0, frame = 8
 8439              		@ frame_needed = 1, uses_anonymous_args = 0
 8440 0000 80B5     		push	{r7, lr}
 8441              	.LCFI522:
 8442              		.cfi_def_cfa_offset 8
 8443              		.cfi_offset 7, -8
 8444              		.cfi_offset 14, -4
 8445 0002 82B0     		sub	sp, sp, #8
 8446              	.LCFI523:
 8447              		.cfi_def_cfa_offset 16
 8448 0004 00AF     		add	r7, sp, #0
 8449              	.LCFI524:
 8450              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccSySGVh.s 			page 207


 8451 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8452              		.loc 20 160 0
 8453 0008 7B68     		ldr	r3, [r7, #4]
 8454 000a 1B68     		ldr	r3, [r3]
 8455 000c 1800     		movs	r0, r3
 8456 000e BD46     		mov	sp, r7
 8457 0010 02B0     		add	sp, sp, #8
 8458              		@ sp needed
 8459 0012 80BD     		pop	{r7, pc}
 8460              		.cfi_endproc
 8461              	.LFE3755:
 8463              		.section	.text._ZSt3getILj8EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJD
 8464              		.align	1
 8465              		.weak	_ZSt3getILj8EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 8466              		.syntax unified
 8467              		.code	16
 8468              		.thumb_func
 8469              		.fpu softvfp
 8471              	_ZSt3getILj8EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6
 8472              	.LFB3751:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 8473              		.loc 20 1326 0
 8474              		.cfi_startproc
 8475              		@ args = 0, pretend = 0, frame = 8
 8476              		@ frame_needed = 1, uses_anonymous_args = 0
 8477 0000 80B5     		push	{r7, lr}
 8478              	.LCFI525:
 8479              		.cfi_def_cfa_offset 8
 8480              		.cfi_offset 7, -8
 8481              		.cfi_offset 14, -4
 8482 0002 82B0     		sub	sp, sp, #8
 8483              	.LCFI526:
 8484              		.cfi_def_cfa_offset 16
 8485 0004 00AF     		add	r7, sp, #0
 8486              	.LCFI527:
 8487              		.cfi_def_cfa_register 7
 8488 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 8489              		.loc 20 1329 0
 8490 0008 7B68     		ldr	r3, [r7, #4]
 8491 000a 1800     		movs	r0, r3
 8492 000c FFF7FEFF 		bl	_ZSt3getILj8EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 8493 0010 0300     		movs	r3, r0
 8494 0012 1800     		movs	r0, r3
 8495 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 8496 0018 0300     		movs	r3, r0
 8497              		.loc 20 1330 0
 8498 001a 1800     		movs	r0, r3
 8499 001c BD46     		mov	sp, r7
 8500 001e 02B0     		add	sp, sp, #8
 8501              		@ sp needed
 8502 0020 80BD     		pop	{r7, pc}
 8503              		.cfi_endproc
 8504              	.LFE3751:
 8506              		.section	.text._ZSt3getILj9EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJD
 8507              		.align	1
ARM GAS  /tmp/ccSySGVh.s 			page 208


 8508              		.weak	_ZSt3getILj9EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 8509              		.syntax unified
 8510              		.code	16
 8511              		.thumb_func
 8512              		.fpu softvfp
 8514              	_ZSt3getILj9EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6
 8515              	.LFB3757:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 8516              		.loc 20 1314 0
 8517              		.cfi_startproc
 8518              		@ args = 0, pretend = 0, frame = 8
 8519              		@ frame_needed = 1, uses_anonymous_args = 0
 8520 0000 80B5     		push	{r7, lr}
 8521              	.LCFI528:
 8522              		.cfi_def_cfa_offset 8
 8523              		.cfi_offset 7, -8
 8524              		.cfi_offset 14, -4
 8525 0002 82B0     		sub	sp, sp, #8
 8526              	.LCFI529:
 8527              		.cfi_def_cfa_offset 16
 8528 0004 00AF     		add	r7, sp, #0
 8529              	.LCFI530:
 8530              		.cfi_def_cfa_register 7
 8531 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8532              		.loc 20 1315 0
 8533 0008 7B68     		ldr	r3, [r7, #4]
 8534 000a 1800     		movs	r0, r3
 8535 000c FFF7FEFF 		bl	_ZSt12__get_helperILj9ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 8536 0010 0300     		movs	r3, r0
 8537 0012 1800     		movs	r0, r3
 8538 0014 BD46     		mov	sp, r7
 8539 0016 02B0     		add	sp, sp, #8
 8540              		@ sp needed
 8541 0018 80BD     		pop	{r7, pc}
 8542              		.cfi_endproc
 8543              	.LFE3757:
 8545              		.section	.text._ZSt12__get_helperILj9ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE,"axG",%progbits
 8546              		.align	1
 8547              		.weak	_ZSt12__get_helperILj9ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 8548              		.syntax unified
 8549              		.code	16
 8550              		.thumb_func
 8551              		.fpu softvfp
 8553              	_ZSt12__get_helperILj9ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 8554              	.LFB3758:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8555              		.loc 20 1303 0
 8556              		.cfi_startproc
 8557              		@ args = 0, pretend = 0, frame = 8
 8558              		@ frame_needed = 1, uses_anonymous_args = 0
 8559 0000 80B5     		push	{r7, lr}
 8560              	.LCFI531:
 8561              		.cfi_def_cfa_offset 8
 8562              		.cfi_offset 7, -8
 8563              		.cfi_offset 14, -4
 8564 0002 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/ccSySGVh.s 			page 209


 8565              	.LCFI532:
 8566              		.cfi_def_cfa_offset 16
 8567 0004 00AF     		add	r7, sp, #0
 8568              	.LCFI533:
 8569              		.cfi_def_cfa_register 7
 8570 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8571              		.loc 20 1304 0
 8572 0008 7B68     		ldr	r3, [r7, #4]
 8573 000a 1800     		movs	r0, r3
 8574 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj9EJR3PinEE7_M_headERS2_
 8575 0010 0300     		movs	r3, r0
 8576 0012 1800     		movs	r0, r3
 8577 0014 BD46     		mov	sp, r7
 8578 0016 02B0     		add	sp, sp, #8
 8579              		@ sp needed
 8580 0018 80BD     		pop	{r7, pc}
 8581              		.cfi_endproc
 8582              	.LFE3758:
 8584              		.section	.text._ZNSt11_Tuple_implILj9EJR3PinEE7_M_headERS2_,"axG",%progbits,_ZNSt11_Tuple_implILj9
 8585              		.align	1
 8586              		.weak	_ZNSt11_Tuple_implILj9EJR3PinEE7_M_headERS2_
 8587              		.syntax unified
 8588              		.code	16
 8589              		.thumb_func
 8590              		.fpu softvfp
 8592              	_ZNSt11_Tuple_implILj9EJR3PinEE7_M_headERS2_:
 8593              	.LFB3759:
 351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8594              		.loc 20 351 0
 8595              		.cfi_startproc
 8596              		@ args = 0, pretend = 0, frame = 8
 8597              		@ frame_needed = 1, uses_anonymous_args = 0
 8598 0000 80B5     		push	{r7, lr}
 8599              	.LCFI534:
 8600              		.cfi_def_cfa_offset 8
 8601              		.cfi_offset 7, -8
 8602              		.cfi_offset 14, -4
 8603 0002 82B0     		sub	sp, sp, #8
 8604              	.LCFI535:
 8605              		.cfi_def_cfa_offset 16
 8606 0004 00AF     		add	r7, sp, #0
 8607              	.LCFI536:
 8608              		.cfi_def_cfa_register 7
 8609 0006 7860     		str	r0, [r7, #4]
 351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8610              		.loc 20 351 0
 8611 0008 7B68     		ldr	r3, [r7, #4]
 8612 000a 1800     		movs	r0, r3
 8613 000c FFF7FEFF 		bl	_ZNSt10_Head_baseILj9ER3PinLb0EE7_M_headERS2_
 8614 0010 0300     		movs	r3, r0
 8615 0012 1800     		movs	r0, r3
 8616 0014 BD46     		mov	sp, r7
 8617 0016 02B0     		add	sp, sp, #8
 8618              		@ sp needed
 8619 0018 80BD     		pop	{r7, pc}
 8620              		.cfi_endproc
ARM GAS  /tmp/ccSySGVh.s 			page 210


 8621              	.LFE3759:
 8623              		.section	.text._ZNSt10_Head_baseILj9ER3PinLb0EE7_M_headERS2_,"axG",%progbits,_ZNSt10_Head_baseILj9
 8624              		.align	1
 8625              		.weak	_ZNSt10_Head_baseILj9ER3PinLb0EE7_M_headERS2_
 8626              		.syntax unified
 8627              		.code	16
 8628              		.thumb_func
 8629              		.fpu softvfp
 8631              	_ZNSt10_Head_baseILj9ER3PinLb0EE7_M_headERS2_:
 8632              	.LFB3760:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8633              		.loc 20 160 0
 8634              		.cfi_startproc
 8635              		@ args = 0, pretend = 0, frame = 8
 8636              		@ frame_needed = 1, uses_anonymous_args = 0
 8637 0000 80B5     		push	{r7, lr}
 8638              	.LCFI537:
 8639              		.cfi_def_cfa_offset 8
 8640              		.cfi_offset 7, -8
 8641              		.cfi_offset 14, -4
 8642 0002 82B0     		sub	sp, sp, #8
 8643              	.LCFI538:
 8644              		.cfi_def_cfa_offset 16
 8645 0004 00AF     		add	r7, sp, #0
 8646              	.LCFI539:
 8647              		.cfi_def_cfa_register 7
 8648 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 8649              		.loc 20 160 0
 8650 0008 7B68     		ldr	r3, [r7, #4]
 8651 000a 1B68     		ldr	r3, [r3]
 8652 000c 1800     		movs	r0, r3
 8653 000e BD46     		mov	sp, r7
 8654 0010 02B0     		add	sp, sp, #8
 8655              		@ sp needed
 8656 0012 80BD     		pop	{r7, pc}
 8657              		.cfi_endproc
 8658              	.LFE3760:
 8660              		.section	.text._ZSt3getILj9EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJD
 8661              		.align	1
 8662              		.weak	_ZSt3getILj9EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4t
 8663              		.syntax unified
 8664              		.code	16
 8665              		.thumb_func
 8666              		.fpu softvfp
 8668              	_ZSt3getILj9EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6
 8669              	.LFB3756:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 8670              		.loc 20 1326 0
 8671              		.cfi_startproc
 8672              		@ args = 0, pretend = 0, frame = 8
 8673              		@ frame_needed = 1, uses_anonymous_args = 0
 8674 0000 80B5     		push	{r7, lr}
 8675              	.LCFI540:
 8676              		.cfi_def_cfa_offset 8
 8677              		.cfi_offset 7, -8
 8678              		.cfi_offset 14, -4
ARM GAS  /tmp/ccSySGVh.s 			page 211


 8679 0002 82B0     		sub	sp, sp, #8
 8680              	.LCFI541:
 8681              		.cfi_def_cfa_offset 16
 8682 0004 00AF     		add	r7, sp, #0
 8683              	.LCFI542:
 8684              		.cfi_def_cfa_register 7
 8685 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 8686              		.loc 20 1329 0
 8687 0008 7B68     		ldr	r3, [r7, #4]
 8688 000a 1800     		movs	r0, r3
 8689 000c FFF7FEFF 		bl	_ZSt3getILj9EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 8690 0010 0300     		movs	r3, r0
 8691 0012 1800     		movs	r0, r3
 8692 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 8693 0018 0300     		movs	r3, r0
 8694              		.loc 20 1330 0
 8695 001a 1800     		movs	r0, r3
 8696 001c BD46     		mov	sp, r7
 8697 001e 02B0     		add	sp, sp, #8
 8698              		@ sp needed
 8699 0020 80BD     		pop	{r7, pc}
 8700              		.cfi_endproc
 8701              	.LFE3756:
 8703              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
 8704              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin,"awG",%nob
 8705              		.align	2
 8708              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:
 8709 0000 00000000 		.space	8
 8709      00000000 
 8710              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
 8711              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin,"awG",%n
 8712              		.align	2
 8715              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:
 8716 0000 00000000 		.space	4
 8717              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDav,"axG",%progbits
 8718              		.align	1
 8719              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDav
 8720              		.syntax unified
 8721              		.code	16
 8722              		.thumb_func
 8723              		.fpu softvfp
 8725              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDav:
 8726              	.LFB3771:
  19:mculib3/src/pin.h ****    {
 8727              		.loc 12 19 0
 8728              		.cfi_startproc
 8729              		@ args = 0, pretend = 0, frame = 0
 8730              		@ frame_needed = 1, uses_anonymous_args = 0
 8731 0000 80B5     		push	{r7, lr}
 8732              	.LCFI543:
 8733              		.cfi_def_cfa_offset 8
 8734              		.cfi_offset 7, -8
 8735              		.cfi_offset 14, -4
 8736 0002 00AF     		add	r7, sp, #0
 8737              	.LCFI544:
 8738              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccSySGVh.s 			page 212


  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8739              		.loc 12 21 0
 8740 0004 0F4B     		ldr	r3, .L435
 8741 0006 1B68     		ldr	r3, [r3]
 8742 0008 0122     		movs	r2, #1
 8743 000a 1340     		ands	r3, r2
 8744 000c 0AD1     		bne	.L433
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8745              		.loc 12 21 0 is_stmt 0 discriminator 1
 8746 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 8747 0012 0100     		movs	r1, r0
 8748 0014 0C4B     		ldr	r3, .L435+4
 8749 0016 0222     		movs	r2, #2
 8750 0018 1800     		movs	r0, r3
 8751 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 8752 001e 094B     		ldr	r3, .L435
 8753 0020 0122     		movs	r2, #1
 8754 0022 1A60     		str	r2, [r3]
 8755              	.L433:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 8756              		.loc 12 22 0 is_stmt 1
 8757 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 8758 0028 0300     		movs	r3, r0
 8759 002a 1800     		movs	r0, r3
 8760 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
  24:mculib3/src/pin.h ****       return pin;
 8761              		.loc 12 24 0
 8762 0030 054B     		ldr	r3, .L435+4
 8763 0032 1B68     		ldr	r3, [r3]
 8764 0034 1800     		movs	r0, r3
 8765 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi2EEELNS_7PinModeE4EEEvv
  25:mculib3/src/pin.h ****    }
 8766              		.loc 12 25 0
 8767 003a 034B     		ldr	r3, .L435+4
  26:mculib3/src/pin.h **** 
 8768              		.loc 12 26 0
 8769 003c 1800     		movs	r0, r3
 8770 003e BD46     		mov	sp, r7
 8771              		@ sp needed
 8772 0040 80BD     		pop	{r7, pc}
 8773              	.L436:
 8774 0042 C046     		.align	2
 8775              	.L435:
 8776 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
 8777 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
 8778              		.cfi_endproc
 8779              	.LFE3771:
 8781              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
 8782              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin,"awG",%nob
 8783              		.align	2
 8786              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:
 8787 0000 00000000 		.space	8
 8787      00000000 
 8788              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
 8789              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin,"awG",%n
 8790              		.align	2
 8793              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:
ARM GAS  /tmp/ccSySGVh.s 			page 213


 8794 0000 00000000 		.space	4
 8795              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDav,"axG",%progbits
 8796              		.align	1
 8797              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDav
 8798              		.syntax unified
 8799              		.code	16
 8800              		.thumb_func
 8801              		.fpu softvfp
 8803              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDav:
 8804              	.LFB3772:
  19:mculib3/src/pin.h ****    {
 8805              		.loc 12 19 0
 8806              		.cfi_startproc
 8807              		@ args = 0, pretend = 0, frame = 0
 8808              		@ frame_needed = 1, uses_anonymous_args = 0
 8809 0000 80B5     		push	{r7, lr}
 8810              	.LCFI545:
 8811              		.cfi_def_cfa_offset 8
 8812              		.cfi_offset 7, -8
 8813              		.cfi_offset 14, -4
 8814 0002 00AF     		add	r7, sp, #0
 8815              	.LCFI546:
 8816              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8817              		.loc 12 21 0
 8818 0004 0F4B     		ldr	r3, .L440
 8819 0006 1B68     		ldr	r3, [r3]
 8820 0008 0122     		movs	r2, #1
 8821 000a 1340     		ands	r3, r2
 8822 000c 0AD1     		bne	.L438
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8823              		.loc 12 21 0 is_stmt 0 discriminator 1
 8824 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 8825 0012 0100     		movs	r1, r0
 8826 0014 0C4B     		ldr	r3, .L440+4
 8827 0016 0322     		movs	r2, #3
 8828 0018 1800     		movs	r0, r3
 8829 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 8830 001e 094B     		ldr	r3, .L440
 8831 0020 0122     		movs	r2, #1
 8832 0022 1A60     		str	r2, [r3]
 8833              	.L438:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 8834              		.loc 12 22 0 is_stmt 1
 8835 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 8836 0028 0300     		movs	r3, r0
 8837 002a 1800     		movs	r0, r3
 8838 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
  24:mculib3/src/pin.h ****       return pin;
 8839              		.loc 12 24 0
 8840 0030 054B     		ldr	r3, .L440+4
 8841 0032 1B68     		ldr	r3, [r3]
 8842 0034 1800     		movs	r0, r3
 8843 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi3EEELNS_7PinModeE4EEEvv
  25:mculib3/src/pin.h ****    }
 8844              		.loc 12 25 0
 8845 003a 034B     		ldr	r3, .L440+4
ARM GAS  /tmp/ccSySGVh.s 			page 214


  26:mculib3/src/pin.h **** 
 8846              		.loc 12 26 0
 8847 003c 1800     		movs	r0, r3
 8848 003e BD46     		mov	sp, r7
 8849              		@ sp needed
 8850 0040 80BD     		pop	{r7, pc}
 8851              	.L441:
 8852 0042 C046     		.align	2
 8853              	.L440:
 8854 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
 8855 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
 8856              		.cfi_endproc
 8857              	.LFE3772:
 8859              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDavE3pin
 8860              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 8861              		.align	2
 8864              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDavE3pin:
 8865 0000 00000000 		.space	8
 8865      00000000 
 8866              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDavE3pin
 8867              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 8868              		.align	2
 8871              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDavE3pin:
 8872 0000 00000000 		.space	4
 8873              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDav,"axG",%progbits
 8874              		.align	1
 8875              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDav
 8876              		.syntax unified
 8877              		.code	16
 8878              		.thumb_func
 8879              		.fpu softvfp
 8881              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDav:
 8882              	.LFB3773:
  19:mculib3/src/pin.h ****    {
 8883              		.loc 12 19 0
 8884              		.cfi_startproc
 8885              		@ args = 0, pretend = 0, frame = 0
 8886              		@ frame_needed = 1, uses_anonymous_args = 0
 8887 0000 80B5     		push	{r7, lr}
 8888              	.LCFI547:
 8889              		.cfi_def_cfa_offset 8
 8890              		.cfi_offset 7, -8
 8891              		.cfi_offset 14, -4
 8892 0002 00AF     		add	r7, sp, #0
 8893              	.LCFI548:
 8894              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8895              		.loc 12 21 0
 8896 0004 0F4B     		ldr	r3, .L445
 8897 0006 1B68     		ldr	r3, [r3]
 8898 0008 0122     		movs	r2, #1
 8899 000a 1340     		ands	r3, r2
 8900 000c 0AD1     		bne	.L443
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8901              		.loc 12 21 0 is_stmt 0 discriminator 1
 8902 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 8903 0012 0100     		movs	r1, r0
ARM GAS  /tmp/ccSySGVh.s 			page 215


 8904 0014 0C4B     		ldr	r3, .L445+4
 8905 0016 0122     		movs	r2, #1
 8906 0018 1800     		movs	r0, r3
 8907 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 8908 001e 094B     		ldr	r3, .L445
 8909 0020 0122     		movs	r2, #1
 8910 0022 1A60     		str	r2, [r3]
 8911              	.L443:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 8912              		.loc 12 22 0 is_stmt 1
 8913 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 8914 0028 0300     		movs	r3, r0
 8915 002a 1800     		movs	r0, r3
 8916 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
  24:mculib3/src/pin.h ****       return pin;
 8917              		.loc 12 24 0
 8918 0030 054B     		ldr	r3, .L445+4
 8919 0032 1B68     		ldr	r3, [r3]
 8920 0034 1800     		movs	r0, r3
 8921 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi1EEELNS_7PinModeE1EEEvv
  25:mculib3/src/pin.h ****    }
 8922              		.loc 12 25 0
 8923 003a 034B     		ldr	r3, .L445+4
  26:mculib3/src/pin.h **** 
 8924              		.loc 12 26 0
 8925 003c 1800     		movs	r0, r3
 8926 003e BD46     		mov	sp, r7
 8927              		@ sp needed
 8928 0040 80BD     		pop	{r7, pc}
 8929              	.L446:
 8930 0042 C046     		.align	2
 8931              	.L445:
 8932 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDavE3pin
 8933 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDavE3pin
 8934              		.cfi_endproc
 8935              	.LFE3773:
 8937              		.weak	_ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS
 8938              		.section	.bss._ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EE
 8939              		.align	2
 8942              	_ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_1ELi1
 8943 0000 00000000 		.space	300
 8943      00000000 
 8943      00000000 
 8943      00000000 
 8943      00000000 
 8944              		.section	.text._ZN3mcu10DMA_stream7channelILNS_6PeriphE6ELS2_9EEENS_3DMA7ChannelEv,"axG",%progbits
 8945              		.align	1
 8946              		.weak	_ZN3mcu10DMA_stream7channelILNS_6PeriphE6ELS2_9EEENS_3DMA7ChannelEv
 8947              		.syntax unified
 8948              		.code	16
 8949              		.thumb_func
 8950              		.fpu softvfp
 8952              	_ZN3mcu10DMA_stream7channelILNS_6PeriphE6ELS2_9EEENS_3DMA7ChannelEv:
 8953              	.LFB3774:
  42:mculib3/src/periph/dma_stream_f0_f1.h **** 
  43:mculib3/src/periph/dma_stream_f0_f1.h ****    template<Periph stream> static constexpr Periph dma_periph();
  44:mculib3/src/periph/dma_stream_f0_f1.h ****    template<Periph usart, Periph stream> static constexpr Channel channel();
ARM GAS  /tmp/ccSySGVh.s 			page 216


  45:mculib3/src/periph/dma_stream_f0_f1.h **** 
  46:mculib3/src/periph/dma_stream_f0_f1.h **** 
  47:mculib3/src/periph/dma_stream_f0_f1.h **** };
  48:mculib3/src/periph/dma_stream_f0_f1.h **** 
  49:mculib3/src/periph/dma_stream_f0_f1.h **** #if not defined(USE_MOCK_DMA)
  50:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream1,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
  51:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream2,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
  52:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream3,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
  53:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream4,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
  54:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream5,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
  55:mculib3/src/periph/dma_stream_f0_f1.h **** #if defined(STM32F1)
  56:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream6,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
  57:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream7,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
  58:mculib3/src/periph/dma_stream_f0_f1.h **** #endif
  59:mculib3/src/periph/dma_stream_f0_f1.h **** #endif
  60:mculib3/src/periph/dma_stream_f0_f1.h **** 
  61:mculib3/src/periph/dma_stream_f0_f1.h **** template<Periph stream> constexpr Periph DMA_stream::dma_periph()
  62:mculib3/src/periph/dma_stream_f0_f1.h **** {
  63:mculib3/src/periph/dma_stream_f0_f1.h ****    return Periph::DMA1;
  64:mculib3/src/periph/dma_stream_f0_f1.h **** }
  65:mculib3/src/periph/dma_stream_f0_f1.h **** 
  66:mculib3/src/periph/dma_stream_f0_f1.h **** template<Periph usart, Periph stream> constexpr DMA_stream::Channel DMA_stream::channel() 
 8954              		.loc 16 66 0
 8955              		.cfi_startproc
 8956              		@ args = 0, pretend = 0, frame = 0
 8957              		@ frame_needed = 1, uses_anonymous_args = 0
 8958 0000 80B5     		push	{r7, lr}
 8959              	.LCFI549:
 8960              		.cfi_def_cfa_offset 8
 8961              		.cfi_offset 7, -8
 8962              		.cfi_offset 14, -4
 8963 0002 00AF     		add	r7, sp, #0
 8964              	.LCFI550:
 8965              		.cfi_def_cfa_register 7
  67:mculib3/src/periph/dma_stream_f0_f1.h **** {
  68:mculib3/src/periph/dma_stream_f0_f1.h ****    if      constexpr (stream == Periph::DMA1_stream1) return Channel::_1;
  69:mculib3/src/periph/dma_stream_f0_f1.h ****    else if constexpr (stream == Periph::DMA1_stream2) return Channel::_2;
 8966              		.loc 16 69 0
 8967 0004 0223     		movs	r3, #2
  70:mculib3/src/periph/dma_stream_f0_f1.h ****    else if constexpr (stream == Periph::DMA1_stream3) return Channel::_3;
  71:mculib3/src/periph/dma_stream_f0_f1.h ****    else if constexpr (stream == Periph::DMA1_stream4) return Channel::_4;
  72:mculib3/src/periph/dma_stream_f0_f1.h ****    else if constexpr (stream == Periph::DMA1_stream5) return Channel::_5;
  73:mculib3/src/periph/dma_stream_f0_f1.h **** #if defined(STM32F1)
  74:mculib3/src/periph/dma_stream_f0_f1.h ****    else if constexpr (stream == Periph::DMA1_stream6) return Channel::_6;
  75:mculib3/src/periph/dma_stream_f0_f1.h ****    else if constexpr (stream == Periph::DMA1_stream7) return Channel::_7;
  76:mculib3/src/periph/dma_stream_f0_f1.h **** #endif
  77:mculib3/src/periph/dma_stream_f0_f1.h **** }
 8968              		.loc 16 77 0
 8969 0006 1800     		movs	r0, r3
 8970 0008 BD46     		mov	sp, r7
 8971              		@ sp needed
 8972 000a 80BD     		pop	{r7, pc}
 8973              		.cfi_endproc
 8974              	.LFE3774:
 8976              		.weak	_ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_I
 8977              		.section	.bss._ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3
 8978              		.align	2
ARM GAS  /tmp/ccSySGVh.s 			page 217


 8981              	_ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_1EL
 8982 0000 00000000 		.space	4
 8983              		.section	.text._Z13get_interruptILN3mcu6PeriphE6EERDav,"axG",%progbits,_Z13get_interruptILN3mcu6Pe
 8984              		.align	1
 8985              		.weak	_Z13get_interruptILN3mcu6PeriphE6EERDav
 8986              		.syntax unified
 8987              		.code	16
 8988              		.thumb_func
 8989              		.fpu softvfp
 8991              	_Z13get_interruptILN3mcu6PeriphE6EERDav:
 8992              	.LFB3775:
  52:mculib3/src/interrupt.h **** };
  53:mculib3/src/interrupt.h **** 
  54:mculib3/src/interrupt.h **** Interrupt interrupt_usart1 {USART1_IRQn};
  55:mculib3/src/interrupt.h **** #if defined(STM32F1)
  56:mculib3/src/interrupt.h **** Interrupt interrupt_usart2 {USART2_IRQn};
  57:mculib3/src/interrupt.h **** Interrupt interrupt_usart3 {USART3_IRQn};
  58:mculib3/src/interrupt.h **** #endif
  59:mculib3/src/interrupt.h **** 
  60:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel1 {DMA1_Channel1_IRQn};
  61:mculib3/src/interrupt.h **** #if defined(STM32F0)
  62:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel2 {DMA1_Channel2_3_IRQn};
  63:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel3 {DMA1_Channel2_3_IRQn};
  64:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel4 {DMA1_Channel4_5_IRQn};
  65:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel5 {DMA1_Channel4_5_IRQn};
  66:mculib3/src/interrupt.h **** #elif defined(STM32F1)
  67:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel2 {DMA1_Channel2_IRQn};
  68:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel3 {DMA1_Channel3_IRQn};
  69:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel4 {DMA1_Channel4_IRQn};
  70:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel5 {DMA1_Channel5_IRQn};
  71:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel6 {DMA1_Channel6_IRQn};
  72:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel7 {DMA1_Channel7_IRQn};
  73:mculib3/src/interrupt.h **** #endif
  74:mculib3/src/interrupt.h **** 
  75:mculib3/src/interrupt.h **** template<mcu::Periph v>
  76:mculib3/src/interrupt.h **** auto& get_interrupt()
 8993              		.loc 17 76 0
 8994              		.cfi_startproc
 8995              		@ args = 0, pretend = 0, frame = 0
 8996              		@ frame_needed = 1, uses_anonymous_args = 0
 8997 0000 80B5     		push	{r7, lr}
 8998              	.LCFI551:
 8999              		.cfi_def_cfa_offset 8
 9000              		.cfi_offset 7, -8
 9001              		.cfi_offset 14, -4
 9002 0002 00AF     		add	r7, sp, #0
 9003              	.LCFI552:
 9004              		.cfi_def_cfa_register 7
  77:mculib3/src/interrupt.h **** {
  78:mculib3/src/interrupt.h ****     if      constexpr (v == mcu::Periph::USART1)       return interrupt_usart1;
 9005              		.loc 17 78 0
 9006 0004 014B     		ldr	r3, .L451
  79:mculib3/src/interrupt.h **** #if defined(STM32F1)
  80:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::USART2)       return interrupt_usart2;
  81:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::USART3)       return interrupt_usart3;
  82:mculib3/src/interrupt.h **** #endif
  83:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::DMA1_stream1) return interrupt_DMA1_channel1;
ARM GAS  /tmp/ccSySGVh.s 			page 218


  84:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::DMA1_stream2) return interrupt_DMA1_channel2;
  85:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::DMA1_stream3) return interrupt_DMA1_channel3;
  86:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::DMA1_stream4) return interrupt_DMA1_channel4;
  87:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::DMA1_stream5) return interrupt_DMA1_channel5;
  88:mculib3/src/interrupt.h **** #if defined(STM32F1)
  89:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::DMA1_stream6) return interrupt_DMA1_channel6;
  90:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::DMA1_stream7) return interrupt_DMA1_channel7;
  91:mculib3/src/interrupt.h **** #endif
  92:mculib3/src/interrupt.h **** } 
 9007              		.loc 17 92 0
 9008 0006 1800     		movs	r0, r3
 9009 0008 BD46     		mov	sp, r7
 9010              		@ sp needed
 9011 000a 80BD     		pop	{r7, pc}
 9012              	.L452:
 9013              		.align	2
 9014              	.L451:
 9015 000c 00000000 		.word	interrupt_usart1
 9016              		.cfi_endproc
 9017              	.LFE3775:
 9019              		.section	.text._ZN10Net_bufferILj255EE4baseEv,"axG",%progbits,_ZN10Net_bufferILj255EE4baseEv,comda
 9020              		.align	1
 9021              		.weak	_ZN10Net_bufferILj255EE4baseEv
 9022              		.syntax unified
 9023              		.code	16
 9024              		.thumb_func
 9025              		.fpu softvfp
 9027              	_ZN10Net_bufferILj255EE4baseEv:
 9028              	.LFB3777:
 9029              		.file 22 "mculib3/src/net_buffer.h"
   1:mculib3/src/net_buffer.h **** #pragma once
   2:mculib3/src/net_buffer.h **** 
   3:mculib3/src/net_buffer.h **** #include <array>
   4:mculib3/src/net_buffer.h **** #include <type_traits>
   5:mculib3/src/net_buffer.h **** 
   6:mculib3/src/net_buffer.h **** struct Raw_data {
   7:mculib3/src/net_buffer.h ****     using value_type = uint8_t;
   8:mculib3/src/net_buffer.h ****     const uint8_t* pointer  {nullptr};
   9:mculib3/src/net_buffer.h ****     const unsigned int size_ {0};
  10:mculib3/src/net_buffer.h ****     constexpr Raw_data (const uint8_t* pointer, unsigned int size) : pointer{pointer}, size_{size} 
  11:mculib3/src/net_buffer.h ****     constexpr Raw_data() = default;
  12:mculib3/src/net_buffer.h ****     constexpr const size_t   size()  const { return size_; }
  13:mculib3/src/net_buffer.h ****     constexpr const uint8_t* begin() const { return pointer; }
  14:mculib3/src/net_buffer.h ****     constexpr const uint8_t* end()   const { return pointer + size_; }
  15:mculib3/src/net_buffer.h **** };
  16:mculib3/src/net_buffer.h **** 
  17:mculib3/src/net_buffer.h **** 
  18:mculib3/src/net_buffer.h **** template<size_t size_>
  19:mculib3/src/net_buffer.h **** class Net_buffer : public std::array<uint8_t,size_> {
  20:mculib3/src/net_buffer.h **** public:
  21:mculib3/src/net_buffer.h ****     void clear() { begin_i = 0; end_i = 0; }
  22:mculib3/src/net_buffer.h ****     auto begin() { return base().begin() + begin_i; }
  23:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
  24:mculib3/src/net_buffer.h ****     auto size()  { return end_i - begin_i; }
  25:mculib3/src/net_buffer.h ****     void set_size (size_t v) { begin_i = 0; end_i = std::min(v,size_); }
  26:mculib3/src/net_buffer.h **** 
  27:mculib3/src/net_buffer.h ****     Net_buffer& operator<< (uint8_t);
ARM GAS  /tmp/ccSySGVh.s 			page 219


  28:mculib3/src/net_buffer.h ****     Net_buffer& operator<< (uint16_t);
  29:mculib3/src/net_buffer.h ****     template<class U>
  30:mculib3/src/net_buffer.h ****     std::enable_if_t<std::is_same_v<typename U::value_type, uint8_t>, Net_buffer&>
  31:mculib3/src/net_buffer.h ****     operator<< (const U&);
  32:mculib3/src/net_buffer.h ****     Net_buffer& operator>> (uint8_t&);
  33:mculib3/src/net_buffer.h ****     Net_buffer& operator>> (uint16_t&);
  34:mculib3/src/net_buffer.h ****     uint8_t pop_back();
  35:mculib3/src/net_buffer.h ****     uint8_t pop_front();
  36:mculib3/src/net_buffer.h ****     uint8_t& front() { return base()[begin_i]; }
  37:mculib3/src/net_buffer.h **** 
  38:mculib3/src/net_buffer.h **** 
  39:mculib3/src/net_buffer.h **** 
  40:mculib3/src/net_buffer.h **** protected:
  41:mculib3/src/net_buffer.h ****     using Container = std::array<uint8_t,size_>;
  42:mculib3/src/net_buffer.h ****     size_t begin_i {0};
  43:mculib3/src/net_buffer.h ****     size_t end_i   {0};
  44:mculib3/src/net_buffer.h ****     auto& base() { return *static_cast<Container*>(this); }
 9030              		.loc 22 44 0
 9031              		.cfi_startproc
 9032              		@ args = 0, pretend = 0, frame = 8
 9033              		@ frame_needed = 1, uses_anonymous_args = 0
 9034 0000 80B5     		push	{r7, lr}
 9035              	.LCFI553:
 9036              		.cfi_def_cfa_offset 8
 9037              		.cfi_offset 7, -8
 9038              		.cfi_offset 14, -4
 9039 0002 82B0     		sub	sp, sp, #8
 9040              	.LCFI554:
 9041              		.cfi_def_cfa_offset 16
 9042 0004 00AF     		add	r7, sp, #0
 9043              	.LCFI555:
 9044              		.cfi_def_cfa_register 7
 9045 0006 7860     		str	r0, [r7, #4]
 9046              		.loc 22 44 0
 9047 0008 7B68     		ldr	r3, [r7, #4]
 9048 000a 1800     		movs	r0, r3
 9049 000c BD46     		mov	sp, r7
 9050 000e 02B0     		add	sp, sp, #8
 9051              		@ sp needed
 9052 0010 80BD     		pop	{r7, pc}
 9053              		.cfi_endproc
 9054              	.LFE3777:
 9056              		.section	.text._ZN10Net_bufferILj255EE5beginEv,"axG",%progbits,_ZN10Net_bufferILj255EE5beginEv,com
 9057              		.align	1
 9058              		.weak	_ZN10Net_bufferILj255EE5beginEv
 9059              		.syntax unified
 9060              		.code	16
 9061              		.thumb_func
 9062              		.fpu softvfp
 9064              	_ZN10Net_bufferILj255EE5beginEv:
 9065              	.LFB3776:
  22:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
 9066              		.loc 22 22 0
 9067              		.cfi_startproc
 9068              		@ args = 0, pretend = 0, frame = 8
 9069              		@ frame_needed = 1, uses_anonymous_args = 0
 9070 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccSySGVh.s 			page 220


 9071              	.LCFI556:
 9072              		.cfi_def_cfa_offset 8
 9073              		.cfi_offset 7, -8
 9074              		.cfi_offset 14, -4
 9075 0002 82B0     		sub	sp, sp, #8
 9076              	.LCFI557:
 9077              		.cfi_def_cfa_offset 16
 9078 0004 00AF     		add	r7, sp, #0
 9079              	.LCFI558:
 9080              		.cfi_def_cfa_register 7
 9081 0006 7860     		str	r0, [r7, #4]
  22:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
 9082              		.loc 22 22 0
 9083 0008 7B68     		ldr	r3, [r7, #4]
 9084 000a 1800     		movs	r0, r3
 9085 000c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4baseEv
 9086 0010 0300     		movs	r3, r0
 9087 0012 1800     		movs	r0, r3
 9088 0014 FFF7FEFF 		bl	_ZNSt5arrayIhLj255EE5beginEv
 9089 0018 0100     		movs	r1, r0
 9090 001a 7A68     		ldr	r2, [r7, #4]
 9091 001c 8023     		movs	r3, #128
 9092 001e 5B00     		lsls	r3, r3, #1
 9093 0020 D358     		ldr	r3, [r2, r3]
 9094 0022 CB18     		adds	r3, r1, r3
 9095 0024 1800     		movs	r0, r3
 9096 0026 BD46     		mov	sp, r7
 9097 0028 02B0     		add	sp, sp, #8
 9098              		@ sp needed
 9099 002a 80BD     		pop	{r7, pc}
 9100              		.cfi_endproc
 9101              	.LFE3776:
 9103              		.section	.text._Z13get_interruptILN3mcu6PeriphE9EERDav,"axG",%progbits,_Z13get_interruptILN3mcu6Pe
 9104              		.align	1
 9105              		.weak	_Z13get_interruptILN3mcu6PeriphE9EERDav
 9106              		.syntax unified
 9107              		.code	16
 9108              		.thumb_func
 9109              		.fpu softvfp
 9111              	_Z13get_interruptILN3mcu6PeriphE9EERDav:
 9112              	.LFB3778:
  76:mculib3/src/interrupt.h **** {
 9113              		.loc 17 76 0
 9114              		.cfi_startproc
 9115              		@ args = 0, pretend = 0, frame = 0
 9116              		@ frame_needed = 1, uses_anonymous_args = 0
 9117 0000 80B5     		push	{r7, lr}
 9118              	.LCFI559:
 9119              		.cfi_def_cfa_offset 8
 9120              		.cfi_offset 7, -8
 9121              		.cfi_offset 14, -4
 9122 0002 00AF     		add	r7, sp, #0
 9123              	.LCFI560:
 9124              		.cfi_def_cfa_register 7
  84:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::DMA1_stream3) return interrupt_DMA1_channel3;
 9125              		.loc 17 84 0
 9126 0004 014B     		ldr	r3, .L459
ARM GAS  /tmp/ccSySGVh.s 			page 221


 9127              		.loc 17 92 0
 9128 0006 1800     		movs	r0, r3
 9129 0008 BD46     		mov	sp, r7
 9130              		@ sp needed
 9131 000a 80BD     		pop	{r7, pc}
 9132              	.L460:
 9133              		.align	2
 9134              	.L459:
 9135 000c 00000000 		.word	interrupt_DMA1_channel2
 9136              		.cfi_endproc
 9137              	.LFE3778:
 9139              		.section	.text._ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EE
 9140              		.align	1
 9141              		.weak	_ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3
 9142              		.syntax unified
 9143              		.code	16
 9144              		.thumb_func
 9145              		.fpu softvfp
 9147              	_ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_1ELi1E
 9148              	.LFB3765:
 9149              		.file 23 "mculib3/src/uart.h"
   1:mculib3/src/uart.h **** #pragma once
   2:mculib3/src/uart.h **** 
   3:mculib3/src/uart.h **** #include <array>
   4:mculib3/src/uart.h **** #include <type_traits>
   5:mculib3/src/uart.h **** #include "periph_usart.h"
   6:mculib3/src/uart.h **** #include "periph_dma.h"
   7:mculib3/src/uart.h **** #include "pin.h"
   8:mculib3/src/uart.h **** #include "net_buffer.h"
   9:mculib3/src/uart.h **** #include "interrupt.h"
  10:mculib3/src/uart.h **** 
  11:mculib3/src/uart.h **** #if defined(USE_MOCK_DMA)
  12:mculib3/src/uart.h **** using DMA_stream = mock::DMA_stream;
  13:mculib3/src/uart.h **** using DMA = mock::DMA;
  14:mculib3/src/uart.h **** #else
  15:mculib3/src/uart.h **** using DMA_stream = mcu::DMA_stream;
  16:mculib3/src/uart.h **** using DMA = mcu::DMA;
  17:mculib3/src/uart.h **** #endif
  18:mculib3/src/uart.h **** 
  19:mculib3/src/uart.h **** #if defined(USE_MOCK_USART)
  20:mculib3/src/uart.h **** using USART = mock::USART;
  21:mculib3/src/uart.h **** #else
  22:mculib3/src/uart.h **** using USART = mcu::USART;
  23:mculib3/src/uart.h **** #endif
  24:mculib3/src/uart.h **** 
  25:mculib3/src/uart.h **** #if defined(USE_MOCK_NET_BUFFER)
  26:mculib3/src/uart.h **** #define NS mock
  27:mculib3/src/uart.h **** #else
  28:mculib3/src/uart.h **** #define NS
  29:mculib3/src/uart.h **** #endif
  30:mculib3/src/uart.h **** 
  31:mculib3/src/uart.h **** template <size_t buffer_size = 255>
  32:mculib3/src/uart.h **** class UART_sized
  33:mculib3/src/uart.h **** {
  34:mculib3/src/uart.h ****  public:
  35:mculib3/src/uart.h ****    using Parity = USART::Parity;
  36:mculib3/src/uart.h ****    using DataBits = USART::DataBits;
ARM GAS  /tmp/ccSySGVh.s 			page 222


  37:mculib3/src/uart.h ****    using StopBits = USART::StopBits;
  38:mculib3/src/uart.h ****    using Baudrate = USART::Baudrate;
  39:mculib3/src/uart.h ****    struct Settings
  40:mculib3/src/uart.h ****    {
  41:mculib3/src/uart.h ****       bool parity_enable : 1;
  42:mculib3/src/uart.h ****       Parity parity : 1;
  43:mculib3/src/uart.h ****       DataBits data_bits : 1;
  44:mculib3/src/uart.h ****       StopBits stop_bits : 2;
  45:mculib3/src/uart.h ****       Baudrate baudrate : 3;
  46:mculib3/src/uart.h ****       uint16_t res : 8;
  47:mculib3/src/uart.h ****    };
  48:mculib3/src/uart.h **** 
  49:mculib3/src/uart.h ****    NS::Net_buffer<buffer_size> buffer;
  50:mculib3/src/uart.h **** 
  51:mculib3/src/uart.h ****    template <
  52:mculib3/src/uart.h ****        mcu::Periph usart, class TXpin, class RXpin, class RTSpin>
  53:mculib3/src/uart.h ****    static auto &make();
  54:mculib3/src/uart.h **** 
  55:mculib3/src/uart.h ****    void init(const Settings &);
  56:mculib3/src/uart.h ****    void transmit();
  57:mculib3/src/uart.h ****    void receive();
  58:mculib3/src/uart.h ****    bool is_tx_complete();
  59:mculib3/src/uart.h ****    bool is_rx_IDLE();
  60:mculib3/src/uart.h ****    bool is_receiving() { return buffer.size() < (buffer_size - RXstream.qty_transactions_left()); }
  61:mculib3/src/uart.h **** 
  62:mculib3/src/uart.h ****  protected:
  63:mculib3/src/uart.h ****    using DataSize = DMA_stream::DataSize;
  64:mculib3/src/uart.h ****    using Priority = DMA_stream::Priority;
  65:mculib3/src/uart.h ****    using Channel = DMA_stream::Channel;
  66:mculib3/src/uart.h ****    using Direction = DMA_stream::Direction;
  67:mculib3/src/uart.h **** 
  68:mculib3/src/uart.h ****    Pin &tx;
  69:mculib3/src/uart.h ****    Pin &rx;
  70:mculib3/src/uart.h ****    Pin &rts;
  71:mculib3/src/uart.h ****    DMA &dma;
  72:mculib3/src/uart.h ****    USART &usart;
  73:mculib3/src/uart.h ****    DMA_stream &TXstream;
  74:mculib3/src/uart.h ****    DMA_stream &RXstream;
  75:mculib3/src/uart.h ****    const mcu::Periph uart_periph;
  76:mculib3/src/uart.h ****    const Channel TX_channel;
  77:mculib3/src/uart.h **** 
  78:mculib3/src/uart.h ****    UART_sized(
  79:mculib3/src/uart.h ****        Pin &tx, Pin &rx, Pin &rts, USART &usart, DMA &dma, DMA_stream &TXstream, DMA_stream &RXstre
  80:mculib3/src/uart.h ****    {
  81:mculib3/src/uart.h ****    }
  82:mculib3/src/uart.h **** 
  83:mculib3/src/uart.h ****    //  UART_sized(const UART_sized&) = delete;
  84:mculib3/src/uart.h ****    UART_sized &operator=(const UART_sized &) = delete;
  85:mculib3/src/uart.h **** };
  86:mculib3/src/uart.h **** 
  87:mculib3/src/uart.h **** using UART = UART_sized<>;
  88:mculib3/src/uart.h **** 
  89:mculib3/src/uart.h **** template <size_t buffer_size>
  90:mculib3/src/uart.h **** template <mcu::Periph uart_periph, class TXpin, class RXpin, class RTSpin>
  91:mculib3/src/uart.h **** auto &UART_sized<buffer_size>::make()
 9150              		.loc 23 91 0
 9151              		.cfi_startproc
ARM GAS  /tmp/ccSySGVh.s 			page 223


 9152              		@ args = 0, pretend = 0, frame = 40
 9153              		@ frame_needed = 1, uses_anonymous_args = 0
 9154 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 9155              	.LCFI561:
 9156              		.cfi_def_cfa_offset 20
 9157              		.cfi_offset 4, -20
 9158              		.cfi_offset 5, -16
 9159              		.cfi_offset 6, -12
 9160              		.cfi_offset 7, -8
 9161              		.cfi_offset 14, -4
 9162 0002 C646     		mov	lr, r8
 9163 0004 00B5     		push	{lr}
 9164              	.LCFI562:
 9165              		.cfi_def_cfa_offset 24
 9166              		.cfi_offset 8, -24
 9167 0006 90B0     		sub	sp, sp, #64
 9168              	.LCFI563:
 9169              		.cfi_def_cfa_offset 88
 9170 0008 06AF     		add	r7, sp, #24
 9171              	.LCFI564:
 9172              		.cfi_def_cfa 7, 64
  92:mculib3/src/uart.h **** {
  93:mculib3/src/uart.h ****    USART::pin_static_assert<uart_periph, TXpin, RXpin>();
 9173              		.loc 23 93 0
 9174 000a FFF7FEFF 		bl	_ZN3mcu5USART17pin_static_assertILNS_6PeriphE6ENS_4Pin_ILS2_1ELi2EEENS3_ILS2_1ELi3EEEEEvv
  94:mculib3/src/uart.h **** 
  95:mculib3/src/uart.h ****    constexpr auto TX_stream = USART::default_stream<TXpin>();
 9175              		.loc 23 95 0
 9176 000e 0923     		movs	r3, #9
 9177 0010 7B62     		str	r3, [r7, #36]
  96:mculib3/src/uart.h ****    constexpr auto RX_stream = USART::default_stream<RXpin>();
 9178              		.loc 23 96 0
 9179 0012 0A23     		movs	r3, #10
 9180 0014 3B62     		str	r3, [r7, #32]
  97:mculib3/src/uart.h ****    constexpr auto dma_periph = DMA_stream::dma_periph<TX_stream>();
 9181              		.loc 23 97 0
 9182 0016 0723     		movs	r3, #7
 9183 0018 FB61     		str	r3, [r7, #28]
  98:mculib3/src/uart.h ****    constexpr auto TXpin_mode = USART::pin_mode<TXpin>();
 9184              		.loc 23 98 0
 9185 001a 0423     		movs	r3, #4
 9186 001c BB61     		str	r3, [r7, #24]
  99:mculib3/src/uart.h ****    constexpr auto RXpin_mode = USART::pin_mode<RXpin>();
 9187              		.loc 23 99 0
 9188 001e 0423     		movs	r3, #4
 9189 0020 7B61     		str	r3, [r7, #20]
 100:mculib3/src/uart.h **** 
 101:mculib3/src/uart.h ****    static UART_sized<buffer_size> uart{
 9190              		.loc 23 101 0
 9191 0022 634B     		ldr	r3, .L464
 9192 0024 1B68     		ldr	r3, [r3]
 9193 0026 0122     		movs	r2, #1
 9194 0028 1340     		ands	r3, r2
 9195 002a 28D1     		bne	.L462
 9196              		.loc 23 101 0 is_stmt 0 discriminator 1
 9197 002c FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDav
 9198 0030 F860     		str	r0, [r7, #12]
ARM GAS  /tmp/ccSySGVh.s 			page 224


 9199 0032 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDav
 9200 0036 B860     		str	r0, [r7, #8]
 9201 0038 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDav
 9202 003c 7860     		str	r0, [r7, #4]
 102:mculib3/src/uart.h ****        Pin::make<TXpin, TXpin_mode>(), Pin::make<RXpin, RXpin_mode>(), Pin::make<RTSpin, mcu::PinMo
 9203              		.loc 23 102 0 is_stmt 1 discriminator 1
 9204 003e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4typeEv
 9205 0042 0400     		movs	r4, r0
 9206 0044 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv
 9207 0048 0500     		movs	r5, r0
 9208 004a FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE9EEENSt9enable_ifIXeqT_LS1_9EERNS_10DMA_streamEE4typeEv
 9209 004e 0600     		movs	r6, r0
 9210 0050 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE10EEENSt9enable_ifIXeqT_LS1_10EERNS_10DMA_streamEE4typeEv
 9211 0054 8046     		mov	r8, r0
 101:mculib3/src/uart.h ****        Pin::make<TXpin, TXpin_mode>(), Pin::make<RXpin, RXpin_mode>(), Pin::make<RTSpin, mcu::PinMo
 9212              		.loc 23 101 0 discriminator 1
 9213 0056 FFF7FEFF 		bl	_ZN3mcu10DMA_stream7channelILNS_6PeriphE6ELS2_9EEENS_3DMA7ChannelEv
 9214 005a 0300     		movs	r3, r0
 9215 005c 5548     		ldr	r0, .L464+4
 9216 005e 0593     		str	r3, [sp, #20]
 9217 0060 0623     		movs	r3, #6
 9218 0062 0493     		str	r3, [sp, #16]
 9219 0064 4346     		mov	r3, r8
 9220 0066 0393     		str	r3, [sp, #12]
 9221 0068 0296     		str	r6, [sp, #8]
 9222 006a 0195     		str	r5, [sp, #4]
 9223 006c 0094     		str	r4, [sp]
 9224 006e 7B68     		ldr	r3, [r7, #4]
 9225 0070 BA68     		ldr	r2, [r7, #8]
 9226 0072 F968     		ldr	r1, [r7, #12]
 9227 0074 FFF7FEFF 		bl	_ZN10UART_sizedILj255EEC1ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6PeriphENS
 9228 0078 4D4B     		ldr	r3, .L464
 9229 007a 0122     		movs	r2, #1
 9230 007c 1A60     		str	r2, [r3]
 9231              	.L462:
 103:mculib3/src/uart.h **** 
 104:mculib3/src/uart.h ****    auto &rcc = REF(RCC);
 9232              		.loc 23 104 0
 9233 007e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 9234 0082 0300     		movs	r3, r0
 9235 0084 3B61     		str	r3, [r7, #16]
 105:mculib3/src/uart.h ****    rcc.clock_enable<uart_periph>();
 9236              		.loc 23 105 0
 9237 0086 3B69     		ldr	r3, [r7, #16]
 9238 0088 1800     		movs	r0, r3
 9239 008a FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE6EEEvv
 106:mculib3/src/uart.h ****    uart.usart.tx_enable()
 9240              		.loc 23 106 0
 9241 008e 494A     		ldr	r2, .L464+4
 9242 0090 8C23     		movs	r3, #140
 9243 0092 5B00     		lsls	r3, r3, #1
 9244 0094 D358     		ldr	r3, [r2, r3]
 9245 0096 1800     		movs	r0, r3
 9246 0098 FFF7FEFF 		bl	_ZN3mcu5USART9tx_enableEv
 9247 009c 0300     		movs	r3, r0
 107:mculib3/src/uart.h ****        .rx_enable()
 9248              		.loc 23 107 0
ARM GAS  /tmp/ccSySGVh.s 			page 225


 9249 009e 1800     		movs	r0, r3
 9250 00a0 FFF7FEFF 		bl	_ZN3mcu5USART9rx_enableEv
 9251 00a4 0300     		movs	r3, r0
 108:mculib3/src/uart.h ****        .DMA_tx_enable()
 9252              		.loc 23 108 0
 9253 00a6 1800     		movs	r0, r3
 9254 00a8 FFF7FEFF 		bl	_ZN3mcu5USART13DMA_tx_enableEv
 9255 00ac 0300     		movs	r3, r0
 106:mculib3/src/uart.h ****    uart.usart.tx_enable()
 9256              		.loc 23 106 0
 9257 00ae 1800     		movs	r0, r3
 9258 00b0 FFF7FEFF 		bl	_ZN3mcu5USART13DMA_rx_enableEv
 109:mculib3/src/uart.h ****        .DMA_rx_enable();
 110:mculib3/src/uart.h ****    get_interrupt<uart_periph>().enable();
 9259              		.loc 23 110 0
 9260 00b4 FFF7FEFF 		bl	_Z13get_interruptILN3mcu6PeriphE6EERDav
 9261 00b8 0300     		movs	r3, r0
 9262 00ba 1800     		movs	r0, r3
 9263 00bc FFF7FEFF 		bl	_ZN9Interrupt6enableEv
 111:mculib3/src/uart.h **** 
 112:mculib3/src/uart.h ****    rcc.clock_enable<dma_periph>();
 9264              		.loc 23 112 0
 9265 00c0 3B69     		ldr	r3, [r7, #16]
 9266 00c2 1800     		movs	r0, r3
 9267 00c4 FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE7EEEvv
 113:mculib3/src/uart.h ****    uart.TXstream.set(Direction::to_periph)
 9268              		.loc 23 113 0
 9269 00c8 3A4A     		ldr	r2, .L464+4
 9270 00ca 8E23     		movs	r3, #142
 9271 00cc 5B00     		lsls	r3, r3, #1
 9272 00ce D358     		ldr	r3, [r2, r3]
 9273 00d0 0121     		movs	r1, #1
 9274 00d2 1800     		movs	r0, r3
 9275 00d4 FFF7FEFF 		bl	_ZN3mcu10DMA_stream3setENS_8DMA_bits3CCR9DirectionE
 9276 00d8 0400     		movs	r4, r0
 114:mculib3/src/uart.h ****        .set_memory_adr(size_t(uart.buffer.begin()))
 9277              		.loc 23 114 0
 9278 00da 364B     		ldr	r3, .L464+4
 9279 00dc 1800     		movs	r0, r3
 9280 00de FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5beginEv
 9281 00e2 0300     		movs	r3, r0
 9282 00e4 1900     		movs	r1, r3
 9283 00e6 2000     		movs	r0, r4
 9284 00e8 FFF7FEFF 		bl	_ZN3mcu10DMA_stream14set_memory_adrEm
 9285 00ec 0400     		movs	r4, r0
 115:mculib3/src/uart.h ****        .set_periph_adr(uart.usart.transmit_data_adr())
 9286              		.loc 23 115 0
 9287 00ee 314A     		ldr	r2, .L464+4
 9288 00f0 8C23     		movs	r3, #140
 9289 00f2 5B00     		lsls	r3, r3, #1
 9290 00f4 D358     		ldr	r3, [r2, r3]
 9291 00f6 1800     		movs	r0, r3
 9292 00f8 FFF7FEFF 		bl	_ZN3mcu5USART17transmit_data_adrEv
 9293 00fc 0300     		movs	r3, r0
 9294 00fe 1900     		movs	r1, r3
 9295 0100 2000     		movs	r0, r4
 9296 0102 FFF7FEFF 		bl	_ZN3mcu10DMA_stream14set_periph_adrEm
ARM GAS  /tmp/ccSySGVh.s 			page 226


 9297 0106 0300     		movs	r3, r0
 116:mculib3/src/uart.h ****        .inc_memory()
 9298              		.loc 23 116 0
 9299 0108 1800     		movs	r0, r3
 9300 010a FFF7FEFF 		bl	_ZN3mcu10DMA_stream10inc_memoryEv
 9301 010e 0300     		movs	r3, r0
 117:mculib3/src/uart.h ****        .size_memory(DataSize::byte8)
 9302              		.loc 23 117 0
 9303 0110 0021     		movs	r1, #0
 9304 0112 1800     		movs	r0, r3
 9305 0114 FFF7FEFF 		bl	_ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE
 9306 0118 0300     		movs	r3, r0
 118:mculib3/src/uart.h ****        .size_periph(DataSize::byte8)
 9307              		.loc 23 118 0
 9308 011a 0021     		movs	r1, #0
 9309 011c 1800     		movs	r0, r3
 9310 011e FFF7FEFF 		bl	_ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE
 9311 0122 0300     		movs	r3, r0
 113:mculib3/src/uart.h ****        .set_memory_adr(size_t(uart.buffer.begin()))
 9312              		.loc 23 113 0
 9313 0124 1800     		movs	r0, r3
 9314 0126 FFF7FEFF 		bl	_ZN3mcu10DMA_stream34enable_transfer_complete_interruptEv
 119:mculib3/src/uart.h ****        .enable_transfer_complete_interrupt();
 120:mculib3/src/uart.h ****    get_interrupt<TX_stream>().enable();
 9315              		.loc 23 120 0
 9316 012a FFF7FEFF 		bl	_Z13get_interruptILN3mcu6PeriphE9EERDav
 9317 012e 0300     		movs	r3, r0
 9318 0130 1800     		movs	r0, r3
 9319 0132 FFF7FEFF 		bl	_ZN9Interrupt6enableEv
 121:mculib3/src/uart.h **** 
 122:mculib3/src/uart.h ****    uart.RXstream.set(Direction::to_memory)
 9320              		.loc 23 122 0
 9321 0136 1F4A     		ldr	r2, .L464+4
 9322 0138 9023     		movs	r3, #144
 9323 013a 5B00     		lsls	r3, r3, #1
 9324 013c D358     		ldr	r3, [r2, r3]
 9325 013e 0021     		movs	r1, #0
 9326 0140 1800     		movs	r0, r3
 9327 0142 FFF7FEFF 		bl	_ZN3mcu10DMA_stream3setENS_8DMA_bits3CCR9DirectionE
 9328 0146 0400     		movs	r4, r0
 123:mculib3/src/uart.h ****        .set_memory_adr(size_t(uart.buffer.begin()))
 9329              		.loc 23 123 0
 9330 0148 1A4B     		ldr	r3, .L464+4
 9331 014a 1800     		movs	r0, r3
 9332 014c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5beginEv
 9333 0150 0300     		movs	r3, r0
 9334 0152 1900     		movs	r1, r3
 9335 0154 2000     		movs	r0, r4
 9336 0156 FFF7FEFF 		bl	_ZN3mcu10DMA_stream14set_memory_adrEm
 9337 015a 0400     		movs	r4, r0
 124:mculib3/src/uart.h ****        .set_periph_adr(uart.usart.receive_data_adr())
 9338              		.loc 23 124 0
 9339 015c 154A     		ldr	r2, .L464+4
 9340 015e 8C23     		movs	r3, #140
 9341 0160 5B00     		lsls	r3, r3, #1
 9342 0162 D358     		ldr	r3, [r2, r3]
 9343 0164 1800     		movs	r0, r3
ARM GAS  /tmp/ccSySGVh.s 			page 227


 9344 0166 FFF7FEFF 		bl	_ZN3mcu5USART16receive_data_adrEv
 9345 016a 0300     		movs	r3, r0
 9346 016c 1900     		movs	r1, r3
 9347 016e 2000     		movs	r0, r4
 9348 0170 FFF7FEFF 		bl	_ZN3mcu10DMA_stream14set_periph_adrEm
 9349 0174 0300     		movs	r3, r0
 125:mculib3/src/uart.h ****        .set_qty_transactions(buffer_size)
 9350              		.loc 23 125 0
 9351 0176 FF21     		movs	r1, #255
 9352 0178 1800     		movs	r0, r3
 9353 017a FFF7FEFF 		bl	_ZN3mcu10DMA_stream20set_qty_transactionsEt
 9354 017e 0300     		movs	r3, r0
 126:mculib3/src/uart.h ****        .inc_memory()
 9355              		.loc 23 126 0
 9356 0180 1800     		movs	r0, r3
 9357 0182 FFF7FEFF 		bl	_ZN3mcu10DMA_stream10inc_memoryEv
 9358 0186 0300     		movs	r3, r0
 127:mculib3/src/uart.h ****        .size_memory(DataSize::byte8)
 9359              		.loc 23 127 0
 9360 0188 0021     		movs	r1, #0
 9361 018a 1800     		movs	r0, r3
 9362 018c FFF7FEFF 		bl	_ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE
 9363 0190 0300     		movs	r3, r0
 128:mculib3/src/uart.h ****        .size_periph(DataSize::byte8)
 9364              		.loc 23 128 0
 9365 0192 0021     		movs	r1, #0
 9366 0194 1800     		movs	r0, r3
 9367 0196 FFF7FEFF 		bl	_ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE
 9368 019a 0300     		movs	r3, r0
 122:mculib3/src/uart.h ****        .set_memory_adr(size_t(uart.buffer.begin()))
 9369              		.loc 23 122 0
 9370 019c 1800     		movs	r0, r3
 9371 019e FFF7FEFF 		bl	_ZN3mcu10DMA_stream13circular_modeEv
 129:mculib3/src/uart.h ****        .circular_mode();
 130:mculib3/src/uart.h **** 
 131:mculib3/src/uart.h ****    return uart;
 9372              		.loc 23 131 0
 9373 01a2 044B     		ldr	r3, .L464+4
 132:mculib3/src/uart.h **** }
 9374              		.loc 23 132 0
 9375 01a4 1800     		movs	r0, r3
 9376 01a6 BD46     		mov	sp, r7
 9377 01a8 0AB0     		add	sp, sp, #40
 9378              		@ sp needed
 9379 01aa 04BC     		pop	{r2}
 9380 01ac 9046     		mov	r8, r2
 9381 01ae F0BD     		pop	{r4, r5, r6, r7, pc}
 9382              	.L465:
 9383              		.align	2
 9384              	.L464:
 9385 01b0 00000000 		.word	_ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_I
 9386 01b4 00000000 		.word	_ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS
 9387              		.cfi_endproc
 9388              	.LFE3765:
 9390              		.section	.bss._ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_IL
 9391              		.align	2
 9394              	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_
ARM GAS  /tmp/ccSySGVh.s 			page 228


 9395 0000 00000000 		.space	132
 9395      00000000 
 9395      00000000 
 9395      00000000 
 9395      00000000 
 9396              		.section	.bss._ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_
 9397              		.align	2
 9400              	_ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS
 9401 0000 00000000 		.space	4
 9402              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_IL
 9403              		.align	1
 9404              		.syntax unified
 9405              		.code	16
 9406              		.thumb_func
 9407              		.fpu softvfp
 9409              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_I
 9410              	.LFB3764:
 9411              		.file 24 "mculib3/src/modbus_slave.h"
   1:mculib3/src/modbus_slave.h **** #pragma once
   2:mculib3/src/modbus_slave.h **** 
   3:mculib3/src/modbus_slave.h **** #include <functional>
   4:mculib3/src/modbus_slave.h **** #include "timers.h"
   5:mculib3/src/modbus_slave.h **** #include "table_crc.h"
   6:mculib3/src/modbus_slave.h **** #include "uart.h"
   7:mculib3/src/modbus_slave.h **** #include "interrupt.h"
   8:mculib3/src/modbus_slave.h **** #include "modbus_common.h"
   9:mculib3/src/modbus_slave.h **** #include <cstring>
  10:mculib3/src/modbus_slave.h **** 
  11:mculib3/src/modbus_slave.h **** #if defined(USE_MOCK_UART)
  12:mculib3/src/modbus_slave.h **** using UART_ = mock::UART;
  13:mculib3/src/modbus_slave.h **** #else
  14:mculib3/src/modbus_slave.h **** using UART_ = ::UART;
  15:mculib3/src/modbus_slave.h **** #endif
  16:mculib3/src/modbus_slave.h **** 
  17:mculib3/src/modbus_slave.h **** 
  18:mculib3/src/modbus_slave.h **** template <class InRegs_t, class OutRegs_t>
  19:mculib3/src/modbus_slave.h **** class Modbus_slave : TickSubscriber
  20:mculib3/src/modbus_slave.h **** {
  21:mculib3/src/modbus_slave.h ****     UART_& uart;
  22:mculib3/src/modbus_slave.h ****     Interrupt& interrupt_usart;
  23:mculib3/src/modbus_slave.h ****     Interrupt& interrupt_DMA_channel; 
  24:mculib3/src/modbus_slave.h **** 
  25:mculib3/src/modbus_slave.h ****     int time {0}; //     
  26:mculib3/src/modbus_slave.h ****     int modbus_time {0};
  27:mculib3/src/modbus_slave.h **** 
  28:mculib3/src/modbus_slave.h ****     const uint8_t address;
  29:mculib3/src/modbus_slave.h ****     uint8_t func;
  30:mculib3/src/modbus_slave.h ****     uint16_t first_reg{0};
  31:mculib3/src/modbus_slave.h ****     uint16_t last_reg {0};
  32:mculib3/src/modbus_slave.h ****     uint16_t qty_reg  {0};
  33:mculib3/src/modbus_slave.h ****     uint8_t  qty_byte {0};
  34:mculib3/src/modbus_slave.h ****     uint16_t data;
  35:mculib3/src/modbus_slave.h ****     uint16_t crc{0};
  36:mculib3/src/modbus_slave.h ****     size_t last_message_size;
  37:mculib3/src/modbus_slave.h **** 
  38:mculib3/src/modbus_slave.h **** 
  39:mculib3/src/modbus_slave.h ****     uint16_t crc16 (uint8_t* data, uint8_t length);
ARM GAS  /tmp/ccSySGVh.s 			page 229


  40:mculib3/src/modbus_slave.h ****     uint8_t  set_high_bit (uint8_t);
  41:mculib3/src/modbus_slave.h **** 
  42:mculib3/src/modbus_slave.h ****     bool check_CRC  ();
  43:mculib3/src/modbus_slave.h ****     bool check_value();
  44:mculib3/src/modbus_slave.h ****     bool check_reg  (uint16_t qty_reg_device);
  45:mculib3/src/modbus_slave.h **** 
  46:mculib3/src/modbus_slave.h ****     void answer_error (Modbus_error_code);
  47:mculib3/src/modbus_slave.h ****     void answer_03();
  48:mculib3/src/modbus_slave.h ****     template <class function> void answer_16 (function reaction);
  49:mculib3/src/modbus_slave.h **** 
  50:mculib3/src/modbus_slave.h ****     void uartInterrupt()
  51:mculib3/src/modbus_slave.h ****     {
  52:mculib3/src/modbus_slave.h ****         if (uart.is_rx_IDLE()) 
  53:mculib3/src/modbus_slave.h ****             tick_subscribe();
  54:mculib3/src/modbus_slave.h ****     }
  55:mculib3/src/modbus_slave.h ****     void dmaInterrupt()
  56:mculib3/src/modbus_slave.h ****     {
  57:mculib3/src/modbus_slave.h ****         if (uart.is_tx_complete())
  58:mculib3/src/modbus_slave.h ****             uart.receive();
  59:mculib3/src/modbus_slave.h ****     }
  60:mculib3/src/modbus_slave.h **** 
  61:mculib3/src/modbus_slave.h ****     void notify() override 
  62:mculib3/src/modbus_slave.h ****     {
  63:mculib3/src/modbus_slave.h ****         time++;
  64:mculib3/src/modbus_slave.h ****     }
  65:mculib3/src/modbus_slave.h **** 
  66:mculib3/src/modbus_slave.h ****     using Parent = Modbus_slave;
  67:mculib3/src/modbus_slave.h **** 
  68:mculib3/src/modbus_slave.h ****     struct uart_interrupt : Interrupting
  69:mculib3/src/modbus_slave.h ****     {
  70:mculib3/src/modbus_slave.h ****         Parent& parent;
  71:mculib3/src/modbus_slave.h ****         uart_interrupt (Parent& parent) : parent(parent) {
  72:mculib3/src/modbus_slave.h ****             parent.interrupt_usart.subscribe (this);
  73:mculib3/src/modbus_slave.h ****         }
  74:mculib3/src/modbus_slave.h ****         void interrupt() override {parent.uartInterrupt();} 
  75:mculib3/src/modbus_slave.h ****     } uart_ {*this};
  76:mculib3/src/modbus_slave.h **** 
  77:mculib3/src/modbus_slave.h ****     struct dma_interrupt : Interrupting
  78:mculib3/src/modbus_slave.h ****     {
  79:mculib3/src/modbus_slave.h ****         Parent& parent;
  80:mculib3/src/modbus_slave.h ****         dma_interrupt (Parent& parent) : parent(parent) {
  81:mculib3/src/modbus_slave.h ****             parent.interrupt_DMA_channel.subscribe (this);
  82:mculib3/src/modbus_slave.h ****         }
  83:mculib3/src/modbus_slave.h ****         void interrupt() override {parent.dmaInterrupt();} 
  84:mculib3/src/modbus_slave.h ****     } dma_ {*this};
  85:mculib3/src/modbus_slave.h **** 
  86:mculib3/src/modbus_slave.h **** public:
  87:mculib3/src/modbus_slave.h **** 
  88:mculib3/src/modbus_slave.h ****     static constexpr uint16_t InRegQty  = sizeof (InRegs_t) / 2;
  89:mculib3/src/modbus_slave.h ****     static constexpr uint16_t OutRegQty = sizeof(OutRegs_t) / 2;
  90:mculib3/src/modbus_slave.h **** 
  91:mculib3/src/modbus_slave.h ****     union {
  92:mculib3/src/modbus_slave.h ****         InRegs_t inRegs;
  93:mculib3/src/modbus_slave.h ****         uint16_t arInRegs[InRegQty];
  94:mculib3/src/modbus_slave.h ****     };
  95:mculib3/src/modbus_slave.h ****     union {
  96:mculib3/src/modbus_slave.h ****         OutRegs_t outRegs;
ARM GAS  /tmp/ccSySGVh.s 			page 230


  97:mculib3/src/modbus_slave.h ****         uint16_t arOutRegs[OutRegQty];
  98:mculib3/src/modbus_slave.h ****     };
  99:mculib3/src/modbus_slave.h ****     union {
 100:mculib3/src/modbus_slave.h ****         InRegs_t inRegsMin;
 101:mculib3/src/modbus_slave.h ****         uint16_t arInRegsMin[InRegQty];
 102:mculib3/src/modbus_slave.h ****     };
 103:mculib3/src/modbus_slave.h ****     union {
 104:mculib3/src/modbus_slave.h ****         InRegs_t inRegsMax;
 105:mculib3/src/modbus_slave.h ****         uint16_t arInRegsMax[InRegQty];
 106:mculib3/src/modbus_slave.h ****     };
 107:mculib3/src/modbus_slave.h **** 
 108:mculib3/src/modbus_slave.h ****     bool signed_[InRegQty] {};
 109:mculib3/src/modbus_slave.h ****     
 110:mculib3/src/modbus_slave.h ****     Modbus_slave (
 111:mculib3/src/modbus_slave.h ****           uint8_t address
 112:mculib3/src/modbus_slave.h ****         , UART_& uart
 113:mculib3/src/modbus_slave.h ****         , Interrupt& interrupt_usart
 114:mculib3/src/modbus_slave.h ****         , Interrupt& interrupt_DMA_channel
 115:mculib3/src/modbus_slave.h ****     ) : uart                  {uart}
 116:mculib3/src/modbus_slave.h ****       , interrupt_usart       {interrupt_usart}
 117:mculib3/src/modbus_slave.h ****       , interrupt_DMA_channel {interrupt_DMA_channel}
 118:mculib3/src/modbus_slave.h ****       , address               {address}
 119:mculib3/src/modbus_slave.h ****       , arInRegs    {}
 120:mculib3/src/modbus_slave.h ****       , outRegs     {}
 121:mculib3/src/modbus_slave.h ****       , arInRegsMin {}
 122:mculib3/src/modbus_slave.h ****       , arInRegsMax {}
 123:mculib3/src/modbus_slave.h ****     {}
 124:mculib3/src/modbus_slave.h **** 
 125:mculib3/src/modbus_slave.h ****     template <mcu::Periph usart, class TXpin,  class RXpin, class RTSpin> 
 126:mculib3/src/modbus_slave.h ****     static auto& make (uint8_t address, UART_::Settings set)
 9412              		.loc 24 126 0
 9413              		.cfi_startproc
 9414              		@ args = 0, pretend = 0, frame = 16
 9415              		@ frame_needed = 1, uses_anonymous_args = 0
 9416 0000 B0B5     		push	{r4, r5, r7, lr}
 9417              	.LCFI565:
 9418              		.cfi_def_cfa_offset 16
 9419              		.cfi_offset 4, -16
 9420              		.cfi_offset 5, -12
 9421              		.cfi_offset 7, -8
 9422              		.cfi_offset 14, -4
 9423 0002 86B0     		sub	sp, sp, #24
 9424              	.LCFI566:
 9425              		.cfi_def_cfa_offset 40
 9426 0004 02AF     		add	r7, sp, #8
 9427              	.LCFI567:
 9428              		.cfi_def_cfa 7, 32
 9429 0006 0200     		movs	r2, r0
 9430 0008 3B1D     		adds	r3, r7, #4
 9431 000a 1980     		strh	r1, [r3]
 9432 000c FB1D     		adds	r3, r7, #7
 9433 000e 1A70     		strb	r2, [r3]
 127:mculib3/src/modbus_slave.h ****     {
 128:mculib3/src/modbus_slave.h ****         auto& uart_ref = UART_::make<usart, TXpin, RXpin, RTSpin>();
 9434              		.loc 24 128 0
 9435 0010 FFF7FEFF 		bl	_ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_1E
 9436 0014 0300     		movs	r3, r0
ARM GAS  /tmp/ccSySGVh.s 			page 231


 9437 0016 FB60     		str	r3, [r7, #12]
 129:mculib3/src/modbus_slave.h **** 
 130:mculib3/src/modbus_slave.h ****         static Modbus_slave<InRegs_t, OutRegs_t> modbus {
 9438              		.loc 24 130 0
 9439 0018 264B     		ldr	r3, .L477
 9440 001a 1B68     		ldr	r3, [r3]
 9441 001c 0122     		movs	r2, #1
 9442 001e 1340     		ands	r3, r2
 9443 0020 10D1     		bne	.L467
 9444              		.loc 24 130 0 is_stmt 0 discriminator 1
 9445 0022 FFF7FEFF 		bl	_Z13get_interruptILN3mcu6PeriphE6EERDav
 9446 0026 0500     		movs	r5, r0
 9447 0028 FFF7FEFF 		bl	_Z13get_interruptILN3mcu6PeriphE9EERDav
 9448 002c 0400     		movs	r4, r0
 9449 002e FA68     		ldr	r2, [r7, #12]
 9450 0030 FB1D     		adds	r3, r7, #7
 9451 0032 1978     		ldrb	r1, [r3]
 9452 0034 2048     		ldr	r0, .L477+4
 9453 0036 0094     		str	r4, [sp]
 9454 0038 2B00     		movs	r3, r5
 9455 003a FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC1EhR10UART_sizedILj255EER9InterruptS7_
 9456 003e 1D4B     		ldr	r3, .L477
 9457 0040 0122     		movs	r2, #1
 9458 0042 1A60     		str	r2, [r3]
 9459              	.L467:
 131:mculib3/src/modbus_slave.h ****               address
 132:mculib3/src/modbus_slave.h ****             , uart_ref
 133:mculib3/src/modbus_slave.h ****             , get_interrupt<usart>()
 134:mculib3/src/modbus_slave.h ****             , get_interrupt<USART::default_stream<TXpin>()>()
 135:mculib3/src/modbus_slave.h ****         };
 136:mculib3/src/modbus_slave.h **** 
 137:mculib3/src/modbus_slave.h ****         modbus.modbus_time = set.baudrate == UART_::Baudrate::BR9600  ? 4 :
 9460              		.loc 24 137 0 is_stmt 1
 9461 0044 3B1D     		adds	r3, r7, #4
 9462 0046 1B78     		ldrb	r3, [r3]
 9463 0048 1F22     		movs	r2, #31
 9464 004a 9343     		bics	r3, r2
 9465 004c DBB2     		uxtb	r3, r3
 9466 004e 002B     		cmp	r3, #0
 9467 0050 1CD0     		beq	.L468
 138:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 9468              		.loc 24 138 0 discriminator 1
 9469 0052 3B1D     		adds	r3, r7, #4
 9470 0054 1B78     		ldrb	r3, [r3]
 9471 0056 1F22     		movs	r2, #31
 9472 0058 9343     		bics	r3, r2
 9473 005a DBB2     		uxtb	r3, r3
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 9474              		.loc 24 137 0 discriminator 1
 9475 005c 202B     		cmp	r3, #32
 9476 005e 13D0     		beq	.L469
 139:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR19200 ? 2 :
 9477              		.loc 24 139 0 discriminator 3
 9478 0060 3B1D     		adds	r3, r7, #4
 9479 0062 1B78     		ldrb	r3, [r3]
 9480 0064 1F22     		movs	r2, #31
 9481 0066 9343     		bics	r3, r2
ARM GAS  /tmp/ccSySGVh.s 			page 232


 9482 0068 DBB2     		uxtb	r3, r3
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 9483              		.loc 24 137 0 discriminator 3
 9484 006a 402B     		cmp	r3, #64
 9485 006c 0AD0     		beq	.L470
 140:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR28800 ? 2 : 1;
 9486              		.loc 24 140 0 discriminator 5
 9487 006e 3B1D     		adds	r3, r7, #4
 9488 0070 1B78     		ldrb	r3, [r3]
 9489 0072 1F22     		movs	r2, #31
 9490 0074 9343     		bics	r3, r2
 9491 0076 DBB2     		uxtb	r3, r3
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 9492              		.loc 24 137 0 discriminator 5
 9493 0078 602B     		cmp	r3, #96
 9494 007a 01D1     		bne	.L471
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 9495              		.loc 24 137 0 is_stmt 0 discriminator 7
 9496 007c 0223     		movs	r3, #2
 9497 007e 06E0     		b	.L475
 9498              	.L471:
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 9499              		.loc 24 137 0 discriminator 8
 9500 0080 0123     		movs	r3, #1
 9501 0082 04E0     		b	.L475
 9502              	.L470:
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 9503              		.loc 24 137 0 discriminator 6
 9504 0084 0223     		movs	r3, #2
 9505 0086 02E0     		b	.L475
 9506              	.L469:
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 9507              		.loc 24 137 0 discriminator 4
 9508 0088 0323     		movs	r3, #3
 9509 008a 00E0     		b	.L475
 9510              	.L468:
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 9511              		.loc 24 137 0 discriminator 2
 9512 008c 0423     		movs	r3, #4
 9513              	.L475:
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 9514              		.loc 24 137 0 discriminator 16
 9515 008e 0A4A     		ldr	r2, .L477+4
 9516 0090 1362     		str	r3, [r2, #32]
 141:mculib3/src/modbus_slave.h **** 
 142:mculib3/src/modbus_slave.h ****         modbus.uart.init(set);
 9517              		.loc 24 142 0 is_stmt 1 discriminator 16
 9518 0092 094B     		ldr	r3, .L477+4
 9519 0094 1B69     		ldr	r3, [r3, #16]
 9520 0096 3A1D     		adds	r2, r7, #4
 9521 0098 1100     		movs	r1, r2
 9522 009a 1800     		movs	r0, r3
 9523 009c FFF7FEFF 		bl	_ZN10UART_sizedILj255EE4initERKNS0_8SettingsE
 143:mculib3/src/modbus_slave.h ****         modbus.uart.receive();
 9524              		.loc 24 143 0 discriminator 16
 9525 00a0 054B     		ldr	r3, .L477+4
 9526 00a2 1B69     		ldr	r3, [r3, #16]
ARM GAS  /tmp/ccSySGVh.s 			page 233


 9527 00a4 1800     		movs	r0, r3
 9528 00a6 FFF7FEFF 		bl	_ZN10UART_sizedILj255EE7receiveEv
 144:mculib3/src/modbus_slave.h ****         return modbus;
 9529              		.loc 24 144 0 discriminator 16
 9530 00aa 034B     		ldr	r3, .L477+4
 145:mculib3/src/modbus_slave.h ****     }
 9531              		.loc 24 145 0 discriminator 16
 9532 00ac 1800     		movs	r0, r3
 9533 00ae BD46     		mov	sp, r7
 9534 00b0 04B0     		add	sp, sp, #16
 9535              		@ sp needed
 9536 00b2 B0BD     		pop	{r4, r5, r7, pc}
 9537              	.L478:
 9538              		.align	2
 9539              	.L477:
 9540 00b4 00000000 		.word	_ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1EL
 9541 00b8 00000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2
 9542              		.cfi_endproc
 9543              	.LFE3764:
 9545              		.section	.bss._ZZZ4mainENKUltE_clEtE7unblock,"aw",%nobits
 9548              	_ZZZ4mainENKUltE_clEtE7unblock:
 9549 0000 00       		.space	1
 9550              		.section	.text._ZZ4mainENKUltE_clEt,"ax",%progbits
 9551              		.align	1
 9552              		.syntax unified
 9553              		.code	16
 9554              		.thumb_func
 9555              		.fpu softvfp
 9557              	_ZZ4mainENKUltE_clEt:
 9558              	.LFB3779:
  12:src/main.cpp  **** 
  13:src/main.cpp  **** using DI1  = mcu::PA9 ;  using DO1  = mcu::PB0 ;
  14:src/main.cpp  **** using DI2  = mcu::PA8 ;  using DO2  = mcu::PA7 ;
  15:src/main.cpp  **** using DI3  = mcu::PB15;  using DO3  = mcu::PA6 ;
  16:src/main.cpp  **** using DI4  = mcu::PB14;  using DO4  = mcu::PA5 ;
  17:src/main.cpp  **** using DI5  = mcu::PB13;  using DO5  = mcu::PB5 ;
  18:src/main.cpp  **** using DI6  = mcu::PB12;  using DO6  = mcu::PB4 ;
  19:src/main.cpp  **** using DI7  = mcu::PB11;  using DO7  = mcu::PB3 ;
  20:src/main.cpp  **** using DI8  = mcu::PB10;  using DO8  = mcu::PA15;
  21:src/main.cpp  **** using DI9  = mcu::PB2 ;
  22:src/main.cpp  **** using DI10 = mcu::PB1 ;
  23:src/main.cpp  **** 
  24:src/main.cpp  **** using TX_slave  = mcu::PA2;
  25:src/main.cpp  **** using RX_slave  = mcu::PA3;
  26:src/main.cpp  **** using RTS_slave = mcu::PA1;
  27:src/main.cpp  **** 
  28:src/main.cpp  **** 
  29:src/main.cpp  **** int main()
  30:src/main.cpp  **** {
  31:src/main.cpp  ****    auto[do1,do2,do3,do4,do5,do6,do7,do8]
  32:src/main.cpp  ****      = make_pins<mcu::PinMode::Output, DO1,DO2,DO3,DO4,DO5,DO6,DO7,DO8>();
  33:src/main.cpp  ****    auto[di1,di2,di3,di4,di5,di6,di7,di8,di9,di10] 
  34:src/main.cpp  ****       = make_pins<mcu::PinMode::Input, DI1,DI2,DI3,DI4,DI5,DI6,DI7,DI8,DI9,DI10>();
  35:src/main.cpp  ****    
  36:src/main.cpp  ****    struct Flash_data {
  37:src/main.cpp  ****       uint16_t factory_number = 0;
  38:src/main.cpp  ****       UART::Settings uart_set = {
ARM GAS  /tmp/ccSySGVh.s 			page 234


  39:src/main.cpp  ****          .parity_enable  = false,
  40:src/main.cpp  ****          .parity         = USART::Parity::even,
  41:src/main.cpp  ****          .data_bits      = USART::DataBits::_8,
  42:src/main.cpp  ****          .stop_bits      = USART::StopBits::_1,
  43:src/main.cpp  ****          .baudrate       = USART::Baudrate::BR9600,
  44:src/main.cpp  ****          .res            = 0
  45:src/main.cpp  ****       };
  46:src/main.cpp  ****       uint8_t  modbus_address = 1;
  47:src/main.cpp  ****    } flash;
  48:src/main.cpp  ****    
  49:src/main.cpp  ****    struct Sense {
  50:src/main.cpp  ****       bool DI1  :1;  // Bit 0
  51:src/main.cpp  ****       bool DI2  :1;  // Bit 1
  52:src/main.cpp  ****       bool DI3  :1;  // Bit 2
  53:src/main.cpp  ****       bool DI4  :1;  // Bit 3 
  54:src/main.cpp  ****       bool DI5  :1;  // Bit 4
  55:src/main.cpp  ****       bool DI6  :1;  // Bit 5
  56:src/main.cpp  ****       bool DI7  :1;  // Bit 6
  57:src/main.cpp  ****       bool DI8  :1;  // Bit 7 
  58:src/main.cpp  ****       bool DI9  :1;  // Bit 8
  59:src/main.cpp  ****       bool DI10 :1;  // Bit 9
  60:src/main.cpp  ****       uint16_t  :6;  // Bits 15:10 res: Reserved, must be kept cleared
  61:src/main.cpp  ****    };
  62:src/main.cpp  **** 
  63:src/main.cpp  ****    struct Control {
  64:src/main.cpp  ****       bool DO1  :1;  // Bit 0
  65:src/main.cpp  ****       bool DO2  :1;  // Bit 1
  66:src/main.cpp  ****       bool DO3  :1;  // Bit 2
  67:src/main.cpp  ****       bool DO4  :1;  // Bit 3 
  68:src/main.cpp  ****       bool DO5  :1;  // Bit 4
  69:src/main.cpp  ****       bool DO6  :1;  // Bit 5
  70:src/main.cpp  ****       bool DO7  :1;  // Bit 6
  71:src/main.cpp  ****       bool DO8  :1;  // Bit 7 
  72:src/main.cpp  ****       uint16_t  :8;  // Bits 15:8 res: Reserved, must be kept cleared
  73:src/main.cpp  ****    };
  74:src/main.cpp  ****    
  75:src/main.cpp  ****    
  76:src/main.cpp  ****    struct In_regs {
  77:src/main.cpp  ****    
  78:src/main.cpp  ****       UART::Settings uart_set;   // 0
  79:src/main.cpp  ****       uint16_t modbus_address;   // 1
  80:src/main.cpp  ****       uint16_t password;         // 2
  81:src/main.cpp  ****       uint16_t factory_number;   // 3
  82:src/main.cpp  ****       Control   output;          // 4 
  83:src/main.cpp  ****    
  84:src/main.cpp  ****    }__attribute__((packed));
  85:src/main.cpp  **** 
  86:src/main.cpp  **** 
  87:src/main.cpp  ****    struct Out_regs {
  88:src/main.cpp  ****    
  89:src/main.cpp  ****       uint16_t device_code;      // 0
  90:src/main.cpp  ****       uint16_t factory_number;   // 1
  91:src/main.cpp  ****       UART::Settings uart_set;   // 2
  92:src/main.cpp  ****       uint16_t modbus_address;   // 3
  93:src/main.cpp  ****       Sense    input;            // 4
  94:src/main.cpp  ****       uint16_t qty_input;        // 5
  95:src/main.cpp  ****       uint16_t qty_output;       // 6
ARM GAS  /tmp/ccSySGVh.s 			page 235


  96:src/main.cpp  **** 
  97:src/main.cpp  ****    }__attribute__((packed));
  98:src/main.cpp  **** 
  99:src/main.cpp  ****    auto& slave = Modbus_slave<In_regs, Out_regs>::
 100:src/main.cpp  ****       make<mcu::Periph::USART1, TX_slave, RX_slave, RTS_slave>
 101:src/main.cpp  ****          (flash.modbus_address, flash.uart_set);
 102:src/main.cpp  **** 
 103:src/main.cpp  **** 
 104:src/main.cpp  ****    slave.outRegs.device_code        = 94; // test_version
 105:src/main.cpp  ****    slave.outRegs.factory_number     = flash.factory_number;
 106:src/main.cpp  ****    slave.outRegs.uart_set           = flash.uart_set;
 107:src/main.cpp  ****    slave.outRegs.modbus_address     = flash.modbus_address;
 108:src/main.cpp  ****    slave.outRegs.qty_input          = 10;
 109:src/main.cpp  ****    slave.outRegs.qty_output         = 8;
 110:src/main.cpp  **** 
 111:src/main.cpp  **** 
 112:src/main.cpp  ****    // auto& uart = REF(USART1);
 113:src/main.cpp  ****    // like_CMSIS(uart).CR1 |= USART_CR1_RXNEIE_Msk;
 114:src/main.cpp  **** 
 115:src/main.cpp  ****    
 116:src/main.cpp  ****    // auto& rts = Pin::make<RTS_slave, mcu::PinMode::Output>();
 117:src/main.cpp  ****    // rts = true;
 118:src/main.cpp  ****    // Timer timer {1000};
 119:src/main.cpp  ****    // Timer timer1 {10};
 120:src/main.cpp  ****    while(1){
 121:src/main.cpp  **** 
 122:src/main.cpp  ****       // if (timer1.event()){
 123:src/main.cpp  ****       //    like_CMSIS(uart).TDR = 1;
 124:src/main.cpp  ****       // }
 125:src/main.cpp  ****       // do4 = do1 ^= timer.event();
 126:src/main.cpp  ****       // do2 = do3 ^= timer1.event();
 127:src/main.cpp  ****       // slave reaction
 128:src/main.cpp  ****       slave ([&](uint16_t registrAddress) {
 9559              		.loc 19 128 0
 9560              		.cfi_startproc
 9561              		@ args = 0, pretend = 0, frame = 8
 9562              		@ frame_needed = 1, uses_anonymous_args = 0
 9563 0000 80B5     		push	{r7, lr}
 9564              	.LCFI568:
 9565              		.cfi_def_cfa_offset 8
 9566              		.cfi_offset 7, -8
 9567              		.cfi_offset 14, -4
 9568 0002 82B0     		sub	sp, sp, #8
 9569              	.LCFI569:
 9570              		.cfi_def_cfa_offset 16
 9571 0004 00AF     		add	r7, sp, #0
 9572              	.LCFI570:
 9573              		.cfi_def_cfa_register 7
 9574 0006 7860     		str	r0, [r7, #4]
 9575 0008 0A00     		movs	r2, r1
 9576 000a BB1C     		adds	r3, r7, #2
 9577 000c 1A80     		strh	r2, [r3]
 9578              	.LBB14:
 129:src/main.cpp  ****             static bool unblock = false;
 130:src/main.cpp  ****          switch (registrAddress) {
 9579              		.loc 19 130 0
 9580 000e BB1C     		adds	r3, r7, #2
ARM GAS  /tmp/ccSySGVh.s 			page 236


 9581 0010 1B88     		ldrh	r3, [r3]
 9582 0012 042B     		cmp	r3, #4
 9583 0014 00D9     		bls	.LCB7265
 9584 0016 B0E0     		b	.L488	@long jump
 9585              	.LCB7265:
 9586 0018 9A00     		lsls	r2, r3, #2
 9587 001a 5A4B     		ldr	r3, .L489
 9588 001c D318     		adds	r3, r2, r3
 9589 001e 1B68     		ldr	r3, [r3]
 9590 0020 9F46     		mov	pc, r3
 9591              		.section	.rodata._ZZ4mainENKUltE_clEt,"a",%progbits
 9592              		.align	2
 9593              	.L482:
 9594 0000 22000000 		.word	.L481
 9595 0004 44000000 		.word	.L483
 9596 0008 62000000 		.word	.L484
 9597 000c 78000000 		.word	.L485
 9598 0010 A8000000 		.word	.L486
 9599              		.section	.text._ZZ4mainENKUltE_clEt
 9600              	.L481:
 131:src/main.cpp  ****             case ADR(uart_set):
 132:src/main.cpp  ****                flash.uart_set
 133:src/main.cpp  ****                   = slave.outRegs.uart_set
 9601              		.loc 19 133 0
 9602 0022 7B68     		ldr	r3, [r7, #4]
 9603 0024 5A68     		ldr	r2, [r3, #4]
 9604 0026 7B68     		ldr	r3, [r7, #4]
 9605 0028 5B68     		ldr	r3, [r3, #4]
 134:src/main.cpp  ****                   = slave.inRegs.uart_set;
 9606              		.loc 19 134 0
 9607 002a 5020     		movs	r0, #80
 9608 002c 5E21     		movs	r1, #94
 9609 002e 125A     		ldrh	r2, [r2, r0]
 9610 0030 5A52     		strh	r2, [r3, r1]
 133:src/main.cpp  ****                   = slave.inRegs.uart_set;
 9611              		.loc 19 133 0
 9612 0032 7B68     		ldr	r3, [r7, #4]
 9613 0034 5B68     		ldr	r3, [r3, #4]
 9614 0036 5E33     		adds	r3, r3, #94
 9615 0038 1A00     		movs	r2, r3
 132:src/main.cpp  ****                   = slave.outRegs.uart_set
 9616              		.loc 19 132 0
 9617 003a 7B68     		ldr	r3, [r7, #4]
 9618 003c 1B68     		ldr	r3, [r3]
 133:src/main.cpp  ****                   = slave.inRegs.uart_set;
 9619              		.loc 19 133 0
 9620 003e 1288     		ldrh	r2, [r2]
 9621 0040 5A80     		strh	r2, [r3, #2]
 135:src/main.cpp  ****             break;
 9622              		.loc 19 135 0
 9623 0042 9AE0     		b	.L480
 9624              	.L483:
 133:src/main.cpp  ****                   = slave.inRegs.uart_set;
 9625              		.loc 19 133 0
 9626 0044 7B68     		ldr	r3, [r7, #4]
 9627 0046 5A68     		ldr	r2, [r3, #4]
 9628 0048 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 237


 9629 004a 5B68     		ldr	r3, [r3, #4]
 136:src/main.cpp  ****             case ADR(modbus_address):
 137:src/main.cpp  ****                flash.modbus_address 
 138:src/main.cpp  ****                   = slave.outRegs.modbus_address
 139:src/main.cpp  ****                   = slave.inRegs.modbus_address;
 9630              		.loc 19 139 0
 9631 004c 5221     		movs	r1, #82
 9632 004e 515A     		ldrh	r1, [r2, r1]
 9633 0050 6022     		movs	r2, #96
 9634 0052 9952     		strh	r1, [r3, r2]
 138:src/main.cpp  ****                   = slave.inRegs.modbus_address;
 9635              		.loc 19 138 0
 9636 0054 6022     		movs	r2, #96
 9637 0056 9A5A     		ldrh	r2, [r3, r2]
 132:src/main.cpp  ****                   = slave.outRegs.uart_set
 9638              		.loc 19 132 0
 9639 0058 7B68     		ldr	r3, [r7, #4]
 9640 005a 1B68     		ldr	r3, [r3]
 138:src/main.cpp  ****                   = slave.inRegs.modbus_address;
 9641              		.loc 19 138 0
 9642 005c D2B2     		uxtb	r2, r2
 9643 005e 1A71     		strb	r2, [r3, #4]
 140:src/main.cpp  ****             break;
 9644              		.loc 19 140 0
 9645 0060 8BE0     		b	.L480
 9646              	.L484:
 133:src/main.cpp  ****                   = slave.inRegs.uart_set;
 9647              		.loc 19 133 0
 9648 0062 7B68     		ldr	r3, [r7, #4]
 9649 0064 5B68     		ldr	r3, [r3, #4]
 141:src/main.cpp  ****             case ADR(password):
 142:src/main.cpp  ****                unblock = slave.inRegs.password == 208;
 9650              		.loc 19 142 0
 9651 0066 5422     		movs	r2, #84
 9652 0068 9B5A     		ldrh	r3, [r3, r2]
 9653 006a D03B     		subs	r3, r3, #208
 9654 006c 5A42     		rsbs	r2, r3, #0
 9655 006e 5341     		adcs	r3, r3, r2
 9656 0070 DAB2     		uxtb	r2, r3
 9657 0072 454B     		ldr	r3, .L489+4
 9658 0074 1A70     		strb	r2, [r3]
 143:src/main.cpp  ****             break;
 9659              		.loc 19 143 0
 9660 0076 80E0     		b	.L480
 9661              	.L485:
 144:src/main.cpp  ****             case ADR(factory_number):
 145:src/main.cpp  ****                if (unblock) {
 9662              		.loc 19 145 0
 9663 0078 434B     		ldr	r3, .L489+4
 9664 007a 1B78     		ldrb	r3, [r3]
 9665 007c 002B     		cmp	r3, #0
 9666 007e 0FD0     		beq	.L487
 146:src/main.cpp  ****                   unblock = false;
 9667              		.loc 19 146 0
 9668 0080 414B     		ldr	r3, .L489+4
 9669 0082 0022     		movs	r2, #0
 9670 0084 1A70     		strb	r2, [r3]
ARM GAS  /tmp/ccSySGVh.s 			page 238


 133:src/main.cpp  ****                   = slave.inRegs.uart_set;
 9671              		.loc 19 133 0
 9672 0086 7B68     		ldr	r3, [r7, #4]
 9673 0088 5A68     		ldr	r2, [r3, #4]
 9674 008a 7B68     		ldr	r3, [r7, #4]
 9675 008c 5B68     		ldr	r3, [r3, #4]
 147:src/main.cpp  ****                   flash.factory_number 
 148:src/main.cpp  ****                      = slave.outRegs.factory_number
 149:src/main.cpp  ****                      = slave.inRegs.factory_number;
 9676              		.loc 19 149 0
 9677 008e 5621     		movs	r1, #86
 9678 0090 515A     		ldrh	r1, [r2, r1]
 9679 0092 5C22     		movs	r2, #92
 9680 0094 9952     		strh	r1, [r3, r2]
 132:src/main.cpp  ****                   = slave.outRegs.uart_set
 9681              		.loc 19 132 0
 9682 0096 7A68     		ldr	r2, [r7, #4]
 9683 0098 1268     		ldr	r2, [r2]
 148:src/main.cpp  ****                      = slave.inRegs.factory_number;
 9684              		.loc 19 148 0
 9685 009a 5C21     		movs	r1, #92
 9686 009c 5B5A     		ldrh	r3, [r3, r1]
 9687 009e 1380     		strh	r3, [r2]
 9688              	.L487:
 150:src/main.cpp  ****                }
 151:src/main.cpp  ****                unblock = true;
 9689              		.loc 19 151 0
 9690 00a0 394B     		ldr	r3, .L489+4
 9691 00a2 0122     		movs	r2, #1
 9692 00a4 1A70     		strb	r2, [r3]
 152:src/main.cpp  ****             break;
 9693              		.loc 19 152 0
 9694 00a6 68E0     		b	.L480
 9695              	.L486:
 133:src/main.cpp  ****                   = slave.inRegs.uart_set;
 9696              		.loc 19 133 0
 9697 00a8 7B68     		ldr	r3, [r7, #4]
 9698 00aa 5B68     		ldr	r3, [r3, #4]
 153:src/main.cpp  ****             case ADR(output):
 154:src/main.cpp  ****                do1 = slave.inRegs.output.DO1;
 9699              		.loc 19 154 0
 9700 00ac 5822     		movs	r2, #88
 9701 00ae 9B5C     		ldrb	r3, [r3, r2]
 9702 00b0 DB07     		lsls	r3, r3, #31
 9703 00b2 DB0F     		lsrs	r3, r3, #31
 9704 00b4 DAB2     		uxtb	r2, r3
 9705 00b6 7B68     		ldr	r3, [r7, #4]
 9706 00b8 9B68     		ldr	r3, [r3, #8]
 9707 00ba 1100     		movs	r1, r2
 9708 00bc 1800     		movs	r0, r3
 9709 00be FFF7FEFF 		bl	_ZN3PinaSEb
 133:src/main.cpp  ****                   = slave.inRegs.uart_set;
 9710              		.loc 19 133 0
 9711 00c2 7B68     		ldr	r3, [r7, #4]
 9712 00c4 5B68     		ldr	r3, [r3, #4]
 155:src/main.cpp  ****                do2 = slave.inRegs.output.DO2;
 9713              		.loc 19 155 0
ARM GAS  /tmp/ccSySGVh.s 			page 239


 9714 00c6 5822     		movs	r2, #88
 9715 00c8 9B5C     		ldrb	r3, [r3, r2]
 9716 00ca 9B07     		lsls	r3, r3, #30
 9717 00cc DB0F     		lsrs	r3, r3, #31
 9718 00ce DAB2     		uxtb	r2, r3
 9719 00d0 7B68     		ldr	r3, [r7, #4]
 9720 00d2 DB68     		ldr	r3, [r3, #12]
 9721 00d4 1100     		movs	r1, r2
 9722 00d6 1800     		movs	r0, r3
 9723 00d8 FFF7FEFF 		bl	_ZN3PinaSEb
 133:src/main.cpp  ****                   = slave.inRegs.uart_set;
 9724              		.loc 19 133 0
 9725 00dc 7B68     		ldr	r3, [r7, #4]
 9726 00de 5B68     		ldr	r3, [r3, #4]
 156:src/main.cpp  ****                do3 = slave.inRegs.output.DO3;
 9727              		.loc 19 156 0
 9728 00e0 5822     		movs	r2, #88
 9729 00e2 9B5C     		ldrb	r3, [r3, r2]
 9730 00e4 5B07     		lsls	r3, r3, #29
 9731 00e6 DB0F     		lsrs	r3, r3, #31
 9732 00e8 DAB2     		uxtb	r2, r3
 9733 00ea 7B68     		ldr	r3, [r7, #4]
 9734 00ec 1B69     		ldr	r3, [r3, #16]
 9735 00ee 1100     		movs	r1, r2
 9736 00f0 1800     		movs	r0, r3
 9737 00f2 FFF7FEFF 		bl	_ZN3PinaSEb
 133:src/main.cpp  ****                   = slave.inRegs.uart_set;
 9738              		.loc 19 133 0
 9739 00f6 7B68     		ldr	r3, [r7, #4]
 9740 00f8 5B68     		ldr	r3, [r3, #4]
 157:src/main.cpp  ****                do4 = slave.inRegs.output.DO4;
 9741              		.loc 19 157 0
 9742 00fa 5822     		movs	r2, #88
 9743 00fc 9B5C     		ldrb	r3, [r3, r2]
 9744 00fe 1B07     		lsls	r3, r3, #28
 9745 0100 DB0F     		lsrs	r3, r3, #31
 9746 0102 DAB2     		uxtb	r2, r3
 9747 0104 7B68     		ldr	r3, [r7, #4]
 9748 0106 5B69     		ldr	r3, [r3, #20]
 9749 0108 1100     		movs	r1, r2
 9750 010a 1800     		movs	r0, r3
 9751 010c FFF7FEFF 		bl	_ZN3PinaSEb
 133:src/main.cpp  ****                   = slave.inRegs.uart_set;
 9752              		.loc 19 133 0
 9753 0110 7B68     		ldr	r3, [r7, #4]
 9754 0112 5B68     		ldr	r3, [r3, #4]
 158:src/main.cpp  ****                do5 = slave.inRegs.output.DO5;
 9755              		.loc 19 158 0
 9756 0114 5822     		movs	r2, #88
 9757 0116 9B5C     		ldrb	r3, [r3, r2]
 9758 0118 DB06     		lsls	r3, r3, #27
 9759 011a DB0F     		lsrs	r3, r3, #31
 9760 011c DAB2     		uxtb	r2, r3
 9761 011e 7B68     		ldr	r3, [r7, #4]
 9762 0120 9B69     		ldr	r3, [r3, #24]
 9763 0122 1100     		movs	r1, r2
 9764 0124 1800     		movs	r0, r3
ARM GAS  /tmp/ccSySGVh.s 			page 240


 9765 0126 FFF7FEFF 		bl	_ZN3PinaSEb
 133:src/main.cpp  ****                   = slave.inRegs.uart_set;
 9766              		.loc 19 133 0
 9767 012a 7B68     		ldr	r3, [r7, #4]
 9768 012c 5B68     		ldr	r3, [r3, #4]
 159:src/main.cpp  ****                do6 = slave.inRegs.output.DO6;
 9769              		.loc 19 159 0
 9770 012e 5822     		movs	r2, #88
 9771 0130 9B5C     		ldrb	r3, [r3, r2]
 9772 0132 9B06     		lsls	r3, r3, #26
 9773 0134 DB0F     		lsrs	r3, r3, #31
 9774 0136 DAB2     		uxtb	r2, r3
 9775 0138 7B68     		ldr	r3, [r7, #4]
 9776 013a DB69     		ldr	r3, [r3, #28]
 9777 013c 1100     		movs	r1, r2
 9778 013e 1800     		movs	r0, r3
 9779 0140 FFF7FEFF 		bl	_ZN3PinaSEb
 133:src/main.cpp  ****                   = slave.inRegs.uart_set;
 9780              		.loc 19 133 0
 9781 0144 7B68     		ldr	r3, [r7, #4]
 9782 0146 5B68     		ldr	r3, [r3, #4]
 160:src/main.cpp  ****                do7 = slave.inRegs.output.DO7;
 9783              		.loc 19 160 0
 9784 0148 5822     		movs	r2, #88
 9785 014a 9B5C     		ldrb	r3, [r3, r2]
 9786 014c 5B06     		lsls	r3, r3, #25
 9787 014e DB0F     		lsrs	r3, r3, #31
 9788 0150 DAB2     		uxtb	r2, r3
 9789 0152 7B68     		ldr	r3, [r7, #4]
 9790 0154 1B6A     		ldr	r3, [r3, #32]
 9791 0156 1100     		movs	r1, r2
 9792 0158 1800     		movs	r0, r3
 9793 015a FFF7FEFF 		bl	_ZN3PinaSEb
 133:src/main.cpp  ****                   = slave.inRegs.uart_set;
 9794              		.loc 19 133 0
 9795 015e 7B68     		ldr	r3, [r7, #4]
 9796 0160 5B68     		ldr	r3, [r3, #4]
 161:src/main.cpp  ****                do8 = slave.inRegs.output.DO8;
 9797              		.loc 19 161 0
 9798 0162 5822     		movs	r2, #88
 9799 0164 9B5C     		ldrb	r3, [r3, r2]
 9800 0166 1B06     		lsls	r3, r3, #24
 9801 0168 DB0F     		lsrs	r3, r3, #31
 9802 016a DAB2     		uxtb	r2, r3
 9803 016c 7B68     		ldr	r3, [r7, #4]
 9804 016e 5B6A     		ldr	r3, [r3, #36]
 9805 0170 1100     		movs	r1, r2
 9806 0172 1800     		movs	r0, r3
 9807 0174 FFF7FEFF 		bl	_ZN3PinaSEb
 162:src/main.cpp  ****             break;
 9808              		.loc 19 162 0
 9809 0178 C046     		nop
 9810              	.L480:
 9811              	.L488:
 9812              	.LBE14:
 163:src/main.cpp  ****          }
 164:src/main.cpp  **** 
ARM GAS  /tmp/ccSySGVh.s 			page 241


 165:src/main.cpp  ****       });
 9813              		.loc 19 165 0
 9814 017a C046     		nop
 9815 017c BD46     		mov	sp, r7
 9816 017e 02B0     		add	sp, sp, #8
 9817              		@ sp needed
 9818 0180 80BD     		pop	{r7, pc}
 9819              	.L490:
 9820 0182 C046     		.align	2
 9821              	.L489:
 9822 0184 00000000 		.word	.L482
 9823 0188 00000000 		.word	_ZZZ4mainENKUltE_clEtE7unblock
 9824              		.cfi_endproc
 9825              	.LFE3779:
 9827              		.section	.text.main,"ax",%progbits
 9828              		.align	1
 9829              		.global	main
 9830              		.syntax unified
 9831              		.code	16
 9832              		.thumb_func
 9833              		.fpu softvfp
 9835              	main:
 9836              	.LFB3677:
  30:src/main.cpp  ****    auto[do1,do2,do3,do4,do5,do6,do7,do8]
 9837              		.loc 19 30 0
 9838              		.cfi_startproc
 9839              		@ args = 0, pretend = 0, frame = 200
 9840              		@ frame_needed = 1, uses_anonymous_args = 0
 9841 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 9842              	.LCFI571:
 9843              		.cfi_def_cfa_offset 20
 9844              		.cfi_offset 4, -20
 9845              		.cfi_offset 5, -16
 9846              		.cfi_offset 6, -12
 9847              		.cfi_offset 7, -8
 9848              		.cfi_offset 14, -4
 9849 0002 BBB0     		sub	sp, sp, #236
 9850              	.LCFI572:
 9851              		.cfi_def_cfa_offset 256
 9852 0004 08AF     		add	r7, sp, #32
 9853              	.LCFI573:
 9854              		.cfi_def_cfa 7, 224
  32:src/main.cpp  ****    auto[di1,di2,di3,di4,di5,di6,di7,di8,di9,di10] 
 9855              		.loc 19 32 0
 9856 0006 3424     		movs	r4, #52
 9857 0008 3B19     		adds	r3, r7, r4
 9858 000a 1800     		movs	r0, r3
 9859 000c FFF7FEFF 		bl	_Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EE
 9860 0010 3B19     		adds	r3, r7, r4
 9861 0012 1800     		movs	r0, r3
 9862 0014 FFF7FEFF 		bl	_ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 9863 0018 0300     		movs	r3, r0
 9864 001a C422     		movs	r2, #196
 9865 001c BA18     		adds	r2, r7, r2
 9866 001e 1360     		str	r3, [r2]
 9867 0020 3B19     		adds	r3, r7, r4
 9868 0022 1800     		movs	r0, r3
ARM GAS  /tmp/ccSySGVh.s 			page 242


 9869 0024 FFF7FEFF 		bl	_ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 9870 0028 0300     		movs	r3, r0
 9871 002a C022     		movs	r2, #192
 9872 002c BA18     		adds	r2, r7, r2
 9873 002e 1360     		str	r3, [r2]
 9874 0030 3B19     		adds	r3, r7, r4
 9875 0032 1800     		movs	r0, r3
 9876 0034 FFF7FEFF 		bl	_ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 9877 0038 0300     		movs	r3, r0
 9878 003a BC22     		movs	r2, #188
 9879 003c BA18     		adds	r2, r7, r2
 9880 003e 1360     		str	r3, [r2]
 9881 0040 3B19     		adds	r3, r7, r4
 9882 0042 1800     		movs	r0, r3
 9883 0044 FFF7FEFF 		bl	_ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 9884 0048 0300     		movs	r3, r0
 9885 004a B822     		movs	r2, #184
 9886 004c BA18     		adds	r2, r7, r2
 9887 004e 1360     		str	r3, [r2]
 9888 0050 3B19     		adds	r3, r7, r4
 9889 0052 1800     		movs	r0, r3
 9890 0054 FFF7FEFF 		bl	_ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 9891 0058 0300     		movs	r3, r0
 9892 005a B422     		movs	r2, #180
 9893 005c BA18     		adds	r2, r7, r2
 9894 005e 1360     		str	r3, [r2]
 9895 0060 3B19     		adds	r3, r7, r4
 9896 0062 1800     		movs	r0, r3
 9897 0064 FFF7FEFF 		bl	_ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 9898 0068 0300     		movs	r3, r0
 9899 006a B022     		movs	r2, #176
 9900 006c BA18     		adds	r2, r7, r2
 9901 006e 1360     		str	r3, [r2]
 9902 0070 3B19     		adds	r3, r7, r4
 9903 0072 1800     		movs	r0, r3
 9904 0074 FFF7FEFF 		bl	_ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 9905 0078 0300     		movs	r3, r0
 9906 007a AC22     		movs	r2, #172
 9907 007c BA18     		adds	r2, r7, r2
 9908 007e 1360     		str	r3, [r2]
 9909 0080 3B19     		adds	r3, r7, r4
 9910 0082 1800     		movs	r0, r3
 9911 0084 FFF7FEFF 		bl	_ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 9912 0088 0300     		movs	r3, r0
 9913 008a A822     		movs	r2, #168
 9914 008c BA18     		adds	r2, r7, r2
 9915 008e 1360     		str	r3, [r2]
  34:src/main.cpp  ****    
 9916              		.loc 19 34 0
 9917 0090 0C24     		movs	r4, #12
 9918 0092 3B19     		adds	r3, r7, r4
 9919 0094 1800     		movs	r0, r3
 9920 0096 FFF7FEFF 		bl	_Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15E
 9921 009a 3B19     		adds	r3, r7, r4
 9922 009c 1800     		movs	r0, r3
 9923 009e FFF7FEFF 		bl	_ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 9924 00a2 0300     		movs	r3, r0
ARM GAS  /tmp/ccSySGVh.s 			page 243


 9925 00a4 A422     		movs	r2, #164
 9926 00a6 BA18     		adds	r2, r7, r2
 9927 00a8 1360     		str	r3, [r2]
 9928 00aa 3B19     		adds	r3, r7, r4
 9929 00ac 1800     		movs	r0, r3
 9930 00ae FFF7FEFF 		bl	_ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 9931 00b2 0300     		movs	r3, r0
 9932 00b4 A022     		movs	r2, #160
 9933 00b6 BA18     		adds	r2, r7, r2
 9934 00b8 1360     		str	r3, [r2]
 9935 00ba 3B19     		adds	r3, r7, r4
 9936 00bc 1800     		movs	r0, r3
 9937 00be FFF7FEFF 		bl	_ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 9938 00c2 0300     		movs	r3, r0
 9939 00c4 9C22     		movs	r2, #156
 9940 00c6 BA18     		adds	r2, r7, r2
 9941 00c8 1360     		str	r3, [r2]
 9942 00ca 3B19     		adds	r3, r7, r4
 9943 00cc 1800     		movs	r0, r3
 9944 00ce FFF7FEFF 		bl	_ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 9945 00d2 0300     		movs	r3, r0
 9946 00d4 9822     		movs	r2, #152
 9947 00d6 BA18     		adds	r2, r7, r2
 9948 00d8 1360     		str	r3, [r2]
 9949 00da 3B19     		adds	r3, r7, r4
 9950 00dc 1800     		movs	r0, r3
 9951 00de FFF7FEFF 		bl	_ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 9952 00e2 0300     		movs	r3, r0
 9953 00e4 9422     		movs	r2, #148
 9954 00e6 BA18     		adds	r2, r7, r2
 9955 00e8 1360     		str	r3, [r2]
 9956 00ea 3B19     		adds	r3, r7, r4
 9957 00ec 1800     		movs	r0, r3
 9958 00ee FFF7FEFF 		bl	_ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 9959 00f2 0300     		movs	r3, r0
 9960 00f4 9022     		movs	r2, #144
 9961 00f6 BA18     		adds	r2, r7, r2
 9962 00f8 1360     		str	r3, [r2]
 9963 00fa 3B19     		adds	r3, r7, r4
 9964 00fc 1800     		movs	r0, r3
 9965 00fe FFF7FEFF 		bl	_ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 9966 0102 0300     		movs	r3, r0
 9967 0104 8C22     		movs	r2, #140
 9968 0106 BA18     		adds	r2, r7, r2
 9969 0108 1360     		str	r3, [r2]
 9970 010a 3B19     		adds	r3, r7, r4
 9971 010c 1800     		movs	r0, r3
 9972 010e FFF7FEFF 		bl	_ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 9973 0112 0300     		movs	r3, r0
 9974 0114 8822     		movs	r2, #136
 9975 0116 BA18     		adds	r2, r7, r2
 9976 0118 1360     		str	r3, [r2]
 9977 011a 3B19     		adds	r3, r7, r4
 9978 011c 1800     		movs	r0, r3
 9979 011e FFF7FEFF 		bl	_ZSt3getILj8EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 9980 0122 0300     		movs	r3, r0
 9981 0124 8422     		movs	r2, #132
ARM GAS  /tmp/ccSySGVh.s 			page 244


 9982 0126 BA18     		adds	r2, r7, r2
 9983 0128 1360     		str	r3, [r2]
 9984 012a 3B19     		adds	r3, r7, r4
 9985 012c 1800     		movs	r0, r3
 9986 012e FFF7FEFF 		bl	_ZSt3getILj9EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4type
 9987 0132 0300     		movs	r3, r0
 9988 0134 8022     		movs	r2, #128
 9989 0136 BA18     		adds	r2, r7, r2
 9990 0138 1360     		str	r3, [r2]
  47:src/main.cpp  ****    
 9991              		.loc 19 47 0
 9992 013a 3B1D     		adds	r3, r7, #4
 9993 013c 1800     		movs	r0, r3
 9994 013e 0623     		movs	r3, #6
 9995 0140 1A00     		movs	r2, r3
 9996 0142 0021     		movs	r1, #0
 9997 0144 FFF7FEFF 		bl	memset
 9998 0148 3B1D     		adds	r3, r7, #4
 9999 014a 0122     		movs	r2, #1
 10000 014c 1A71     		strb	r2, [r3, #4]
 101:src/main.cpp  **** 
 10001              		.loc 19 101 0
 10002 014e 3B1D     		adds	r3, r7, #4
 10003 0150 1A79     		ldrb	r2, [r3, #4]
 10004 0152 3B1D     		adds	r3, r7, #4
 10005 0154 5B88     		ldrh	r3, [r3, #2]
 10006 0156 191C     		adds	r1, r3, #0
 10007 0158 1000     		movs	r0, r2
 10008 015a FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEEN
 10009 015e 0300     		movs	r3, r0
 10010 0160 FB67     		str	r3, [r7, #124]
 104:src/main.cpp  ****    slave.outRegs.factory_number     = flash.factory_number;
 10011              		.loc 19 104 0
 10012 0162 FB6F     		ldr	r3, [r7, #124]
 10013 0164 5A22     		movs	r2, #90
 10014 0166 5E21     		movs	r1, #94
 10015 0168 9952     		strh	r1, [r3, r2]
 105:src/main.cpp  ****    slave.outRegs.uart_set           = flash.uart_set;
 10016              		.loc 19 105 0
 10017 016a 3B1D     		adds	r3, r7, #4
 10018 016c 1988     		ldrh	r1, [r3]
 10019 016e FB6F     		ldr	r3, [r7, #124]
 10020 0170 5C22     		movs	r2, #92
 10021 0172 9952     		strh	r1, [r3, r2]
 106:src/main.cpp  ****    slave.outRegs.modbus_address     = flash.modbus_address;
 10022              		.loc 19 106 0
 10023 0174 FB6F     		ldr	r3, [r7, #124]
 10024 0176 3A1D     		adds	r2, r7, #4
 10025 0178 5E21     		movs	r1, #94
 10026 017a 5288     		ldrh	r2, [r2, #2]
 10027 017c 5A52     		strh	r2, [r3, r1]
 107:src/main.cpp  ****    slave.outRegs.qty_input          = 10;
 10028              		.loc 19 107 0
 10029 017e 3B1D     		adds	r3, r7, #4
 10030 0180 1B79     		ldrb	r3, [r3, #4]
 10031 0182 99B2     		uxth	r1, r3
 10032 0184 FB6F     		ldr	r3, [r7, #124]
ARM GAS  /tmp/ccSySGVh.s 			page 245


 10033 0186 6022     		movs	r2, #96
 10034 0188 9952     		strh	r1, [r3, r2]
 108:src/main.cpp  ****    slave.outRegs.qty_output         = 8;
 10035              		.loc 19 108 0
 10036 018a FB6F     		ldr	r3, [r7, #124]
 10037 018c 6422     		movs	r2, #100
 10038 018e 0A21     		movs	r1, #10
 10039 0190 9952     		strh	r1, [r3, r2]
 109:src/main.cpp  **** 
 10040              		.loc 19 109 0
 10041 0192 FB6F     		ldr	r3, [r7, #124]
 10042 0194 6622     		movs	r2, #102
 10043 0196 0821     		movs	r1, #8
 10044 0198 9952     		strh	r1, [r3, r2]
 10045              	.L492:
 10046              	.LBB15:
 128:src/main.cpp  ****             static bool unblock = false;
 10047              		.loc 19 128 0 discriminator 1
 10048 019a 5421     		movs	r1, #84
 10049 019c 7B18     		adds	r3, r7, r1
 10050 019e 3A1D     		adds	r2, r7, #4
 10051 01a0 1A60     		str	r2, [r3]
 10052 01a2 7B18     		adds	r3, r7, r1
 10053 01a4 FA6F     		ldr	r2, [r7, #124]
 10054 01a6 5A60     		str	r2, [r3, #4]
 10055 01a8 7B18     		adds	r3, r7, r1
 10056 01aa C422     		movs	r2, #196
 10057 01ac BA18     		adds	r2, r7, r2
 10058 01ae 1268     		ldr	r2, [r2]
 10059 01b0 9A60     		str	r2, [r3, #8]
 10060 01b2 7B18     		adds	r3, r7, r1
 10061 01b4 C022     		movs	r2, #192
 10062 01b6 BA18     		adds	r2, r7, r2
 10063 01b8 1268     		ldr	r2, [r2]
 10064 01ba DA60     		str	r2, [r3, #12]
 10065 01bc 7B18     		adds	r3, r7, r1
 10066 01be BC22     		movs	r2, #188
 10067 01c0 BA18     		adds	r2, r7, r2
 10068 01c2 1268     		ldr	r2, [r2]
 10069 01c4 1A61     		str	r2, [r3, #16]
 10070 01c6 7B18     		adds	r3, r7, r1
 10071 01c8 B822     		movs	r2, #184
 10072 01ca BA18     		adds	r2, r7, r2
 10073 01cc 1268     		ldr	r2, [r2]
 10074 01ce 5A61     		str	r2, [r3, #20]
 10075 01d0 7B18     		adds	r3, r7, r1
 10076 01d2 B422     		movs	r2, #180
 10077 01d4 BA18     		adds	r2, r7, r2
 10078 01d6 1268     		ldr	r2, [r2]
 10079 01d8 9A61     		str	r2, [r3, #24]
 10080 01da 7B18     		adds	r3, r7, r1
 10081 01dc B022     		movs	r2, #176
 10082 01de BA18     		adds	r2, r7, r2
 10083 01e0 1268     		ldr	r2, [r2]
 10084 01e2 DA61     		str	r2, [r3, #28]
 10085 01e4 7B18     		adds	r3, r7, r1
 10086 01e6 AC22     		movs	r2, #172
ARM GAS  /tmp/ccSySGVh.s 			page 246


 10087 01e8 BA18     		adds	r2, r7, r2
 10088 01ea 1268     		ldr	r2, [r2]
 10089 01ec 1A62     		str	r2, [r3, #32]
 10090 01ee 7B18     		adds	r3, r7, r1
 10091 01f0 A822     		movs	r2, #168
 10092 01f2 BA18     		adds	r2, r7, r2
 10093 01f4 1268     		ldr	r2, [r2]
 10094 01f6 5A62     		str	r2, [r3, #36]
 10095 01f8 7818     		adds	r0, r7, r1
 10096 01fa FC6F     		ldr	r4, [r7, #124]
 10097 01fc 6B46     		mov	r3, sp
 10098 01fe 1A00     		movs	r2, r3
 10099 0200 0300     		movs	r3, r0
 10100 0202 0C33     		adds	r3, r3, #12
 10101 0204 62CB     		ldmia	r3!, {r1, r5, r6}
 10102 0206 62C2     		stmia	r2!, {r1, r5, r6}
 10103 0208 62CB     		ldmia	r3!, {r1, r5, r6}
 10104 020a 62C2     		stmia	r2!, {r1, r5, r6}
 10105 020c 1B68     		ldr	r3, [r3]
 10106 020e 1360     		str	r3, [r2]
 10107 0210 0168     		ldr	r1, [r0]
 10108 0212 4268     		ldr	r2, [r0, #4]
 10109 0214 8368     		ldr	r3, [r0, #8]
 10110 0216 2000     		movs	r0, r4
 10111 0218 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEclIZ4mainEUltE_EEvT_
 166:src/main.cpp  **** 
 167:src/main.cpp  ****       slave.outRegs.input.DI1 = di1;
 10112              		.loc 19 167 0 discriminator 1
 10113 021c A423     		movs	r3, #164
 10114 021e FB18     		adds	r3, r7, r3
 10115 0220 1B68     		ldr	r3, [r3]
 10116 0222 1800     		movs	r0, r3
 10117 0224 FFF7FEFF 		bl	_ZN3PincvbEv
 10118 0228 0300     		movs	r3, r0
 10119 022a 1800     		movs	r0, r3
 10120 022c FB6F     		ldr	r3, [r7, #124]
 10121 022e 6222     		movs	r2, #98
 10122 0230 0121     		movs	r1, #1
 10123 0232 0840     		ands	r0, r1
 10124 0234 0400     		movs	r4, r0
 10125 0236 995C     		ldrb	r1, [r3, r2]
 10126 0238 0120     		movs	r0, #1
 10127 023a 8143     		bics	r1, r0
 10128 023c 081C     		adds	r0, r1, #0
 10129 023e 211C     		adds	r1, r4, #0
 10130 0240 0143     		orrs	r1, r0
 10131 0242 9954     		strb	r1, [r3, r2]
 168:src/main.cpp  ****       slave.outRegs.input.DI2 = di2;
 10132              		.loc 19 168 0 discriminator 1
 10133 0244 A023     		movs	r3, #160
 10134 0246 FB18     		adds	r3, r7, r3
 10135 0248 1B68     		ldr	r3, [r3]
 10136 024a 1800     		movs	r0, r3
 10137 024c FFF7FEFF 		bl	_ZN3PincvbEv
 10138 0250 0300     		movs	r3, r0
 10139 0252 1800     		movs	r0, r3
 10140 0254 FB6F     		ldr	r3, [r7, #124]
ARM GAS  /tmp/ccSySGVh.s 			page 247


 10141 0256 6222     		movs	r2, #98
 10142 0258 0121     		movs	r1, #1
 10143 025a 0140     		ands	r1, r0
 10144 025c 4C18     		adds	r4, r1, r1
 10145 025e 995C     		ldrb	r1, [r3, r2]
 10146 0260 0220     		movs	r0, #2
 10147 0262 8143     		bics	r1, r0
 10148 0264 081C     		adds	r0, r1, #0
 10149 0266 211C     		adds	r1, r4, #0
 10150 0268 0143     		orrs	r1, r0
 10151 026a 9954     		strb	r1, [r3, r2]
 169:src/main.cpp  ****       slave.outRegs.input.DI3 = di3;
 10152              		.loc 19 169 0 discriminator 1
 10153 026c 9C23     		movs	r3, #156
 10154 026e FB18     		adds	r3, r7, r3
 10155 0270 1B68     		ldr	r3, [r3]
 10156 0272 1800     		movs	r0, r3
 10157 0274 FFF7FEFF 		bl	_ZN3PincvbEv
 10158 0278 0300     		movs	r3, r0
 10159 027a 1800     		movs	r0, r3
 10160 027c FB6F     		ldr	r3, [r7, #124]
 10161 027e 6222     		movs	r2, #98
 10162 0280 0121     		movs	r1, #1
 10163 0282 0140     		ands	r1, r0
 10164 0284 8C00     		lsls	r4, r1, #2
 10165 0286 995C     		ldrb	r1, [r3, r2]
 10166 0288 0420     		movs	r0, #4
 10167 028a 8143     		bics	r1, r0
 10168 028c 081C     		adds	r0, r1, #0
 10169 028e 211C     		adds	r1, r4, #0
 10170 0290 0143     		orrs	r1, r0
 10171 0292 9954     		strb	r1, [r3, r2]
 170:src/main.cpp  ****       slave.outRegs.input.DI4 = di4;
 10172              		.loc 19 170 0 discriminator 1
 10173 0294 9823     		movs	r3, #152
 10174 0296 FB18     		adds	r3, r7, r3
 10175 0298 1B68     		ldr	r3, [r3]
 10176 029a 1800     		movs	r0, r3
 10177 029c FFF7FEFF 		bl	_ZN3PincvbEv
 10178 02a0 0300     		movs	r3, r0
 10179 02a2 1800     		movs	r0, r3
 10180 02a4 FB6F     		ldr	r3, [r7, #124]
 10181 02a6 6222     		movs	r2, #98
 10182 02a8 0121     		movs	r1, #1
 10183 02aa 0140     		ands	r1, r0
 10184 02ac CC00     		lsls	r4, r1, #3
 10185 02ae 995C     		ldrb	r1, [r3, r2]
 10186 02b0 0820     		movs	r0, #8
 10187 02b2 8143     		bics	r1, r0
 10188 02b4 081C     		adds	r0, r1, #0
 10189 02b6 211C     		adds	r1, r4, #0
 10190 02b8 0143     		orrs	r1, r0
 10191 02ba 9954     		strb	r1, [r3, r2]
 171:src/main.cpp  ****       slave.outRegs.input.DI5 = di5;
 10192              		.loc 19 171 0 discriminator 1
 10193 02bc 9423     		movs	r3, #148
 10194 02be FB18     		adds	r3, r7, r3
ARM GAS  /tmp/ccSySGVh.s 			page 248


 10195 02c0 1B68     		ldr	r3, [r3]
 10196 02c2 1800     		movs	r0, r3
 10197 02c4 FFF7FEFF 		bl	_ZN3PincvbEv
 10198 02c8 0300     		movs	r3, r0
 10199 02ca 1800     		movs	r0, r3
 10200 02cc FB6F     		ldr	r3, [r7, #124]
 10201 02ce 6222     		movs	r2, #98
 10202 02d0 0121     		movs	r1, #1
 10203 02d2 0140     		ands	r1, r0
 10204 02d4 0C01     		lsls	r4, r1, #4
 10205 02d6 995C     		ldrb	r1, [r3, r2]
 10206 02d8 1020     		movs	r0, #16
 10207 02da 8143     		bics	r1, r0
 10208 02dc 081C     		adds	r0, r1, #0
 10209 02de 211C     		adds	r1, r4, #0
 10210 02e0 0143     		orrs	r1, r0
 10211 02e2 9954     		strb	r1, [r3, r2]
 172:src/main.cpp  ****       slave.outRegs.input.DI6 = di6;
 10212              		.loc 19 172 0 discriminator 1
 10213 02e4 9023     		movs	r3, #144
 10214 02e6 FB18     		adds	r3, r7, r3
 10215 02e8 1B68     		ldr	r3, [r3]
 10216 02ea 1800     		movs	r0, r3
 10217 02ec FFF7FEFF 		bl	_ZN3PincvbEv
 10218 02f0 0300     		movs	r3, r0
 10219 02f2 1800     		movs	r0, r3
 10220 02f4 FB6F     		ldr	r3, [r7, #124]
 10221 02f6 6222     		movs	r2, #98
 10222 02f8 0121     		movs	r1, #1
 10223 02fa 0140     		ands	r1, r0
 10224 02fc 4C01     		lsls	r4, r1, #5
 10225 02fe 995C     		ldrb	r1, [r3, r2]
 10226 0300 2020     		movs	r0, #32
 10227 0302 8143     		bics	r1, r0
 10228 0304 081C     		adds	r0, r1, #0
 10229 0306 211C     		adds	r1, r4, #0
 10230 0308 0143     		orrs	r1, r0
 10231 030a 9954     		strb	r1, [r3, r2]
 173:src/main.cpp  ****       slave.outRegs.input.DI7 = di7;
 10232              		.loc 19 173 0 discriminator 1
 10233 030c 8C23     		movs	r3, #140
 10234 030e FB18     		adds	r3, r7, r3
 10235 0310 1B68     		ldr	r3, [r3]
 10236 0312 1800     		movs	r0, r3
 10237 0314 FFF7FEFF 		bl	_ZN3PincvbEv
 10238 0318 0300     		movs	r3, r0
 10239 031a 1800     		movs	r0, r3
 10240 031c FB6F     		ldr	r3, [r7, #124]
 10241 031e 6222     		movs	r2, #98
 10242 0320 0121     		movs	r1, #1
 10243 0322 0140     		ands	r1, r0
 10244 0324 8C01     		lsls	r4, r1, #6
 10245 0326 995C     		ldrb	r1, [r3, r2]
 10246 0328 4020     		movs	r0, #64
 10247 032a 8143     		bics	r1, r0
 10248 032c 081C     		adds	r0, r1, #0
 10249 032e 211C     		adds	r1, r4, #0
ARM GAS  /tmp/ccSySGVh.s 			page 249


 10250 0330 0143     		orrs	r1, r0
 10251 0332 9954     		strb	r1, [r3, r2]
 174:src/main.cpp  ****       slave.outRegs.input.DI8 = di8;
 10252              		.loc 19 174 0 discriminator 1
 10253 0334 8823     		movs	r3, #136
 10254 0336 FB18     		adds	r3, r7, r3
 10255 0338 1B68     		ldr	r3, [r3]
 10256 033a 1800     		movs	r0, r3
 10257 033c FFF7FEFF 		bl	_ZN3PincvbEv
 10258 0340 0300     		movs	r3, r0
 10259 0342 1900     		movs	r1, r3
 10260 0344 FB6F     		ldr	r3, [r7, #124]
 10261 0346 6222     		movs	r2, #98
 10262 0348 CC01     		lsls	r4, r1, #7
 10263 034a 995C     		ldrb	r1, [r3, r2]
 10264 034c 7F20     		movs	r0, #127
 10265 034e 0140     		ands	r1, r0
 10266 0350 081C     		adds	r0, r1, #0
 10267 0352 211C     		adds	r1, r4, #0
 10268 0354 0143     		orrs	r1, r0
 10269 0356 9954     		strb	r1, [r3, r2]
 175:src/main.cpp  ****       slave.outRegs.input.DI9 = di9;
 10270              		.loc 19 175 0 discriminator 1
 10271 0358 8423     		movs	r3, #132
 10272 035a FB18     		adds	r3, r7, r3
 10273 035c 1B68     		ldr	r3, [r3]
 10274 035e 1800     		movs	r0, r3
 10275 0360 FFF7FEFF 		bl	_ZN3PincvbEv
 10276 0364 0300     		movs	r3, r0
 10277 0366 1900     		movs	r1, r3
 10278 0368 FB6F     		ldr	r3, [r7, #124]
 10279 036a 6222     		movs	r2, #98
 10280 036c 9B18     		adds	r3, r3, r2
 10281 036e 0122     		movs	r2, #1
 10282 0370 1140     		ands	r1, r2
 10283 0372 0800     		movs	r0, r1
 10284 0374 5A78     		ldrb	r2, [r3, #1]
 10285 0376 0121     		movs	r1, #1
 10286 0378 8A43     		bics	r2, r1
 10287 037a 111C     		adds	r1, r2, #0
 10288 037c 021C     		adds	r2, r0, #0
 10289 037e 0A43     		orrs	r2, r1
 10290 0380 5A70     		strb	r2, [r3, #1]
 176:src/main.cpp  ****       slave.outRegs.input.DI10 = di10;
 10291              		.loc 19 176 0 discriminator 1
 10292 0382 8023     		movs	r3, #128
 10293 0384 FB18     		adds	r3, r7, r3
 10294 0386 1B68     		ldr	r3, [r3]
 10295 0388 1800     		movs	r0, r3
 10296 038a FFF7FEFF 		bl	_ZN3PincvbEv
 10297 038e 0300     		movs	r3, r0
 10298 0390 1900     		movs	r1, r3
 10299 0392 FB6F     		ldr	r3, [r7, #124]
 10300 0394 6222     		movs	r2, #98
 10301 0396 9B18     		adds	r3, r3, r2
 10302 0398 0122     		movs	r2, #1
 10303 039a 0A40     		ands	r2, r1
ARM GAS  /tmp/ccSySGVh.s 			page 250


 10304 039c 9018     		adds	r0, r2, r2
 10305 039e 5A78     		ldrb	r2, [r3, #1]
 10306 03a0 0221     		movs	r1, #2
 10307 03a2 8A43     		bics	r2, r1
 10308 03a4 111C     		adds	r1, r2, #0
 10309 03a6 021C     		adds	r2, r0, #0
 10310 03a8 0A43     		orrs	r2, r1
 10311 03aa 5A70     		strb	r2, [r3, #1]
 10312              	.LBB16:
 10313              	.LBB17:
 10314              		.file 25 "mculib3/STM32F0_files/CMSIS/cmsis_gcc.h"
   1:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**************************************************************************//**
   2:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @version  V4.30
   5:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @date     20. October 2015
   6:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  ******************************************************************************/
   7:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
   9:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    All rights reserved.
  10:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      specific prior written permission.
  20:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    *
  21:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  34:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  35:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  38:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
  45:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  46:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
ARM GAS  /tmp/ccSySGVh.s 			page 251


  47:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   @{
  51:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  52:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  53:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  54:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  58:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  60:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  62:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  63:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  64:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  65:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  69:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  71:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  73:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  74:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  75:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  76:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Control Register
  77:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Control Register value
  79:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  80:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  82:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
  83:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  84:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
  86:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  87:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  88:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  89:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  90:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Control Register
  91:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  94:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  96:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  98:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  99:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 100:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 101:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               IPSR Register value
ARM GAS  /tmp/ccSySGVh.s 			page 252


 104:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 105:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 107:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 108:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 109:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 111:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 112:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 113:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 114:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 115:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get APSR Register
 116:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               APSR Register value
 118:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 119:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 121:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 122:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 123:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 125:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 126:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 127:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 128:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 129:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 132:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****     \return               xPSR Register value
 133:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 134:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 136:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 137:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 138:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 140:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 141:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 142:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 143:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 144:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               PSP Register value
 147:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 148:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 150:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   register uint32_t result;
 151:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 152:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 154:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 155:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 156:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 157:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 158:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
ARM GAS  /tmp/ccSySGVh.s 			page 253


 161:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 162:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 164:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 166:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 167:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 168:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 169:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               MSP Register value
 172:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 173:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 175:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   register uint32_t result;
 176:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 177:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 179:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 180:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 181:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 182:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 183:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 186:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 188:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 190:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 192:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 193:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 194:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 195:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Priority Mask value
 198:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 199:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 201:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 202:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 203:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 205:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 206:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 207:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 208:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 209:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 213:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 215:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 217:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
ARM GAS  /tmp/ccSySGVh.s 			page 254


 218:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 219:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 221:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 222:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Enable FIQ
 223:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 226:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 228:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 230:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 231:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 232:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 233:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Disable FIQ
 234:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 237:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 239:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 241:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 242:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 243:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 244:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Base Priority
 245:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Base Priority register value
 247:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 248:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 250:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 251:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 252:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 254:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 255:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 256:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 257:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 258:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Base Priority
 259:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 262:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 264:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 266:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 267:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 268:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 269:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 274:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
ARM GAS  /tmp/ccSySGVh.s 			page 255


 275:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 276:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 278:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 279:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 280:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 281:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Fault Mask register value
 284:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 285:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 287:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 288:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 289:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 291:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 292:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 293:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 294:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 295:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 299:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 301:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 303:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 304:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 306:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 307:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 309:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 310:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get FPSCR
 311:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 314:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 316:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 318:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 319:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 321:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 323:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 324:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #else
 325:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    return(0);
 326:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
 327:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 328:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 329:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 330:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 331:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set FPSCR
ARM GAS  /tmp/ccSySGVh.s 			page 256


 332:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 335:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 337:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 340:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 342:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
 343:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 344:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 345:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 347:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 348:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 349:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 351:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 352:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   Access to dedicated instructions
 355:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   @{
 356:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** */
 357:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 358:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #else
 365:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
 368:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 369:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 370:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   No Operation
 371:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 373:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 375:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 377:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 378:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 379:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 380:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 383:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 385:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("wfi");
 10315              		.loc 25 385 0 discriminator 1
 10316              		.syntax divided
 10317              	@ 385 "mculib3/STM32F0_files/CMSIS/cmsis_gcc.h" 1
ARM GAS  /tmp/ccSySGVh.s 			page 257


 10318 03ac 30BF     		wfi
 10319              	@ 0 "" 2
 10320              		.thumb
 10321              		.syntax unified
 10322              	.LBE17:
 10323              	.LBE16:
 10324              	.LBE15:
 177:src/main.cpp  **** 
 178:src/main.cpp  ****       __WFI();
 179:src/main.cpp  **** 
 180:src/main.cpp  ****    } //while
 10325              		.loc 19 180 0 discriminator 1
 10326 03ae F4E6     		b	.L492
 10327              		.cfi_endproc
 10328              	.LFE3677:
 10330              		.section	.text._ZN4ListI10SubscriberE9push_backERS0_,"axG",%progbits,_ZN4ListI10SubscriberE9push_b
 10331              		.align	1
 10332              		.weak	_ZN4ListI10SubscriberE9push_backERS0_
 10333              		.syntax unified
 10334              		.code	16
 10335              		.thumb_func
 10336              		.fpu softvfp
 10338              	_ZN4ListI10SubscriberE9push_backERS0_:
 10339              	.LFB4038:
  13:mculib3/src/list.h **** {
  14:mculib3/src/list.h ****    T* first {nullptr};
  15:mculib3/src/list.h ****    T* last  {nullptr};
  16:mculib3/src/list.h **** public:
  17:mculib3/src/list.h ****    class Iterator
  18:mculib3/src/list.h ****    {
  19:mculib3/src/list.h ****       T* p {nullptr};
  20:mculib3/src/list.h ****    public:
  21:mculib3/src/list.h ****       using iterator_category = std::input_iterator_tag;
  22:mculib3/src/list.h ****       using value_type        = T;
  23:mculib3/src/list.h ****       using difference_type   = T;
  24:mculib3/src/list.h ****       using pointer           = const T*;
  25:mculib3/src/list.h ****       using reference         = T;
  26:mculib3/src/list.h ****       Iterator (T*);
  27:mculib3/src/list.h ****       Iterator() = default;
  28:mculib3/src/list.h ****       operator T*() { return p; }
  29:mculib3/src/list.h ****       T&        operator*  () const;
  30:mculib3/src/list.h ****       T*        operator-> () const { return p; }
  31:mculib3/src/list.h ****       bool      operator!= (const Iterator&) const;
  32:mculib3/src/list.h ****       Iterator& operator++ ();
  33:mculib3/src/list.h ****    };
  34:mculib3/src/list.h **** 
  35:mculib3/src/list.h ****    void clear_subscribe(){first = nullptr; last = nullptr;}
  36:mculib3/src/list.h ****    void push_back  (T&);
  37:mculib3/src/list.h ****    void push_front (T&);
  38:mculib3/src/list.h ****    void remove     (T&);
  39:mculib3/src/list.h ****    void insert  (Iterator, T&);
  40:mculib3/src/list.h ****    void clear();
  41:mculib3/src/list.h ****    Iterator begin();
  42:mculib3/src/list.h ****    Iterator end();
  43:mculib3/src/list.h **** };
  44:mculib3/src/list.h **** 
  45:mculib3/src/list.h **** 
ARM GAS  /tmp/ccSySGVh.s 			page 258


  46:mculib3/src/list.h **** 
  47:mculib3/src/list.h **** 
  48:mculib3/src/list.h **** 
  49:mculib3/src/list.h **** 
  50:mculib3/src/list.h **** template<class T>
  51:mculib3/src/list.h **** void List<T>::push_back (T& v)
 10340              		.loc 9 51 0
 10341              		.cfi_startproc
 10342              		@ args = 0, pretend = 0, frame = 8
 10343              		@ frame_needed = 1, uses_anonymous_args = 0
 10344 0000 80B5     		push	{r7, lr}
 10345              	.LCFI574:
 10346              		.cfi_def_cfa_offset 8
 10347              		.cfi_offset 7, -8
 10348              		.cfi_offset 14, -4
 10349 0002 82B0     		sub	sp, sp, #8
 10350              	.LCFI575:
 10351              		.cfi_def_cfa_offset 16
 10352 0004 00AF     		add	r7, sp, #0
 10353              	.LCFI576:
 10354              		.cfi_def_cfa_register 7
 10355 0006 7860     		str	r0, [r7, #4]
 10356 0008 3960     		str	r1, [r7]
  52:mculib3/src/list.h **** {
  53:mculib3/src/list.h ****    v.prev = last;
 10357              		.loc 9 53 0
 10358 000a 7B68     		ldr	r3, [r7, #4]
 10359 000c 5A68     		ldr	r2, [r3, #4]
 10360 000e 3B68     		ldr	r3, [r7]
 10361 0010 5A60     		str	r2, [r3, #4]
  54:mculib3/src/list.h ****    if (last)
 10362              		.loc 9 54 0
 10363 0012 7B68     		ldr	r3, [r7, #4]
 10364 0014 5B68     		ldr	r3, [r3, #4]
 10365 0016 002B     		cmp	r3, #0
 10366 0018 03D0     		beq	.L494
  55:mculib3/src/list.h ****       last->next = &v;
 10367              		.loc 9 55 0
 10368 001a 7B68     		ldr	r3, [r7, #4]
 10369 001c 5B68     		ldr	r3, [r3, #4]
 10370 001e 3A68     		ldr	r2, [r7]
 10371 0020 9A60     		str	r2, [r3, #8]
 10372              	.L494:
  56:mculib3/src/list.h ****    last = &v;
 10373              		.loc 9 56 0
 10374 0022 7B68     		ldr	r3, [r7, #4]
 10375 0024 3A68     		ldr	r2, [r7]
 10376 0026 5A60     		str	r2, [r3, #4]
  57:mculib3/src/list.h ****    if (not first)
 10377              		.loc 9 57 0
 10378 0028 7B68     		ldr	r3, [r7, #4]
 10379 002a 1B68     		ldr	r3, [r3]
 10380 002c 002B     		cmp	r3, #0
 10381 002e 02D1     		bne	.L496
  58:mculib3/src/list.h ****       first = &v;
 10382              		.loc 9 58 0
 10383 0030 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 259


 10384 0032 3A68     		ldr	r2, [r7]
 10385 0034 1A60     		str	r2, [r3]
 10386              	.L496:
  59:mculib3/src/list.h **** }
 10387              		.loc 9 59 0
 10388 0036 C046     		nop
 10389 0038 BD46     		mov	sp, r7
 10390 003a 02B0     		add	sp, sp, #8
 10391              		@ sp needed
 10392 003c 80BD     		pop	{r7, pc}
 10393              		.cfi_endproc
 10394              	.LFE4038:
 10396              		.section	.text._ZN4ListI10SubscriberE6removeERS0_,"axG",%progbits,_ZN4ListI10SubscriberE6removeERS
 10397              		.align	1
 10398              		.weak	_ZN4ListI10SubscriberE6removeERS0_
 10399              		.syntax unified
 10400              		.code	16
 10401              		.thumb_func
 10402              		.fpu softvfp
 10404              	_ZN4ListI10SubscriberE6removeERS0_:
 10405              	.LFB4039:
  60:mculib3/src/list.h **** 
  61:mculib3/src/list.h **** 
  62:mculib3/src/list.h **** template<class T>
  63:mculib3/src/list.h **** void List<T>::push_front (T& v)
  64:mculib3/src/list.h **** {
  65:mculib3/src/list.h ****    v.next = first;
  66:mculib3/src/list.h ****    if (first)
  67:mculib3/src/list.h ****       first->prev = &v;
  68:mculib3/src/list.h ****    first = &v;
  69:mculib3/src/list.h ****    if (not last)
  70:mculib3/src/list.h ****       last = &v;
  71:mculib3/src/list.h **** }
  72:mculib3/src/list.h **** 
  73:mculib3/src/list.h **** 
  74:mculib3/src/list.h **** template<class T>
  75:mculib3/src/list.h **** void List<T>::remove (T& v)
 10406              		.loc 9 75 0
 10407              		.cfi_startproc
 10408              		@ args = 0, pretend = 0, frame = 8
 10409              		@ frame_needed = 1, uses_anonymous_args = 0
 10410 0000 80B5     		push	{r7, lr}
 10411              	.LCFI577:
 10412              		.cfi_def_cfa_offset 8
 10413              		.cfi_offset 7, -8
 10414              		.cfi_offset 14, -4
 10415 0002 82B0     		sub	sp, sp, #8
 10416              	.LCFI578:
 10417              		.cfi_def_cfa_offset 16
 10418 0004 00AF     		add	r7, sp, #0
 10419              	.LCFI579:
 10420              		.cfi_def_cfa_register 7
 10421 0006 7860     		str	r0, [r7, #4]
 10422 0008 3960     		str	r1, [r7]
  76:mculib3/src/list.h **** {
  77:mculib3/src/list.h ****    if (v.prev and v.next) {         //   
 10423              		.loc 9 77 0
ARM GAS  /tmp/ccSySGVh.s 			page 260


 10424 000a 3B68     		ldr	r3, [r7]
 10425 000c 5B68     		ldr	r3, [r3, #4]
 10426 000e 002B     		cmp	r3, #0
 10427 0010 0ED0     		beq	.L498
 10428              		.loc 9 77 0 is_stmt 0 discriminator 1
 10429 0012 3B68     		ldr	r3, [r7]
 10430 0014 9B68     		ldr	r3, [r3, #8]
 10431 0016 002B     		cmp	r3, #0
 10432 0018 0AD0     		beq	.L498
  78:mculib3/src/list.h ****       v.prev->next = v.next;
 10433              		.loc 9 78 0 is_stmt 1
 10434 001a 3B68     		ldr	r3, [r7]
 10435 001c 5B68     		ldr	r3, [r3, #4]
 10436 001e 3A68     		ldr	r2, [r7]
 10437 0020 9268     		ldr	r2, [r2, #8]
 10438 0022 9A60     		str	r2, [r3, #8]
  79:mculib3/src/list.h ****       v.next->prev = v.prev;
 10439              		.loc 9 79 0
 10440 0024 3B68     		ldr	r3, [r7]
 10441 0026 9B68     		ldr	r3, [r3, #8]
 10442 0028 3A68     		ldr	r2, [r7]
 10443 002a 5268     		ldr	r2, [r2, #4]
 10444 002c 5A60     		str	r2, [r3, #4]
 10445 002e 2DE0     		b	.L499
 10446              	.L498:
  80:mculib3/src/list.h ****    } else if (v.next) {             //  
 10447              		.loc 9 80 0
 10448 0030 3B68     		ldr	r3, [r7]
 10449 0032 9B68     		ldr	r3, [r3, #8]
 10450 0034 002B     		cmp	r3, #0
 10451 0036 0FD0     		beq	.L500
  81:mculib3/src/list.h ****       first = v.next;
 10452              		.loc 9 81 0
 10453 0038 3B68     		ldr	r3, [r7]
 10454 003a 9A68     		ldr	r2, [r3, #8]
 10455 003c 7B68     		ldr	r3, [r7, #4]
 10456 003e 1A60     		str	r2, [r3]
  82:mculib3/src/list.h ****       first->prev = nullptr;
 10457              		.loc 9 82 0
 10458 0040 7B68     		ldr	r3, [r7, #4]
 10459 0042 1B68     		ldr	r3, [r3]
 10460 0044 0022     		movs	r2, #0
 10461 0046 5A60     		str	r2, [r3, #4]
  83:mculib3/src/list.h ****       if (not first) last = nullptr;
 10462              		.loc 9 83 0
 10463 0048 7B68     		ldr	r3, [r7, #4]
 10464 004a 1B68     		ldr	r3, [r3]
 10465 004c 002B     		cmp	r3, #0
 10466 004e 1DD1     		bne	.L499
 10467              		.loc 9 83 0 is_stmt 0 discriminator 1
 10468 0050 7B68     		ldr	r3, [r7, #4]
 10469 0052 0022     		movs	r2, #0
 10470 0054 5A60     		str	r2, [r3, #4]
 10471 0056 19E0     		b	.L499
 10472              	.L500:
  84:mculib3/src/list.h ****    } else if (v.prev) {             //  
 10473              		.loc 9 84 0 is_stmt 1
ARM GAS  /tmp/ccSySGVh.s 			page 261


 10474 0058 3B68     		ldr	r3, [r7]
 10475 005a 5B68     		ldr	r3, [r3, #4]
 10476 005c 002B     		cmp	r3, #0
 10477 005e 0FD0     		beq	.L501
  85:mculib3/src/list.h ****       last = v.prev;
 10478              		.loc 9 85 0
 10479 0060 3B68     		ldr	r3, [r7]
 10480 0062 5A68     		ldr	r2, [r3, #4]
 10481 0064 7B68     		ldr	r3, [r7, #4]
 10482 0066 5A60     		str	r2, [r3, #4]
  86:mculib3/src/list.h ****       last->next = nullptr;
 10483              		.loc 9 86 0
 10484 0068 7B68     		ldr	r3, [r7, #4]
 10485 006a 5B68     		ldr	r3, [r3, #4]
 10486 006c 0022     		movs	r2, #0
 10487 006e 9A60     		str	r2, [r3, #8]
  87:mculib3/src/list.h ****       if (not last) first = nullptr;
 10488              		.loc 9 87 0
 10489 0070 7B68     		ldr	r3, [r7, #4]
 10490 0072 5B68     		ldr	r3, [r3, #4]
 10491 0074 002B     		cmp	r3, #0
 10492 0076 09D1     		bne	.L499
 10493              		.loc 9 87 0 is_stmt 0 discriminator 1
 10494 0078 7B68     		ldr	r3, [r7, #4]
 10495 007a 0022     		movs	r2, #0
 10496 007c 1A60     		str	r2, [r3]
 10497 007e 05E0     		b	.L499
 10498              	.L501:
  88:mculib3/src/list.h ****    } else {                         //   
  89:mculib3/src/list.h ****       first = nullptr;
 10499              		.loc 9 89 0 is_stmt 1
 10500 0080 7B68     		ldr	r3, [r7, #4]
 10501 0082 0022     		movs	r2, #0
 10502 0084 1A60     		str	r2, [r3]
  90:mculib3/src/list.h ****       last  = nullptr;
 10503              		.loc 9 90 0
 10504 0086 7B68     		ldr	r3, [r7, #4]
 10505 0088 0022     		movs	r2, #0
 10506 008a 5A60     		str	r2, [r3, #4]
 10507              	.L499:
  91:mculib3/src/list.h ****    }
  92:mculib3/src/list.h ****    v.prev = nullptr;
 10508              		.loc 9 92 0
 10509 008c 3B68     		ldr	r3, [r7]
 10510 008e 0022     		movs	r2, #0
 10511 0090 5A60     		str	r2, [r3, #4]
  93:mculib3/src/list.h ****    v.next = nullptr;
 10512              		.loc 9 93 0
 10513 0092 3B68     		ldr	r3, [r7]
 10514 0094 0022     		movs	r2, #0
 10515 0096 9A60     		str	r2, [r3, #8]
  94:mculib3/src/list.h **** 
  95:mculib3/src/list.h **** }
 10516              		.loc 9 95 0
 10517 0098 C046     		nop
 10518 009a BD46     		mov	sp, r7
 10519 009c 02B0     		add	sp, sp, #8
ARM GAS  /tmp/ccSySGVh.s 			page 262


 10520              		@ sp needed
 10521 009e 80BD     		pop	{r7, pc}
 10522              		.cfi_endproc
 10523              	.LFE4039:
 10525              		.section	.text._ZN4ListI10SubscriberE5beginEv,"axG",%progbits,_ZN4ListI10SubscriberE5beginEv,comda
 10526              		.align	1
 10527              		.weak	_ZN4ListI10SubscriberE5beginEv
 10528              		.syntax unified
 10529              		.code	16
 10530              		.thumb_func
 10531              		.fpu softvfp
 10533              	_ZN4ListI10SubscriberE5beginEv:
 10534              	.LFB4040:
  96:mculib3/src/list.h **** 
  97:mculib3/src/list.h **** 
  98:mculib3/src/list.h **** 
  99:mculib3/src/list.h **** template<class T>
 100:mculib3/src/list.h **** void List<T>::insert (typename List<T>::Iterator it, T& v)
 101:mculib3/src/list.h **** {
 102:mculib3/src/list.h ****    if (it == begin()) {
 103:mculib3/src/list.h ****       push_front (v);
 104:mculib3/src/list.h ****    } else if (it == end()) {
 105:mculib3/src/list.h ****       push_back (v);
 106:mculib3/src/list.h ****    } else {
 107:mculib3/src/list.h ****       v.prev = it->prev;
 108:mculib3/src/list.h ****       v.next = it;
 109:mculib3/src/list.h ****       it->prev = &v;
 110:mculib3/src/list.h ****       v.prev->next = &v;
 111:mculib3/src/list.h ****    }
 112:mculib3/src/list.h **** }
 113:mculib3/src/list.h **** 
 114:mculib3/src/list.h **** template<class T>
 115:mculib3/src/list.h **** void List<T>::clear()
 116:mculib3/src/list.h **** {
 117:mculib3/src/list.h ****    for (auto& v : *this) {
 118:mculib3/src/list.h ****       v.prev = nullptr;
 119:mculib3/src/list.h ****       v.next = nullptr;
 120:mculib3/src/list.h ****    }
 121:mculib3/src/list.h ****    first = nullptr;
 122:mculib3/src/list.h ****    last  = nullptr;
 123:mculib3/src/list.h **** }
 124:mculib3/src/list.h **** 
 125:mculib3/src/list.h **** 
 126:mculib3/src/list.h **** template<class T>
 127:mculib3/src/list.h **** typename List<T>::Iterator List<T>::begin()
 10535              		.loc 9 127 0
 10536              		.cfi_startproc
 10537              		@ args = 0, pretend = 0, frame = 16
 10538              		@ frame_needed = 1, uses_anonymous_args = 0
 10539 0000 80B5     		push	{r7, lr}
 10540              	.LCFI580:
 10541              		.cfi_def_cfa_offset 8
 10542              		.cfi_offset 7, -8
 10543              		.cfi_offset 14, -4
 10544 0002 84B0     		sub	sp, sp, #16
 10545              	.LCFI581:
 10546              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/ccSySGVh.s 			page 263


 10547 0004 00AF     		add	r7, sp, #0
 10548              	.LCFI582:
 10549              		.cfi_def_cfa_register 7
 10550 0006 7860     		str	r0, [r7, #4]
 128:mculib3/src/list.h **** {
 129:mculib3/src/list.h ****    return List<T>::Iterator {first};
 10551              		.loc 9 129 0
 10552 0008 7B68     		ldr	r3, [r7, #4]
 10553 000a 1A68     		ldr	r2, [r3]
 10554 000c 0C23     		movs	r3, #12
 10555 000e FB18     		adds	r3, r7, r3
 10556 0010 1100     		movs	r1, r2
 10557 0012 1800     		movs	r0, r3
 10558 0014 FFF7FEFF 		bl	_ZN4ListI10SubscriberE8IteratorC1EPS0_
 10559 0018 FB68     		ldr	r3, [r7, #12]
 130:mculib3/src/list.h **** }
 10560              		.loc 9 130 0
 10561 001a 1800     		movs	r0, r3
 10562 001c BD46     		mov	sp, r7
 10563 001e 04B0     		add	sp, sp, #16
 10564              		@ sp needed
 10565 0020 80BD     		pop	{r7, pc}
 10566              		.cfi_endproc
 10567              	.LFE4040:
 10569              		.section	.text._ZN4ListI10SubscriberE8IteratorC2Ev,"axG",%progbits,_ZN4ListI10SubscriberE8Iterator
 10570              		.align	1
 10571              		.weak	_ZN4ListI10SubscriberE8IteratorC2Ev
 10572              		.syntax unified
 10573              		.code	16
 10574              		.thumb_func
 10575              		.fpu softvfp
 10577              	_ZN4ListI10SubscriberE8IteratorC2Ev:
 10578              	.LFB4043:
  27:mculib3/src/list.h ****       operator T*() { return p; }
 10579              		.loc 9 27 0
 10580              		.cfi_startproc
 10581              		@ args = 0, pretend = 0, frame = 8
 10582              		@ frame_needed = 1, uses_anonymous_args = 0
 10583 0000 80B5     		push	{r7, lr}
 10584              	.LCFI583:
 10585              		.cfi_def_cfa_offset 8
 10586              		.cfi_offset 7, -8
 10587              		.cfi_offset 14, -4
 10588 0002 82B0     		sub	sp, sp, #8
 10589              	.LCFI584:
 10590              		.cfi_def_cfa_offset 16
 10591 0004 00AF     		add	r7, sp, #0
 10592              	.LCFI585:
 10593              		.cfi_def_cfa_register 7
 10594 0006 7860     		str	r0, [r7, #4]
 10595              	.LBB18:
  27:mculib3/src/list.h ****       operator T*() { return p; }
 10596              		.loc 9 27 0
 10597 0008 7B68     		ldr	r3, [r7, #4]
 10598 000a 0022     		movs	r2, #0
 10599 000c 1A60     		str	r2, [r3]
 10600              	.LBE18:
ARM GAS  /tmp/ccSySGVh.s 			page 264


 10601 000e 7B68     		ldr	r3, [r7, #4]
 10602 0010 1800     		movs	r0, r3
 10603 0012 BD46     		mov	sp, r7
 10604 0014 02B0     		add	sp, sp, #8
 10605              		@ sp needed
 10606 0016 80BD     		pop	{r7, pc}
 10607              		.cfi_endproc
 10608              	.LFE4043:
 10610              		.weak	_ZN4ListI10SubscriberE8IteratorC1Ev
 10611              		.thumb_set _ZN4ListI10SubscriberE8IteratorC1Ev,_ZN4ListI10SubscriberE8IteratorC2Ev
 10612              		.section	.text._ZN4ListI10SubscriberE3endEv,"axG",%progbits,_ZN4ListI10SubscriberE3endEv,comdat
 10613              		.align	1
 10614              		.weak	_ZN4ListI10SubscriberE3endEv
 10615              		.syntax unified
 10616              		.code	16
 10617              		.thumb_func
 10618              		.fpu softvfp
 10620              	_ZN4ListI10SubscriberE3endEv:
 10621              	.LFB4041:
 131:mculib3/src/list.h **** 
 132:mculib3/src/list.h **** 
 133:mculib3/src/list.h **** template<class T>
 134:mculib3/src/list.h **** typename List<T>::Iterator List<T>::end()
 10622              		.loc 9 134 0
 10623              		.cfi_startproc
 10624              		@ args = 0, pretend = 0, frame = 16
 10625              		@ frame_needed = 1, uses_anonymous_args = 0
 10626 0000 80B5     		push	{r7, lr}
 10627              	.LCFI586:
 10628              		.cfi_def_cfa_offset 8
 10629              		.cfi_offset 7, -8
 10630              		.cfi_offset 14, -4
 10631 0002 84B0     		sub	sp, sp, #16
 10632              	.LCFI587:
 10633              		.cfi_def_cfa_offset 24
 10634 0004 00AF     		add	r7, sp, #0
 10635              	.LCFI588:
 10636              		.cfi_def_cfa_register 7
 10637 0006 7860     		str	r0, [r7, #4]
 135:mculib3/src/list.h **** {
 136:mculib3/src/list.h ****    return List<T>::Iterator();
 10638              		.loc 9 136 0
 10639 0008 0023     		movs	r3, #0
 10640 000a FB60     		str	r3, [r7, #12]
 10641 000c 0C23     		movs	r3, #12
 10642 000e FB18     		adds	r3, r7, r3
 10643 0010 1800     		movs	r0, r3
 10644 0012 FFF7FEFF 		bl	_ZN4ListI10SubscriberE8IteratorC1Ev
 10645 0016 FB68     		ldr	r3, [r7, #12]
 137:mculib3/src/list.h **** }
 10646              		.loc 9 137 0
 10647 0018 1800     		movs	r0, r3
 10648 001a BD46     		mov	sp, r7
 10649 001c 04B0     		add	sp, sp, #16
 10650              		@ sp needed
 10651 001e 80BD     		pop	{r7, pc}
 10652              		.cfi_endproc
ARM GAS  /tmp/ccSySGVh.s 			page 265


 10653              	.LFE4041:
 10655              		.section	.text._ZNK4ListI10SubscriberE8IteratorneERKS2_,"axG",%progbits,_ZNK4ListI10SubscriberE8It
 10656              		.align	1
 10657              		.weak	_ZNK4ListI10SubscriberE8IteratorneERKS2_
 10658              		.syntax unified
 10659              		.code	16
 10660              		.thumb_func
 10661              		.fpu softvfp
 10663              	_ZNK4ListI10SubscriberE8IteratorneERKS2_:
 10664              	.LFB4045:
 138:mculib3/src/list.h **** 
 139:mculib3/src/list.h **** 
 140:mculib3/src/list.h **** 
 141:mculib3/src/list.h **** /// Iterator
 142:mculib3/src/list.h **** template<class T>
 143:mculib3/src/list.h **** List<T>::Iterator::Iterator (T* other) : p {other} {}
 144:mculib3/src/list.h **** 
 145:mculib3/src/list.h **** template<class T>
 146:mculib3/src/list.h **** T& List<T>::Iterator::operator* () const 
 147:mculib3/src/list.h **** {
 148:mculib3/src/list.h ****    return *p;
 149:mculib3/src/list.h **** }
 150:mculib3/src/list.h **** 
 151:mculib3/src/list.h **** template<class T>
 152:mculib3/src/list.h **** bool List<T>::Iterator::operator!= (const List<T>::Iterator& other) const
 10665              		.loc 9 152 0
 10666              		.cfi_startproc
 10667              		@ args = 0, pretend = 0, frame = 8
 10668              		@ frame_needed = 1, uses_anonymous_args = 0
 10669 0000 80B5     		push	{r7, lr}
 10670              	.LCFI589:
 10671              		.cfi_def_cfa_offset 8
 10672              		.cfi_offset 7, -8
 10673              		.cfi_offset 14, -4
 10674 0002 82B0     		sub	sp, sp, #8
 10675              	.LCFI590:
 10676              		.cfi_def_cfa_offset 16
 10677 0004 00AF     		add	r7, sp, #0
 10678              	.LCFI591:
 10679              		.cfi_def_cfa_register 7
 10680 0006 7860     		str	r0, [r7, #4]
 10681 0008 3960     		str	r1, [r7]
 153:mculib3/src/list.h **** {
 154:mculib3/src/list.h ****    return p != other.p;
 10682              		.loc 9 154 0
 10683 000a 7B68     		ldr	r3, [r7, #4]
 10684 000c 1A68     		ldr	r2, [r3]
 10685 000e 3B68     		ldr	r3, [r7]
 10686 0010 1B68     		ldr	r3, [r3]
 10687 0012 D31A     		subs	r3, r2, r3
 10688 0014 5A1E     		subs	r2, r3, #1
 10689 0016 9341     		sbcs	r3, r3, r2
 10690 0018 DBB2     		uxtb	r3, r3
 155:mculib3/src/list.h **** }
 10691              		.loc 9 155 0
 10692 001a 1800     		movs	r0, r3
 10693 001c BD46     		mov	sp, r7
ARM GAS  /tmp/ccSySGVh.s 			page 266


 10694 001e 02B0     		add	sp, sp, #8
 10695              		@ sp needed
 10696 0020 80BD     		pop	{r7, pc}
 10697              		.cfi_endproc
 10698              	.LFE4045:
 10700              		.section	.text._ZN4ListI10SubscriberE8IteratorppEv,"axG",%progbits,_ZN4ListI10SubscriberE8Iterator
 10701              		.align	1
 10702              		.weak	_ZN4ListI10SubscriberE8IteratorppEv
 10703              		.syntax unified
 10704              		.code	16
 10705              		.thumb_func
 10706              		.fpu softvfp
 10708              	_ZN4ListI10SubscriberE8IteratorppEv:
 10709              	.LFB4046:
 156:mculib3/src/list.h **** 
 157:mculib3/src/list.h **** template<class T>
 158:mculib3/src/list.h **** typename List<T>::Iterator& List<T>::Iterator::operator++ ()
 10710              		.loc 9 158 0
 10711              		.cfi_startproc
 10712              		@ args = 0, pretend = 0, frame = 8
 10713              		@ frame_needed = 1, uses_anonymous_args = 0
 10714 0000 80B5     		push	{r7, lr}
 10715              	.LCFI592:
 10716              		.cfi_def_cfa_offset 8
 10717              		.cfi_offset 7, -8
 10718              		.cfi_offset 14, -4
 10719 0002 82B0     		sub	sp, sp, #8
 10720              	.LCFI593:
 10721              		.cfi_def_cfa_offset 16
 10722 0004 00AF     		add	r7, sp, #0
 10723              	.LCFI594:
 10724              		.cfi_def_cfa_register 7
 10725 0006 7860     		str	r0, [r7, #4]
 159:mculib3/src/list.h **** {
 160:mculib3/src/list.h ****    p = p->next;
 10726              		.loc 9 160 0
 10727 0008 7B68     		ldr	r3, [r7, #4]
 10728 000a 1B68     		ldr	r3, [r3]
 10729 000c 9A68     		ldr	r2, [r3, #8]
 10730 000e 7B68     		ldr	r3, [r7, #4]
 10731 0010 1A60     		str	r2, [r3]
 161:mculib3/src/list.h ****    return *this;
 10732              		.loc 9 161 0
 10733 0012 7B68     		ldr	r3, [r7, #4]
 162:mculib3/src/list.h **** }
 10734              		.loc 9 162 0
 10735 0014 1800     		movs	r0, r3
 10736 0016 BD46     		mov	sp, r7
 10737 0018 02B0     		add	sp, sp, #8
 10738              		@ sp needed
 10739 001a 80BD     		pop	{r7, pc}
 10740              		.cfi_endproc
 10741              	.LFE4046:
 10743              		.section	.text._ZNK4ListI10SubscriberE8IteratordeEv,"axG",%progbits,_ZNK4ListI10SubscriberE8Iterat
 10744              		.align	1
 10745              		.weak	_ZNK4ListI10SubscriberE8IteratordeEv
 10746              		.syntax unified
ARM GAS  /tmp/ccSySGVh.s 			page 267


 10747              		.code	16
 10748              		.thumb_func
 10749              		.fpu softvfp
 10751              	_ZNK4ListI10SubscriberE8IteratordeEv:
 10752              	.LFB4047:
 146:mculib3/src/list.h **** {
 10753              		.loc 9 146 0
 10754              		.cfi_startproc
 10755              		@ args = 0, pretend = 0, frame = 8
 10756              		@ frame_needed = 1, uses_anonymous_args = 0
 10757 0000 80B5     		push	{r7, lr}
 10758              	.LCFI595:
 10759              		.cfi_def_cfa_offset 8
 10760              		.cfi_offset 7, -8
 10761              		.cfi_offset 14, -4
 10762 0002 82B0     		sub	sp, sp, #8
 10763              	.LCFI596:
 10764              		.cfi_def_cfa_offset 16
 10765 0004 00AF     		add	r7, sp, #0
 10766              	.LCFI597:
 10767              		.cfi_def_cfa_register 7
 10768 0006 7860     		str	r0, [r7, #4]
 148:mculib3/src/list.h **** }
 10769              		.loc 9 148 0
 10770 0008 7B68     		ldr	r3, [r7, #4]
 10771 000a 1B68     		ldr	r3, [r3]
 149:mculib3/src/list.h **** 
 10772              		.loc 9 149 0
 10773 000c 1800     		movs	r0, r3
 10774 000e BD46     		mov	sp, r7
 10775 0010 02B0     		add	sp, sp, #8
 10776              		@ sp needed
 10777 0012 80BD     		pop	{r7, pc}
 10778              		.cfi_endproc
 10779              	.LFE4047:
 10781              		.section	.text._ZN3mcu14make_referenceILNS_6PeriphE13EEENSt9enable_ifIXeqT_LS1_13EERNS_7SysTickEE4
 10782              		.align	1
 10783              		.weak	_ZN3mcu14make_referenceILNS_6PeriphE13EEENSt9enable_ifIXeqT_LS1_13EERNS_7SysTickEE4typeEv
 10784              		.syntax unified
 10785              		.code	16
 10786              		.thumb_func
 10787              		.fpu softvfp
 10789              	_ZN3mcu14make_referenceILNS_6PeriphE13EEENSt9enable_ifIXeqT_LS1_13EERNS_7SysTickEE4typeEv:
 10790              	.LFB4048:
  26:mculib3/src/periph/systick.h ****    uint32_t get()           { return VAL; }
  27:mculib3/src/periph/systick.h ****    uint32_t get_load()      { return LOAD; }
  28:mculib3/src/periph/systick.h **** 
  29:mculib3/src/periph/systick.h **** 
  30:mculib3/src/periph/systick.h ****    template <uint16_t ms> void initInterrupt()
  31:mculib3/src/periph/systick.h ****    {
  32:mculib3/src/periph/systick.h ****       constexpr uint32_t val = F_CPU / (1000 * ms) - 1;
  33:mculib3/src/periph/systick.h ****       static_assert (
  34:mculib3/src/periph/systick.h ****          val <= 0xFFFFFF,
  35:mculib3/src/periph/systick.h ****          "   24-"
  36:mculib3/src/periph/systick.h ****       );
  37:mculib3/src/periph/systick.h ****       load (val);
  38:mculib3/src/periph/systick.h ****       clear();
ARM GAS  /tmp/ccSySGVh.s 			page 268


  39:mculib3/src/periph/systick.h ****       setSource (Clock::processor);
  40:mculib3/src/periph/systick.h ****       enableInterrupt();
  41:mculib3/src/periph/systick.h ****       enable();
  42:mculib3/src/periph/systick.h ****    }
  43:mculib3/src/periph/systick.h **** };
  44:mculib3/src/periph/systick.h **** 
  45:mculib3/src/periph/systick.h **** #if not defined(USE_MOCK_SYSTICK)
  46:mculib3/src/periph/systick.h **** SFINAE(SysTick, SysTick) make_reference() { return *reinterpret_cast<SysTick*>(SysTick_BASE); }
 10791              		.loc 8 46 0
 10792              		.cfi_startproc
 10793              		@ args = 0, pretend = 0, frame = 0
 10794              		@ frame_needed = 1, uses_anonymous_args = 0
 10795 0000 80B5     		push	{r7, lr}
 10796              	.LCFI598:
 10797              		.cfi_def_cfa_offset 8
 10798              		.cfi_offset 7, -8
 10799              		.cfi_offset 14, -4
 10800 0002 00AF     		add	r7, sp, #0
 10801              	.LCFI599:
 10802              		.cfi_def_cfa_register 7
 10803              		.loc 8 46 0
 10804 0004 014B     		ldr	r3, .L516
 10805 0006 1800     		movs	r0, r3
 10806 0008 BD46     		mov	sp, r7
 10807              		@ sp needed
 10808 000a 80BD     		pop	{r7, pc}
 10809              	.L517:
 10810              		.align	2
 10811              	.L516:
 10812 000c 10E000E0 		.word	-536813552
 10813              		.cfi_endproc
 10814              	.LFE4048:
 10816              		.section	.text._ZN3mcu7SysTick13initInterruptILt1EEEvv,"axG",%progbits,_ZN3mcu7SysTick13initInterr
 10817              		.align	1
 10818              		.weak	_ZN3mcu7SysTick13initInterruptILt1EEEvv
 10819              		.syntax unified
 10820              		.code	16
 10821              		.thumb_func
 10822              		.fpu softvfp
 10824              	_ZN3mcu7SysTick13initInterruptILt1EEEvv:
 10825              	.LFB4049:
  30:mculib3/src/periph/systick.h ****    {
 10826              		.loc 8 30 0
 10827              		.cfi_startproc
 10828              		@ args = 0, pretend = 0, frame = 16
 10829              		@ frame_needed = 1, uses_anonymous_args = 0
 10830 0000 80B5     		push	{r7, lr}
 10831              	.LCFI600:
 10832              		.cfi_def_cfa_offset 8
 10833              		.cfi_offset 7, -8
 10834              		.cfi_offset 14, -4
 10835 0002 84B0     		sub	sp, sp, #16
 10836              	.LCFI601:
 10837              		.cfi_def_cfa_offset 24
 10838 0004 00AF     		add	r7, sp, #0
 10839              	.LCFI602:
 10840              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccSySGVh.s 			page 269


 10841 0006 7860     		str	r0, [r7, #4]
  32:mculib3/src/periph/systick.h ****       static_assert (
 10842              		.loc 8 32 0
 10843 0008 0E4B     		ldr	r3, .L519
 10844 000a FB60     		str	r3, [r7, #12]
  37:mculib3/src/periph/systick.h ****       clear();
 10845              		.loc 8 37 0
 10846 000c 0D4A     		ldr	r2, .L519
 10847 000e 7B68     		ldr	r3, [r7, #4]
 10848 0010 1100     		movs	r1, r2
 10849 0012 1800     		movs	r0, r3
 10850 0014 FFF7FEFF 		bl	_ZN3mcu7SysTick4loadEm
  38:mculib3/src/periph/systick.h ****       setSource (Clock::processor);
 10851              		.loc 8 38 0
 10852 0018 7B68     		ldr	r3, [r7, #4]
 10853 001a 1800     		movs	r0, r3
 10854 001c FFF7FEFF 		bl	_ZN3mcu7SysTick5clearEv
  39:mculib3/src/periph/systick.h ****       enableInterrupt();
 10855              		.loc 8 39 0
 10856 0020 7B68     		ldr	r3, [r7, #4]
 10857 0022 0121     		movs	r1, #1
 10858 0024 1800     		movs	r0, r3
 10859 0026 FFF7FEFF 		bl	_ZN3mcu7SysTick9setSourceENS_12SysTick_bits4CTRL5ClockE
  40:mculib3/src/periph/systick.h ****       enable();
 10860              		.loc 8 40 0
 10861 002a 7B68     		ldr	r3, [r7, #4]
 10862 002c 1800     		movs	r0, r3
 10863 002e FFF7FEFF 		bl	_ZN3mcu7SysTick15enableInterruptEv
  41:mculib3/src/periph/systick.h ****    }
 10864              		.loc 8 41 0
 10865 0032 7B68     		ldr	r3, [r7, #4]
 10866 0034 1800     		movs	r0, r3
 10867 0036 FFF7FEFF 		bl	_ZN3mcu7SysTick6enableEv
  42:mculib3/src/periph/systick.h **** };
 10868              		.loc 8 42 0
 10869 003a C046     		nop
 10870 003c BD46     		mov	sp, r7
 10871 003e 04B0     		add	sp, sp, #16
 10872              		@ sp needed
 10873 0040 80BD     		pop	{r7, pc}
 10874              	.L520:
 10875 0042 C046     		.align	2
 10876              	.L519:
 10877 0044 7FBB0000 		.word	47999
 10878              		.cfi_endproc
 10879              	.LFE4049:
 10881              		.section	.text._ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 10882              		.align	1
 10883              		.weak	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 10884              		.syntax unified
 10885              		.code	16
 10886              		.thumb_func
 10887              		.fpu softvfp
 10889              	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv:
 10890              	.LFB4057:
  84:mculib3/src/periph/rcc_f0.h **** };
  85:mculib3/src/periph/rcc_f0.h **** 
ARM GAS  /tmp/ccSySGVh.s 			page 270


  86:mculib3/src/periph/rcc_f0.h **** #if not defined(USE_MOCK_RCC)
  87:mculib3/src/periph/rcc_f0.h **** template<Periph p> std::enable_if_t<p == Periph::RCC, RCC&> make_reference() { return *reinterpret_
 10891              		.loc 2 87 0
 10892              		.cfi_startproc
 10893              		@ args = 0, pretend = 0, frame = 0
 10894              		@ frame_needed = 1, uses_anonymous_args = 0
 10895 0000 80B5     		push	{r7, lr}
 10896              	.LCFI603:
 10897              		.cfi_def_cfa_offset 8
 10898              		.cfi_offset 7, -8
 10899              		.cfi_offset 14, -4
 10900 0002 00AF     		add	r7, sp, #0
 10901              	.LCFI604:
 10902              		.cfi_def_cfa_register 7
 10903              		.loc 2 87 0
 10904 0004 014B     		ldr	r3, .L523
 10905 0006 1800     		movs	r0, r3
 10906 0008 BD46     		mov	sp, r7
 10907              		@ sp needed
 10908 000a 80BD     		pop	{r7, pc}
 10909              	.L524:
 10910              		.align	2
 10911              	.L523:
 10912 000c 00100240 		.word	1073876992
 10913              		.cfi_endproc
 10914              	.LFE4057:
 10916              		.section	.text._ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv
 10917              		.align	1
 10918              		.weak	_ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv
 10919              		.syntax unified
 10920              		.code	16
 10921              		.thumb_func
 10922              		.fpu softvfp
 10924              	_ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv:
 10925              	.LFB4058:
  25:mculib3/src/periph/dma_f0.h **** #endif
 10926              		.loc 15 25 0
 10927              		.cfi_startproc
 10928              		@ args = 0, pretend = 0, frame = 0
 10929              		@ frame_needed = 1, uses_anonymous_args = 0
 10930 0000 80B5     		push	{r7, lr}
 10931              	.LCFI605:
 10932              		.cfi_def_cfa_offset 8
 10933              		.cfi_offset 7, -8
 10934              		.cfi_offset 14, -4
 10935 0002 00AF     		add	r7, sp, #0
 10936              	.LCFI606:
 10937              		.cfi_def_cfa_register 7
  25:mculib3/src/periph/dma_f0.h **** #endif
 10938              		.loc 15 25 0
 10939 0004 044B     		ldr	r3, .L527
 10940 0006 1900     		movs	r1, r3
 10941 0008 0820     		movs	r0, #8
 10942 000a FFF7FEFF 		bl	_ZnwjPv
 10943 000e 0300     		movs	r3, r0
 10944 0010 1800     		movs	r0, r3
 10945 0012 BD46     		mov	sp, r7
ARM GAS  /tmp/ccSySGVh.s 			page 271


 10946              		@ sp needed
 10947 0014 80BD     		pop	{r7, pc}
 10948              	.L528:
 10949 0016 C046     		.align	2
 10950              	.L527:
 10951 0018 00000240 		.word	1073872896
 10952              		.cfi_endproc
 10953              	.LFE4058:
 10955              		.section	.text._ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4type
 10956              		.align	1
 10957              		.weak	_ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4typeEv
 10958              		.syntax unified
 10959              		.code	16
 10960              		.thumb_func
 10961              		.fpu softvfp
 10963              	_ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4typeEv:
 10964              	.LFB4059:
  88:mculib3/src/periph/usart_f0.h **** #endif
 10965              		.loc 13 88 0
 10966              		.cfi_startproc
 10967              		@ args = 0, pretend = 0, frame = 0
 10968              		@ frame_needed = 1, uses_anonymous_args = 0
 10969 0000 80B5     		push	{r7, lr}
 10970              	.LCFI607:
 10971              		.cfi_def_cfa_offset 8
 10972              		.cfi_offset 7, -8
 10973              		.cfi_offset 14, -4
 10974 0002 00AF     		add	r7, sp, #0
 10975              	.LCFI608:
 10976              		.cfi_def_cfa_register 7
  88:mculib3/src/periph/usart_f0.h **** #endif
 10977              		.loc 13 88 0
 10978 0004 014B     		ldr	r3, .L531
 10979 0006 1800     		movs	r0, r3
 10980 0008 BD46     		mov	sp, r7
 10981              		@ sp needed
 10982 000a 80BD     		pop	{r7, pc}
 10983              	.L532:
 10984              		.align	2
 10985              	.L531:
 10986 000c 00380140 		.word	1073821696
 10987              		.cfi_endproc
 10988              	.LFE4059:
 10990              		.section	.text._Z10init_clockILj8000000ELj48000000EENSt9enable_ifIXaaeqT_clL_Zli4_MHzyELy8EEeqT0_c
 10991              		.align	1
 10992              		.weak	_Z10init_clockILj8000000ELj48000000EENSt9enable_ifIXaaeqT_clL_Zli4_MHzyELy8EEeqT0_clL_Zli4_M
 10993              		.syntax unified
 10994              		.code	16
 10995              		.thumb_func
 10996              		.fpu softvfp
 10998              	_Z10init_clockILj8000000ELj48000000EENSt9enable_ifIXaaeqT_clL_Zli4_MHzyELy8EEeqT0_clL_Zli4_MHzyELy4
 10999              	.LFB4060:
 11000              		.file 26 "mculib3/src/periph/init_clock_f0.h"
   1:mculib3/src/periph/init_clock_f0.h **** #include "periph_rcc.h"
   2:mculib3/src/periph/init_clock_f0.h **** #include "periph_flash.h"
   3:mculib3/src/periph/init_clock_f0.h **** #include "literals.h"
   4:mculib3/src/periph/init_clock_f0.h **** 
ARM GAS  /tmp/ccSySGVh.s 			page 272


   5:mculib3/src/periph/init_clock_f0.h **** template<size_t f_ext, size_t f_cpu>
   6:mculib3/src/periph/init_clock_f0.h **** std::enable_if_t<f_ext == 8_MHz and f_cpu == 48_MHz>
   7:mculib3/src/periph/init_clock_f0.h **** init_clock()
 11001              		.loc 26 7 0
 11002              		.cfi_startproc
 11003              		@ args = 0, pretend = 0, frame = 0
 11004              		@ frame_needed = 1, uses_anonymous_args = 0
 11005 0000 80B5     		push	{r7, lr}
 11006              	.LCFI609:
 11007              		.cfi_def_cfa_offset 8
 11008              		.cfi_offset 7, -8
 11009              		.cfi_offset 14, -4
 11010 0002 00AF     		add	r7, sp, #0
 11011              	.LCFI610:
 11012              		.cfi_def_cfa_register 7
   8:mculib3/src/periph/init_clock_f0.h **** {
   9:mculib3/src/periph/init_clock_f0.h ****    mcu::make_reference<mcu::Periph::RCC>()
 11013              		.loc 26 9 0
 11014 0004 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 11015 0008 0300     		movs	r3, r0
  10:mculib3/src/periph/init_clock_f0.h ****       .on_HSE()
 11016              		.loc 26 10 0
 11017 000a 1800     		movs	r0, r3
 11018 000c FFF7FEFF 		bl	_ZN3mcu3RCC6on_HSEEv
 11019 0010 0300     		movs	r3, r0
  11:mculib3/src/periph/init_clock_f0.h ****       .wait_HSE_ready()
 11020              		.loc 26 11 0
 11021 0012 1800     		movs	r0, r3
 11022 0014 FFF7FEFF 		bl	_ZN3mcu3RCC14wait_HSE_readyEv
 11023 0018 0300     		movs	r3, r0
  12:mculib3/src/periph/init_clock_f0.h ****       .set (mcu::RCC::AHBprescaler::AHBnotdiv)
 11024              		.loc 26 12 0
 11025 001a 0021     		movs	r1, #0
 11026 001c 1800     		movs	r0, r3
 11027 001e FFF7FEFF 		bl	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR12AHBprescalerE
 11028 0022 0300     		movs	r3, r0
  13:mculib3/src/periph/init_clock_f0.h ****       .set (mcu::RCC::APBprescaler::APBnotdiv)
 11029              		.loc 26 13 0
 11030 0024 0021     		movs	r1, #0
 11031 0026 1800     		movs	r0, r3
 11032 0028 FFF7FEFF 		bl	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR12APBprescalerE
 11033 002c 0300     		movs	r3, r0
  14:mculib3/src/periph/init_clock_f0.h ****       .set (mcu::RCC::SystemClock::CS_PLL)
 11034              		.loc 26 14 0
 11035 002e 0221     		movs	r1, #2
 11036 0030 1800     		movs	r0, r3
 11037 0032 FFF7FEFF 		bl	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR11SystemClockE
 11038 0036 0300     		movs	r3, r0
  15:mculib3/src/periph/init_clock_f0.h ****       .set (mcu::RCC::PLLmultiplier::_6)
 11039              		.loc 26 15 0
 11040 0038 0421     		movs	r1, #4
 11041 003a 1800     		movs	r0, r3
 11042 003c FFF7FEFF 		bl	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR13PLLmultiplierE
 11043 0040 0300     		movs	r3, r0
  16:mculib3/src/periph/init_clock_f0.h ****       .set (mcu::RCC::PLLsource::HSE)
 11044              		.loc 26 16 0
 11045 0042 0121     		movs	r1, #1
ARM GAS  /tmp/ccSySGVh.s 			page 273


 11046 0044 1800     		movs	r0, r3
 11047 0046 FFF7FEFF 		bl	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR9PLLsourceE
 11048 004a 0300     		movs	r3, r0
  17:mculib3/src/periph/init_clock_f0.h ****       .on_PLL()
 11049              		.loc 26 17 0
 11050 004c 1800     		movs	r0, r3
 11051 004e FFF7FEFF 		bl	_ZN3mcu3RCC6on_PLLEv
 11052 0052 0300     		movs	r3, r0
   9:mculib3/src/periph/init_clock_f0.h ****       .on_HSE()
 11053              		.loc 26 9 0
 11054 0054 1800     		movs	r0, r3
 11055 0056 FFF7FEFF 		bl	_ZN3mcu3RCC14wait_PLL_readyEv
  18:mculib3/src/periph/init_clock_f0.h ****       .wait_PLL_ready();
  19:mculib3/src/periph/init_clock_f0.h **** }
 11056              		.loc 26 19 0
 11057 005a C046     		nop
 11058 005c BD46     		mov	sp, r7
 11059              		@ sp needed
 11060 005e 80BD     		pop	{r7, pc}
 11061              		.cfi_endproc
 11062              	.LFE4060:
 11064              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
 11065              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 11066              		.align	2
 11069              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:
 11070 0000 00000000 		.space	8
 11070      00000000 
 11071              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
 11072              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 11073              		.align	2
 11076              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:
 11077 0000 00000000 		.space	4
 11078              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDav,"axG",%progbits
 11079              		.align	1
 11080              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDav
 11081              		.syntax unified
 11082              		.code	16
 11083              		.thumb_func
 11084              		.fpu softvfp
 11086              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDav:
 11087              	.LFB4062:
  19:mculib3/src/pin.h ****    {
 11088              		.loc 12 19 0
 11089              		.cfi_startproc
 11090              		@ args = 0, pretend = 0, frame = 0
 11091              		@ frame_needed = 1, uses_anonymous_args = 0
 11092 0000 80B5     		push	{r7, lr}
 11093              	.LCFI611:
 11094              		.cfi_def_cfa_offset 8
 11095              		.cfi_offset 7, -8
 11096              		.cfi_offset 14, -4
 11097 0002 00AF     		add	r7, sp, #0
 11098              	.LCFI612:
 11099              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11100              		.loc 12 21 0
 11101 0004 0F4B     		ldr	r3, .L537
ARM GAS  /tmp/ccSySGVh.s 			page 274


 11102 0006 1B68     		ldr	r3, [r3]
 11103 0008 0122     		movs	r2, #1
 11104 000a 1340     		ands	r3, r2
 11105 000c 0AD1     		bne	.L535
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11106              		.loc 12 21 0 is_stmt 0 discriminator 1
 11107 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 11108 0012 0100     		movs	r1, r0
 11109 0014 0C4B     		ldr	r3, .L537+4
 11110 0016 0022     		movs	r2, #0
 11111 0018 1800     		movs	r0, r3
 11112 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 11113 001e 094B     		ldr	r3, .L537
 11114 0020 0122     		movs	r2, #1
 11115 0022 1A60     		str	r2, [r3]
 11116              	.L535:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 11117              		.loc 12 22 0 is_stmt 1
 11118 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 11119 0028 0300     		movs	r3, r0
 11120 002a 1800     		movs	r0, r3
 11121 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
  24:mculib3/src/pin.h ****       return pin;
 11122              		.loc 12 24 0
 11123 0030 054B     		ldr	r3, .L537+4
 11124 0032 1B68     		ldr	r3, [r3]
 11125 0034 1800     		movs	r0, r3
 11126 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi0EEELNS_7PinModeE1EEEvv
  25:mculib3/src/pin.h ****    }
 11127              		.loc 12 25 0
 11128 003a 034B     		ldr	r3, .L537+4
  26:mculib3/src/pin.h **** 
 11129              		.loc 12 26 0
 11130 003c 1800     		movs	r0, r3
 11131 003e BD46     		mov	sp, r7
 11132              		@ sp needed
 11133 0040 80BD     		pop	{r7, pc}
 11134              	.L538:
 11135 0042 C046     		.align	2
 11136              	.L537:
 11137 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
 11138 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
 11139              		.cfi_endproc
 11140              	.LFE4062:
 11142              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 11143              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 11144              		.align	2
 11147              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:
 11148 0000 00000000 		.space	8
 11148      00000000 
 11149              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 11150              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 11151              		.align	2
 11154              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:
 11155 0000 00000000 		.space	4
 11156              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDav,"axG",%progbits
 11157              		.align	1
ARM GAS  /tmp/ccSySGVh.s 			page 275


 11158              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDav
 11159              		.syntax unified
 11160              		.code	16
 11161              		.thumb_func
 11162              		.fpu softvfp
 11164              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDav:
 11165              	.LFB4063:
  19:mculib3/src/pin.h ****    {
 11166              		.loc 12 19 0
 11167              		.cfi_startproc
 11168              		@ args = 0, pretend = 0, frame = 0
 11169              		@ frame_needed = 1, uses_anonymous_args = 0
 11170 0000 80B5     		push	{r7, lr}
 11171              	.LCFI613:
 11172              		.cfi_def_cfa_offset 8
 11173              		.cfi_offset 7, -8
 11174              		.cfi_offset 14, -4
 11175 0002 00AF     		add	r7, sp, #0
 11176              	.LCFI614:
 11177              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11178              		.loc 12 21 0
 11179 0004 0F4B     		ldr	r3, .L542
 11180 0006 1B68     		ldr	r3, [r3]
 11181 0008 0122     		movs	r2, #1
 11182 000a 1340     		ands	r3, r2
 11183 000c 0AD1     		bne	.L540
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11184              		.loc 12 21 0 is_stmt 0 discriminator 1
 11185 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 11186 0012 0100     		movs	r1, r0
 11187 0014 0C4B     		ldr	r3, .L542+4
 11188 0016 0722     		movs	r2, #7
 11189 0018 1800     		movs	r0, r3
 11190 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 11191 001e 094B     		ldr	r3, .L542
 11192 0020 0122     		movs	r2, #1
 11193 0022 1A60     		str	r2, [r3]
 11194              	.L540:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 11195              		.loc 12 22 0 is_stmt 1
 11196 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 11197 0028 0300     		movs	r3, r0
 11198 002a 1800     		movs	r0, r3
 11199 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
  24:mculib3/src/pin.h ****       return pin;
 11200              		.loc 12 24 0
 11201 0030 054B     		ldr	r3, .L542+4
 11202 0032 1B68     		ldr	r3, [r3]
 11203 0034 1800     		movs	r0, r3
 11204 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi7EEELNS_7PinModeE1EEEvv
  25:mculib3/src/pin.h ****    }
 11205              		.loc 12 25 0
 11206 003a 034B     		ldr	r3, .L542+4
  26:mculib3/src/pin.h **** 
 11207              		.loc 12 26 0
 11208 003c 1800     		movs	r0, r3
ARM GAS  /tmp/ccSySGVh.s 			page 276


 11209 003e BD46     		mov	sp, r7
 11210              		@ sp needed
 11211 0040 80BD     		pop	{r7, pc}
 11212              	.L543:
 11213 0042 C046     		.align	2
 11214              	.L542:
 11215 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 11216 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 11217              		.cfi_endproc
 11218              	.LFE4063:
 11220              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
 11221              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 11222              		.align	2
 11225              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:
 11226 0000 00000000 		.space	8
 11226      00000000 
 11227              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
 11228              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 11229              		.align	2
 11232              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:
 11233 0000 00000000 		.space	4
 11234              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDav,"axG",%progbits
 11235              		.align	1
 11236              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDav
 11237              		.syntax unified
 11238              		.code	16
 11239              		.thumb_func
 11240              		.fpu softvfp
 11242              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDav:
 11243              	.LFB4064:
  19:mculib3/src/pin.h ****    {
 11244              		.loc 12 19 0
 11245              		.cfi_startproc
 11246              		@ args = 0, pretend = 0, frame = 0
 11247              		@ frame_needed = 1, uses_anonymous_args = 0
 11248 0000 80B5     		push	{r7, lr}
 11249              	.LCFI615:
 11250              		.cfi_def_cfa_offset 8
 11251              		.cfi_offset 7, -8
 11252              		.cfi_offset 14, -4
 11253 0002 00AF     		add	r7, sp, #0
 11254              	.LCFI616:
 11255              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11256              		.loc 12 21 0
 11257 0004 0F4B     		ldr	r3, .L547
 11258 0006 1B68     		ldr	r3, [r3]
 11259 0008 0122     		movs	r2, #1
 11260 000a 1340     		ands	r3, r2
 11261 000c 0AD1     		bne	.L545
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11262              		.loc 12 21 0 is_stmt 0 discriminator 1
 11263 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 11264 0012 0100     		movs	r1, r0
 11265 0014 0C4B     		ldr	r3, .L547+4
 11266 0016 0622     		movs	r2, #6
 11267 0018 1800     		movs	r0, r3
ARM GAS  /tmp/ccSySGVh.s 			page 277


 11268 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 11269 001e 094B     		ldr	r3, .L547
 11270 0020 0122     		movs	r2, #1
 11271 0022 1A60     		str	r2, [r3]
 11272              	.L545:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 11273              		.loc 12 22 0 is_stmt 1
 11274 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 11275 0028 0300     		movs	r3, r0
 11276 002a 1800     		movs	r0, r3
 11277 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
  24:mculib3/src/pin.h ****       return pin;
 11278              		.loc 12 24 0
 11279 0030 054B     		ldr	r3, .L547+4
 11280 0032 1B68     		ldr	r3, [r3]
 11281 0034 1800     		movs	r0, r3
 11282 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi6EEELNS_7PinModeE1EEEvv
  25:mculib3/src/pin.h ****    }
 11283              		.loc 12 25 0
 11284 003a 034B     		ldr	r3, .L547+4
  26:mculib3/src/pin.h **** 
 11285              		.loc 12 26 0
 11286 003c 1800     		movs	r0, r3
 11287 003e BD46     		mov	sp, r7
 11288              		@ sp needed
 11289 0040 80BD     		pop	{r7, pc}
 11290              	.L548:
 11291 0042 C046     		.align	2
 11292              	.L547:
 11293 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
 11294 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
 11295              		.cfi_endproc
 11296              	.LFE4064:
 11298              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 11299              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 11300              		.align	2
 11303              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:
 11304 0000 00000000 		.space	8
 11304      00000000 
 11305              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 11306              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 11307              		.align	2
 11310              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:
 11311 0000 00000000 		.space	4
 11312              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDav,"axG",%progbits
 11313              		.align	1
 11314              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDav
 11315              		.syntax unified
 11316              		.code	16
 11317              		.thumb_func
 11318              		.fpu softvfp
 11320              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDav:
 11321              	.LFB4065:
  19:mculib3/src/pin.h ****    {
 11322              		.loc 12 19 0
 11323              		.cfi_startproc
 11324              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccSySGVh.s 			page 278


 11325              		@ frame_needed = 1, uses_anonymous_args = 0
 11326 0000 80B5     		push	{r7, lr}
 11327              	.LCFI617:
 11328              		.cfi_def_cfa_offset 8
 11329              		.cfi_offset 7, -8
 11330              		.cfi_offset 14, -4
 11331 0002 00AF     		add	r7, sp, #0
 11332              	.LCFI618:
 11333              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11334              		.loc 12 21 0
 11335 0004 0F4B     		ldr	r3, .L552
 11336 0006 1B68     		ldr	r3, [r3]
 11337 0008 0122     		movs	r2, #1
 11338 000a 1340     		ands	r3, r2
 11339 000c 0AD1     		bne	.L550
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11340              		.loc 12 21 0 is_stmt 0 discriminator 1
 11341 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 11342 0012 0100     		movs	r1, r0
 11343 0014 0C4B     		ldr	r3, .L552+4
 11344 0016 0522     		movs	r2, #5
 11345 0018 1800     		movs	r0, r3
 11346 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 11347 001e 094B     		ldr	r3, .L552
 11348 0020 0122     		movs	r2, #1
 11349 0022 1A60     		str	r2, [r3]
 11350              	.L550:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 11351              		.loc 12 22 0 is_stmt 1
 11352 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 11353 0028 0300     		movs	r3, r0
 11354 002a 1800     		movs	r0, r3
 11355 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
  24:mculib3/src/pin.h ****       return pin;
 11356              		.loc 12 24 0
 11357 0030 054B     		ldr	r3, .L552+4
 11358 0032 1B68     		ldr	r3, [r3]
 11359 0034 1800     		movs	r0, r3
 11360 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi5EEELNS_7PinModeE1EEEvv
  25:mculib3/src/pin.h ****    }
 11361              		.loc 12 25 0
 11362 003a 034B     		ldr	r3, .L552+4
  26:mculib3/src/pin.h **** 
 11363              		.loc 12 26 0
 11364 003c 1800     		movs	r0, r3
 11365 003e BD46     		mov	sp, r7
 11366              		@ sp needed
 11367 0040 80BD     		pop	{r7, pc}
 11368              	.L553:
 11369 0042 C046     		.align	2
 11370              	.L552:
 11371 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 11372 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 11373              		.cfi_endproc
 11374              	.LFE4065:
 11376              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin
ARM GAS  /tmp/ccSySGVh.s 			page 279


 11377              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 11378              		.align	2
 11381              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin:
 11382 0000 00000000 		.space	8
 11382      00000000 
 11383              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin
 11384              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 11385              		.align	2
 11388              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin:
 11389 0000 00000000 		.space	4
 11390              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDav,"axG",%progbits
 11391              		.align	1
 11392              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDav
 11393              		.syntax unified
 11394              		.code	16
 11395              		.thumb_func
 11396              		.fpu softvfp
 11398              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDav:
 11399              	.LFB4066:
  19:mculib3/src/pin.h ****    {
 11400              		.loc 12 19 0
 11401              		.cfi_startproc
 11402              		@ args = 0, pretend = 0, frame = 0
 11403              		@ frame_needed = 1, uses_anonymous_args = 0
 11404 0000 80B5     		push	{r7, lr}
 11405              	.LCFI619:
 11406              		.cfi_def_cfa_offset 8
 11407              		.cfi_offset 7, -8
 11408              		.cfi_offset 14, -4
 11409 0002 00AF     		add	r7, sp, #0
 11410              	.LCFI620:
 11411              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11412              		.loc 12 21 0
 11413 0004 0F4B     		ldr	r3, .L557
 11414 0006 1B68     		ldr	r3, [r3]
 11415 0008 0122     		movs	r2, #1
 11416 000a 1340     		ands	r3, r2
 11417 000c 0AD1     		bne	.L555
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11418              		.loc 12 21 0 is_stmt 0 discriminator 1
 11419 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 11420 0012 0100     		movs	r1, r0
 11421 0014 0C4B     		ldr	r3, .L557+4
 11422 0016 0522     		movs	r2, #5
 11423 0018 1800     		movs	r0, r3
 11424 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 11425 001e 094B     		ldr	r3, .L557
 11426 0020 0122     		movs	r2, #1
 11427 0022 1A60     		str	r2, [r3]
 11428              	.L555:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 11429              		.loc 12 22 0 is_stmt 1
 11430 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 11431 0028 0300     		movs	r3, r0
 11432 002a 1800     		movs	r0, r3
 11433 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
ARM GAS  /tmp/ccSySGVh.s 			page 280


  24:mculib3/src/pin.h ****       return pin;
 11434              		.loc 12 24 0
 11435 0030 054B     		ldr	r3, .L557+4
 11436 0032 1B68     		ldr	r3, [r3]
 11437 0034 1800     		movs	r0, r3
 11438 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi5EEELNS_7PinModeE1EEEvv
  25:mculib3/src/pin.h ****    }
 11439              		.loc 12 25 0
 11440 003a 034B     		ldr	r3, .L557+4
  26:mculib3/src/pin.h **** 
 11441              		.loc 12 26 0
 11442 003c 1800     		movs	r0, r3
 11443 003e BD46     		mov	sp, r7
 11444              		@ sp needed
 11445 0040 80BD     		pop	{r7, pc}
 11446              	.L558:
 11447 0042 C046     		.align	2
 11448              	.L557:
 11449 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin
 11450 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin
 11451              		.cfi_endproc
 11452              	.LFE4066:
 11454              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin
 11455              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 11456              		.align	2
 11459              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin:
 11460 0000 00000000 		.space	8
 11460      00000000 
 11461              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin
 11462              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 11463              		.align	2
 11466              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin:
 11467 0000 00000000 		.space	4
 11468              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDav,"axG",%progbits
 11469              		.align	1
 11470              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDav
 11471              		.syntax unified
 11472              		.code	16
 11473              		.thumb_func
 11474              		.fpu softvfp
 11476              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDav:
 11477              	.LFB4067:
  19:mculib3/src/pin.h ****    {
 11478              		.loc 12 19 0
 11479              		.cfi_startproc
 11480              		@ args = 0, pretend = 0, frame = 0
 11481              		@ frame_needed = 1, uses_anonymous_args = 0
 11482 0000 80B5     		push	{r7, lr}
 11483              	.LCFI621:
 11484              		.cfi_def_cfa_offset 8
 11485              		.cfi_offset 7, -8
 11486              		.cfi_offset 14, -4
 11487 0002 00AF     		add	r7, sp, #0
 11488              	.LCFI622:
 11489              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11490              		.loc 12 21 0
ARM GAS  /tmp/ccSySGVh.s 			page 281


 11491 0004 0F4B     		ldr	r3, .L562
 11492 0006 1B68     		ldr	r3, [r3]
 11493 0008 0122     		movs	r2, #1
 11494 000a 1340     		ands	r3, r2
 11495 000c 0AD1     		bne	.L560
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11496              		.loc 12 21 0 is_stmt 0 discriminator 1
 11497 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 11498 0012 0100     		movs	r1, r0
 11499 0014 0C4B     		ldr	r3, .L562+4
 11500 0016 0422     		movs	r2, #4
 11501 0018 1800     		movs	r0, r3
 11502 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 11503 001e 094B     		ldr	r3, .L562
 11504 0020 0122     		movs	r2, #1
 11505 0022 1A60     		str	r2, [r3]
 11506              	.L560:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 11507              		.loc 12 22 0 is_stmt 1
 11508 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 11509 0028 0300     		movs	r3, r0
 11510 002a 1800     		movs	r0, r3
 11511 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
  24:mculib3/src/pin.h ****       return pin;
 11512              		.loc 12 24 0
 11513 0030 054B     		ldr	r3, .L562+4
 11514 0032 1B68     		ldr	r3, [r3]
 11515 0034 1800     		movs	r0, r3
 11516 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi4EEELNS_7PinModeE1EEEvv
  25:mculib3/src/pin.h ****    }
 11517              		.loc 12 25 0
 11518 003a 034B     		ldr	r3, .L562+4
  26:mculib3/src/pin.h **** 
 11519              		.loc 12 26 0
 11520 003c 1800     		movs	r0, r3
 11521 003e BD46     		mov	sp, r7
 11522              		@ sp needed
 11523 0040 80BD     		pop	{r7, pc}
 11524              	.L563:
 11525 0042 C046     		.align	2
 11526              	.L562:
 11527 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin
 11528 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin
 11529              		.cfi_endproc
 11530              	.LFE4067:
 11532              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin
 11533              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 11534              		.align	2
 11537              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin:
 11538 0000 00000000 		.space	8
 11538      00000000 
 11539              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin
 11540              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 11541              		.align	2
 11544              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin:
 11545 0000 00000000 		.space	4
 11546              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDav,"axG",%progbits
ARM GAS  /tmp/ccSySGVh.s 			page 282


 11547              		.align	1
 11548              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDav
 11549              		.syntax unified
 11550              		.code	16
 11551              		.thumb_func
 11552              		.fpu softvfp
 11554              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDav:
 11555              	.LFB4068:
  19:mculib3/src/pin.h ****    {
 11556              		.loc 12 19 0
 11557              		.cfi_startproc
 11558              		@ args = 0, pretend = 0, frame = 0
 11559              		@ frame_needed = 1, uses_anonymous_args = 0
 11560 0000 80B5     		push	{r7, lr}
 11561              	.LCFI623:
 11562              		.cfi_def_cfa_offset 8
 11563              		.cfi_offset 7, -8
 11564              		.cfi_offset 14, -4
 11565 0002 00AF     		add	r7, sp, #0
 11566              	.LCFI624:
 11567              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11568              		.loc 12 21 0
 11569 0004 0F4B     		ldr	r3, .L567
 11570 0006 1B68     		ldr	r3, [r3]
 11571 0008 0122     		movs	r2, #1
 11572 000a 1340     		ands	r3, r2
 11573 000c 0AD1     		bne	.L565
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11574              		.loc 12 21 0 is_stmt 0 discriminator 1
 11575 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 11576 0012 0100     		movs	r1, r0
 11577 0014 0C4B     		ldr	r3, .L567+4
 11578 0016 0322     		movs	r2, #3
 11579 0018 1800     		movs	r0, r3
 11580 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 11581 001e 094B     		ldr	r3, .L567
 11582 0020 0122     		movs	r2, #1
 11583 0022 1A60     		str	r2, [r3]
 11584              	.L565:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 11585              		.loc 12 22 0 is_stmt 1
 11586 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 11587 0028 0300     		movs	r3, r0
 11588 002a 1800     		movs	r0, r3
 11589 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
  24:mculib3/src/pin.h ****       return pin;
 11590              		.loc 12 24 0
 11591 0030 054B     		ldr	r3, .L567+4
 11592 0032 1B68     		ldr	r3, [r3]
 11593 0034 1800     		movs	r0, r3
 11594 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi3EEELNS_7PinModeE1EEEvv
  25:mculib3/src/pin.h ****    }
 11595              		.loc 12 25 0
 11596 003a 034B     		ldr	r3, .L567+4
  26:mculib3/src/pin.h **** 
 11597              		.loc 12 26 0
ARM GAS  /tmp/ccSySGVh.s 			page 283


 11598 003c 1800     		movs	r0, r3
 11599 003e BD46     		mov	sp, r7
 11600              		@ sp needed
 11601 0040 80BD     		pop	{r7, pc}
 11602              	.L568:
 11603 0042 C046     		.align	2
 11604              	.L567:
 11605 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin
 11606 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin
 11607              		.cfi_endproc
 11608              	.LFE4068:
 11610              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin
 11611              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin,"awG",%no
 11612              		.align	2
 11615              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin:
 11616 0000 00000000 		.space	8
 11616      00000000 
 11617              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin
 11618              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin,"awG",%
 11619              		.align	2
 11622              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin:
 11623 0000 00000000 		.space	4
 11624              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDav,"axG",%progbit
 11625              		.align	1
 11626              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDav
 11627              		.syntax unified
 11628              		.code	16
 11629              		.thumb_func
 11630              		.fpu softvfp
 11632              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDav:
 11633              	.LFB4069:
  19:mculib3/src/pin.h ****    {
 11634              		.loc 12 19 0
 11635              		.cfi_startproc
 11636              		@ args = 0, pretend = 0, frame = 0
 11637              		@ frame_needed = 1, uses_anonymous_args = 0
 11638 0000 80B5     		push	{r7, lr}
 11639              	.LCFI625:
 11640              		.cfi_def_cfa_offset 8
 11641              		.cfi_offset 7, -8
 11642              		.cfi_offset 14, -4
 11643 0002 00AF     		add	r7, sp, #0
 11644              	.LCFI626:
 11645              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11646              		.loc 12 21 0
 11647 0004 0F4B     		ldr	r3, .L572
 11648 0006 1B68     		ldr	r3, [r3]
 11649 0008 0122     		movs	r2, #1
 11650 000a 1340     		ands	r3, r2
 11651 000c 0AD1     		bne	.L570
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11652              		.loc 12 21 0 is_stmt 0 discriminator 1
 11653 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 11654 0012 0100     		movs	r1, r0
 11655 0014 0C4B     		ldr	r3, .L572+4
 11656 0016 0F22     		movs	r2, #15
ARM GAS  /tmp/ccSySGVh.s 			page 284


 11657 0018 1800     		movs	r0, r3
 11658 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 11659 001e 094B     		ldr	r3, .L572
 11660 0020 0122     		movs	r2, #1
 11661 0022 1A60     		str	r2, [r3]
 11662              	.L570:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 11663              		.loc 12 22 0 is_stmt 1
 11664 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 11665 0028 0300     		movs	r3, r0
 11666 002a 1800     		movs	r0, r3
 11667 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
  24:mculib3/src/pin.h ****       return pin;
 11668              		.loc 12 24 0
 11669 0030 054B     		ldr	r3, .L572+4
 11670 0032 1B68     		ldr	r3, [r3]
 11671 0034 1800     		movs	r0, r3
 11672 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi15EEELNS_7PinModeE1EEEvv
  25:mculib3/src/pin.h ****    }
 11673              		.loc 12 25 0
 11674 003a 034B     		ldr	r3, .L572+4
  26:mculib3/src/pin.h **** 
 11675              		.loc 12 26 0
 11676 003c 1800     		movs	r0, r3
 11677 003e BD46     		mov	sp, r7
 11678              		@ sp needed
 11679 0040 80BD     		pop	{r7, pc}
 11680              	.L573:
 11681 0042 C046     		.align	2
 11682              	.L572:
 11683 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin
 11684 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin
 11685              		.cfi_endproc
 11686              	.LFE4069:
 11688              		.section	.text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_
 11689              		.align	1
 11690              		.weak	_Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi
 11691              		.syntax unified
 11692              		.code	16
 11693              		.thumb_func
 11694              		.fpu softvfp
 11696              	_Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2
 11697              	.LFB4061:
  41:mculib3/src/pin.h **** };
  42:mculib3/src/pin.h **** 
  43:mculib3/src/pin.h **** template<mcu::PinMode mode, class ... Pins>
  44:mculib3/src/pin.h **** meta::tuple_generate_t<Pin&, sizeof...(Pins)> make_pins ()
 11698              		.loc 12 44 0
 11699              		.cfi_startproc
 11700              		@ args = 0, pretend = 0, frame = 16
 11701              		@ frame_needed = 1, uses_anonymous_args = 0
 11702 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 11703              	.LCFI627:
 11704              		.cfi_def_cfa_offset 20
 11705              		.cfi_offset 4, -20
 11706              		.cfi_offset 5, -16
 11707              		.cfi_offset 6, -12
ARM GAS  /tmp/ccSySGVh.s 			page 285


 11708              		.cfi_offset 7, -8
 11709              		.cfi_offset 14, -4
 11710 0002 C646     		mov	lr, r8
 11711 0004 00B5     		push	{lr}
 11712              	.LCFI628:
 11713              		.cfi_def_cfa_offset 24
 11714              		.cfi_offset 8, -24
 11715 0006 8AB0     		sub	sp, sp, #40
 11716              	.LCFI629:
 11717              		.cfi_def_cfa_offset 64
 11718 0008 06AF     		add	r7, sp, #24
 11719              	.LCFI630:
 11720              		.cfi_def_cfa 7, 40
 11721 000a F860     		str	r0, [r7, #12]
  45:mculib3/src/pin.h **** {
  46:mculib3/src/pin.h ****    return std::tie(Pin::make<Pins, mode>()...);
 11722              		.loc 12 46 0
 11723 000c FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDav
 11724 0010 B860     		str	r0, [r7, #8]
 11725 0012 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDav
 11726 0016 7860     		str	r0, [r7, #4]
 11727 0018 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDav
 11728 001c 3860     		str	r0, [r7]
 11729 001e FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDav
 11730 0022 0400     		movs	r4, r0
 11731 0024 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDav
 11732 0028 0500     		movs	r5, r0
 11733 002a FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDav
 11734 002e 0600     		movs	r6, r0
 11735 0030 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDav
 11736 0034 8046     		mov	r8, r0
 11737 0036 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDav
 11738 003a 0300     		movs	r3, r0
 11739 003c F868     		ldr	r0, [r7, #12]
 11740 003e 0493     		str	r3, [sp, #16]
 11741 0040 4346     		mov	r3, r8
 11742 0042 0393     		str	r3, [sp, #12]
 11743 0044 0296     		str	r6, [sp, #8]
 11744 0046 0195     		str	r5, [sp, #4]
 11745 0048 0094     		str	r4, [sp]
 11746 004a 3B68     		ldr	r3, [r7]
 11747 004c 7A68     		ldr	r2, [r7, #4]
 11748 004e B968     		ldr	r1, [r7, #8]
 11749 0050 FFF7FEFF 		bl	_ZSt3tieIJ3PinS0_S0_S0_S0_S0_S0_S0_EESt5tupleIJDpRT_EES4_
  47:mculib3/src/pin.h **** }
 11750              		.loc 12 47 0
 11751 0054 F868     		ldr	r0, [r7, #12]
 11752 0056 BD46     		mov	sp, r7
 11753 0058 04B0     		add	sp, sp, #16
 11754              		@ sp needed
 11755 005a 04BC     		pop	{r2}
 11756 005c 9046     		mov	r8, r2
 11757 005e F0BD     		pop	{r4, r5, r6, r7, pc}
 11758              		.cfi_endproc
 11759              	.LFE4061:
 11761              		.weak	_Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi
 11762              		.thumb_set _Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3
ARM GAS  /tmp/ccSySGVh.s 			page 286


 11763              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
 11764              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin,"awG",%nob
 11765              		.align	2
 11768              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:
 11769 0000 00000000 		.space	8
 11769      00000000 
 11770              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
 11771              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin,"awG",%n
 11772              		.align	2
 11775              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:
 11776 0000 00000000 		.space	4
 11777              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDav,"axG",%progbits
 11778              		.align	1
 11779              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDav
 11780              		.syntax unified
 11781              		.code	16
 11782              		.thumb_func
 11783              		.fpu softvfp
 11785              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDav:
 11786              	.LFB4071:
  19:mculib3/src/pin.h ****    {
 11787              		.loc 12 19 0
 11788              		.cfi_startproc
 11789              		@ args = 0, pretend = 0, frame = 0
 11790              		@ frame_needed = 1, uses_anonymous_args = 0
 11791 0000 80B5     		push	{r7, lr}
 11792              	.LCFI631:
 11793              		.cfi_def_cfa_offset 8
 11794              		.cfi_offset 7, -8
 11795              		.cfi_offset 14, -4
 11796 0002 00AF     		add	r7, sp, #0
 11797              	.LCFI632:
 11798              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11799              		.loc 12 21 0
 11800 0004 0F4B     		ldr	r3, .L579
 11801 0006 1B68     		ldr	r3, [r3]
 11802 0008 0122     		movs	r2, #1
 11803 000a 1340     		ands	r3, r2
 11804 000c 0AD1     		bne	.L577
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11805              		.loc 12 21 0 is_stmt 0 discriminator 1
 11806 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 11807 0012 0100     		movs	r1, r0
 11808 0014 0C4B     		ldr	r3, .L579+4
 11809 0016 0922     		movs	r2, #9
 11810 0018 1800     		movs	r0, r3
 11811 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 11812 001e 094B     		ldr	r3, .L579
 11813 0020 0122     		movs	r2, #1
 11814 0022 1A60     		str	r2, [r3]
 11815              	.L577:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 11816              		.loc 12 22 0 is_stmt 1
 11817 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 11818 0028 0300     		movs	r3, r0
 11819 002a 1800     		movs	r0, r3
ARM GAS  /tmp/ccSySGVh.s 			page 287


 11820 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
  24:mculib3/src/pin.h ****       return pin;
 11821              		.loc 12 24 0
 11822 0030 054B     		ldr	r3, .L579+4
 11823 0032 1B68     		ldr	r3, [r3]
 11824 0034 1800     		movs	r0, r3
 11825 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi9EEELNS_7PinModeE0EEEvv
  25:mculib3/src/pin.h ****    }
 11826              		.loc 12 25 0
 11827 003a 034B     		ldr	r3, .L579+4
  26:mculib3/src/pin.h **** 
 11828              		.loc 12 26 0
 11829 003c 1800     		movs	r0, r3
 11830 003e BD46     		mov	sp, r7
 11831              		@ sp needed
 11832 0040 80BD     		pop	{r7, pc}
 11833              	.L580:
 11834 0042 C046     		.align	2
 11835              	.L579:
 11836 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
 11837 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
 11838              		.cfi_endproc
 11839              	.LFE4071:
 11841              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
 11842              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin,"awG",%nob
 11843              		.align	2
 11846              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:
 11847 0000 00000000 		.space	8
 11847      00000000 
 11848              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
 11849              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin,"awG",%n
 11850              		.align	2
 11853              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:
 11854 0000 00000000 		.space	4
 11855              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDav,"axG",%progbits
 11856              		.align	1
 11857              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDav
 11858              		.syntax unified
 11859              		.code	16
 11860              		.thumb_func
 11861              		.fpu softvfp
 11863              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDav:
 11864              	.LFB4072:
  19:mculib3/src/pin.h ****    {
 11865              		.loc 12 19 0
 11866              		.cfi_startproc
 11867              		@ args = 0, pretend = 0, frame = 0
 11868              		@ frame_needed = 1, uses_anonymous_args = 0
 11869 0000 80B5     		push	{r7, lr}
 11870              	.LCFI633:
 11871              		.cfi_def_cfa_offset 8
 11872              		.cfi_offset 7, -8
 11873              		.cfi_offset 14, -4
 11874 0002 00AF     		add	r7, sp, #0
 11875              	.LCFI634:
 11876              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
ARM GAS  /tmp/ccSySGVh.s 			page 288


 11877              		.loc 12 21 0
 11878 0004 0F4B     		ldr	r3, .L584
 11879 0006 1B68     		ldr	r3, [r3]
 11880 0008 0122     		movs	r2, #1
 11881 000a 1340     		ands	r3, r2
 11882 000c 0AD1     		bne	.L582
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11883              		.loc 12 21 0 is_stmt 0 discriminator 1
 11884 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 11885 0012 0100     		movs	r1, r0
 11886 0014 0C4B     		ldr	r3, .L584+4
 11887 0016 0822     		movs	r2, #8
 11888 0018 1800     		movs	r0, r3
 11889 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 11890 001e 094B     		ldr	r3, .L584
 11891 0020 0122     		movs	r2, #1
 11892 0022 1A60     		str	r2, [r3]
 11893              	.L582:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 11894              		.loc 12 22 0 is_stmt 1
 11895 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 11896 0028 0300     		movs	r3, r0
 11897 002a 1800     		movs	r0, r3
 11898 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
  24:mculib3/src/pin.h ****       return pin;
 11899              		.loc 12 24 0
 11900 0030 054B     		ldr	r3, .L584+4
 11901 0032 1B68     		ldr	r3, [r3]
 11902 0034 1800     		movs	r0, r3
 11903 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi8EEELNS_7PinModeE0EEEvv
  25:mculib3/src/pin.h ****    }
 11904              		.loc 12 25 0
 11905 003a 034B     		ldr	r3, .L584+4
  26:mculib3/src/pin.h **** 
 11906              		.loc 12 26 0
 11907 003c 1800     		movs	r0, r3
 11908 003e BD46     		mov	sp, r7
 11909              		@ sp needed
 11910 0040 80BD     		pop	{r7, pc}
 11911              	.L585:
 11912 0042 C046     		.align	2
 11913              	.L584:
 11914 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
 11915 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
 11916              		.cfi_endproc
 11917              	.LFE4072:
 11919              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
 11920              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin,"awG",%no
 11921              		.align	2
 11924              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:
 11925 0000 00000000 		.space	8
 11925      00000000 
 11926              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
 11927              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin,"awG",%
 11928              		.align	2
 11931              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:
 11932 0000 00000000 		.space	4
ARM GAS  /tmp/ccSySGVh.s 			page 289


 11933              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDav,"axG",%progbit
 11934              		.align	1
 11935              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDav
 11936              		.syntax unified
 11937              		.code	16
 11938              		.thumb_func
 11939              		.fpu softvfp
 11941              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDav:
 11942              	.LFB4073:
  19:mculib3/src/pin.h ****    {
 11943              		.loc 12 19 0
 11944              		.cfi_startproc
 11945              		@ args = 0, pretend = 0, frame = 0
 11946              		@ frame_needed = 1, uses_anonymous_args = 0
 11947 0000 80B5     		push	{r7, lr}
 11948              	.LCFI635:
 11949              		.cfi_def_cfa_offset 8
 11950              		.cfi_offset 7, -8
 11951              		.cfi_offset 14, -4
 11952 0002 00AF     		add	r7, sp, #0
 11953              	.LCFI636:
 11954              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11955              		.loc 12 21 0
 11956 0004 0F4B     		ldr	r3, .L589
 11957 0006 1B68     		ldr	r3, [r3]
 11958 0008 0122     		movs	r2, #1
 11959 000a 1340     		ands	r3, r2
 11960 000c 0AD1     		bne	.L587
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 11961              		.loc 12 21 0 is_stmt 0 discriminator 1
 11962 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 11963 0012 0100     		movs	r1, r0
 11964 0014 0C4B     		ldr	r3, .L589+4
 11965 0016 0F22     		movs	r2, #15
 11966 0018 1800     		movs	r0, r3
 11967 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 11968 001e 094B     		ldr	r3, .L589
 11969 0020 0122     		movs	r2, #1
 11970 0022 1A60     		str	r2, [r3]
 11971              	.L587:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 11972              		.loc 12 22 0 is_stmt 1
 11973 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 11974 0028 0300     		movs	r3, r0
 11975 002a 1800     		movs	r0, r3
 11976 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
  24:mculib3/src/pin.h ****       return pin;
 11977              		.loc 12 24 0
 11978 0030 054B     		ldr	r3, .L589+4
 11979 0032 1B68     		ldr	r3, [r3]
 11980 0034 1800     		movs	r0, r3
 11981 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi15EEELNS_7PinModeE0EEEvv
  25:mculib3/src/pin.h ****    }
 11982              		.loc 12 25 0
 11983 003a 034B     		ldr	r3, .L589+4
  26:mculib3/src/pin.h **** 
ARM GAS  /tmp/ccSySGVh.s 			page 290


 11984              		.loc 12 26 0
 11985 003c 1800     		movs	r0, r3
 11986 003e BD46     		mov	sp, r7
 11987              		@ sp needed
 11988 0040 80BD     		pop	{r7, pc}
 11989              	.L590:
 11990 0042 C046     		.align	2
 11991              	.L589:
 11992 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
 11993 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
 11994              		.cfi_endproc
 11995              	.LFE4073:
 11997              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
 11998              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin,"awG",%no
 11999              		.align	2
 12002              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:
 12003 0000 00000000 		.space	8
 12003      00000000 
 12004              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
 12005              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin,"awG",%
 12006              		.align	2
 12009              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:
 12010 0000 00000000 		.space	4
 12011              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDav,"axG",%progbit
 12012              		.align	1
 12013              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDav
 12014              		.syntax unified
 12015              		.code	16
 12016              		.thumb_func
 12017              		.fpu softvfp
 12019              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDav:
 12020              	.LFB4074:
  19:mculib3/src/pin.h ****    {
 12021              		.loc 12 19 0
 12022              		.cfi_startproc
 12023              		@ args = 0, pretend = 0, frame = 0
 12024              		@ frame_needed = 1, uses_anonymous_args = 0
 12025 0000 80B5     		push	{r7, lr}
 12026              	.LCFI637:
 12027              		.cfi_def_cfa_offset 8
 12028              		.cfi_offset 7, -8
 12029              		.cfi_offset 14, -4
 12030 0002 00AF     		add	r7, sp, #0
 12031              	.LCFI638:
 12032              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 12033              		.loc 12 21 0
 12034 0004 0F4B     		ldr	r3, .L594
 12035 0006 1B68     		ldr	r3, [r3]
 12036 0008 0122     		movs	r2, #1
 12037 000a 1340     		ands	r3, r2
 12038 000c 0AD1     		bne	.L592
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 12039              		.loc 12 21 0 is_stmt 0 discriminator 1
 12040 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 12041 0012 0100     		movs	r1, r0
 12042 0014 0C4B     		ldr	r3, .L594+4
ARM GAS  /tmp/ccSySGVh.s 			page 291


 12043 0016 0E22     		movs	r2, #14
 12044 0018 1800     		movs	r0, r3
 12045 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 12046 001e 094B     		ldr	r3, .L594
 12047 0020 0122     		movs	r2, #1
 12048 0022 1A60     		str	r2, [r3]
 12049              	.L592:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 12050              		.loc 12 22 0 is_stmt 1
 12051 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 12052 0028 0300     		movs	r3, r0
 12053 002a 1800     		movs	r0, r3
 12054 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
  24:mculib3/src/pin.h ****       return pin;
 12055              		.loc 12 24 0
 12056 0030 054B     		ldr	r3, .L594+4
 12057 0032 1B68     		ldr	r3, [r3]
 12058 0034 1800     		movs	r0, r3
 12059 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi14EEELNS_7PinModeE0EEEvv
  25:mculib3/src/pin.h ****    }
 12060              		.loc 12 25 0
 12061 003a 034B     		ldr	r3, .L594+4
  26:mculib3/src/pin.h **** 
 12062              		.loc 12 26 0
 12063 003c 1800     		movs	r0, r3
 12064 003e BD46     		mov	sp, r7
 12065              		@ sp needed
 12066 0040 80BD     		pop	{r7, pc}
 12067              	.L595:
 12068 0042 C046     		.align	2
 12069              	.L594:
 12070 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
 12071 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
 12072              		.cfi_endproc
 12073              	.LFE4074:
 12075              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin
 12076              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin,"awG",%no
 12077              		.align	2
 12080              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin:
 12081 0000 00000000 		.space	8
 12081      00000000 
 12082              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin
 12083              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin,"awG",%
 12084              		.align	2
 12087              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin:
 12088 0000 00000000 		.space	4
 12089              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDav,"axG",%progbit
 12090              		.align	1
 12091              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDav
 12092              		.syntax unified
 12093              		.code	16
 12094              		.thumb_func
 12095              		.fpu softvfp
 12097              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDav:
 12098              	.LFB4075:
  19:mculib3/src/pin.h ****    {
 12099              		.loc 12 19 0
ARM GAS  /tmp/ccSySGVh.s 			page 292


 12100              		.cfi_startproc
 12101              		@ args = 0, pretend = 0, frame = 0
 12102              		@ frame_needed = 1, uses_anonymous_args = 0
 12103 0000 80B5     		push	{r7, lr}
 12104              	.LCFI639:
 12105              		.cfi_def_cfa_offset 8
 12106              		.cfi_offset 7, -8
 12107              		.cfi_offset 14, -4
 12108 0002 00AF     		add	r7, sp, #0
 12109              	.LCFI640:
 12110              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 12111              		.loc 12 21 0
 12112 0004 0F4B     		ldr	r3, .L599
 12113 0006 1B68     		ldr	r3, [r3]
 12114 0008 0122     		movs	r2, #1
 12115 000a 1340     		ands	r3, r2
 12116 000c 0AD1     		bne	.L597
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 12117              		.loc 12 21 0 is_stmt 0 discriminator 1
 12118 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 12119 0012 0100     		movs	r1, r0
 12120 0014 0C4B     		ldr	r3, .L599+4
 12121 0016 0D22     		movs	r2, #13
 12122 0018 1800     		movs	r0, r3
 12123 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 12124 001e 094B     		ldr	r3, .L599
 12125 0020 0122     		movs	r2, #1
 12126 0022 1A60     		str	r2, [r3]
 12127              	.L597:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 12128              		.loc 12 22 0 is_stmt 1
 12129 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 12130 0028 0300     		movs	r3, r0
 12131 002a 1800     		movs	r0, r3
 12132 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
  24:mculib3/src/pin.h ****       return pin;
 12133              		.loc 12 24 0
 12134 0030 054B     		ldr	r3, .L599+4
 12135 0032 1B68     		ldr	r3, [r3]
 12136 0034 1800     		movs	r0, r3
 12137 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi13EEELNS_7PinModeE0EEEvv
  25:mculib3/src/pin.h ****    }
 12138              		.loc 12 25 0
 12139 003a 034B     		ldr	r3, .L599+4
  26:mculib3/src/pin.h **** 
 12140              		.loc 12 26 0
 12141 003c 1800     		movs	r0, r3
 12142 003e BD46     		mov	sp, r7
 12143              		@ sp needed
 12144 0040 80BD     		pop	{r7, pc}
 12145              	.L600:
 12146 0042 C046     		.align	2
 12147              	.L599:
 12148 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin
 12149 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin
 12150              		.cfi_endproc
ARM GAS  /tmp/ccSySGVh.s 			page 293


 12151              	.LFE4075:
 12153              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin
 12154              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin,"awG",%no
 12155              		.align	2
 12158              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin:
 12159 0000 00000000 		.space	8
 12159      00000000 
 12160              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin
 12161              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin,"awG",%
 12162              		.align	2
 12165              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin:
 12166 0000 00000000 		.space	4
 12167              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDav,"axG",%progbit
 12168              		.align	1
 12169              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDav
 12170              		.syntax unified
 12171              		.code	16
 12172              		.thumb_func
 12173              		.fpu softvfp
 12175              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDav:
 12176              	.LFB4076:
  19:mculib3/src/pin.h ****    {
 12177              		.loc 12 19 0
 12178              		.cfi_startproc
 12179              		@ args = 0, pretend = 0, frame = 0
 12180              		@ frame_needed = 1, uses_anonymous_args = 0
 12181 0000 80B5     		push	{r7, lr}
 12182              	.LCFI641:
 12183              		.cfi_def_cfa_offset 8
 12184              		.cfi_offset 7, -8
 12185              		.cfi_offset 14, -4
 12186 0002 00AF     		add	r7, sp, #0
 12187              	.LCFI642:
 12188              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 12189              		.loc 12 21 0
 12190 0004 0F4B     		ldr	r3, .L604
 12191 0006 1B68     		ldr	r3, [r3]
 12192 0008 0122     		movs	r2, #1
 12193 000a 1340     		ands	r3, r2
 12194 000c 0AD1     		bne	.L602
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 12195              		.loc 12 21 0 is_stmt 0 discriminator 1
 12196 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 12197 0012 0100     		movs	r1, r0
 12198 0014 0C4B     		ldr	r3, .L604+4
 12199 0016 0C22     		movs	r2, #12
 12200 0018 1800     		movs	r0, r3
 12201 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 12202 001e 094B     		ldr	r3, .L604
 12203 0020 0122     		movs	r2, #1
 12204 0022 1A60     		str	r2, [r3]
 12205              	.L602:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 12206              		.loc 12 22 0 is_stmt 1
 12207 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 12208 0028 0300     		movs	r3, r0
ARM GAS  /tmp/ccSySGVh.s 			page 294


 12209 002a 1800     		movs	r0, r3
 12210 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
  24:mculib3/src/pin.h ****       return pin;
 12211              		.loc 12 24 0
 12212 0030 054B     		ldr	r3, .L604+4
 12213 0032 1B68     		ldr	r3, [r3]
 12214 0034 1800     		movs	r0, r3
 12215 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi12EEELNS_7PinModeE0EEEvv
  25:mculib3/src/pin.h ****    }
 12216              		.loc 12 25 0
 12217 003a 034B     		ldr	r3, .L604+4
  26:mculib3/src/pin.h **** 
 12218              		.loc 12 26 0
 12219 003c 1800     		movs	r0, r3
 12220 003e BD46     		mov	sp, r7
 12221              		@ sp needed
 12222 0040 80BD     		pop	{r7, pc}
 12223              	.L605:
 12224 0042 C046     		.align	2
 12225              	.L604:
 12226 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin
 12227 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin
 12228              		.cfi_endproc
 12229              	.LFE4076:
 12231              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin
 12232              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin,"awG",%no
 12233              		.align	2
 12236              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin:
 12237 0000 00000000 		.space	8
 12237      00000000 
 12238              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin
 12239              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin,"awG",%
 12240              		.align	2
 12243              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin:
 12244 0000 00000000 		.space	4
 12245              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDav,"axG",%progbit
 12246              		.align	1
 12247              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDav
 12248              		.syntax unified
 12249              		.code	16
 12250              		.thumb_func
 12251              		.fpu softvfp
 12253              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDav:
 12254              	.LFB4077:
  19:mculib3/src/pin.h ****    {
 12255              		.loc 12 19 0
 12256              		.cfi_startproc
 12257              		@ args = 0, pretend = 0, frame = 0
 12258              		@ frame_needed = 1, uses_anonymous_args = 0
 12259 0000 80B5     		push	{r7, lr}
 12260              	.LCFI643:
 12261              		.cfi_def_cfa_offset 8
 12262              		.cfi_offset 7, -8
 12263              		.cfi_offset 14, -4
 12264 0002 00AF     		add	r7, sp, #0
 12265              	.LCFI644:
 12266              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccSySGVh.s 			page 295


  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 12267              		.loc 12 21 0
 12268 0004 0F4B     		ldr	r3, .L609
 12269 0006 1B68     		ldr	r3, [r3]
 12270 0008 0122     		movs	r2, #1
 12271 000a 1340     		ands	r3, r2
 12272 000c 0AD1     		bne	.L607
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 12273              		.loc 12 21 0 is_stmt 0 discriminator 1
 12274 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 12275 0012 0100     		movs	r1, r0
 12276 0014 0C4B     		ldr	r3, .L609+4
 12277 0016 0B22     		movs	r2, #11
 12278 0018 1800     		movs	r0, r3
 12279 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 12280 001e 094B     		ldr	r3, .L609
 12281 0020 0122     		movs	r2, #1
 12282 0022 1A60     		str	r2, [r3]
 12283              	.L607:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 12284              		.loc 12 22 0 is_stmt 1
 12285 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 12286 0028 0300     		movs	r3, r0
 12287 002a 1800     		movs	r0, r3
 12288 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
  24:mculib3/src/pin.h ****       return pin;
 12289              		.loc 12 24 0
 12290 0030 054B     		ldr	r3, .L609+4
 12291 0032 1B68     		ldr	r3, [r3]
 12292 0034 1800     		movs	r0, r3
 12293 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi11EEELNS_7PinModeE0EEEvv
  25:mculib3/src/pin.h ****    }
 12294              		.loc 12 25 0
 12295 003a 034B     		ldr	r3, .L609+4
  26:mculib3/src/pin.h **** 
 12296              		.loc 12 26 0
 12297 003c 1800     		movs	r0, r3
 12298 003e BD46     		mov	sp, r7
 12299              		@ sp needed
 12300 0040 80BD     		pop	{r7, pc}
 12301              	.L610:
 12302 0042 C046     		.align	2
 12303              	.L609:
 12304 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin
 12305 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin
 12306              		.cfi_endproc
 12307              	.LFE4077:
 12309              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin
 12310              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin,"awG",%no
 12311              		.align	2
 12314              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin:
 12315 0000 00000000 		.space	8
 12315      00000000 
 12316              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin
 12317              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin,"awG",%
 12318              		.align	2
 12321              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin:
ARM GAS  /tmp/ccSySGVh.s 			page 296


 12322 0000 00000000 		.space	4
 12323              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDav,"axG",%progbit
 12324              		.align	1
 12325              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDav
 12326              		.syntax unified
 12327              		.code	16
 12328              		.thumb_func
 12329              		.fpu softvfp
 12331              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDav:
 12332              	.LFB4078:
  19:mculib3/src/pin.h ****    {
 12333              		.loc 12 19 0
 12334              		.cfi_startproc
 12335              		@ args = 0, pretend = 0, frame = 0
 12336              		@ frame_needed = 1, uses_anonymous_args = 0
 12337 0000 80B5     		push	{r7, lr}
 12338              	.LCFI645:
 12339              		.cfi_def_cfa_offset 8
 12340              		.cfi_offset 7, -8
 12341              		.cfi_offset 14, -4
 12342 0002 00AF     		add	r7, sp, #0
 12343              	.LCFI646:
 12344              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 12345              		.loc 12 21 0
 12346 0004 0F4B     		ldr	r3, .L614
 12347 0006 1B68     		ldr	r3, [r3]
 12348 0008 0122     		movs	r2, #1
 12349 000a 1340     		ands	r3, r2
 12350 000c 0AD1     		bne	.L612
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 12351              		.loc 12 21 0 is_stmt 0 discriminator 1
 12352 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 12353 0012 0100     		movs	r1, r0
 12354 0014 0C4B     		ldr	r3, .L614+4
 12355 0016 0A22     		movs	r2, #10
 12356 0018 1800     		movs	r0, r3
 12357 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 12358 001e 094B     		ldr	r3, .L614
 12359 0020 0122     		movs	r2, #1
 12360 0022 1A60     		str	r2, [r3]
 12361              	.L612:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 12362              		.loc 12 22 0 is_stmt 1
 12363 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 12364 0028 0300     		movs	r3, r0
 12365 002a 1800     		movs	r0, r3
 12366 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
  24:mculib3/src/pin.h ****       return pin;
 12367              		.loc 12 24 0
 12368 0030 054B     		ldr	r3, .L614+4
 12369 0032 1B68     		ldr	r3, [r3]
 12370 0034 1800     		movs	r0, r3
 12371 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi10EEELNS_7PinModeE0EEEvv
  25:mculib3/src/pin.h ****    }
 12372              		.loc 12 25 0
 12373 003a 034B     		ldr	r3, .L614+4
ARM GAS  /tmp/ccSySGVh.s 			page 297


  26:mculib3/src/pin.h **** 
 12374              		.loc 12 26 0
 12375 003c 1800     		movs	r0, r3
 12376 003e BD46     		mov	sp, r7
 12377              		@ sp needed
 12378 0040 80BD     		pop	{r7, pc}
 12379              	.L615:
 12380 0042 C046     		.align	2
 12381              	.L614:
 12382 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin
 12383 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin
 12384              		.cfi_endproc
 12385              	.LFE4078:
 12387              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin
 12388              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin,"awG",%nob
 12389              		.align	2
 12392              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin:
 12393 0000 00000000 		.space	8
 12393      00000000 
 12394              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin
 12395              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin,"awG",%n
 12396              		.align	2
 12399              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin:
 12400 0000 00000000 		.space	4
 12401              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDav,"axG",%progbits
 12402              		.align	1
 12403              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDav
 12404              		.syntax unified
 12405              		.code	16
 12406              		.thumb_func
 12407              		.fpu softvfp
 12409              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDav:
 12410              	.LFB4079:
  19:mculib3/src/pin.h ****    {
 12411              		.loc 12 19 0
 12412              		.cfi_startproc
 12413              		@ args = 0, pretend = 0, frame = 0
 12414              		@ frame_needed = 1, uses_anonymous_args = 0
 12415 0000 80B5     		push	{r7, lr}
 12416              	.LCFI647:
 12417              		.cfi_def_cfa_offset 8
 12418              		.cfi_offset 7, -8
 12419              		.cfi_offset 14, -4
 12420 0002 00AF     		add	r7, sp, #0
 12421              	.LCFI648:
 12422              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 12423              		.loc 12 21 0
 12424 0004 0F4B     		ldr	r3, .L619
 12425 0006 1B68     		ldr	r3, [r3]
 12426 0008 0122     		movs	r2, #1
 12427 000a 1340     		ands	r3, r2
 12428 000c 0AD1     		bne	.L617
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 12429              		.loc 12 21 0 is_stmt 0 discriminator 1
 12430 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 12431 0012 0100     		movs	r1, r0
ARM GAS  /tmp/ccSySGVh.s 			page 298


 12432 0014 0C4B     		ldr	r3, .L619+4
 12433 0016 0222     		movs	r2, #2
 12434 0018 1800     		movs	r0, r3
 12435 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 12436 001e 094B     		ldr	r3, .L619
 12437 0020 0122     		movs	r2, #1
 12438 0022 1A60     		str	r2, [r3]
 12439              	.L617:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 12440              		.loc 12 22 0 is_stmt 1
 12441 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 12442 0028 0300     		movs	r3, r0
 12443 002a 1800     		movs	r0, r3
 12444 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
  24:mculib3/src/pin.h ****       return pin;
 12445              		.loc 12 24 0
 12446 0030 054B     		ldr	r3, .L619+4
 12447 0032 1B68     		ldr	r3, [r3]
 12448 0034 1800     		movs	r0, r3
 12449 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi2EEELNS_7PinModeE0EEEvv
  25:mculib3/src/pin.h ****    }
 12450              		.loc 12 25 0
 12451 003a 034B     		ldr	r3, .L619+4
  26:mculib3/src/pin.h **** 
 12452              		.loc 12 26 0
 12453 003c 1800     		movs	r0, r3
 12454 003e BD46     		mov	sp, r7
 12455              		@ sp needed
 12456 0040 80BD     		pop	{r7, pc}
 12457              	.L620:
 12458 0042 C046     		.align	2
 12459              	.L619:
 12460 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin
 12461 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin
 12462              		.cfi_endproc
 12463              	.LFE4079:
 12465              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin
 12466              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin,"awG",%nob
 12467              		.align	2
 12470              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin:
 12471 0000 00000000 		.space	8
 12471      00000000 
 12472              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin
 12473              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin,"awG",%n
 12474              		.align	2
 12477              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin:
 12478 0000 00000000 		.space	4
 12479              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDav,"axG",%progbits
 12480              		.align	1
 12481              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDav
 12482              		.syntax unified
 12483              		.code	16
 12484              		.thumb_func
 12485              		.fpu softvfp
 12487              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDav:
 12488              	.LFB4080:
  19:mculib3/src/pin.h ****    {
ARM GAS  /tmp/ccSySGVh.s 			page 299


 12489              		.loc 12 19 0
 12490              		.cfi_startproc
 12491              		@ args = 0, pretend = 0, frame = 0
 12492              		@ frame_needed = 1, uses_anonymous_args = 0
 12493 0000 80B5     		push	{r7, lr}
 12494              	.LCFI649:
 12495              		.cfi_def_cfa_offset 8
 12496              		.cfi_offset 7, -8
 12497              		.cfi_offset 14, -4
 12498 0002 00AF     		add	r7, sp, #0
 12499              	.LCFI650:
 12500              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 12501              		.loc 12 21 0
 12502 0004 0F4B     		ldr	r3, .L624
 12503 0006 1B68     		ldr	r3, [r3]
 12504 0008 0122     		movs	r2, #1
 12505 000a 1340     		ands	r3, r2
 12506 000c 0AD1     		bne	.L622
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 12507              		.loc 12 21 0 is_stmt 0 discriminator 1
 12508 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 12509 0012 0100     		movs	r1, r0
 12510 0014 0C4B     		ldr	r3, .L624+4
 12511 0016 0122     		movs	r2, #1
 12512 0018 1800     		movs	r0, r3
 12513 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 12514 001e 094B     		ldr	r3, .L624
 12515 0020 0122     		movs	r2, #1
 12516 0022 1A60     		str	r2, [r3]
 12517              	.L622:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 12518              		.loc 12 22 0 is_stmt 1
 12519 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 12520 0028 0300     		movs	r3, r0
 12521 002a 1800     		movs	r0, r3
 12522 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
  24:mculib3/src/pin.h ****       return pin;
 12523              		.loc 12 24 0
 12524 0030 054B     		ldr	r3, .L624+4
 12525 0032 1B68     		ldr	r3, [r3]
 12526 0034 1800     		movs	r0, r3
 12527 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi1EEELNS_7PinModeE0EEEvv
  25:mculib3/src/pin.h ****    }
 12528              		.loc 12 25 0
 12529 003a 034B     		ldr	r3, .L624+4
  26:mculib3/src/pin.h **** 
 12530              		.loc 12 26 0
 12531 003c 1800     		movs	r0, r3
 12532 003e BD46     		mov	sp, r7
 12533              		@ sp needed
 12534 0040 80BD     		pop	{r7, pc}
 12535              	.L625:
 12536 0042 C046     		.align	2
 12537              	.L624:
 12538 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin
 12539 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin
ARM GAS  /tmp/ccSySGVh.s 			page 300


 12540              		.cfi_endproc
 12541              	.LFE4080:
 12543              		.section	.text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_
 12544              		.align	1
 12545              		.weak	_Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi
 12546              		.syntax unified
 12547              		.code	16
 12548              		.thumb_func
 12549              		.fpu softvfp
 12551              	_Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS
 12552              	.LFB4070:
  44:mculib3/src/pin.h **** {
 12553              		.loc 12 44 0
 12554              		.cfi_startproc
 12555              		@ args = 0, pretend = 0, frame = 16
 12556              		@ frame_needed = 1, uses_anonymous_args = 0
 12557 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 12558              	.LCFI651:
 12559              		.cfi_def_cfa_offset 20
 12560              		.cfi_offset 4, -20
 12561              		.cfi_offset 5, -16
 12562              		.cfi_offset 6, -12
 12563              		.cfi_offset 7, -8
 12564              		.cfi_offset 14, -4
 12565 0002 D646     		mov	lr, r10
 12566 0004 4F46     		mov	r7, r9
 12567 0006 4646     		mov	r6, r8
 12568 0008 C0B5     		push	{r6, r7, lr}
 12569              	.LCFI652:
 12570              		.cfi_def_cfa_offset 32
 12571              		.cfi_offset 8, -32
 12572              		.cfi_offset 9, -28
 12573              		.cfi_offset 10, -24
 12574 000a 8CB0     		sub	sp, sp, #48
 12575              	.LCFI653:
 12576              		.cfi_def_cfa_offset 80
 12577 000c 08AF     		add	r7, sp, #32
 12578              	.LCFI654:
 12579              		.cfi_def_cfa 7, 48
 12580 000e F860     		str	r0, [r7, #12]
  46:mculib3/src/pin.h **** }
 12581              		.loc 12 46 0
 12582 0010 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDav
 12583 0014 B860     		str	r0, [r7, #8]
 12584 0016 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDav
 12585 001a 7860     		str	r0, [r7, #4]
 12586 001c FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDav
 12587 0020 3860     		str	r0, [r7]
 12588 0022 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDav
 12589 0026 0400     		movs	r4, r0
 12590 0028 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDav
 12591 002c 0500     		movs	r5, r0
 12592 002e FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDav
 12593 0032 0600     		movs	r6, r0
 12594 0034 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDav
 12595 0038 8046     		mov	r8, r0
 12596 003a FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDav
ARM GAS  /tmp/ccSySGVh.s 			page 301


 12597 003e 8146     		mov	r9, r0
 12598 0040 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDav
 12599 0044 8246     		mov	r10, r0
 12600 0046 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDav
 12601 004a 0300     		movs	r3, r0
 12602 004c F868     		ldr	r0, [r7, #12]
 12603 004e 0693     		str	r3, [sp, #24]
 12604 0050 5346     		mov	r3, r10
 12605 0052 0593     		str	r3, [sp, #20]
 12606 0054 4B46     		mov	r3, r9
 12607 0056 0493     		str	r3, [sp, #16]
 12608 0058 4346     		mov	r3, r8
 12609 005a 0393     		str	r3, [sp, #12]
 12610 005c 0296     		str	r6, [sp, #8]
 12611 005e 0195     		str	r5, [sp, #4]
 12612 0060 0094     		str	r4, [sp]
 12613 0062 3B68     		ldr	r3, [r7]
 12614 0064 7A68     		ldr	r2, [r7, #4]
 12615 0066 B968     		ldr	r1, [r7, #8]
 12616 0068 FFF7FEFF 		bl	_ZSt3tieIJ3PinS0_S0_S0_S0_S0_S0_S0_S0_S0_EESt5tupleIJDpRT_EES4_
 12617              		.loc 12 47 0
 12618 006c F868     		ldr	r0, [r7, #12]
 12619 006e BD46     		mov	sp, r7
 12620 0070 04B0     		add	sp, sp, #16
 12621              		@ sp needed
 12622 0072 1CBC     		pop	{r2, r3, r4}
 12623 0074 9046     		mov	r8, r2
 12624 0076 9946     		mov	r9, r3
 12625 0078 A246     		mov	r10, r4
 12626 007a F0BD     		pop	{r4, r5, r6, r7, pc}
 12627              		.cfi_endproc
 12628              	.LFE4070:
 12630              		.weak	_Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi
 12631              		.thumb_set _Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3
 12632              		.section	.text._ZN3mcu5USART17pin_static_assertILNS_6PeriphE6ENS_4Pin_ILS2_1ELi2EEENS3_ILS2_1ELi3E
 12633              		.align	1
 12634              		.weak	_ZN3mcu5USART17pin_static_assertILNS_6PeriphE6ENS_4Pin_ILS2_1ELi2EEENS3_ILS2_1ELi3EEEEEvv
 12635              		.syntax unified
 12636              		.code	16
 12637              		.thumb_func
 12638              		.fpu softvfp
 12640              	_ZN3mcu5USART17pin_static_assertILNS_6PeriphE6ENS_4Pin_ILS2_1ELi2EEENS3_ILS2_1ELi3EEEEEvv:
 12641              	.LFB4081:
 122:mculib3/src/periph/usart_f0.h **** 
 123:mculib3/src/periph/usart_f0.h **** 
 124:mculib3/src/periph/usart_f0.h **** template <class Pin> constexpr PinMode USART::pin_mode()
 125:mculib3/src/periph/usart_f0.h **** {
 126:mculib3/src/periph/usart_f0.h ****    if      constexpr (std::is_same_v<Pin, PA9> or std::is_same_v<Pin, PA10>) return PinMode::Altern
 127:mculib3/src/periph/usart_f0.h ****    else if constexpr (std::is_same_v<Pin, PB6> or std::is_same_v<Pin, PB7>)  return PinMode::Altern
 128:mculib3/src/periph/usart_f0.h ****    else if constexpr (std::is_same_v<Pin, PA2> or std::is_same_v<Pin, PA3>)  return PinMode::Altern
 129:mculib3/src/periph/usart_f0.h ****    else static_assert (always_false_v<Pin>, "   class
 130:mculib3/src/periph/usart_f0.h **** }
 131:mculib3/src/periph/usart_f0.h **** 
 132:mculib3/src/periph/usart_f0.h **** 
 133:mculib3/src/periph/usart_f0.h **** template<class Pin> constexpr Periph USART::default_stream()
 134:mculib3/src/periph/usart_f0.h **** {
 135:mculib3/src/periph/usart_f0.h ****    if      constexpr (std::is_same_v<Pin, PA9>  or std::is_same_v<Pin, PB6> or std::is_same_v<Pin, 
ARM GAS  /tmp/ccSySGVh.s 			page 302


 136:mculib3/src/periph/usart_f0.h ****    else if constexpr (std::is_same_v<Pin, PA10> or std::is_same_v<Pin, PB7> or std::is_same_v<Pin, 
 137:mculib3/src/periph/usart_f0.h ****    else static_assert (always_false_v<Pin>, "   class
 138:mculib3/src/periph/usart_f0.h **** }
 139:mculib3/src/periph/usart_f0.h **** 
 140:mculib3/src/periph/usart_f0.h **** 
 141:mculib3/src/periph/usart_f0.h **** template<Periph usart, class TXpin, class RXpin> void USART::pin_static_assert()
 12642              		.loc 13 141 0
 12643              		.cfi_startproc
 12644              		@ args = 0, pretend = 0, frame = 0
 12645              		@ frame_needed = 1, uses_anonymous_args = 0
 12646 0000 80B5     		push	{r7, lr}
 12647              	.LCFI655:
 12648              		.cfi_def_cfa_offset 8
 12649              		.cfi_offset 7, -8
 12650              		.cfi_offset 14, -4
 12651 0002 00AF     		add	r7, sp, #0
 12652              	.LCFI656:
 12653              		.cfi_def_cfa_register 7
 142:mculib3/src/periph/usart_f0.h **** {
 143:mculib3/src/periph/usart_f0.h ****    if constexpr (usart == Periph::USART1) {
 144:mculib3/src/periph/usart_f0.h ****       static_assert (
 145:mculib3/src/periph/usart_f0.h ****             (std::is_same_v<TXpin, PA9> and std::is_same_v<RXpin, PA10>)
 146:mculib3/src/periph/usart_f0.h ****          or (std::is_same_v<TXpin, PB6> and std::is_same_v<RXpin, PB7 >)
 147:mculib3/src/periph/usart_f0.h ****          or (std::is_same_v<TXpin, PA2> and std::is_same_v<RXpin, PA3 >)
 148:mculib3/src/periph/usart_f0.h ****          , "USART1      TX/RX: PA2/PA3, PA9/PA1
 149:mculib3/src/periph/usart_f0.h ****    } 
 150:mculib3/src/periph/usart_f0.h **** }
 12654              		.loc 13 150 0
 12655 0004 C046     		nop
 12656 0006 BD46     		mov	sp, r7
 12657              		@ sp needed
 12658 0008 80BD     		pop	{r7, pc}
 12659              		.cfi_endproc
 12660              	.LFE4081:
 12662              		.section	.text._ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeE
 12663              		.align	1
 12664              		.weak	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 12665              		.syntax unified
 12666              		.code	16
 12667              		.thumb_func
 12668              		.fpu softvfp
 12670              	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv:
 12671              	.LFB4082:
  50:mculib3/src/periph/gpio_f0_f4_f7.h ****    void toggle   (size_t n) { is_set(n) ? clear(n) : set(n); }
  51:mculib3/src/periph/gpio_f0_f4_f7.h ****    void atomic_write (uint32_t value) {BSRR = value;}
  52:mculib3/src/periph/gpio_f0_f4_f7.h ****    
  53:mculib3/src/periph/gpio_f0_f4_f7.h ****    template<class Pin_, PinMode> void init();
  54:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  55:mculib3/src/periph/gpio_f0_f4_f7.h **** private:
  56:mculib3/src/periph/gpio_f0_f4_f7.h ****    template<size_t> GPIO& set (Mode);
  57:mculib3/src/periph/gpio_f0_f4_f7.h ****    template<size_t> GPIO& set (AF);
  58:mculib3/src/periph/gpio_f0_f4_f7.h **** };
  59:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  60:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  61:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  62:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  63:mculib3/src/periph/gpio_f0_f4_f7.h **** #if not defined(USE_MOCK_GPIO)
ARM GAS  /tmp/ccSySGVh.s 			page 303


  64:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOA, GPIO&> make_reference() { return *reinterpr
 12672              		.loc 11 64 0
 12673              		.cfi_startproc
 12674              		@ args = 0, pretend = 0, frame = 0
 12675              		@ frame_needed = 1, uses_anonymous_args = 0
 12676 0000 80B5     		push	{r7, lr}
 12677              	.LCFI657:
 12678              		.cfi_def_cfa_offset 8
 12679              		.cfi_offset 7, -8
 12680              		.cfi_offset 14, -4
 12681 0002 00AF     		add	r7, sp, #0
 12682              	.LCFI658:
 12683              		.cfi_def_cfa_register 7
 12684              		.loc 11 64 0
 12685 0004 9023     		movs	r3, #144
 12686 0006 DB05     		lsls	r3, r3, #23
 12687 0008 1800     		movs	r0, r3
 12688 000a BD46     		mov	sp, r7
 12689              		@ sp needed
 12690 000c 80BD     		pop	{r7, pc}
 12691              		.cfi_endproc
 12692              	.LFE4082:
 12694              		.section	.text._ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv,"axG",%progbits,_ZN3mcu3RCC12clock_ena
 12695              		.align	1
 12696              		.weak	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
 12697              		.syntax unified
 12698              		.code	16
 12699              		.thumb_func
 12700              		.fpu softvfp
 12702              	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv:
 12703              	.LFB4083:
  55:mculib3/src/periph/rcc_f0.h **** 	{
 12704              		.loc 2 55 0
 12705              		.cfi_startproc
 12706              		@ args = 0, pretend = 0, frame = 8
 12707              		@ frame_needed = 1, uses_anonymous_args = 0
 12708 0000 80B5     		push	{r7, lr}
 12709              	.LCFI659:
 12710              		.cfi_def_cfa_offset 8
 12711              		.cfi_offset 7, -8
 12712              		.cfi_offset 14, -4
 12713 0002 82B0     		sub	sp, sp, #8
 12714              	.LCFI660:
 12715              		.cfi_def_cfa_offset 16
 12716 0004 00AF     		add	r7, sp, #0
 12717              	.LCFI661:
 12718              		.cfi_def_cfa_register 7
 12719 0006 7860     		str	r0, [r7, #4]
  57:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 12720              		.loc 2 57 0
 12721 0008 7B68     		ldr	r3, [r7, #4]
 12722 000a 5A69     		ldr	r2, [r3, #20]
 12723 000c 8021     		movs	r1, #128
 12724 000e 8902     		lsls	r1, r1, #10
 12725 0010 0A43     		orrs	r2, r1
 12726 0012 5A61     		str	r2, [r3, #20]
  81:mculib3/src/periph/rcc_f0.h **** 
ARM GAS  /tmp/ccSySGVh.s 			page 304


 12727              		.loc 2 81 0
 12728 0014 C046     		nop
 12729 0016 BD46     		mov	sp, r7
 12730 0018 02B0     		add	sp, sp, #8
 12731              		@ sp needed
 12732 001a 80BD     		pop	{r7, pc}
 12733              		.cfi_endproc
 12734              	.LFE4083:
 12736              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi2EEELNS_7PinModeE4EEEvv,"axG",%progbits,
 12737              		.align	1
 12738              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi2EEELNS_7PinModeE4EEEvv
 12739              		.syntax unified
 12740              		.code	16
 12741              		.thumb_func
 12742              		.fpu softvfp
 12744              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi2EEELNS_7PinModeE4EEEvv:
 12745              	.LFB4084:
  65:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOB, GPIO&> make_reference() { return *reinterpr
  66:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOC, GPIO&> make_reference() { return *reinterpr
  67:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOD, GPIO&> make_reference() { return *reinterpr
  68:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOF, GPIO&> make_reference() { return *reinterpr
  69:mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4) or defined(STM32F7)
  70:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOE, GPIO&> make_reference() { return *reinterpr
  71:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOG, GPIO&> make_reference() { return *reinterpr
  72:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOH, GPIO&> make_reference() { return *reinterpr
  73:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOI, GPIO&> make_reference() { return *reinterpr
  74:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  75:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif // #if not defined(USE_MOCK_GPIO)
  76:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  77:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  78:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  79:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  80:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  81:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  82:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  83:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  84:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  85:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  86:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  87:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** template<size_t n> GPIO& GPIO::set (Mode v)
  89:mculib3/src/periph/gpio_f0_f4_f7.h **** {
  90:mculib3/src/periph/gpio_f0_f4_f7.h ****    if      constexpr (n == 0)  { MODER.MODE0  = v; return *this; }
  91:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)  { MODER.MODE1  = v; return *this; }
  92:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)  { MODER.MODE2  = v; return *this; }
  93:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)  { MODER.MODE3  = v; return *this; }
  94:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)  { MODER.MODE4  = v; return *this; }
  95:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 5)  { MODER.MODE5  = v; return *this; }
  96:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)  { MODER.MODE6  = v; return *this; }
  97:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 7)  { MODER.MODE7  = v; return *this; }
  98:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 8)  { MODER.MODE8  = v; return *this; }
  99:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)  { MODER.MODE9  = v; return *this; }
 100:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10) { MODER.MODE10 = v; return *this; }
 101:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 11) { MODER.MODE10 = v; return *this; }
 102:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 12) { MODER.MODE12 = v; return *this; }
 103:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 13) { MODER.MODE13 = v; return *this; }
 104:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 14) { MODER.MODE14 = v; return *this; }
ARM GAS  /tmp/ccSySGVh.s 			page 305


 105:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 15) { MODER.MODE15 = v; return *this; }
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** }
 107:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 108:mculib3/src/periph/gpio_f0_f4_f7.h **** template<size_t n> GPIO& GPIO::set (AF v)
 109:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 110:mculib3/src/periph/gpio_f0_f4_f7.h ****    if      constexpr (n == 0)  { AFR.AF0  = v; return *this; }
 111:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)  { AFR.AF1  = v; return *this; }
 112:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)  { AFR.AF2  = v; return *this; }
 113:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)  { AFR.AF3  = v; return *this; }
 114:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)  { AFR.AF4  = v; return *this; }
 115:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 5)  { AFR.AF5  = v; return *this; }
 116:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)  { AFR.AF6  = v; return *this; }
 117:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 7)  { AFR.AF7  = v; return *this; }
 118:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 8)  { AFR.AF8  = v; return *this; }
 119:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)  { AFR.AF9  = v; return *this; }
 120:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10) { AFR.AF10 = v; return *this; }
 121:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 11) { AFR.AF10 = v; return *this; }
 122:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 12) { AFR.AF12 = v; return *this; }
 123:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 13) { AFR.AF13 = v; return *this; }
 124:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 14) { AFR.AF14 = v; return *this; }
 125:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 15) { AFR.AF15 = v; return *this; }
 126:mculib3/src/periph/gpio_f0_f4_f7.h **** }
 127:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** template<class Pin_, PinMode v> void GPIO::init()
 12746              		.loc 11 128 0
 12747              		.cfi_startproc
 12748              		@ args = 0, pretend = 0, frame = 8
 12749              		@ frame_needed = 1, uses_anonymous_args = 0
 12750 0000 80B5     		push	{r7, lr}
 12751              	.LCFI662:
 12752              		.cfi_def_cfa_offset 8
 12753              		.cfi_offset 7, -8
 12754              		.cfi_offset 14, -4
 12755 0002 82B0     		sub	sp, sp, #8
 12756              	.LCFI663:
 12757              		.cfi_def_cfa_offset 16
 12758 0004 00AF     		add	r7, sp, #0
 12759              	.LCFI664:
 12760              		.cfi_def_cfa_register 7
 12761 0006 7860     		str	r0, [r7, #4]
 129:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 130:mculib3/src/periph/gpio_f0_f4_f7.h ****    if constexpr (v == PinMode::Input) {
 131:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Input);
 132:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 133:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Output) {
 134:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Output);
 135:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 136:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Output) {
 137:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Analog);
 138:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 139:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Alternate_0) {
 140:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Alternate);
 141:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n>   (AF::_0);
 142:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 143:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Alternate_1) {
 144:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Alternate);
 12762              		.loc 11 144 0
ARM GAS  /tmp/ccSySGVh.s 			page 306


 12763 0008 7B68     		ldr	r3, [r7, #4]
 12764 000a 0221     		movs	r1, #2
 12765 000c 1800     		movs	r0, r3
 12766 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits5MODER4ModeE
 145:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n>   (AF::_1);
 12767              		.loc 11 145 0
 12768 0012 7B68     		ldr	r3, [r7, #4]
 12769 0014 0121     		movs	r1, #1
 12770 0016 1800     		movs	r0, r3
 12771 0018 FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits3AFR2AFE
 146:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 147:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Alternate_2) {
 148:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Alternate);
 149:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n>   (AF::_2);
 150:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 151:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Alternate_4) {
 152:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Alternate);
 153:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n>   (AF::_4);
 154:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 155:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Alternate_5) {
 156:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Alternate);
 157:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n>   (AF::_5);
 158:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 159:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Alternate_7) {
 160:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Alternate);
 161:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n>   (AF::_7);
 162:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 163:mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4) or defined(STM32F7)
 164:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Alternate_8) {
 165:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Alternate);
 166:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n>   (AF::_8);
 167:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
 168:mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 169:mculib3/src/periph/gpio_f0_f4_f7.h **** }
 12772              		.loc 11 169 0
 12773 001c C046     		nop
 12774 001e BD46     		mov	sp, r7
 12775 0020 02B0     		add	sp, sp, #8
 12776              		@ sp needed
 12777 0022 80BD     		pop	{r7, pc}
 12778              		.cfi_endproc
 12779              	.LFE4084:
 12781              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi3EEELNS_7PinModeE4EEEvv,"axG",%progbits,
 12782              		.align	1
 12783              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi3EEELNS_7PinModeE4EEEvv
 12784              		.syntax unified
 12785              		.code	16
 12786              		.thumb_func
 12787              		.fpu softvfp
 12789              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi3EEELNS_7PinModeE4EEEvv:
 12790              	.LFB4085:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 12791              		.loc 11 128 0
 12792              		.cfi_startproc
 12793              		@ args = 0, pretend = 0, frame = 8
 12794              		@ frame_needed = 1, uses_anonymous_args = 0
 12795 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccSySGVh.s 			page 307


 12796              	.LCFI665:
 12797              		.cfi_def_cfa_offset 8
 12798              		.cfi_offset 7, -8
 12799              		.cfi_offset 14, -4
 12800 0002 82B0     		sub	sp, sp, #8
 12801              	.LCFI666:
 12802              		.cfi_def_cfa_offset 16
 12803 0004 00AF     		add	r7, sp, #0
 12804              	.LCFI667:
 12805              		.cfi_def_cfa_register 7
 12806 0006 7860     		str	r0, [r7, #4]
 144:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n>   (AF::_1);
 12807              		.loc 11 144 0
 12808 0008 7B68     		ldr	r3, [r7, #4]
 12809 000a 0221     		movs	r1, #2
 12810 000c 1800     		movs	r0, r3
 12811 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits5MODER4ModeE
 145:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 12812              		.loc 11 145 0
 12813 0012 7B68     		ldr	r3, [r7, #4]
 12814 0014 0121     		movs	r1, #1
 12815 0016 1800     		movs	r0, r3
 12816 0018 FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits3AFR2AFE
 12817              		.loc 11 169 0
 12818 001c C046     		nop
 12819 001e BD46     		mov	sp, r7
 12820 0020 02B0     		add	sp, sp, #8
 12821              		@ sp needed
 12822 0022 80BD     		pop	{r7, pc}
 12823              		.cfi_endproc
 12824              	.LFE4085:
 12826              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi1EEELNS_7PinModeE1EEEvv,"axG",%progbits,
 12827              		.align	1
 12828              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi1EEELNS_7PinModeE1EEEvv
 12829              		.syntax unified
 12830              		.code	16
 12831              		.thumb_func
 12832              		.fpu softvfp
 12834              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi1EEELNS_7PinModeE1EEEvv:
 12835              	.LFB4086:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 12836              		.loc 11 128 0
 12837              		.cfi_startproc
 12838              		@ args = 0, pretend = 0, frame = 8
 12839              		@ frame_needed = 1, uses_anonymous_args = 0
 12840 0000 80B5     		push	{r7, lr}
 12841              	.LCFI668:
 12842              		.cfi_def_cfa_offset 8
 12843              		.cfi_offset 7, -8
 12844              		.cfi_offset 14, -4
 12845 0002 82B0     		sub	sp, sp, #8
 12846              	.LCFI669:
 12847              		.cfi_def_cfa_offset 16
 12848 0004 00AF     		add	r7, sp, #0
 12849              	.LCFI670:
 12850              		.cfi_def_cfa_register 7
 12851 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 308


 134:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 12852              		.loc 11 134 0
 12853 0008 7B68     		ldr	r3, [r7, #4]
 12854 000a 0121     		movs	r1, #1
 12855 000c 1800     		movs	r0, r3
 12856 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj1EEERS0_NS_9GPIO_bits5MODER4ModeE
 12857              		.loc 11 169 0
 12858 0012 C046     		nop
 12859 0014 BD46     		mov	sp, r7
 12860 0016 02B0     		add	sp, sp, #8
 12861              		@ sp needed
 12862 0018 80BD     		pop	{r7, pc}
 12863              		.cfi_endproc
 12864              	.LFE4086:
 12866              		.section	.text._ZN3mcu14make_referenceILNS_6PeriphE9EEENSt9enable_ifIXeqT_LS1_9EERNS_10DMA_streamE
 12867              		.align	1
 12868              		.weak	_ZN3mcu14make_referenceILNS_6PeriphE9EEENSt9enable_ifIXeqT_LS1_9EERNS_10DMA_streamEE4typeEv
 12869              		.syntax unified
 12870              		.code	16
 12871              		.thumb_func
 12872              		.fpu softvfp
 12874              	_ZN3mcu14make_referenceILNS_6PeriphE9EEENSt9enable_ifIXeqT_LS1_9EERNS_10DMA_streamEE4typeEv:
 12875              	.LFB4087:
  51:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream3,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
 12876              		.loc 16 51 0
 12877              		.cfi_startproc
 12878              		@ args = 0, pretend = 0, frame = 0
 12879              		@ frame_needed = 1, uses_anonymous_args = 0
 12880 0000 80B5     		push	{r7, lr}
 12881              	.LCFI671:
 12882              		.cfi_def_cfa_offset 8
 12883              		.cfi_offset 7, -8
 12884              		.cfi_offset 14, -4
 12885 0002 00AF     		add	r7, sp, #0
 12886              	.LCFI672:
 12887              		.cfi_def_cfa_register 7
  51:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream3,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
 12888              		.loc 16 51 0
 12889 0004 014B     		ldr	r3, .L637
 12890 0006 1800     		movs	r0, r3
 12891 0008 BD46     		mov	sp, r7
 12892              		@ sp needed
 12893 000a 80BD     		pop	{r7, pc}
 12894              	.L638:
 12895              		.align	2
 12896              	.L637:
 12897 000c 1C000240 		.word	1073872924
 12898              		.cfi_endproc
 12899              	.LFE4087:
 12901              		.section	.text._ZN3mcu14make_referenceILNS_6PeriphE10EEENSt9enable_ifIXeqT_LS1_10EERNS_10DMA_strea
 12902              		.align	1
 12903              		.weak	_ZN3mcu14make_referenceILNS_6PeriphE10EEENSt9enable_ifIXeqT_LS1_10EERNS_10DMA_streamEE4typeE
 12904              		.syntax unified
 12905              		.code	16
 12906              		.thumb_func
 12907              		.fpu softvfp
 12909              	_ZN3mcu14make_referenceILNS_6PeriphE10EEENSt9enable_ifIXeqT_LS1_10EERNS_10DMA_streamEE4typeEv:
ARM GAS  /tmp/ccSySGVh.s 			page 309


 12910              	.LFB4088:
  52:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream4,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
 12911              		.loc 16 52 0
 12912              		.cfi_startproc
 12913              		@ args = 0, pretend = 0, frame = 0
 12914              		@ frame_needed = 1, uses_anonymous_args = 0
 12915 0000 80B5     		push	{r7, lr}
 12916              	.LCFI673:
 12917              		.cfi_def_cfa_offset 8
 12918              		.cfi_offset 7, -8
 12919              		.cfi_offset 14, -4
 12920 0002 00AF     		add	r7, sp, #0
 12921              	.LCFI674:
 12922              		.cfi_def_cfa_register 7
  52:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream4,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
 12923              		.loc 16 52 0
 12924 0004 014B     		ldr	r3, .L641
 12925 0006 1800     		movs	r0, r3
 12926 0008 BD46     		mov	sp, r7
 12927              		@ sp needed
 12928 000a 80BD     		pop	{r7, pc}
 12929              	.L642:
 12930              		.align	2
 12931              	.L641:
 12932 000c 30000240 		.word	1073872944
 12933              		.cfi_endproc
 12934              	.LFE4088:
 12936              		.section	.text._ZN10Net_bufferILj255EEC2Ev,"axG",%progbits,_ZN10Net_bufferILj255EEC5Ev,comdat
 12937              		.align	1
 12938              		.weak	_ZN10Net_bufferILj255EEC2Ev
 12939              		.syntax unified
 12940              		.code	16
 12941              		.thumb_func
 12942              		.fpu softvfp
 12944              	_ZN10Net_bufferILj255EEC2Ev:
 12945              	.LFB4091:
  19:mculib3/src/net_buffer.h **** public:
 12946              		.loc 22 19 0
 12947              		.cfi_startproc
 12948              		@ args = 0, pretend = 0, frame = 8
 12949              		@ frame_needed = 1, uses_anonymous_args = 0
 12950 0000 80B5     		push	{r7, lr}
 12951              	.LCFI675:
 12952              		.cfi_def_cfa_offset 8
 12953              		.cfi_offset 7, -8
 12954              		.cfi_offset 14, -4
 12955 0002 82B0     		sub	sp, sp, #8
 12956              	.LCFI676:
 12957              		.cfi_def_cfa_offset 16
 12958 0004 00AF     		add	r7, sp, #0
 12959              	.LCFI677:
 12960              		.cfi_def_cfa_register 7
 12961 0006 7860     		str	r0, [r7, #4]
 12962              	.LBB19:
  19:mculib3/src/net_buffer.h **** public:
 12963              		.loc 22 19 0
 12964 0008 7A68     		ldr	r2, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 310


 12965 000a 8023     		movs	r3, #128
 12966 000c 5B00     		lsls	r3, r3, #1
 12967 000e 0021     		movs	r1, #0
 12968 0010 D150     		str	r1, [r2, r3]
 12969 0012 7A68     		ldr	r2, [r7, #4]
 12970 0014 8223     		movs	r3, #130
 12971 0016 5B00     		lsls	r3, r3, #1
 12972 0018 0021     		movs	r1, #0
 12973 001a D150     		str	r1, [r2, r3]
 12974              	.LBE19:
 12975 001c 7B68     		ldr	r3, [r7, #4]
 12976 001e 1800     		movs	r0, r3
 12977 0020 BD46     		mov	sp, r7
 12978 0022 02B0     		add	sp, sp, #8
 12979              		@ sp needed
 12980 0024 80BD     		pop	{r7, pc}
 12981              		.cfi_endproc
 12982              	.LFE4091:
 12984              		.weak	_ZN10Net_bufferILj255EEC1Ev
 12985              		.thumb_set _ZN10Net_bufferILj255EEC1Ev,_ZN10Net_bufferILj255EEC2Ev
 12986              		.section	.text._ZN10UART_sizedILj255EEC2ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS
 12987              		.align	1
 12988              		.weak	_ZN10UART_sizedILj255EEC2ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6Periph
 12989              		.syntax unified
 12990              		.code	16
 12991              		.thumb_func
 12992              		.fpu softvfp
 12994              	_ZN10UART_sizedILj255EEC2ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6PeriphENS6_7C
 12995              	.LFB4093:
  78:mculib3/src/uart.h ****        Pin &tx, Pin &rx, Pin &rts, USART &usart, DMA &dma, DMA_stream &TXstream, DMA_stream &RXstre
 12996              		.loc 23 78 0
 12997              		.cfi_startproc
 12998              		@ args = 24, pretend = 0, frame = 16
 12999              		@ frame_needed = 1, uses_anonymous_args = 0
 13000 0000 80B5     		push	{r7, lr}
 13001              	.LCFI678:
 13002              		.cfi_def_cfa_offset 8
 13003              		.cfi_offset 7, -8
 13004              		.cfi_offset 14, -4
 13005 0002 84B0     		sub	sp, sp, #16
 13006              	.LCFI679:
 13007              		.cfi_def_cfa_offset 24
 13008 0004 00AF     		add	r7, sp, #0
 13009              	.LCFI680:
 13010              		.cfi_def_cfa_register 7
 13011 0006 F860     		str	r0, [r7, #12]
 13012 0008 B960     		str	r1, [r7, #8]
 13013 000a 7A60     		str	r2, [r7, #4]
 13014 000c 3B60     		str	r3, [r7]
 13015              	.LBB20:
  79:mculib3/src/uart.h ****    {
 13016              		.loc 23 79 0
 13017 000e FB68     		ldr	r3, [r7, #12]
 13018 0010 1800     		movs	r0, r3
 13019 0012 FFF7FEFF 		bl	_ZN10Net_bufferILj255EEC1Ev
 13020 0016 FA68     		ldr	r2, [r7, #12]
 13021 0018 8423     		movs	r3, #132
ARM GAS  /tmp/ccSySGVh.s 			page 311


 13022 001a 5B00     		lsls	r3, r3, #1
 13023 001c B968     		ldr	r1, [r7, #8]
 13024 001e D150     		str	r1, [r2, r3]
 13025 0020 FA68     		ldr	r2, [r7, #12]
 13026 0022 8623     		movs	r3, #134
 13027 0024 5B00     		lsls	r3, r3, #1
 13028 0026 7968     		ldr	r1, [r7, #4]
 13029 0028 D150     		str	r1, [r2, r3]
 13030 002a FA68     		ldr	r2, [r7, #12]
 13031 002c 8823     		movs	r3, #136
 13032 002e 5B00     		lsls	r3, r3, #1
 13033 0030 3968     		ldr	r1, [r7]
 13034 0032 D150     		str	r1, [r2, r3]
 13035 0034 FA68     		ldr	r2, [r7, #12]
 13036 0036 8A23     		movs	r3, #138
 13037 0038 5B00     		lsls	r3, r3, #1
 13038 003a F969     		ldr	r1, [r7, #28]
 13039 003c D150     		str	r1, [r2, r3]
 13040 003e FA68     		ldr	r2, [r7, #12]
 13041 0040 8C23     		movs	r3, #140
 13042 0042 5B00     		lsls	r3, r3, #1
 13043 0044 B969     		ldr	r1, [r7, #24]
 13044 0046 D150     		str	r1, [r2, r3]
 13045 0048 FA68     		ldr	r2, [r7, #12]
 13046 004a 8E23     		movs	r3, #142
 13047 004c 5B00     		lsls	r3, r3, #1
 13048 004e 396A     		ldr	r1, [r7, #32]
 13049 0050 D150     		str	r1, [r2, r3]
 13050 0052 FA68     		ldr	r2, [r7, #12]
 13051 0054 9023     		movs	r3, #144
 13052 0056 5B00     		lsls	r3, r3, #1
 13053 0058 796A     		ldr	r1, [r7, #36]
 13054 005a D150     		str	r1, [r2, r3]
 13055 005c FA68     		ldr	r2, [r7, #12]
 13056 005e 9223     		movs	r3, #146
 13057 0060 5B00     		lsls	r3, r3, #1
 13058 0062 B96A     		ldr	r1, [r7, #40]
 13059 0064 D150     		str	r1, [r2, r3]
 13060 0066 FA68     		ldr	r2, [r7, #12]
 13061 0068 9423     		movs	r3, #148
 13062 006a 5B00     		lsls	r3, r3, #1
 13063 006c F96A     		ldr	r1, [r7, #44]
 13064 006e D150     		str	r1, [r2, r3]
 13065              	.LBE20:
  81:mculib3/src/uart.h **** 
 13066              		.loc 23 81 0
 13067 0070 FB68     		ldr	r3, [r7, #12]
 13068 0072 1800     		movs	r0, r3
 13069 0074 BD46     		mov	sp, r7
 13070 0076 04B0     		add	sp, sp, #16
 13071              		@ sp needed
 13072 0078 80BD     		pop	{r7, pc}
 13073              		.cfi_endproc
 13074              	.LFE4093:
 13076              		.weak	_ZN10UART_sizedILj255EEC1ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6Periph
 13077              		.thumb_set _ZN10UART_sizedILj255EEC1ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6P
 13078              		.section	.text._ZN3mcu3RCC12clock_enableILNS_6PeriphE6EEEvv,"axG",%progbits,_ZN3mcu3RCC12clock_ena
ARM GAS  /tmp/ccSySGVh.s 			page 312


 13079              		.align	1
 13080              		.weak	_ZN3mcu3RCC12clock_enableILNS_6PeriphE6EEEvv
 13081              		.syntax unified
 13082              		.code	16
 13083              		.thumb_func
 13084              		.fpu softvfp
 13086              	_ZN3mcu3RCC12clock_enableILNS_6PeriphE6EEEvv:
 13087              	.LFB4095:
  55:mculib3/src/periph/rcc_f0.h **** 	{
 13088              		.loc 2 55 0
 13089              		.cfi_startproc
 13090              		@ args = 0, pretend = 0, frame = 8
 13091              		@ frame_needed = 1, uses_anonymous_args = 0
 13092 0000 80B5     		push	{r7, lr}
 13093              	.LCFI681:
 13094              		.cfi_def_cfa_offset 8
 13095              		.cfi_offset 7, -8
 13096              		.cfi_offset 14, -4
 13097 0002 82B0     		sub	sp, sp, #8
 13098              	.LCFI682:
 13099              		.cfi_def_cfa_offset 16
 13100 0004 00AF     		add	r7, sp, #0
 13101              	.LCFI683:
 13102              		.cfi_def_cfa_register 7
 13103 0006 7860     		str	r0, [r7, #4]
  63:mculib3/src/periph/rcc_f0.h **** 
 13104              		.loc 2 63 0
 13105 0008 7B68     		ldr	r3, [r7, #4]
 13106 000a 9A69     		ldr	r2, [r3, #24]
 13107 000c 8021     		movs	r1, #128
 13108 000e C901     		lsls	r1, r1, #7
 13109 0010 0A43     		orrs	r2, r1
 13110 0012 9A61     		str	r2, [r3, #24]
  81:mculib3/src/periph/rcc_f0.h **** 
 13111              		.loc 2 81 0
 13112 0014 C046     		nop
 13113 0016 BD46     		mov	sp, r7
 13114 0018 02B0     		add	sp, sp, #8
 13115              		@ sp needed
 13116 001a 80BD     		pop	{r7, pc}
 13117              		.cfi_endproc
 13118              	.LFE4095:
 13120              		.section	.text._ZN3mcu3RCC12clock_enableILNS_6PeriphE7EEEvv,"axG",%progbits,_ZN3mcu3RCC12clock_ena
 13121              		.align	1
 13122              		.weak	_ZN3mcu3RCC12clock_enableILNS_6PeriphE7EEEvv
 13123              		.syntax unified
 13124              		.code	16
 13125              		.thumb_func
 13126              		.fpu softvfp
 13128              	_ZN3mcu3RCC12clock_enableILNS_6PeriphE7EEEvv:
 13129              	.LFB4096:
  55:mculib3/src/periph/rcc_f0.h **** 	{
 13130              		.loc 2 55 0
 13131              		.cfi_startproc
 13132              		@ args = 0, pretend = 0, frame = 8
 13133              		@ frame_needed = 1, uses_anonymous_args = 0
 13134 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccSySGVh.s 			page 313


 13135              	.LCFI684:
 13136              		.cfi_def_cfa_offset 8
 13137              		.cfi_offset 7, -8
 13138              		.cfi_offset 14, -4
 13139 0002 82B0     		sub	sp, sp, #8
 13140              	.LCFI685:
 13141              		.cfi_def_cfa_offset 16
 13142 0004 00AF     		add	r7, sp, #0
 13143              	.LCFI686:
 13144              		.cfi_def_cfa_register 7
 13145 0006 7860     		str	r0, [r7, #4]
  71:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream1) AHBENR.DMAEN = true;
 13146              		.loc 2 71 0
 13147 0008 7B68     		ldr	r3, [r7, #4]
 13148 000a 5A69     		ldr	r2, [r3, #20]
 13149 000c 0121     		movs	r1, #1
 13150 000e 0A43     		orrs	r2, r1
 13151 0010 5A61     		str	r2, [r3, #20]
  81:mculib3/src/periph/rcc_f0.h **** 
 13152              		.loc 2 81 0
 13153 0012 C046     		nop
 13154 0014 BD46     		mov	sp, r7
 13155 0016 02B0     		add	sp, sp, #8
 13156              		@ sp needed
 13157 0018 80BD     		pop	{r7, pc}
 13158              		.cfi_endproc
 13159              	.LFE4096:
 13161              		.section	.text._ZNSt5arrayIhLj255EE5beginEv,"axG",%progbits,_ZNSt5arrayIhLj255EE5beginEv,comdat
 13162              		.align	1
 13163              		.weak	_ZNSt5arrayIhLj255EE5beginEv
 13164              		.syntax unified
 13165              		.code	16
 13166              		.thumb_func
 13167              		.fpu softvfp
 13169              	_ZNSt5arrayIhLj255EE5beginEv:
 13170              	.LFB4097:
 13171              		.file 27 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // <array> -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // Copyright (C) 2007-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // Free Software Foundation; either version 3, or (at your option)
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // any later version.
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // You should have received a copy of the GNU General Public License and
ARM GAS  /tmp/ccSySGVh.s 			page 314


  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // <http://www.gnu.org/licenses/>.
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** /** @file include/array
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****  *  This is a Standard C++ Library header.
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****  */
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #ifndef _GLIBCXX_ARRAY
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #define _GLIBCXX_ARRAY 1
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #pragma GCC system_header
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #if __cplusplus < 201103L
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** # include <bits/c++0x_warning.h>
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #else
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #include <utility>
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #include <stdexcept>
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #include <bits/stl_algobase.h>
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #include <bits/range_access.h>
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** namespace std _GLIBCXX_VISIBILITY(default)
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** {
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** _GLIBCXX_BEGIN_NAMESPACE_CONTAINER
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****   template<typename _Tp, std::size_t _Nm>
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****     struct __array_traits
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****     {
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef _Tp _Type[_Nm];
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef __is_swappable<_Tp> _Is_swappable;
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef __is_nothrow_swappable<_Tp> _Is_nothrow_swappable;
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       static constexpr _Tp&
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _S_ref(const _Type& __t, std::size_t __n) noexcept
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_cast<_Tp&>(__t[__n]); }
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       static constexpr _Tp*
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _S_ptr(const _Type& __t) noexcept
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_cast<_Tp*>(__t); }
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****     };
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****  template<typename _Tp>
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    struct __array_traits<_Tp, 0>
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    {
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      struct _Type { };
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      typedef true_type _Is_swappable;
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      typedef true_type _Is_nothrow_swappable;
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      static constexpr _Tp&
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      _S_ref(const _Type&, std::size_t) noexcept
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      { return *static_cast<_Tp*>(nullptr); }
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      static constexpr _Tp*
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      _S_ptr(const _Type&) noexcept
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      { return nullptr; }
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    };
ARM GAS  /tmp/ccSySGVh.s 			page 315


  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****   /**
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *  @brief A standard container for storing a fixed size sequence of elements.
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *  @ingroup sequences
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *  Meets the requirements of a <a href="tables.html#65">container</a>, a
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *  <a href="tables.html#66">reversible container</a>, and a
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *  <a href="tables.html#67">sequence</a>.
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *  Sets support random access iterators.
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *  @tparam  Tp  Type of element. Required to be a complete type.
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *  @tparam  N  Number of elements.
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****   */
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****   template<typename _Tp, std::size_t _Nm>
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****     struct array
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****     {
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef _Tp 	    			      value_type;
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef value_type*			      pointer;
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef const value_type*                       const_pointer;
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef value_type&                   	      reference;
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef const value_type&             	      const_reference;
 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef value_type*          		      iterator;
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef const value_type*			      const_iterator;
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef std::size_t                    	      size_type;
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef std::ptrdiff_t                   	      difference_type;
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef std::reverse_iterator<iterator>	      reverse_iterator;
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef std::reverse_iterator<const_iterator>   const_reverse_iterator;
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       // Support for zero-sized arrays mandatory.
 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef _GLIBCXX_STD_C::__array_traits<_Tp, _Nm> _AT_Type;
 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typename _AT_Type::_Type                         _M_elems;
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       // No explicit construct/copy/destroy for aggregate type.
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       // DR 776.
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       void
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       fill(const value_type& __u)
 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { std::fill_n(begin(), size(), __u); }
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       void
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       swap(array& __other)
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       noexcept(_AT_Type::_Is_nothrow_swappable::value)
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { std::swap_ranges(begin(), end(), __other.begin()); }
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       // Iterators.
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR iterator
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       begin() noexcept
 13172              		.loc 27 126 0
 13173              		.cfi_startproc
 13174              		@ args = 0, pretend = 0, frame = 8
 13175              		@ frame_needed = 1, uses_anonymous_args = 0
 13176 0000 80B5     		push	{r7, lr}
 13177              	.LCFI687:
 13178              		.cfi_def_cfa_offset 8
 13179              		.cfi_offset 7, -8
ARM GAS  /tmp/ccSySGVh.s 			page 316


 13180              		.cfi_offset 14, -4
 13181 0002 82B0     		sub	sp, sp, #8
 13182              	.LCFI688:
 13183              		.cfi_def_cfa_offset 16
 13184 0004 00AF     		add	r7, sp, #0
 13185              	.LCFI689:
 13186              		.cfi_def_cfa_register 7
 13187 0006 7860     		str	r0, [r7, #4]
 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return iterator(data()); }
 13188              		.loc 27 127 0
 13189 0008 7B68     		ldr	r3, [r7, #4]
 13190 000a 1800     		movs	r0, r3
 13191 000c FFF7FEFF 		bl	_ZNSt5arrayIhLj255EE4dataEv
 13192 0010 0300     		movs	r3, r0
 13193 0012 1800     		movs	r0, r3
 13194 0014 BD46     		mov	sp, r7
 13195 0016 02B0     		add	sp, sp, #8
 13196              		@ sp needed
 13197 0018 80BD     		pop	{r7, pc}
 13198              		.cfi_endproc
 13199              	.LFE4097:
 13201              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC2EhR10UART_sizedILj255EER9Interr
 13202              		.align	1
 13203              		.syntax unified
 13204              		.code	16
 13205              		.thumb_func
 13206              		.fpu softvfp
 13208              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC2EhR10UART_sizedILj255EER9InterruptS7_:
 13209              	.LFB4099:
 110:mculib3/src/modbus_slave.h ****           uint8_t address
 13210              		.loc 24 110 0
 13211              		.cfi_startproc
 13212              		@ args = 4, pretend = 0, frame = 16
 13213              		@ frame_needed = 1, uses_anonymous_args = 0
 13214 0000 90B5     		push	{r4, r7, lr}
 13215              	.LCFI690:
 13216              		.cfi_def_cfa_offset 12
 13217              		.cfi_offset 4, -12
 13218              		.cfi_offset 7, -8
 13219              		.cfi_offset 14, -4
 13220 0002 85B0     		sub	sp, sp, #20
 13221              	.LCFI691:
 13222              		.cfi_def_cfa_offset 32
 13223 0004 00AF     		add	r7, sp, #0
 13224              	.LCFI692:
 13225              		.cfi_def_cfa_register 7
 13226 0006 F860     		str	r0, [r7, #12]
 13227 0008 7A60     		str	r2, [r7, #4]
 13228 000a 3B60     		str	r3, [r7]
 13229 000c 0B24     		movs	r4, #11
 13230 000e 3B19     		adds	r3, r7, r4
 13231 0010 0A1C     		adds	r2, r1, #0
 13232 0012 1A70     		strb	r2, [r3]
 13233              	.LBB21:
 122:mculib3/src/modbus_slave.h ****     {}
 13234              		.loc 24 122 0
 13235 0014 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccSySGVh.s 			page 317


 13236 0016 1800     		movs	r0, r3
 13237 0018 FFF7FEFF 		bl	_ZN14TickSubscriberC2Ev
 13238 001c 2F4A     		ldr	r2, .L653
 13239 001e FB68     		ldr	r3, [r7, #12]
 13240 0020 1A60     		str	r2, [r3]
 13241 0022 FB68     		ldr	r3, [r7, #12]
 13242 0024 7A68     		ldr	r2, [r7, #4]
 13243 0026 1A61     		str	r2, [r3, #16]
 13244 0028 FB68     		ldr	r3, [r7, #12]
 13245 002a 3A68     		ldr	r2, [r7]
 13246 002c 5A61     		str	r2, [r3, #20]
 13247 002e FB68     		ldr	r3, [r7, #12]
 13248 0030 3A6A     		ldr	r2, [r7, #32]
 13249 0032 9A61     		str	r2, [r3, #24]
 13250 0034 FB68     		ldr	r3, [r7, #12]
 13251 0036 0022     		movs	r2, #0
 13252 0038 DA61     		str	r2, [r3, #28]
 13253 003a FB68     		ldr	r3, [r7, #12]
 13254 003c 0022     		movs	r2, #0
 13255 003e 1A62     		str	r2, [r3, #32]
 13256 0040 FB68     		ldr	r3, [r7, #12]
 13257 0042 3A19     		adds	r2, r7, r4
 13258 0044 2421     		movs	r1, #36
 13259 0046 1278     		ldrb	r2, [r2]
 13260 0048 5A54     		strb	r2, [r3, r1]
 13261 004a FB68     		ldr	r3, [r7, #12]
 13262 004c 0022     		movs	r2, #0
 13263 004e DA84     		strh	r2, [r3, #38]
 13264 0050 FB68     		ldr	r3, [r7, #12]
 13265 0052 0022     		movs	r2, #0
 13266 0054 1A85     		strh	r2, [r3, #40]
 13267 0056 FB68     		ldr	r3, [r7, #12]
 13268 0058 0022     		movs	r2, #0
 13269 005a 5A85     		strh	r2, [r3, #42]
 13270 005c FB68     		ldr	r3, [r7, #12]
 13271 005e 2C22     		movs	r2, #44
 13272 0060 0021     		movs	r1, #0
 13273 0062 9954     		strb	r1, [r3, r2]
 13274 0064 FB68     		ldr	r3, [r7, #12]
 13275 0066 0022     		movs	r2, #0
 13276 0068 1A86     		strh	r2, [r3, #48]
 13277 006a FB68     		ldr	r3, [r7, #12]
 13278 006c 3833     		adds	r3, r3, #56
 13279 006e FA68     		ldr	r2, [r7, #12]
 13280 0070 1100     		movs	r1, r2
 13281 0072 1800     		movs	r0, r3
 13282 0074 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC1ERS2_
 13283 0078 FB68     		ldr	r3, [r7, #12]
 13284 007a 4433     		adds	r3, r3, #68
 13285 007c FA68     		ldr	r2, [r7, #12]
 13286 007e 1100     		movs	r1, r2
 13287 0080 1800     		movs	r0, r3
 13288 0082 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC1ERS2_
 13289 0086 FB68     		ldr	r3, [r7, #12]
 13290 0088 5033     		adds	r3, r3, #80
 13291 008a 0A22     		movs	r2, #10
 13292 008c 0021     		movs	r1, #0
ARM GAS  /tmp/ccSySGVh.s 			page 318


 13293 008e 1800     		movs	r0, r3
 13294 0090 FFF7FEFF 		bl	memset
 13295 0094 FB68     		ldr	r3, [r7, #12]
 13296 0096 5A22     		movs	r2, #90
 13297 0098 9B18     		adds	r3, r3, r2
 13298 009a 0E22     		movs	r2, #14
 13299 009c 0021     		movs	r1, #0
 13300 009e 1800     		movs	r0, r3
 13301 00a0 FFF7FEFF 		bl	memset
 13302 00a4 FB68     		ldr	r3, [r7, #12]
 13303 00a6 6833     		adds	r3, r3, #104
 13304 00a8 0A22     		movs	r2, #10
 13305 00aa 0021     		movs	r1, #0
 13306 00ac 1800     		movs	r0, r3
 13307 00ae FFF7FEFF 		bl	memset
 13308 00b2 FB68     		ldr	r3, [r7, #12]
 13309 00b4 7222     		movs	r2, #114
 13310 00b6 9B18     		adds	r3, r3, r2
 13311 00b8 0A22     		movs	r2, #10
 13312 00ba 0021     		movs	r1, #0
 13313 00bc 1800     		movs	r0, r3
 13314 00be FFF7FEFF 		bl	memset
 13315 00c2 FB68     		ldr	r3, [r7, #12]
 13316 00c4 7C33     		adds	r3, r3, #124
 13317 00c6 0522     		movs	r2, #5
 13318 00c8 0021     		movs	r1, #0
 13319 00ca 1800     		movs	r0, r3
 13320 00cc FFF7FEFF 		bl	memset
 13321              	.LBE21:
 123:mculib3/src/modbus_slave.h **** 
 13322              		.loc 24 123 0
 13323 00d0 FB68     		ldr	r3, [r7, #12]
 13324 00d2 1800     		movs	r0, r3
 13325 00d4 BD46     		mov	sp, r7
 13326 00d6 05B0     		add	sp, sp, #20
 13327              		@ sp needed
 13328 00d8 90BD     		pop	{r4, r7, pc}
 13329              	.L654:
 13330 00da C046     		.align	2
 13331              	.L653:
 13332 00dc 08000000 		.word	_ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE+8
 13333              		.cfi_endproc
 13334              	.LFE4099:
 13336              		.thumb_set _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC1EhR10UART_sizedILj255EER9InterruptS
 13337              		.section	.text._ZN10UART_sizedILj255EE4initERKNS0_8SettingsE,"axG",%progbits,_ZN10UART_sizedILj255
 13338              		.align	1
 13339              		.weak	_ZN10UART_sizedILj255EE4initERKNS0_8SettingsE
 13340              		.syntax unified
 13341              		.code	16
 13342              		.thumb_func
 13343              		.fpu softvfp
 13345              	_ZN10UART_sizedILj255EE4initERKNS0_8SettingsE:
 13346              	.LFB4101:
 133:mculib3/src/uart.h **** 
 134:mculib3/src/uart.h **** template <size_t buffer_size>
 135:mculib3/src/uart.h **** void UART_sized<buffer_size>::init(const UART_sized<buffer_size>::Settings &set)
 13347              		.loc 23 135 0
ARM GAS  /tmp/ccSySGVh.s 			page 319


 13348              		.cfi_startproc
 13349              		@ args = 0, pretend = 0, frame = 8
 13350              		@ frame_needed = 1, uses_anonymous_args = 0
 13351 0000 80B5     		push	{r7, lr}
 13352              	.LCFI693:
 13353              		.cfi_def_cfa_offset 8
 13354              		.cfi_offset 7, -8
 13355              		.cfi_offset 14, -4
 13356 0002 82B0     		sub	sp, sp, #8
 13357              	.LCFI694:
 13358              		.cfi_def_cfa_offset 16
 13359 0004 00AF     		add	r7, sp, #0
 13360              	.LCFI695:
 13361              		.cfi_def_cfa_register 7
 13362 0006 7860     		str	r0, [r7, #4]
 13363 0008 3960     		str	r1, [r7]
 136:mculib3/src/uart.h **** {
 137:mculib3/src/uart.h ****    usart.set(set.baudrate, uart_periph)
 13364              		.loc 23 137 0
 13365 000a 7A68     		ldr	r2, [r7, #4]
 13366 000c 8C23     		movs	r3, #140
 13367 000e 5B00     		lsls	r3, r3, #1
 13368 0010 D058     		ldr	r0, [r2, r3]
 13369 0012 3B68     		ldr	r3, [r7]
 13370 0014 1B78     		ldrb	r3, [r3]
 13371 0016 1B06     		lsls	r3, r3, #24
 13372 0018 5B0F     		lsrs	r3, r3, #29
 13373 001a DBB2     		uxtb	r3, r3
 138:mculib3/src/uart.h ****        .set(set.parity)
 13374              		.loc 23 138 0
 13375 001c 1900     		movs	r1, r3
 137:mculib3/src/uart.h ****        .set(set.parity)
 13376              		.loc 23 137 0
 13377 001e 7A68     		ldr	r2, [r7, #4]
 13378 0020 9223     		movs	r3, #146
 13379 0022 5B00     		lsls	r3, r3, #1
 13380 0024 D358     		ldr	r3, [r2, r3]
 13381              		.loc 23 138 0
 13382 0026 1A00     		movs	r2, r3
 13383 0028 FFF7FEFF 		bl	_ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE
 13384 002c 0200     		movs	r2, r0
 13385 002e 3B68     		ldr	r3, [r7]
 13386 0030 1B78     		ldrb	r3, [r3]
 13387 0032 9B07     		lsls	r3, r3, #30
 13388 0034 DB0F     		lsrs	r3, r3, #31
 13389 0036 DBB2     		uxtb	r3, r3
 139:mculib3/src/uart.h ****        .set(set.data_bits)
 13390              		.loc 23 139 0
 13391 0038 1900     		movs	r1, r3
 13392 003a 1000     		movs	r0, r2
 13393 003c FFF7FEFF 		bl	_ZN3mcu5USART3setENS_10USART_bits3CR16ParityE
 13394 0040 0200     		movs	r2, r0
 13395 0042 3B68     		ldr	r3, [r7]
 13396 0044 1B78     		ldrb	r3, [r3]
 13397 0046 5B07     		lsls	r3, r3, #29
 13398 0048 DB0F     		lsrs	r3, r3, #31
 13399 004a DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccSySGVh.s 			page 320


 140:mculib3/src/uart.h ****        .set(set.stop_bits)
 13400              		.loc 23 140 0
 13401 004c 1900     		movs	r1, r3
 13402 004e 1000     		movs	r0, r2
 13403 0050 FFF7FEFF 		bl	_ZN3mcu5USART3setENS_10USART_bits3CR18DataBitsE
 13404 0054 0200     		movs	r2, r0
 13405 0056 3B68     		ldr	r3, [r7]
 13406 0058 1B78     		ldrb	r3, [r3]
 13407 005a DB06     		lsls	r3, r3, #27
 13408 005c 9B0F     		lsrs	r3, r3, #30
 13409 005e DBB2     		uxtb	r3, r3
 141:mculib3/src/uart.h ****        .parity_enable(set.parity_enable)
 13410              		.loc 23 141 0
 13411 0060 1900     		movs	r1, r3
 13412 0062 1000     		movs	r0, r2
 13413 0064 FFF7FEFF 		bl	_ZN3mcu5USART3setENS_10USART_bits3CR28StopBitsE
 13414 0068 0200     		movs	r2, r0
 13415 006a 3B68     		ldr	r3, [r7]
 13416 006c 1B78     		ldrb	r3, [r3]
 13417 006e DB07     		lsls	r3, r3, #31
 13418 0070 DB0F     		lsrs	r3, r3, #31
 13419 0072 DBB2     		uxtb	r3, r3
 142:mculib3/src/uart.h ****        .enable();
 13420              		.loc 23 142 0
 13421 0074 1900     		movs	r1, r3
 13422 0076 1000     		movs	r0, r2
 13423 0078 FFF7FEFF 		bl	_ZN3mcu5USART13parity_enableEb
 13424 007c 0300     		movs	r3, r0
 137:mculib3/src/uart.h ****        .set(set.parity)
 13425              		.loc 23 137 0
 13426 007e 1800     		movs	r0, r3
 13427 0080 FFF7FEFF 		bl	_ZN3mcu5USART6enableEv
 143:mculib3/src/uart.h **** }
 13428              		.loc 23 143 0
 13429 0084 C046     		nop
 13430 0086 BD46     		mov	sp, r7
 13431 0088 02B0     		add	sp, sp, #8
 13432              		@ sp needed
 13433 008a 80BD     		pop	{r7, pc}
 13434              		.cfi_endproc
 13435              	.LFE4101:
 13437              		.section	.text._ZN10UART_sizedILj255EE7receiveEv,"axG",%progbits,_ZN10UART_sizedILj255EE7receiveEv
 13438              		.align	1
 13439              		.weak	_ZN10UART_sizedILj255EE7receiveEv
 13440              		.syntax unified
 13441              		.code	16
 13442              		.thumb_func
 13443              		.fpu softvfp
 13445              	_ZN10UART_sizedILj255EE7receiveEv:
 13446              	.LFB4102:
 144:mculib3/src/uart.h **** 
 145:mculib3/src/uart.h **** template <size_t buffer_size>
 146:mculib3/src/uart.h **** void UART_sized<buffer_size>::transmit()
 147:mculib3/src/uart.h **** {
 148:mculib3/src/uart.h ****    rts = true;
 149:mculib3/src/uart.h ****    usart.enable_IDLE_interrupt (false);
 150:mculib3/src/uart.h ****    RXstream.disable();
ARM GAS  /tmp/ccSySGVh.s 			page 321


 151:mculib3/src/uart.h ****    TXstream.disable();
 152:mculib3/src/uart.h ****    // +2     2  (  
 153:mculib3/src/uart.h ****    TXstream.set_qty_transactions(buffer.size() + 2);
 154:mculib3/src/uart.h ****    TXstream.enable();
 155:mculib3/src/uart.h **** }
 156:mculib3/src/uart.h **** 
 157:mculib3/src/uart.h **** template <size_t buffer_size>
 158:mculib3/src/uart.h **** void UART_sized<buffer_size>::receive()
 13447              		.loc 23 158 0
 13448              		.cfi_startproc
 13449              		@ args = 0, pretend = 0, frame = 8
 13450              		@ frame_needed = 1, uses_anonymous_args = 0
 13451 0000 80B5     		push	{r7, lr}
 13452              	.LCFI696:
 13453              		.cfi_def_cfa_offset 8
 13454              		.cfi_offset 7, -8
 13455              		.cfi_offset 14, -4
 13456 0002 82B0     		sub	sp, sp, #8
 13457              	.LCFI697:
 13458              		.cfi_def_cfa_offset 16
 13459 0004 00AF     		add	r7, sp, #0
 13460              	.LCFI698:
 13461              		.cfi_def_cfa_register 7
 13462 0006 7860     		str	r0, [r7, #4]
 159:mculib3/src/uart.h **** {
 160:mculib3/src/uart.h ****    buffer.clear();
 13463              		.loc 23 160 0
 13464 0008 7B68     		ldr	r3, [r7, #4]
 13465 000a 1800     		movs	r0, r3
 13466 000c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5clearEv
 161:mculib3/src/uart.h ****    rts = false;
 13467              		.loc 23 161 0
 13468 0010 7A68     		ldr	r2, [r7, #4]
 13469 0012 8823     		movs	r3, #136
 13470 0014 5B00     		lsls	r3, r3, #1
 13471 0016 D358     		ldr	r3, [r2, r3]
 13472 0018 0021     		movs	r1, #0
 13473 001a 1800     		movs	r0, r3
 13474 001c FFF7FEFF 		bl	_ZN3PinaSEb
 162:mculib3/src/uart.h ****    TXstream.disable();
 13475              		.loc 23 162 0
 13476 0020 7A68     		ldr	r2, [r7, #4]
 13477 0022 8E23     		movs	r3, #142
 13478 0024 5B00     		lsls	r3, r3, #1
 13479 0026 D358     		ldr	r3, [r2, r3]
 13480 0028 1800     		movs	r0, r3
 13481 002a FFF7FEFF 		bl	_ZN3mcu10DMA_stream7disableEv
 163:mculib3/src/uart.h ****    RXstream.disable()
 13482              		.loc 23 163 0
 13483 002e 7A68     		ldr	r2, [r7, #4]
 13484 0030 9023     		movs	r3, #144
 13485 0032 5B00     		lsls	r3, r3, #1
 13486 0034 D358     		ldr	r3, [r2, r3]
 13487 0036 1800     		movs	r0, r3
 13488 0038 FFF7FEFF 		bl	_ZN3mcu10DMA_stream7disableEv
 13489 003c 0300     		movs	r3, r0
 13490 003e FF21     		movs	r1, #255
ARM GAS  /tmp/ccSySGVh.s 			page 322


 13491 0040 1800     		movs	r0, r3
 13492 0042 FFF7FEFF 		bl	_ZN3mcu10DMA_stream20set_qty_transactionsEt
 164:mculib3/src/uart.h ****        .set_qty_transactions(buffer_size);
 165:mculib3/src/uart.h ****    RXstream.enable();
 13493              		.loc 23 165 0
 13494 0046 7A68     		ldr	r2, [r7, #4]
 13495 0048 9023     		movs	r3, #144
 13496 004a 5B00     		lsls	r3, r3, #1
 13497 004c D358     		ldr	r3, [r2, r3]
 13498 004e 1800     		movs	r0, r3
 13499 0050 FFF7FEFF 		bl	_ZN3mcu10DMA_stream6enableEv
 166:mculib3/src/uart.h ****    usart.enable_IDLE_interrupt();
 13500              		.loc 23 166 0
 13501 0054 7A68     		ldr	r2, [r7, #4]
 13502 0056 8C23     		movs	r3, #140
 13503 0058 5B00     		lsls	r3, r3, #1
 13504 005a D358     		ldr	r3, [r2, r3]
 13505 005c 0121     		movs	r1, #1
 13506 005e 1800     		movs	r0, r3
 13507 0060 FFF7FEFF 		bl	_ZN3mcu5USART21enable_IDLE_interruptEb
 167:mculib3/src/uart.h **** }
 13508              		.loc 23 167 0
 13509 0064 C046     		nop
 13510 0066 BD46     		mov	sp, r7
 13511 0068 02B0     		add	sp, sp, #8
 13512              		@ sp needed
 13513 006a 80BD     		pop	{r7, pc}
 13514              		.cfi_endproc
 13515              	.LFE4102:
 13517              		.section	.text._ZN10Net_bufferILj255EE4sizeEv,"axG",%progbits,_ZN10Net_bufferILj255EE4sizeEv,comda
 13518              		.align	1
 13519              		.weak	_ZN10Net_bufferILj255EE4sizeEv
 13520              		.syntax unified
 13521              		.code	16
 13522              		.thumb_func
 13523              		.fpu softvfp
 13525              	_ZN10Net_bufferILj255EE4sizeEv:
 13526              	.LFB4104:
  24:mculib3/src/net_buffer.h ****     void set_size (size_t v) { begin_i = 0; end_i = std::min(v,size_); }
 13527              		.loc 22 24 0
 13528              		.cfi_startproc
 13529              		@ args = 0, pretend = 0, frame = 8
 13530              		@ frame_needed = 1, uses_anonymous_args = 0
 13531 0000 80B5     		push	{r7, lr}
 13532              	.LCFI699:
 13533              		.cfi_def_cfa_offset 8
 13534              		.cfi_offset 7, -8
 13535              		.cfi_offset 14, -4
 13536 0002 82B0     		sub	sp, sp, #8
 13537              	.LCFI700:
 13538              		.cfi_def_cfa_offset 16
 13539 0004 00AF     		add	r7, sp, #0
 13540              	.LCFI701:
 13541              		.cfi_def_cfa_register 7
 13542 0006 7860     		str	r0, [r7, #4]
  24:mculib3/src/net_buffer.h ****     void set_size (size_t v) { begin_i = 0; end_i = std::min(v,size_); }
 13543              		.loc 22 24 0
ARM GAS  /tmp/ccSySGVh.s 			page 323


 13544 0008 7A68     		ldr	r2, [r7, #4]
 13545 000a 8223     		movs	r3, #130
 13546 000c 5B00     		lsls	r3, r3, #1
 13547 000e D258     		ldr	r2, [r2, r3]
 13548 0010 7968     		ldr	r1, [r7, #4]
 13549 0012 8023     		movs	r3, #128
 13550 0014 5B00     		lsls	r3, r3, #1
 13551 0016 CB58     		ldr	r3, [r1, r3]
 13552 0018 D31A     		subs	r3, r2, r3
 13553 001a 1800     		movs	r0, r3
 13554 001c BD46     		mov	sp, r7
 13555 001e 02B0     		add	sp, sp, #8
 13556              		@ sp needed
 13557 0020 80BD     		pop	{r7, pc}
 13558              		.cfi_endproc
 13559              	.LFE4104:
 13561              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEclIZ4mainEUltE_EEvT_,"ax",%progbi
 13562              		.align	1
 13563              		.syntax unified
 13564              		.code	16
 13565              		.thumb_func
 13566              		.fpu softvfp
 13568              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEclIZ4mainEUltE_EEvT_:
 13569              	.LFB4103:
 146:mculib3/src/modbus_slave.h **** 
 147:mculib3/src/modbus_slave.h **** 
 148:mculib3/src/modbus_slave.h ****    template <class function>
 149:mculib3/src/modbus_slave.h ****     void operator() (function reaction);
 150:mculib3/src/modbus_slave.h ****     auto& buffer(){return uart.buffer;}
 151:mculib3/src/modbus_slave.h **** 
 152:mculib3/src/modbus_slave.h **** };
 153:mculib3/src/modbus_slave.h **** 
 154:mculib3/src/modbus_slave.h **** #define GET_ADR(struct, reg)     (offsetof(struct, reg) / 2)
 155:mculib3/src/modbus_slave.h **** 
 156:mculib3/src/modbus_slave.h **** 
 157:mculib3/src/modbus_slave.h **** 
 158:mculib3/src/modbus_slave.h **** 
 159:mculib3/src/modbus_slave.h **** 
 160:mculib3/src/modbus_slave.h **** 
 161:mculib3/src/modbus_slave.h **** 
 162:mculib3/src/modbus_slave.h **** 
 163:mculib3/src/modbus_slave.h **** 
 164:mculib3/src/modbus_slave.h **** 
 165:mculib3/src/modbus_slave.h **** 
 166:mculib3/src/modbus_slave.h **** 
 167:mculib3/src/modbus_slave.h **** 
 168:mculib3/src/modbus_slave.h **** 
 169:mculib3/src/modbus_slave.h **** 
 170:mculib3/src/modbus_slave.h **** 
 171:mculib3/src/modbus_slave.h **** 
 172:mculib3/src/modbus_slave.h **** 
 173:mculib3/src/modbus_slave.h **** 
 174:mculib3/src/modbus_slave.h **** 
 175:mculib3/src/modbus_slave.h **** 
 176:mculib3/src/modbus_slave.h **** 
 177:mculib3/src/modbus_slave.h **** 
 178:mculib3/src/modbus_slave.h **** 
ARM GAS  /tmp/ccSySGVh.s 			page 324


 179:mculib3/src/modbus_slave.h **** 
 180:mculib3/src/modbus_slave.h **** 
 181:mculib3/src/modbus_slave.h **** 
 182:mculib3/src/modbus_slave.h **** 
 183:mculib3/src/modbus_slave.h **** 
 184:mculib3/src/modbus_slave.h **** 
 185:mculib3/src/modbus_slave.h **** 
 186:mculib3/src/modbus_slave.h **** 
 187:mculib3/src/modbus_slave.h **** 
 188:mculib3/src/modbus_slave.h **** 
 189:mculib3/src/modbus_slave.h **** 
 190:mculib3/src/modbus_slave.h **** 
 191:mculib3/src/modbus_slave.h **** 
 192:mculib3/src/modbus_slave.h **** template <class InRegs_t, class OutRegs_t>
 193:mculib3/src/modbus_slave.h **** template <class function>
 194:mculib3/src/modbus_slave.h **** inline void Modbus_slave<InRegs_t, OutRegs_t>::operator() (function reaction)
 13570              		.loc 24 194 0
 13571              		.cfi_startproc
 13572              		@ args = 44, pretend = 16, frame = 8
 13573              		@ frame_needed = 1, uses_anonymous_args = 0
 13574 0000 84B0     		sub	sp, sp, #16
 13575              	.LCFI702:
 13576              		.cfi_def_cfa_offset 16
 13577 0002 F0B5     		push	{r4, r5, r6, r7, lr}
 13578              	.LCFI703:
 13579              		.cfi_def_cfa_offset 36
 13580              		.cfi_offset 4, -36
 13581              		.cfi_offset 5, -32
 13582              		.cfi_offset 6, -28
 13583              		.cfi_offset 7, -24
 13584              		.cfi_offset 14, -20
 13585 0004 C646     		mov	lr, r8
 13586 0006 00B5     		push	{lr}
 13587              	.LCFI704:
 13588              		.cfi_def_cfa_offset 40
 13589              		.cfi_offset 8, -40
 13590 0008 8AB0     		sub	sp, sp, #40
 13591              	.LCFI705:
 13592              		.cfi_def_cfa_offset 80
 13593 000a 08AF     		add	r7, sp, #32
 13594              	.LCFI706:
 13595              		.cfi_def_cfa 7, 48
 13596 000c 7860     		str	r0, [r7, #4]
 13597 000e 0420     		movs	r0, #4
 13598 0010 1824     		movs	r4, #24
 13599 0012 A446     		mov	ip, r4
 13600 0014 0824     		movs	r4, #8
 13601 0016 A046     		mov	r8, r4
 13602 0018 B844     		add	r8, r8, r7
 13603 001a C444     		add	ip, ip, r8
 13604 001c 6044     		add	r0, r0, ip
 13605 001e 0160     		str	r1, [r0]
 13606 0020 4260     		str	r2, [r0, #4]
 13607 0022 8360     		str	r3, [r0, #8]
 195:mculib3/src/modbus_slave.h **** {
 196:mculib3/src/modbus_slave.h ****     if (uart.is_receiving()) {
 13608              		.loc 24 196 0
ARM GAS  /tmp/ccSySGVh.s 			page 325


 13609 0024 7B68     		ldr	r3, [r7, #4]
 13610 0026 1B69     		ldr	r3, [r3, #16]
 13611 0028 1800     		movs	r0, r3
 13612 002a FFF7FEFF 		bl	_ZN10UART_sizedILj255EE12is_receivingEv
 13613 002e 031E     		subs	r3, r0, #0
 13614 0030 07D0     		beq	.L660
 197:mculib3/src/modbus_slave.h ****         time = 0;
 13615              		.loc 24 197 0
 13616 0032 7B68     		ldr	r3, [r7, #4]
 13617 0034 0022     		movs	r2, #0
 13618 0036 DA61     		str	r2, [r3, #28]
 198:mculib3/src/modbus_slave.h ****         tick_unsubscribe();
 13619              		.loc 24 198 0
 13620 0038 7B68     		ldr	r3, [r7, #4]
 13621 003a 1800     		movs	r0, r3
 13622 003c FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
 199:mculib3/src/modbus_slave.h ****         return;
 13623              		.loc 24 199 0
 13624 0040 85E0     		b	.L659
 13625              	.L660:
 200:mculib3/src/modbus_slave.h ****     }
 201:mculib3/src/modbus_slave.h ****     
 202:mculib3/src/modbus_slave.h ****     if (time < modbus_time) 
 13626              		.loc 24 202 0
 13627 0042 7B68     		ldr	r3, [r7, #4]
 13628 0044 DA69     		ldr	r2, [r3, #28]
 13629 0046 7B68     		ldr	r3, [r7, #4]
 13630 0048 1B6A     		ldr	r3, [r3, #32]
 13631 004a 9A42     		cmp	r2, r3
 13632 004c 00DA     		bge	.LCB10508
 13633 004e 7DE0     		b	.L668	@long jump
 13634              	.LCB10508:
 203:mculib3/src/modbus_slave.h ****         return;
 204:mculib3/src/modbus_slave.h **** 
 205:mculib3/src/modbus_slave.h ****     time = 0;
 13635              		.loc 24 205 0
 13636 0050 7B68     		ldr	r3, [r7, #4]
 13637 0052 0022     		movs	r2, #0
 13638 0054 DA61     		str	r2, [r3, #28]
 206:mculib3/src/modbus_slave.h ****     tick_unsubscribe();
 13639              		.loc 24 206 0
 13640 0056 7B68     		ldr	r3, [r7, #4]
 13641 0058 1800     		movs	r0, r3
 13642 005a FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
 207:mculib3/src/modbus_slave.h ****     
 208:mculib3/src/modbus_slave.h ****     if (uart.buffer.size() < 8) {
 13643              		.loc 24 208 0
 13644 005e 7B68     		ldr	r3, [r7, #4]
 13645 0060 1B69     		ldr	r3, [r3, #16]
 13646 0062 1800     		movs	r0, r3
 13647 0064 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4sizeEv
 13648 0068 0100     		movs	r1, r0
 13649 006a 0722     		movs	r2, #7
 13650 006c 0023     		movs	r3, #0
 13651 006e 8A42     		cmp	r2, r1
 13652 0070 5B41     		adcs	r3, r3, r3
 13653 0072 DBB2     		uxtb	r3, r3
ARM GAS  /tmp/ccSySGVh.s 			page 326


 13654 0074 002B     		cmp	r3, #0
 13655 0076 05D0     		beq	.L663
 209:mculib3/src/modbus_slave.h ****         uart.receive();
 13656              		.loc 24 209 0
 13657 0078 7B68     		ldr	r3, [r7, #4]
 13658 007a 1B69     		ldr	r3, [r3, #16]
 13659 007c 1800     		movs	r0, r3
 13660 007e FFF7FEFF 		bl	_ZN10UART_sizedILj255EE7receiveEv
 210:mculib3/src/modbus_slave.h ****         return;
 13661              		.loc 24 210 0
 13662 0082 64E0     		b	.L659
 13663              	.L663:
 211:mculib3/src/modbus_slave.h ****     }
 212:mculib3/src/modbus_slave.h **** 
 213:mculib3/src/modbus_slave.h ****     if (uart.buffer.front() != address) {
 13664              		.loc 24 213 0
 13665 0084 7B68     		ldr	r3, [r7, #4]
 13666 0086 1B69     		ldr	r3, [r3, #16]
 13667 0088 1800     		movs	r0, r3
 13668 008a FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5frontEv
 13669 008e 0300     		movs	r3, r0
 13670 0090 1A78     		ldrb	r2, [r3]
 13671 0092 7B68     		ldr	r3, [r7, #4]
 13672 0094 2421     		movs	r1, #36
 13673 0096 5B5C     		ldrb	r3, [r3, r1]
 13674 0098 D31A     		subs	r3, r2, r3
 13675 009a 5A1E     		subs	r2, r3, #1
 13676 009c 9341     		sbcs	r3, r3, r2
 13677 009e DBB2     		uxtb	r3, r3
 13678 00a0 002B     		cmp	r3, #0
 13679 00a2 05D0     		beq	.L664
 214:mculib3/src/modbus_slave.h ****         uart.receive();
 13680              		.loc 24 214 0
 13681 00a4 7B68     		ldr	r3, [r7, #4]
 13682 00a6 1B69     		ldr	r3, [r3, #16]
 13683 00a8 1800     		movs	r0, r3
 13684 00aa FFF7FEFF 		bl	_ZN10UART_sizedILj255EE7receiveEv
 215:mculib3/src/modbus_slave.h ****         return;
 13685              		.loc 24 215 0
 13686 00ae 4EE0     		b	.L659
 13687              	.L664:
 216:mculib3/src/modbus_slave.h ****     }
 217:mculib3/src/modbus_slave.h ****     if (not check_CRC()) {
 13688              		.loc 24 217 0
 13689 00b0 7B68     		ldr	r3, [r7, #4]
 13690 00b2 1800     		movs	r0, r3
 13691 00b4 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_CRCEv
 13692 00b8 0300     		movs	r3, r0
 13693 00ba 1A00     		movs	r2, r3
 13694 00bc 0123     		movs	r3, #1
 13695 00be 5340     		eors	r3, r2
 13696 00c0 DBB2     		uxtb	r3, r3
 13697 00c2 002B     		cmp	r3, #0
 13698 00c4 05D0     		beq	.L665
 218:mculib3/src/modbus_slave.h ****         uart.receive();
 13699              		.loc 24 218 0
 13700 00c6 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 327


 13701 00c8 1B69     		ldr	r3, [r3, #16]
 13702 00ca 1800     		movs	r0, r3
 13703 00cc FFF7FEFF 		bl	_ZN10UART_sizedILj255EE7receiveEv
 219:mculib3/src/modbus_slave.h ****         return;
 13704              		.loc 24 219 0
 13705 00d0 3DE0     		b	.L659
 13706              	.L665:
 220:mculib3/src/modbus_slave.h ****     }
 221:mculib3/src/modbus_slave.h ****     uart.buffer.pop_front(); // adr
 13707              		.loc 24 221 0
 13708 00d2 7B68     		ldr	r3, [r7, #4]
 13709 00d4 1B69     		ldr	r3, [r3, #16]
 13710 00d6 1800     		movs	r0, r3
 13711 00d8 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE9pop_frontEv
 222:mculib3/src/modbus_slave.h ****     func = uart.buffer.pop_front();
 13712              		.loc 24 222 0
 13713 00dc 7B68     		ldr	r3, [r7, #4]
 13714 00de 1B69     		ldr	r3, [r3, #16]
 13715 00e0 1800     		movs	r0, r3
 13716 00e2 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE9pop_frontEv
 13717 00e6 0300     		movs	r3, r0
 13718 00e8 1900     		movs	r1, r3
 13719 00ea 7B68     		ldr	r3, [r7, #4]
 13720 00ec 2522     		movs	r2, #37
 13721 00ee 9954     		strb	r1, [r3, r2]
 223:mculib3/src/modbus_slave.h ****     if (func == static_cast<uint8_t>(Modbus_function::read_03)) // operator ==
 13722              		.loc 24 223 0
 13723 00f0 7B68     		ldr	r3, [r7, #4]
 13724 00f2 2522     		movs	r2, #37
 13725 00f4 9B5C     		ldrb	r3, [r3, r2]
 13726 00f6 032B     		cmp	r3, #3
 13727 00f8 04D1     		bne	.L666
 224:mculib3/src/modbus_slave.h ****         answer_03();
 13728              		.loc 24 224 0
 13729 00fa 7B68     		ldr	r3, [r7, #4]
 13730 00fc 1800     		movs	r0, r3
 13731 00fe FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_03Ev
 13732 0102 24E0     		b	.L659
 13733              	.L666:
 225:mculib3/src/modbus_slave.h ****     else if (func == static_cast<uint8_t>(Modbus_function::write_16))
 13734              		.loc 24 225 0
 13735 0104 7B68     		ldr	r3, [r7, #4]
 13736 0106 2522     		movs	r2, #37
 13737 0108 9B5C     		ldrb	r3, [r3, r2]
 13738 010a 102B     		cmp	r3, #16
 13739 010c 18D1     		bne	.L667
 226:mculib3/src/modbus_slave.h ****         answer_16(reaction);
 13740              		.loc 24 226 0
 13741 010e 0423     		movs	r3, #4
 13742 0110 1822     		movs	r2, #24
 13743 0112 0821     		movs	r1, #8
 13744 0114 8C46     		mov	ip, r1
 13745 0116 BC44     		add	ip, ip, r7
 13746 0118 6244     		add	r2, r2, ip
 13747 011a D018     		adds	r0, r2, r3
 13748 011c 7C68     		ldr	r4, [r7, #4]
 13749 011e 6B46     		mov	r3, sp
ARM GAS  /tmp/ccSySGVh.s 			page 328


 13750 0120 1A00     		movs	r2, r3
 13751 0122 0300     		movs	r3, r0
 13752 0124 0C33     		adds	r3, r3, #12
 13753 0126 62CB     		ldmia	r3!, {r1, r5, r6}
 13754 0128 62C2     		stmia	r2!, {r1, r5, r6}
 13755 012a 62CB     		ldmia	r3!, {r1, r5, r6}
 13756 012c 62C2     		stmia	r2!, {r1, r5, r6}
 13757 012e 1B68     		ldr	r3, [r3]
 13758 0130 1360     		str	r3, [r2]
 13759 0132 0168     		ldr	r1, [r0]
 13760 0134 4268     		ldr	r2, [r0, #4]
 13761 0136 8368     		ldr	r3, [r0, #8]
 13762 0138 2000     		movs	r0, r4
 13763 013a FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_16IZ4mainEUltE_EEvT_
 13764 013e 06E0     		b	.L659
 13765              	.L667:
 227:mculib3/src/modbus_slave.h ****     else 
 228:mculib3/src/modbus_slave.h ****         answer_error (Modbus_error_code::wrong_func);
 13766              		.loc 24 228 0
 13767 0140 7B68     		ldr	r3, [r7, #4]
 13768 0142 0121     		movs	r1, #1
 13769 0144 1800     		movs	r0, r3
 13770 0146 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code
 13771 014a 00E0     		b	.L659
 13772              	.L668:
 203:mculib3/src/modbus_slave.h **** 
 13773              		.loc 24 203 0
 13774 014c C046     		nop
 13775              	.L659:
 229:mculib3/src/modbus_slave.h **** }
 13776              		.loc 24 229 0
 13777 014e BD46     		mov	sp, r7
 13778 0150 02B0     		add	sp, sp, #8
 13779              		@ sp needed
 13780 0152 04BC     		pop	{r2}
 13781 0154 9046     		mov	r8, r2
 13782 0156 F0BC     		pop	{r4, r5, r6, r7}
 13783 0158 08BC     		pop	{r3}
 13784 015a 04B0     		add	sp, sp, #16
 13785 015c 1847     		bx	r3
 13786              		.cfi_endproc
 13787              	.LFE4103:
 13789              		.section	.text._ZN4ListI10SubscriberE8IteratorC2EPS0_,"axG",%progbits,_ZN4ListI10SubscriberE8Itera
 13790              		.align	1
 13791              		.weak	_ZN4ListI10SubscriberE8IteratorC2EPS0_
 13792              		.syntax unified
 13793              		.code	16
 13794              		.thumb_func
 13795              		.fpu softvfp
 13797              	_ZN4ListI10SubscriberE8IteratorC2EPS0_:
 13798              	.LFB4169:
 143:mculib3/src/list.h **** 
 13799              		.loc 9 143 0
 13800              		.cfi_startproc
 13801              		@ args = 0, pretend = 0, frame = 8
 13802              		@ frame_needed = 1, uses_anonymous_args = 0
 13803 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccSySGVh.s 			page 329


 13804              	.LCFI707:
 13805              		.cfi_def_cfa_offset 8
 13806              		.cfi_offset 7, -8
 13807              		.cfi_offset 14, -4
 13808 0002 82B0     		sub	sp, sp, #8
 13809              	.LCFI708:
 13810              		.cfi_def_cfa_offset 16
 13811 0004 00AF     		add	r7, sp, #0
 13812              	.LCFI709:
 13813              		.cfi_def_cfa_register 7
 13814 0006 7860     		str	r0, [r7, #4]
 13815 0008 3960     		str	r1, [r7]
 13816              	.LBB22:
 143:mculib3/src/list.h **** 
 13817              		.loc 9 143 0
 13818 000a 7B68     		ldr	r3, [r7, #4]
 13819 000c 3A68     		ldr	r2, [r7]
 13820 000e 1A60     		str	r2, [r3]
 13821              	.LBE22:
 13822 0010 7B68     		ldr	r3, [r7, #4]
 13823 0012 1800     		movs	r0, r3
 13824 0014 BD46     		mov	sp, r7
 13825 0016 02B0     		add	sp, sp, #8
 13826              		@ sp needed
 13827 0018 80BD     		pop	{r7, pc}
 13828              		.cfi_endproc
 13829              	.LFE4169:
 13831              		.weak	_ZN4ListI10SubscriberE8IteratorC1EPS0_
 13832              		.thumb_set _ZN4ListI10SubscriberE8IteratorC1EPS0_,_ZN4ListI10SubscriberE8IteratorC2EPS0_
 13833              		.section	.text._ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeE
 13834              		.align	1
 13835              		.weak	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 13836              		.syntax unified
 13837              		.code	16
 13838              		.thumb_func
 13839              		.fpu softvfp
 13841              	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv:
 13842              	.LFB4184:
  65:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOC, GPIO&> make_reference() { return *reinterpr
 13843              		.loc 11 65 0
 13844              		.cfi_startproc
 13845              		@ args = 0, pretend = 0, frame = 0
 13846              		@ frame_needed = 1, uses_anonymous_args = 0
 13847 0000 80B5     		push	{r7, lr}
 13848              	.LCFI710:
 13849              		.cfi_def_cfa_offset 8
 13850              		.cfi_offset 7, -8
 13851              		.cfi_offset 14, -4
 13852 0002 00AF     		add	r7, sp, #0
 13853              	.LCFI711:
 13854              		.cfi_def_cfa_register 7
  65:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOC, GPIO&> make_reference() { return *reinterpr
 13855              		.loc 11 65 0
 13856 0004 014B     		ldr	r3, .L673
 13857 0006 1800     		movs	r0, r3
 13858 0008 BD46     		mov	sp, r7
 13859              		@ sp needed
ARM GAS  /tmp/ccSySGVh.s 			page 330


 13860 000a 80BD     		pop	{r7, pc}
 13861              	.L674:
 13862              		.align	2
 13863              	.L673:
 13864 000c 00040048 		.word	1207960576
 13865              		.cfi_endproc
 13866              	.LFE4184:
 13868              		.section	.text._ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv,"axG",%progbits,_ZN3mcu3RCC12clock_ena
 13869              		.align	1
 13870              		.weak	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
 13871              		.syntax unified
 13872              		.code	16
 13873              		.thumb_func
 13874              		.fpu softvfp
 13876              	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv:
 13877              	.LFB4185:
  55:mculib3/src/periph/rcc_f0.h **** 	{
 13878              		.loc 2 55 0
 13879              		.cfi_startproc
 13880              		@ args = 0, pretend = 0, frame = 8
 13881              		@ frame_needed = 1, uses_anonymous_args = 0
 13882 0000 80B5     		push	{r7, lr}
 13883              	.LCFI712:
 13884              		.cfi_def_cfa_offset 8
 13885              		.cfi_offset 7, -8
 13886              		.cfi_offset 14, -4
 13887 0002 82B0     		sub	sp, sp, #8
 13888              	.LCFI713:
 13889              		.cfi_def_cfa_offset 16
 13890 0004 00AF     		add	r7, sp, #0
 13891              	.LCFI714:
 13892              		.cfi_def_cfa_register 7
 13893 0006 7860     		str	r0, [r7, #4]
  58:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 13894              		.loc 2 58 0
 13895 0008 7B68     		ldr	r3, [r7, #4]
 13896 000a 5A69     		ldr	r2, [r3, #20]
 13897 000c 8021     		movs	r1, #128
 13898 000e C902     		lsls	r1, r1, #11
 13899 0010 0A43     		orrs	r2, r1
 13900 0012 5A61     		str	r2, [r3, #20]
  81:mculib3/src/periph/rcc_f0.h **** 
 13901              		.loc 2 81 0
 13902 0014 C046     		nop
 13903 0016 BD46     		mov	sp, r7
 13904 0018 02B0     		add	sp, sp, #8
 13905              		@ sp needed
 13906 001a 80BD     		pop	{r7, pc}
 13907              		.cfi_endproc
 13908              	.LFE4185:
 13910              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi0EEELNS_7PinModeE1EEEvv,"axG",%progbits,
 13911              		.align	1
 13912              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi0EEELNS_7PinModeE1EEEvv
 13913              		.syntax unified
 13914              		.code	16
 13915              		.thumb_func
 13916              		.fpu softvfp
ARM GAS  /tmp/ccSySGVh.s 			page 331


 13918              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi0EEELNS_7PinModeE1EEEvv:
 13919              	.LFB4186:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 13920              		.loc 11 128 0
 13921              		.cfi_startproc
 13922              		@ args = 0, pretend = 0, frame = 8
 13923              		@ frame_needed = 1, uses_anonymous_args = 0
 13924 0000 80B5     		push	{r7, lr}
 13925              	.LCFI715:
 13926              		.cfi_def_cfa_offset 8
 13927              		.cfi_offset 7, -8
 13928              		.cfi_offset 14, -4
 13929 0002 82B0     		sub	sp, sp, #8
 13930              	.LCFI716:
 13931              		.cfi_def_cfa_offset 16
 13932 0004 00AF     		add	r7, sp, #0
 13933              	.LCFI717:
 13934              		.cfi_def_cfa_register 7
 13935 0006 7860     		str	r0, [r7, #4]
 134:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 13936              		.loc 11 134 0
 13937 0008 7B68     		ldr	r3, [r7, #4]
 13938 000a 0121     		movs	r1, #1
 13939 000c 1800     		movs	r0, r3
 13940 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj0EEERS0_NS_9GPIO_bits5MODER4ModeE
 13941              		.loc 11 169 0
 13942 0012 C046     		nop
 13943 0014 BD46     		mov	sp, r7
 13944 0016 02B0     		add	sp, sp, #8
 13945              		@ sp needed
 13946 0018 80BD     		pop	{r7, pc}
 13947              		.cfi_endproc
 13948              	.LFE4186:
 13950              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi7EEELNS_7PinModeE1EEEvv,"axG",%progbits,
 13951              		.align	1
 13952              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi7EEELNS_7PinModeE1EEEvv
 13953              		.syntax unified
 13954              		.code	16
 13955              		.thumb_func
 13956              		.fpu softvfp
 13958              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi7EEELNS_7PinModeE1EEEvv:
 13959              	.LFB4187:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 13960              		.loc 11 128 0
 13961              		.cfi_startproc
 13962              		@ args = 0, pretend = 0, frame = 8
 13963              		@ frame_needed = 1, uses_anonymous_args = 0
 13964 0000 80B5     		push	{r7, lr}
 13965              	.LCFI718:
 13966              		.cfi_def_cfa_offset 8
 13967              		.cfi_offset 7, -8
 13968              		.cfi_offset 14, -4
 13969 0002 82B0     		sub	sp, sp, #8
 13970              	.LCFI719:
 13971              		.cfi_def_cfa_offset 16
 13972 0004 00AF     		add	r7, sp, #0
 13973              	.LCFI720:
ARM GAS  /tmp/ccSySGVh.s 			page 332


 13974              		.cfi_def_cfa_register 7
 13975 0006 7860     		str	r0, [r7, #4]
 134:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 13976              		.loc 11 134 0
 13977 0008 7B68     		ldr	r3, [r7, #4]
 13978 000a 0121     		movs	r1, #1
 13979 000c 1800     		movs	r0, r3
 13980 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj7EEERS0_NS_9GPIO_bits5MODER4ModeE
 13981              		.loc 11 169 0
 13982 0012 C046     		nop
 13983 0014 BD46     		mov	sp, r7
 13984 0016 02B0     		add	sp, sp, #8
 13985              		@ sp needed
 13986 0018 80BD     		pop	{r7, pc}
 13987              		.cfi_endproc
 13988              	.LFE4187:
 13990              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi6EEELNS_7PinModeE1EEEvv,"axG",%progbits,
 13991              		.align	1
 13992              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi6EEELNS_7PinModeE1EEEvv
 13993              		.syntax unified
 13994              		.code	16
 13995              		.thumb_func
 13996              		.fpu softvfp
 13998              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi6EEELNS_7PinModeE1EEEvv:
 13999              	.LFB4188:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14000              		.loc 11 128 0
 14001              		.cfi_startproc
 14002              		@ args = 0, pretend = 0, frame = 8
 14003              		@ frame_needed = 1, uses_anonymous_args = 0
 14004 0000 80B5     		push	{r7, lr}
 14005              	.LCFI721:
 14006              		.cfi_def_cfa_offset 8
 14007              		.cfi_offset 7, -8
 14008              		.cfi_offset 14, -4
 14009 0002 82B0     		sub	sp, sp, #8
 14010              	.LCFI722:
 14011              		.cfi_def_cfa_offset 16
 14012 0004 00AF     		add	r7, sp, #0
 14013              	.LCFI723:
 14014              		.cfi_def_cfa_register 7
 14015 0006 7860     		str	r0, [r7, #4]
 134:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14016              		.loc 11 134 0
 14017 0008 7B68     		ldr	r3, [r7, #4]
 14018 000a 0121     		movs	r1, #1
 14019 000c 1800     		movs	r0, r3
 14020 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj6EEERS0_NS_9GPIO_bits5MODER4ModeE
 14021              		.loc 11 169 0
 14022 0012 C046     		nop
 14023 0014 BD46     		mov	sp, r7
 14024 0016 02B0     		add	sp, sp, #8
 14025              		@ sp needed
 14026 0018 80BD     		pop	{r7, pc}
 14027              		.cfi_endproc
 14028              	.LFE4188:
 14030              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi5EEELNS_7PinModeE1EEEvv,"axG",%progbits,
ARM GAS  /tmp/ccSySGVh.s 			page 333


 14031              		.align	1
 14032              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi5EEELNS_7PinModeE1EEEvv
 14033              		.syntax unified
 14034              		.code	16
 14035              		.thumb_func
 14036              		.fpu softvfp
 14038              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi5EEELNS_7PinModeE1EEEvv:
 14039              	.LFB4189:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14040              		.loc 11 128 0
 14041              		.cfi_startproc
 14042              		@ args = 0, pretend = 0, frame = 8
 14043              		@ frame_needed = 1, uses_anonymous_args = 0
 14044 0000 80B5     		push	{r7, lr}
 14045              	.LCFI724:
 14046              		.cfi_def_cfa_offset 8
 14047              		.cfi_offset 7, -8
 14048              		.cfi_offset 14, -4
 14049 0002 82B0     		sub	sp, sp, #8
 14050              	.LCFI725:
 14051              		.cfi_def_cfa_offset 16
 14052 0004 00AF     		add	r7, sp, #0
 14053              	.LCFI726:
 14054              		.cfi_def_cfa_register 7
 14055 0006 7860     		str	r0, [r7, #4]
 134:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14056              		.loc 11 134 0
 14057 0008 7B68     		ldr	r3, [r7, #4]
 14058 000a 0121     		movs	r1, #1
 14059 000c 1800     		movs	r0, r3
 14060 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE
 14061              		.loc 11 169 0
 14062 0012 C046     		nop
 14063 0014 BD46     		mov	sp, r7
 14064 0016 02B0     		add	sp, sp, #8
 14065              		@ sp needed
 14066 0018 80BD     		pop	{r7, pc}
 14067              		.cfi_endproc
 14068              	.LFE4189:
 14070              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi5EEELNS_7PinModeE1EEEvv,"axG",%progbits,
 14071              		.align	1
 14072              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi5EEELNS_7PinModeE1EEEvv
 14073              		.syntax unified
 14074              		.code	16
 14075              		.thumb_func
 14076              		.fpu softvfp
 14078              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi5EEELNS_7PinModeE1EEEvv:
 14079              	.LFB4190:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14080              		.loc 11 128 0
 14081              		.cfi_startproc
 14082              		@ args = 0, pretend = 0, frame = 8
 14083              		@ frame_needed = 1, uses_anonymous_args = 0
 14084 0000 80B5     		push	{r7, lr}
 14085              	.LCFI727:
 14086              		.cfi_def_cfa_offset 8
 14087              		.cfi_offset 7, -8
ARM GAS  /tmp/ccSySGVh.s 			page 334


 14088              		.cfi_offset 14, -4
 14089 0002 82B0     		sub	sp, sp, #8
 14090              	.LCFI728:
 14091              		.cfi_def_cfa_offset 16
 14092 0004 00AF     		add	r7, sp, #0
 14093              	.LCFI729:
 14094              		.cfi_def_cfa_register 7
 14095 0006 7860     		str	r0, [r7, #4]
 134:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14096              		.loc 11 134 0
 14097 0008 7B68     		ldr	r3, [r7, #4]
 14098 000a 0121     		movs	r1, #1
 14099 000c 1800     		movs	r0, r3
 14100 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE
 14101              		.loc 11 169 0
 14102 0012 C046     		nop
 14103 0014 BD46     		mov	sp, r7
 14104 0016 02B0     		add	sp, sp, #8
 14105              		@ sp needed
 14106 0018 80BD     		pop	{r7, pc}
 14107              		.cfi_endproc
 14108              	.LFE4190:
 14110              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi4EEELNS_7PinModeE1EEEvv,"axG",%progbits,
 14111              		.align	1
 14112              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi4EEELNS_7PinModeE1EEEvv
 14113              		.syntax unified
 14114              		.code	16
 14115              		.thumb_func
 14116              		.fpu softvfp
 14118              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi4EEELNS_7PinModeE1EEEvv:
 14119              	.LFB4191:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14120              		.loc 11 128 0
 14121              		.cfi_startproc
 14122              		@ args = 0, pretend = 0, frame = 8
 14123              		@ frame_needed = 1, uses_anonymous_args = 0
 14124 0000 80B5     		push	{r7, lr}
 14125              	.LCFI730:
 14126              		.cfi_def_cfa_offset 8
 14127              		.cfi_offset 7, -8
 14128              		.cfi_offset 14, -4
 14129 0002 82B0     		sub	sp, sp, #8
 14130              	.LCFI731:
 14131              		.cfi_def_cfa_offset 16
 14132 0004 00AF     		add	r7, sp, #0
 14133              	.LCFI732:
 14134              		.cfi_def_cfa_register 7
 14135 0006 7860     		str	r0, [r7, #4]
 134:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14136              		.loc 11 134 0
 14137 0008 7B68     		ldr	r3, [r7, #4]
 14138 000a 0121     		movs	r1, #1
 14139 000c 1800     		movs	r0, r3
 14140 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj4EEERS0_NS_9GPIO_bits5MODER4ModeE
 14141              		.loc 11 169 0
 14142 0012 C046     		nop
 14143 0014 BD46     		mov	sp, r7
ARM GAS  /tmp/ccSySGVh.s 			page 335


 14144 0016 02B0     		add	sp, sp, #8
 14145              		@ sp needed
 14146 0018 80BD     		pop	{r7, pc}
 14147              		.cfi_endproc
 14148              	.LFE4191:
 14150              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi3EEELNS_7PinModeE1EEEvv,"axG",%progbits,
 14151              		.align	1
 14152              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi3EEELNS_7PinModeE1EEEvv
 14153              		.syntax unified
 14154              		.code	16
 14155              		.thumb_func
 14156              		.fpu softvfp
 14158              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi3EEELNS_7PinModeE1EEEvv:
 14159              	.LFB4192:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14160              		.loc 11 128 0
 14161              		.cfi_startproc
 14162              		@ args = 0, pretend = 0, frame = 8
 14163              		@ frame_needed = 1, uses_anonymous_args = 0
 14164 0000 80B5     		push	{r7, lr}
 14165              	.LCFI733:
 14166              		.cfi_def_cfa_offset 8
 14167              		.cfi_offset 7, -8
 14168              		.cfi_offset 14, -4
 14169 0002 82B0     		sub	sp, sp, #8
 14170              	.LCFI734:
 14171              		.cfi_def_cfa_offset 16
 14172 0004 00AF     		add	r7, sp, #0
 14173              	.LCFI735:
 14174              		.cfi_def_cfa_register 7
 14175 0006 7860     		str	r0, [r7, #4]
 134:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14176              		.loc 11 134 0
 14177 0008 7B68     		ldr	r3, [r7, #4]
 14178 000a 0121     		movs	r1, #1
 14179 000c 1800     		movs	r0, r3
 14180 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits5MODER4ModeE
 14181              		.loc 11 169 0
 14182 0012 C046     		nop
 14183 0014 BD46     		mov	sp, r7
 14184 0016 02B0     		add	sp, sp, #8
 14185              		@ sp needed
 14186 0018 80BD     		pop	{r7, pc}
 14187              		.cfi_endproc
 14188              	.LFE4192:
 14190              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi15EEELNS_7PinModeE1EEEvv,"axG",%progbits
 14191              		.align	1
 14192              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi15EEELNS_7PinModeE1EEEvv
 14193              		.syntax unified
 14194              		.code	16
 14195              		.thumb_func
 14196              		.fpu softvfp
 14198              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi15EEELNS_7PinModeE1EEEvv:
 14199              	.LFB4193:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14200              		.loc 11 128 0
 14201              		.cfi_startproc
ARM GAS  /tmp/ccSySGVh.s 			page 336


 14202              		@ args = 0, pretend = 0, frame = 8
 14203              		@ frame_needed = 1, uses_anonymous_args = 0
 14204 0000 80B5     		push	{r7, lr}
 14205              	.LCFI736:
 14206              		.cfi_def_cfa_offset 8
 14207              		.cfi_offset 7, -8
 14208              		.cfi_offset 14, -4
 14209 0002 82B0     		sub	sp, sp, #8
 14210              	.LCFI737:
 14211              		.cfi_def_cfa_offset 16
 14212 0004 00AF     		add	r7, sp, #0
 14213              	.LCFI738:
 14214              		.cfi_def_cfa_register 7
 14215 0006 7860     		str	r0, [r7, #4]
 134:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14216              		.loc 11 134 0
 14217 0008 7B68     		ldr	r3, [r7, #4]
 14218 000a 0121     		movs	r1, #1
 14219 000c 1800     		movs	r0, r3
 14220 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj15EEERS0_NS_9GPIO_bits5MODER4ModeE
 14221              		.loc 11 169 0
 14222 0012 C046     		nop
 14223 0014 BD46     		mov	sp, r7
 14224 0016 02B0     		add	sp, sp, #8
 14225              		@ sp needed
 14226 0018 80BD     		pop	{r7, pc}
 14227              		.cfi_endproc
 14228              	.LFE4193:
 14230              		.section	.text._ZSt3tieIJ3PinS0_S0_S0_S0_S0_S0_S0_EESt5tupleIJDpRT_EES4_,"axG",%progbits,_ZSt3tieI
 14231              		.align	1
 14232              		.weak	_ZSt3tieIJ3PinS0_S0_S0_S0_S0_S0_S0_EESt5tupleIJDpRT_EES4_
 14233              		.syntax unified
 14234              		.code	16
 14235              		.thumb_func
 14236              		.fpu softvfp
 14238              	_ZSt3tieIJ3PinS0_S0_S0_S0_S0_S0_S0_EESt5tupleIJDpRT_EES4_:
 14239              	.LFB4194:
1331:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1332:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #if __cplusplus > 201103L
1333:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1334:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #define __cpp_lib_tuples_by_type 201304
1335:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1336:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Head, size_t __i, typename... _Tail>
1337:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr _Head&
1338:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     __get_helper2(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
1339:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
1340:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1341:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Head, size_t __i, typename... _Tail>
1342:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr const _Head&
1343:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     __get_helper2(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
1344:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
1345:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1346:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Return a reference to the unique element of type _Tp of a tuple.
1347:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template <typename _Tp, typename... _Types>
1348:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr _Tp&
1349:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     get(tuple<_Types...>& __t) noexcept
1350:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper2<_Tp>(__t); }
ARM GAS  /tmp/ccSySGVh.s 			page 337


1351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1352:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Return a reference to the unique element of type _Tp of a tuple rvalue.
1353:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template <typename _Tp, typename... _Types>
1354:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr _Tp&&
1355:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     get(tuple<_Types...>&& __t) noexcept
1356:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::forward<_Tp&&>(std::__get_helper2<_Tp>(__t)); }
1357:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1358:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Return a const reference to the unique element of type _Tp of a tuple.
1359:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template <typename _Tp, typename... _Types>
1360:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr const _Tp&
1361:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     get(const tuple<_Types...>& __t) noexcept
1362:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper2<_Tp>(__t); }
1363:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #endif
1364:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1365:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // This class performs the comparison operations on tuples
1366:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tp, typename _Up, size_t __i, size_t __size>
1367:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __tuple_compare
1368:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1369:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr bool
1370:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       __eq(const _Tp& __t, const _Up& __u)
1371:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
1372:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return bool(std::get<__i>(__t) == std::get<__i>(__u))
1373:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  && __tuple_compare<_Tp, _Up, __i + 1, __size>::__eq(__t, __u);
1374:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
1375:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1376:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr bool
1377:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       __less(const _Tp& __t, const _Up& __u)
1378:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
1379:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return bool(std::get<__i>(__t) < std::get<__i>(__u))
1380:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  || (!bool(std::get<__i>(__u) < std::get<__i>(__t))
1381:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      && __tuple_compare<_Tp, _Up, __i + 1, __size>::__less(__t, __u));
1382:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
1383:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1384:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1385:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tp, typename _Up, size_t __size>
1386:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __tuple_compare<_Tp, _Up, __size, __size>
1387:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1388:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr bool
1389:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       __eq(const _Tp&, const _Up&) { return true; }
1390:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1391:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr bool
1392:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       __less(const _Tp&, const _Up&) { return false; }
1393:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1394:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1395:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _TElements, typename... _UElements>
1396:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr bool
1397:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     operator==(const tuple<_TElements...>& __t,
1398:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       const tuple<_UElements...>& __u)
1399:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1400:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static_assert(sizeof...(_TElements) == sizeof...(_UElements),
1401:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  "tuple objects can only be compared if they have equal sizes.");
1402:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       using __compare = __tuple_compare<tuple<_TElements...>,
1403:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 					tuple<_UElements...>,
1404:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 					0, sizeof...(_TElements)>;
1405:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return __compare::__eq(__t, __u);
1406:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
1407:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
ARM GAS  /tmp/ccSySGVh.s 			page 338


1408:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _TElements, typename... _UElements>
1409:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr bool
1410:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     operator<(const tuple<_TElements...>& __t,
1411:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const tuple<_UElements...>& __u)
1412:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1413:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static_assert(sizeof...(_TElements) == sizeof...(_UElements),
1414:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  "tuple objects can only be compared if they have equal sizes.");
1415:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       using __compare = __tuple_compare<tuple<_TElements...>,
1416:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 					tuple<_UElements...>,
1417:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 					0, sizeof...(_TElements)>;
1418:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return __compare::__less(__t, __u);
1419:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
1420:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1421:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _TElements, typename... _UElements>
1422:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr bool
1423:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     operator!=(const tuple<_TElements...>& __t,
1424:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       const tuple<_UElements...>& __u)
1425:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return !(__t == __u); }
1426:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1427:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _TElements, typename... _UElements>
1428:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr bool
1429:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     operator>(const tuple<_TElements...>& __t,
1430:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const tuple<_UElements...>& __u)
1431:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return __u < __t; }
1432:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1433:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _TElements, typename... _UElements>
1434:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr bool
1435:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     operator<=(const tuple<_TElements...>& __t,
1436:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       const tuple<_UElements...>& __u)
1437:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return !(__u < __t); }
1438:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1439:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _TElements, typename... _UElements>
1440:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr bool
1441:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     operator>=(const tuple<_TElements...>& __t,
1442:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       const tuple<_UElements...>& __u)
1443:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return !(__t < __u); }
1444:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1445:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // NB: DR 705.
1446:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
1447:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr tuple<typename __decay_and_strip<_Elements>::__type...>
1448:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     make_tuple(_Elements&&... __args)
1449:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1450:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef tuple<typename __decay_and_strip<_Elements>::__type...>
1451:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	__result_type;
1452:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return __result_type(std::forward<_Elements>(__args)...);
1453:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
1454:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1455:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // _GLIBCXX_RESOLVE_LIB_DEFECTS
1456:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // 2275. Why is forward_as_tuple not constexpr?
1457:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
1458:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr tuple<_Elements&&...>
1459:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     forward_as_tuple(_Elements&&... __args) noexcept
1460:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return tuple<_Elements&&...>(std::forward<_Elements>(__args)...); }
1461:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1462:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<size_t, typename, typename, size_t>
1463:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __make_tuple_impl;
1464:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
ARM GAS  /tmp/ccSySGVh.s 			page 339


1465:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<size_t _Idx, typename _Tuple, typename... _Tp, size_t _Nm>
1466:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __make_tuple_impl<_Idx, tuple<_Tp...>, _Tuple, _Nm>
1467:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : __make_tuple_impl<_Idx + 1,
1468:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			tuple<_Tp..., __tuple_element_t<_Idx, _Tuple>>,
1469:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			_Tuple, _Nm>
1470:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { };
1471:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1472:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Nm, typename _Tuple, typename... _Tp>
1473:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __make_tuple_impl<_Nm, tuple<_Tp...>, _Tuple, _Nm>
1474:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1475:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef tuple<_Tp...> __type;
1476:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1477:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1478:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tuple>
1479:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __do_make_tuple
1480:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : __make_tuple_impl<0, tuple<>, _Tuple, std::tuple_size<_Tuple>::value>
1481:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { };
1482:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1483:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Returns the std::tuple equivalent of a tuple-like type.
1484:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tuple>
1485:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __make_tuple
1486:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : public __do_make_tuple<typename std::remove_cv
1487:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****             <typename std::remove_reference<_Tuple>::type>::type>
1488:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { };
1489:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1490:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Combines several std::tuple's into a single one.
1491:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename...>
1492:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __combine_tuples;
1493:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1494:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<>
1495:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __combine_tuples<>
1496:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1497:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef tuple<> __type;
1498:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1499:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1500:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Ts>
1501:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __combine_tuples<tuple<_Ts...>>
1502:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1503:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef tuple<_Ts...> __type;
1504:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1505:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1506:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _T1s, typename... _T2s, typename... _Rem>
1507:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __combine_tuples<tuple<_T1s...>, tuple<_T2s...>, _Rem...>
1508:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1509:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef typename __combine_tuples<tuple<_T1s..., _T2s...>,
1510:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 					_Rem...>::__type __type;
1511:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1512:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1513:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Computes the result type of tuple_cat given a set of tuple-like types.
1514:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Tpls>
1515:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __tuple_cat_result
1516:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1517:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef typename __combine_tuples
1518:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         <typename __make_tuple<_Tpls>::__type...>::__type __type;
1519:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1520:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1521:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Helper to determine the index set for the first tuple-like
ARM GAS  /tmp/ccSySGVh.s 			page 340


1522:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // type of a given set.
1523:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename...>
1524:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __make_1st_indices;
1525:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1526:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<>
1527:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __make_1st_indices<>
1528:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1529:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef std::_Index_tuple<> __type;
1530:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1531:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1532:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tp, typename... _Tpls>
1533:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __make_1st_indices<_Tp, _Tpls...>
1534:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1535:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef typename std::_Build_index_tuple<std::tuple_size<
1536:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	typename std::remove_reference<_Tp>::type>::value>::__type __type;
1537:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1538:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1539:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Performs the actual concatenation by step-wise expanding tuple-like
1540:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // objects into the elements,  which are finally forwarded into the
1541:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // result tuple.
1542:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Ret, typename _Indices, typename... _Tpls>
1543:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __tuple_concater;
1544:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1545:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Ret, std::size_t... _Is, typename _Tp, typename... _Tpls>
1546:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __tuple_concater<_Ret, std::_Index_tuple<_Is...>, _Tp, _Tpls...>
1547:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1548:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _Us>
1549:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         static constexpr _Ret
1550:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _S_do(_Tp&& __tp, _Tpls&&... __tps, _Us&&... __us)
1551:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
1552:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  typedef typename __make_1st_indices<_Tpls...>::__type __idx;
1553:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  typedef __tuple_concater<_Ret, __idx, _Tpls...>      __next;
1554:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return __next::_S_do(std::forward<_Tpls>(__tps)...,
1555:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			       std::forward<_Us>(__us)...,
1556:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			       std::get<_Is>(std::forward<_Tp>(__tp))...);
1557:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
1558:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1559:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1560:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Ret>
1561:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __tuple_concater<_Ret, std::_Index_tuple<>>
1562:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1563:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _Us>
1564:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	static constexpr _Ret
1565:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_S_do(_Us&&... __us)
1566:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
1567:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return _Ret(std::forward<_Us>(__us)...);
1568:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
1569:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1570:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1571:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// tuple_cat
1572:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Tpls, typename = typename
1573:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****            enable_if<__and_<__is_tuple_like<_Tpls>...>::value>::type>
1574:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr auto
1575:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     tuple_cat(_Tpls&&... __tpls)
1576:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     -> typename __tuple_cat_result<_Tpls...>::__type
1577:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1578:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef typename __tuple_cat_result<_Tpls...>::__type __ret;
ARM GAS  /tmp/ccSySGVh.s 			page 341


1579:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef typename __make_1st_indices<_Tpls...>::__type __idx;
1580:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef __tuple_concater<__ret, __idx, _Tpls...> __concater;
1581:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return __concater::_S_do(std::forward<_Tpls>(__tpls)...);
1582:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
1583:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1584:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // _GLIBCXX_RESOLVE_LIB_DEFECTS
1585:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // 2301. Why is tie not constexpr?
1586:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// tie
1587:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
1588:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr tuple<_Elements&...>
1589:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     tie(_Elements&... __args) noexcept
 14240              		.loc 20 1589 0
 14241              		.cfi_startproc
 14242              		@ args = 20, pretend = 0, frame = 16
 14243              		@ frame_needed = 1, uses_anonymous_args = 0
 14244 0000 90B5     		push	{r4, r7, lr}
 14245              	.LCFI739:
 14246              		.cfi_def_cfa_offset 12
 14247              		.cfi_offset 4, -12
 14248              		.cfi_offset 7, -8
 14249              		.cfi_offset 14, -4
 14250 0002 8BB0     		sub	sp, sp, #44
 14251              	.LCFI740:
 14252              		.cfi_def_cfa_offset 56
 14253 0004 06AF     		add	r7, sp, #24
 14254              	.LCFI741:
 14255              		.cfi_def_cfa 7, 32
 14256 0006 F860     		str	r0, [r7, #12]
 14257 0008 B960     		str	r1, [r7, #8]
 14258 000a 7A60     		str	r2, [r7, #4]
 14259 000c 3B60     		str	r3, [r7]
1590:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return tuple<_Elements&...>(__args...); }
 14260              		.loc 20 1590 0
 14261 000e 3C68     		ldr	r4, [r7]
 14262 0010 7A68     		ldr	r2, [r7, #4]
 14263 0012 B968     		ldr	r1, [r7, #8]
 14264 0014 F868     		ldr	r0, [r7, #12]
 14265 0016 3B6B     		ldr	r3, [r7, #48]
 14266 0018 0493     		str	r3, [sp, #16]
 14267 001a FB6A     		ldr	r3, [r7, #44]
 14268 001c 0393     		str	r3, [sp, #12]
 14269 001e BB6A     		ldr	r3, [r7, #40]
 14270 0020 0293     		str	r3, [sp, #8]
 14271 0022 7B6A     		ldr	r3, [r7, #36]
 14272 0024 0193     		str	r3, [sp, #4]
 14273 0026 3B6A     		ldr	r3, [r7, #32]
 14274 0028 0093     		str	r3, [sp]
 14275 002a 2300     		movs	r3, r4
 14276 002c FFF7FEFF 		bl	_ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_EEC1IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_
 14277 0030 F868     		ldr	r0, [r7, #12]
 14278 0032 BD46     		mov	sp, r7
 14279 0034 05B0     		add	sp, sp, #20
 14280              		@ sp needed
 14281 0036 90BD     		pop	{r4, r7, pc}
 14282              		.cfi_endproc
 14283              	.LFE4194:
 14285              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi9EEELNS_7PinModeE0EEEvv,"axG",%progbits,
ARM GAS  /tmp/ccSySGVh.s 			page 342


 14286              		.align	1
 14287              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi9EEELNS_7PinModeE0EEEvv
 14288              		.syntax unified
 14289              		.code	16
 14290              		.thumb_func
 14291              		.fpu softvfp
 14293              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi9EEELNS_7PinModeE0EEEvv:
 14294              	.LFB4200:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14295              		.loc 11 128 0
 14296              		.cfi_startproc
 14297              		@ args = 0, pretend = 0, frame = 8
 14298              		@ frame_needed = 1, uses_anonymous_args = 0
 14299 0000 80B5     		push	{r7, lr}
 14300              	.LCFI742:
 14301              		.cfi_def_cfa_offset 8
 14302              		.cfi_offset 7, -8
 14303              		.cfi_offset 14, -4
 14304 0002 82B0     		sub	sp, sp, #8
 14305              	.LCFI743:
 14306              		.cfi_def_cfa_offset 16
 14307 0004 00AF     		add	r7, sp, #0
 14308              	.LCFI744:
 14309              		.cfi_def_cfa_register 7
 14310 0006 7860     		str	r0, [r7, #4]
 131:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14311              		.loc 11 131 0
 14312 0008 7B68     		ldr	r3, [r7, #4]
 14313 000a 0021     		movs	r1, #0
 14314 000c 1800     		movs	r0, r3
 14315 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj9EEERS0_NS_9GPIO_bits5MODER4ModeE
 14316              		.loc 11 169 0
 14317 0012 C046     		nop
 14318 0014 BD46     		mov	sp, r7
 14319 0016 02B0     		add	sp, sp, #8
 14320              		@ sp needed
 14321 0018 80BD     		pop	{r7, pc}
 14322              		.cfi_endproc
 14323              	.LFE4200:
 14325              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi8EEELNS_7PinModeE0EEEvv,"axG",%progbits,
 14326              		.align	1
 14327              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi8EEELNS_7PinModeE0EEEvv
 14328              		.syntax unified
 14329              		.code	16
 14330              		.thumb_func
 14331              		.fpu softvfp
 14333              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi8EEELNS_7PinModeE0EEEvv:
 14334              	.LFB4201:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14335              		.loc 11 128 0
 14336              		.cfi_startproc
 14337              		@ args = 0, pretend = 0, frame = 8
 14338              		@ frame_needed = 1, uses_anonymous_args = 0
 14339 0000 80B5     		push	{r7, lr}
 14340              	.LCFI745:
 14341              		.cfi_def_cfa_offset 8
 14342              		.cfi_offset 7, -8
ARM GAS  /tmp/ccSySGVh.s 			page 343


 14343              		.cfi_offset 14, -4
 14344 0002 82B0     		sub	sp, sp, #8
 14345              	.LCFI746:
 14346              		.cfi_def_cfa_offset 16
 14347 0004 00AF     		add	r7, sp, #0
 14348              	.LCFI747:
 14349              		.cfi_def_cfa_register 7
 14350 0006 7860     		str	r0, [r7, #4]
 131:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14351              		.loc 11 131 0
 14352 0008 7B68     		ldr	r3, [r7, #4]
 14353 000a 0021     		movs	r1, #0
 14354 000c 1800     		movs	r0, r3
 14355 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj8EEERS0_NS_9GPIO_bits5MODER4ModeE
 14356              		.loc 11 169 0
 14357 0012 C046     		nop
 14358 0014 BD46     		mov	sp, r7
 14359 0016 02B0     		add	sp, sp, #8
 14360              		@ sp needed
 14361 0018 80BD     		pop	{r7, pc}
 14362              		.cfi_endproc
 14363              	.LFE4201:
 14365              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi15EEELNS_7PinModeE0EEEvv,"axG",%progbits
 14366              		.align	1
 14367              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi15EEELNS_7PinModeE0EEEvv
 14368              		.syntax unified
 14369              		.code	16
 14370              		.thumb_func
 14371              		.fpu softvfp
 14373              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi15EEELNS_7PinModeE0EEEvv:
 14374              	.LFB4202:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14375              		.loc 11 128 0
 14376              		.cfi_startproc
 14377              		@ args = 0, pretend = 0, frame = 8
 14378              		@ frame_needed = 1, uses_anonymous_args = 0
 14379 0000 80B5     		push	{r7, lr}
 14380              	.LCFI748:
 14381              		.cfi_def_cfa_offset 8
 14382              		.cfi_offset 7, -8
 14383              		.cfi_offset 14, -4
 14384 0002 82B0     		sub	sp, sp, #8
 14385              	.LCFI749:
 14386              		.cfi_def_cfa_offset 16
 14387 0004 00AF     		add	r7, sp, #0
 14388              	.LCFI750:
 14389              		.cfi_def_cfa_register 7
 14390 0006 7860     		str	r0, [r7, #4]
 131:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14391              		.loc 11 131 0
 14392 0008 7B68     		ldr	r3, [r7, #4]
 14393 000a 0021     		movs	r1, #0
 14394 000c 1800     		movs	r0, r3
 14395 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj15EEERS0_NS_9GPIO_bits5MODER4ModeE
 14396              		.loc 11 169 0
 14397 0012 C046     		nop
 14398 0014 BD46     		mov	sp, r7
ARM GAS  /tmp/ccSySGVh.s 			page 344


 14399 0016 02B0     		add	sp, sp, #8
 14400              		@ sp needed
 14401 0018 80BD     		pop	{r7, pc}
 14402              		.cfi_endproc
 14403              	.LFE4202:
 14405              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi14EEELNS_7PinModeE0EEEvv,"axG",%progbits
 14406              		.align	1
 14407              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi14EEELNS_7PinModeE0EEEvv
 14408              		.syntax unified
 14409              		.code	16
 14410              		.thumb_func
 14411              		.fpu softvfp
 14413              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi14EEELNS_7PinModeE0EEEvv:
 14414              	.LFB4203:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14415              		.loc 11 128 0
 14416              		.cfi_startproc
 14417              		@ args = 0, pretend = 0, frame = 8
 14418              		@ frame_needed = 1, uses_anonymous_args = 0
 14419 0000 80B5     		push	{r7, lr}
 14420              	.LCFI751:
 14421              		.cfi_def_cfa_offset 8
 14422              		.cfi_offset 7, -8
 14423              		.cfi_offset 14, -4
 14424 0002 82B0     		sub	sp, sp, #8
 14425              	.LCFI752:
 14426              		.cfi_def_cfa_offset 16
 14427 0004 00AF     		add	r7, sp, #0
 14428              	.LCFI753:
 14429              		.cfi_def_cfa_register 7
 14430 0006 7860     		str	r0, [r7, #4]
 131:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14431              		.loc 11 131 0
 14432 0008 7B68     		ldr	r3, [r7, #4]
 14433 000a 0021     		movs	r1, #0
 14434 000c 1800     		movs	r0, r3
 14435 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj14EEERS0_NS_9GPIO_bits5MODER4ModeE
 14436              		.loc 11 169 0
 14437 0012 C046     		nop
 14438 0014 BD46     		mov	sp, r7
 14439 0016 02B0     		add	sp, sp, #8
 14440              		@ sp needed
 14441 0018 80BD     		pop	{r7, pc}
 14442              		.cfi_endproc
 14443              	.LFE4203:
 14445              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi13EEELNS_7PinModeE0EEEvv,"axG",%progbits
 14446              		.align	1
 14447              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi13EEELNS_7PinModeE0EEEvv
 14448              		.syntax unified
 14449              		.code	16
 14450              		.thumb_func
 14451              		.fpu softvfp
 14453              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi13EEELNS_7PinModeE0EEEvv:
 14454              	.LFB4204:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14455              		.loc 11 128 0
 14456              		.cfi_startproc
ARM GAS  /tmp/ccSySGVh.s 			page 345


 14457              		@ args = 0, pretend = 0, frame = 8
 14458              		@ frame_needed = 1, uses_anonymous_args = 0
 14459 0000 80B5     		push	{r7, lr}
 14460              	.LCFI754:
 14461              		.cfi_def_cfa_offset 8
 14462              		.cfi_offset 7, -8
 14463              		.cfi_offset 14, -4
 14464 0002 82B0     		sub	sp, sp, #8
 14465              	.LCFI755:
 14466              		.cfi_def_cfa_offset 16
 14467 0004 00AF     		add	r7, sp, #0
 14468              	.LCFI756:
 14469              		.cfi_def_cfa_register 7
 14470 0006 7860     		str	r0, [r7, #4]
 131:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14471              		.loc 11 131 0
 14472 0008 7B68     		ldr	r3, [r7, #4]
 14473 000a 0021     		movs	r1, #0
 14474 000c 1800     		movs	r0, r3
 14475 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj13EEERS0_NS_9GPIO_bits5MODER4ModeE
 14476              		.loc 11 169 0
 14477 0012 C046     		nop
 14478 0014 BD46     		mov	sp, r7
 14479 0016 02B0     		add	sp, sp, #8
 14480              		@ sp needed
 14481 0018 80BD     		pop	{r7, pc}
 14482              		.cfi_endproc
 14483              	.LFE4204:
 14485              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi12EEELNS_7PinModeE0EEEvv,"axG",%progbits
 14486              		.align	1
 14487              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi12EEELNS_7PinModeE0EEEvv
 14488              		.syntax unified
 14489              		.code	16
 14490              		.thumb_func
 14491              		.fpu softvfp
 14493              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi12EEELNS_7PinModeE0EEEvv:
 14494              	.LFB4205:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14495              		.loc 11 128 0
 14496              		.cfi_startproc
 14497              		@ args = 0, pretend = 0, frame = 8
 14498              		@ frame_needed = 1, uses_anonymous_args = 0
 14499 0000 80B5     		push	{r7, lr}
 14500              	.LCFI757:
 14501              		.cfi_def_cfa_offset 8
 14502              		.cfi_offset 7, -8
 14503              		.cfi_offset 14, -4
 14504 0002 82B0     		sub	sp, sp, #8
 14505              	.LCFI758:
 14506              		.cfi_def_cfa_offset 16
 14507 0004 00AF     		add	r7, sp, #0
 14508              	.LCFI759:
 14509              		.cfi_def_cfa_register 7
 14510 0006 7860     		str	r0, [r7, #4]
 131:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14511              		.loc 11 131 0
 14512 0008 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 346


 14513 000a 0021     		movs	r1, #0
 14514 000c 1800     		movs	r0, r3
 14515 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj12EEERS0_NS_9GPIO_bits5MODER4ModeE
 14516              		.loc 11 169 0
 14517 0012 C046     		nop
 14518 0014 BD46     		mov	sp, r7
 14519 0016 02B0     		add	sp, sp, #8
 14520              		@ sp needed
 14521 0018 80BD     		pop	{r7, pc}
 14522              		.cfi_endproc
 14523              	.LFE4205:
 14525              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi11EEELNS_7PinModeE0EEEvv,"axG",%progbits
 14526              		.align	1
 14527              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi11EEELNS_7PinModeE0EEEvv
 14528              		.syntax unified
 14529              		.code	16
 14530              		.thumb_func
 14531              		.fpu softvfp
 14533              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi11EEELNS_7PinModeE0EEEvv:
 14534              	.LFB4206:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14535              		.loc 11 128 0
 14536              		.cfi_startproc
 14537              		@ args = 0, pretend = 0, frame = 8
 14538              		@ frame_needed = 1, uses_anonymous_args = 0
 14539 0000 80B5     		push	{r7, lr}
 14540              	.LCFI760:
 14541              		.cfi_def_cfa_offset 8
 14542              		.cfi_offset 7, -8
 14543              		.cfi_offset 14, -4
 14544 0002 82B0     		sub	sp, sp, #8
 14545              	.LCFI761:
 14546              		.cfi_def_cfa_offset 16
 14547 0004 00AF     		add	r7, sp, #0
 14548              	.LCFI762:
 14549              		.cfi_def_cfa_register 7
 14550 0006 7860     		str	r0, [r7, #4]
 131:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14551              		.loc 11 131 0
 14552 0008 7B68     		ldr	r3, [r7, #4]
 14553 000a 0021     		movs	r1, #0
 14554 000c 1800     		movs	r0, r3
 14555 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj11EEERS0_NS_9GPIO_bits5MODER4ModeE
 14556              		.loc 11 169 0
 14557 0012 C046     		nop
 14558 0014 BD46     		mov	sp, r7
 14559 0016 02B0     		add	sp, sp, #8
 14560              		@ sp needed
 14561 0018 80BD     		pop	{r7, pc}
 14562              		.cfi_endproc
 14563              	.LFE4206:
 14565              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi10EEELNS_7PinModeE0EEEvv,"axG",%progbits
 14566              		.align	1
 14567              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi10EEELNS_7PinModeE0EEEvv
 14568              		.syntax unified
 14569              		.code	16
 14570              		.thumb_func
ARM GAS  /tmp/ccSySGVh.s 			page 347


 14571              		.fpu softvfp
 14573              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi10EEELNS_7PinModeE0EEEvv:
 14574              	.LFB4207:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14575              		.loc 11 128 0
 14576              		.cfi_startproc
 14577              		@ args = 0, pretend = 0, frame = 8
 14578              		@ frame_needed = 1, uses_anonymous_args = 0
 14579 0000 80B5     		push	{r7, lr}
 14580              	.LCFI763:
 14581              		.cfi_def_cfa_offset 8
 14582              		.cfi_offset 7, -8
 14583              		.cfi_offset 14, -4
 14584 0002 82B0     		sub	sp, sp, #8
 14585              	.LCFI764:
 14586              		.cfi_def_cfa_offset 16
 14587 0004 00AF     		add	r7, sp, #0
 14588              	.LCFI765:
 14589              		.cfi_def_cfa_register 7
 14590 0006 7860     		str	r0, [r7, #4]
 131:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14591              		.loc 11 131 0
 14592 0008 7B68     		ldr	r3, [r7, #4]
 14593 000a 0021     		movs	r1, #0
 14594 000c 1800     		movs	r0, r3
 14595 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj10EEERS0_NS_9GPIO_bits5MODER4ModeE
 14596              		.loc 11 169 0
 14597 0012 C046     		nop
 14598 0014 BD46     		mov	sp, r7
 14599 0016 02B0     		add	sp, sp, #8
 14600              		@ sp needed
 14601 0018 80BD     		pop	{r7, pc}
 14602              		.cfi_endproc
 14603              	.LFE4207:
 14605              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi2EEELNS_7PinModeE0EEEvv,"axG",%progbits,
 14606              		.align	1
 14607              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi2EEELNS_7PinModeE0EEEvv
 14608              		.syntax unified
 14609              		.code	16
 14610              		.thumb_func
 14611              		.fpu softvfp
 14613              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi2EEELNS_7PinModeE0EEEvv:
 14614              	.LFB4208:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14615              		.loc 11 128 0
 14616              		.cfi_startproc
 14617              		@ args = 0, pretend = 0, frame = 8
 14618              		@ frame_needed = 1, uses_anonymous_args = 0
 14619 0000 80B5     		push	{r7, lr}
 14620              	.LCFI766:
 14621              		.cfi_def_cfa_offset 8
 14622              		.cfi_offset 7, -8
 14623              		.cfi_offset 14, -4
 14624 0002 82B0     		sub	sp, sp, #8
 14625              	.LCFI767:
 14626              		.cfi_def_cfa_offset 16
 14627 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccSySGVh.s 			page 348


 14628              	.LCFI768:
 14629              		.cfi_def_cfa_register 7
 14630 0006 7860     		str	r0, [r7, #4]
 131:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14631              		.loc 11 131 0
 14632 0008 7B68     		ldr	r3, [r7, #4]
 14633 000a 0021     		movs	r1, #0
 14634 000c 1800     		movs	r0, r3
 14635 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits5MODER4ModeE
 14636              		.loc 11 169 0
 14637 0012 C046     		nop
 14638 0014 BD46     		mov	sp, r7
 14639 0016 02B0     		add	sp, sp, #8
 14640              		@ sp needed
 14641 0018 80BD     		pop	{r7, pc}
 14642              		.cfi_endproc
 14643              	.LFE4208:
 14645              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi1EEELNS_7PinModeE0EEEvv,"axG",%progbits,
 14646              		.align	1
 14647              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi1EEELNS_7PinModeE0EEEvv
 14648              		.syntax unified
 14649              		.code	16
 14650              		.thumb_func
 14651              		.fpu softvfp
 14653              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi1EEELNS_7PinModeE0EEEvv:
 14654              	.LFB4209:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14655              		.loc 11 128 0
 14656              		.cfi_startproc
 14657              		@ args = 0, pretend = 0, frame = 8
 14658              		@ frame_needed = 1, uses_anonymous_args = 0
 14659 0000 80B5     		push	{r7, lr}
 14660              	.LCFI769:
 14661              		.cfi_def_cfa_offset 8
 14662              		.cfi_offset 7, -8
 14663              		.cfi_offset 14, -4
 14664 0002 82B0     		sub	sp, sp, #8
 14665              	.LCFI770:
 14666              		.cfi_def_cfa_offset 16
 14667 0004 00AF     		add	r7, sp, #0
 14668              	.LCFI771:
 14669              		.cfi_def_cfa_register 7
 14670 0006 7860     		str	r0, [r7, #4]
 131:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14671              		.loc 11 131 0
 14672 0008 7B68     		ldr	r3, [r7, #4]
 14673 000a 0021     		movs	r1, #0
 14674 000c 1800     		movs	r0, r3
 14675 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj1EEERS0_NS_9GPIO_bits5MODER4ModeE
 14676              		.loc 11 169 0
 14677 0012 C046     		nop
 14678 0014 BD46     		mov	sp, r7
 14679 0016 02B0     		add	sp, sp, #8
 14680              		@ sp needed
 14681 0018 80BD     		pop	{r7, pc}
 14682              		.cfi_endproc
 14683              	.LFE4209:
ARM GAS  /tmp/ccSySGVh.s 			page 349


 14685              		.section	.text._ZSt3tieIJ3PinS0_S0_S0_S0_S0_S0_S0_S0_S0_EESt5tupleIJDpRT_EES4_,"axG",%progbits,_ZS
 14686              		.align	1
 14687              		.weak	_ZSt3tieIJ3PinS0_S0_S0_S0_S0_S0_S0_S0_S0_EESt5tupleIJDpRT_EES4_
 14688              		.syntax unified
 14689              		.code	16
 14690              		.thumb_func
 14691              		.fpu softvfp
 14693              	_ZSt3tieIJ3PinS0_S0_S0_S0_S0_S0_S0_S0_S0_EESt5tupleIJDpRT_EES4_:
 14694              	.LFB4210:
1589:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return tuple<_Elements&...>(__args...); }
 14695              		.loc 20 1589 0
 14696              		.cfi_startproc
 14697              		@ args = 28, pretend = 0, frame = 16
 14698              		@ frame_needed = 1, uses_anonymous_args = 0
 14699 0000 90B5     		push	{r4, r7, lr}
 14700              	.LCFI772:
 14701              		.cfi_def_cfa_offset 12
 14702              		.cfi_offset 4, -12
 14703              		.cfi_offset 7, -8
 14704              		.cfi_offset 14, -4
 14705 0002 8DB0     		sub	sp, sp, #52
 14706              	.LCFI773:
 14707              		.cfi_def_cfa_offset 64
 14708 0004 08AF     		add	r7, sp, #32
 14709              	.LCFI774:
 14710              		.cfi_def_cfa 7, 32
 14711 0006 F860     		str	r0, [r7, #12]
 14712 0008 B960     		str	r1, [r7, #8]
 14713 000a 7A60     		str	r2, [r7, #4]
 14714 000c 3B60     		str	r3, [r7]
 14715              		.loc 20 1590 0
 14716 000e 3C68     		ldr	r4, [r7]
 14717 0010 7A68     		ldr	r2, [r7, #4]
 14718 0012 B968     		ldr	r1, [r7, #8]
 14719 0014 F868     		ldr	r0, [r7, #12]
 14720 0016 BB6B     		ldr	r3, [r7, #56]
 14721 0018 0693     		str	r3, [sp, #24]
 14722 001a 7B6B     		ldr	r3, [r7, #52]
 14723 001c 0593     		str	r3, [sp, #20]
 14724 001e 3B6B     		ldr	r3, [r7, #48]
 14725 0020 0493     		str	r3, [sp, #16]
 14726 0022 FB6A     		ldr	r3, [r7, #44]
 14727 0024 0393     		str	r3, [sp, #12]
 14728 0026 BB6A     		ldr	r3, [r7, #40]
 14729 0028 0293     		str	r3, [sp, #8]
 14730 002a 7B6A     		ldr	r3, [r7, #36]
 14731 002c 0193     		str	r3, [sp, #4]
 14732 002e 3B6A     		ldr	r3, [r7, #32]
 14733 0030 0093     		str	r3, [sp]
 14734 0032 2300     		movs	r3, r4
 14735 0034 FFF7FEFF 		bl	_ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC1IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_
 14736 0038 F868     		ldr	r0, [r7, #12]
 14737 003a BD46     		mov	sp, r7
 14738 003c 05B0     		add	sp, sp, #20
 14739              		@ sp needed
 14740 003e 90BD     		pop	{r4, r7, pc}
 14741              		.cfi_endproc
ARM GAS  /tmp/ccSySGVh.s 			page 350


 14742              	.LFE4210:
 14744              		.section	.text._ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 14745              		.align	1
 14746              		.weak	_ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits5MODER4ModeE
 14747              		.syntax unified
 14748              		.code	16
 14749              		.thumb_func
 14750              		.fpu softvfp
 14752              	_ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits5MODER4ModeE:
 14753              	.LFB4216:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14754              		.loc 11 88 0
 14755              		.cfi_startproc
 14756              		@ args = 0, pretend = 0, frame = 8
 14757              		@ frame_needed = 1, uses_anonymous_args = 0
 14758 0000 80B5     		push	{r7, lr}
 14759              	.LCFI775:
 14760              		.cfi_def_cfa_offset 8
 14761              		.cfi_offset 7, -8
 14762              		.cfi_offset 14, -4
 14763 0002 82B0     		sub	sp, sp, #8
 14764              	.LCFI776:
 14765              		.cfi_def_cfa_offset 16
 14766 0004 00AF     		add	r7, sp, #0
 14767              	.LCFI777:
 14768              		.cfi_def_cfa_register 7
 14769 0006 7860     		str	r0, [r7, #4]
 14770 0008 0A00     		movs	r2, r1
 14771 000a FB1C     		adds	r3, r7, #3
 14772 000c 1A70     		strb	r2, [r3]
  92:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)  { MODER.MODE3  = v; return *this; }
 14773              		.loc 11 92 0
 14774 000e FB1C     		adds	r3, r7, #3
 14775 0010 1B78     		ldrb	r3, [r3]
 14776 0012 0322     		movs	r2, #3
 14777 0014 1340     		ands	r3, r2
 14778 0016 DAB2     		uxtb	r2, r3
 14779 0018 7B68     		ldr	r3, [r7, #4]
 14780 001a 0321     		movs	r1, #3
 14781 001c 0A40     		ands	r2, r1
 14782 001e 1201     		lsls	r2, r2, #4
 14783 0020 1968     		ldr	r1, [r3]
 14784 0022 3020     		movs	r0, #48
 14785 0024 8143     		bics	r1, r0
 14786 0026 0A43     		orrs	r2, r1
 14787 0028 1A60     		str	r2, [r3]
 14788 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14789              		.loc 11 106 0
 14790 002c 1800     		movs	r0, r3
 14791 002e BD46     		mov	sp, r7
 14792 0030 02B0     		add	sp, sp, #8
 14793              		@ sp needed
 14794 0032 80BD     		pop	{r7, pc}
 14795              		.cfi_endproc
 14796              	.LFE4216:
 14798              		.section	.text._ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits3AFR2AFE,"axG",%progbits,_ZN3mcu4GPIO3setIL
ARM GAS  /tmp/ccSySGVh.s 			page 351


 14799              		.align	1
 14800              		.weak	_ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits3AFR2AFE
 14801              		.syntax unified
 14802              		.code	16
 14803              		.thumb_func
 14804              		.fpu softvfp
 14806              	_ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits3AFR2AFE:
 14807              	.LFB4217:
 108:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14808              		.loc 11 108 0
 14809              		.cfi_startproc
 14810              		@ args = 0, pretend = 0, frame = 8
 14811              		@ frame_needed = 1, uses_anonymous_args = 0
 14812 0000 80B5     		push	{r7, lr}
 14813              	.LCFI778:
 14814              		.cfi_def_cfa_offset 8
 14815              		.cfi_offset 7, -8
 14816              		.cfi_offset 14, -4
 14817 0002 82B0     		sub	sp, sp, #8
 14818              	.LCFI779:
 14819              		.cfi_def_cfa_offset 16
 14820 0004 00AF     		add	r7, sp, #0
 14821              	.LCFI780:
 14822              		.cfi_def_cfa_register 7
 14823 0006 7860     		str	r0, [r7, #4]
 14824 0008 0A00     		movs	r2, r1
 14825 000a FB1C     		adds	r3, r7, #3
 14826 000c 1A70     		strb	r2, [r3]
 112:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)  { AFR.AF3  = v; return *this; }
 14827              		.loc 11 112 0
 14828 000e FB1C     		adds	r3, r7, #3
 14829 0010 1B78     		ldrb	r3, [r3]
 14830 0012 0F22     		movs	r2, #15
 14831 0014 1340     		ands	r3, r2
 14832 0016 DAB2     		uxtb	r2, r3
 14833 0018 7B68     		ldr	r3, [r7, #4]
 14834 001a 0F21     		movs	r1, #15
 14835 001c 0A40     		ands	r2, r1
 14836 001e 1202     		lsls	r2, r2, #8
 14837 0020 196A     		ldr	r1, [r3, #32]
 14838 0022 0448     		ldr	r0, .L702
 14839 0024 0140     		ands	r1, r0
 14840 0026 0A43     		orrs	r2, r1
 14841 0028 1A62     		str	r2, [r3, #32]
 14842 002a 7B68     		ldr	r3, [r7, #4]
 126:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14843              		.loc 11 126 0
 14844 002c 1800     		movs	r0, r3
 14845 002e BD46     		mov	sp, r7
 14846 0030 02B0     		add	sp, sp, #8
 14847              		@ sp needed
 14848 0032 80BD     		pop	{r7, pc}
 14849              	.L703:
 14850              		.align	2
 14851              	.L702:
 14852 0034 FFF0FFFF 		.word	-3841
 14853              		.cfi_endproc
ARM GAS  /tmp/ccSySGVh.s 			page 352


 14854              	.LFE4217:
 14856              		.section	.text._ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 14857              		.align	1
 14858              		.weak	_ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits5MODER4ModeE
 14859              		.syntax unified
 14860              		.code	16
 14861              		.thumb_func
 14862              		.fpu softvfp
 14864              	_ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits5MODER4ModeE:
 14865              	.LFB4218:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14866              		.loc 11 88 0
 14867              		.cfi_startproc
 14868              		@ args = 0, pretend = 0, frame = 8
 14869              		@ frame_needed = 1, uses_anonymous_args = 0
 14870 0000 80B5     		push	{r7, lr}
 14871              	.LCFI781:
 14872              		.cfi_def_cfa_offset 8
 14873              		.cfi_offset 7, -8
 14874              		.cfi_offset 14, -4
 14875 0002 82B0     		sub	sp, sp, #8
 14876              	.LCFI782:
 14877              		.cfi_def_cfa_offset 16
 14878 0004 00AF     		add	r7, sp, #0
 14879              	.LCFI783:
 14880              		.cfi_def_cfa_register 7
 14881 0006 7860     		str	r0, [r7, #4]
 14882 0008 0A00     		movs	r2, r1
 14883 000a FB1C     		adds	r3, r7, #3
 14884 000c 1A70     		strb	r2, [r3]
  93:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)  { MODER.MODE4  = v; return *this; }
 14885              		.loc 11 93 0
 14886 000e FB1C     		adds	r3, r7, #3
 14887 0010 1B78     		ldrb	r3, [r3]
 14888 0012 0322     		movs	r2, #3
 14889 0014 1340     		ands	r3, r2
 14890 0016 DAB2     		uxtb	r2, r3
 14891 0018 7B68     		ldr	r3, [r7, #4]
 14892 001a 0321     		movs	r1, #3
 14893 001c 0A40     		ands	r2, r1
 14894 001e 9201     		lsls	r2, r2, #6
 14895 0020 1968     		ldr	r1, [r3]
 14896 0022 C020     		movs	r0, #192
 14897 0024 8143     		bics	r1, r0
 14898 0026 0A43     		orrs	r2, r1
 14899 0028 1A60     		str	r2, [r3]
 14900 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14901              		.loc 11 106 0
 14902 002c 1800     		movs	r0, r3
 14903 002e BD46     		mov	sp, r7
 14904 0030 02B0     		add	sp, sp, #8
 14905              		@ sp needed
 14906 0032 80BD     		pop	{r7, pc}
 14907              		.cfi_endproc
 14908              	.LFE4218:
 14910              		.section	.text._ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits3AFR2AFE,"axG",%progbits,_ZN3mcu4GPIO3setIL
ARM GAS  /tmp/ccSySGVh.s 			page 353


 14911              		.align	1
 14912              		.weak	_ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits3AFR2AFE
 14913              		.syntax unified
 14914              		.code	16
 14915              		.thumb_func
 14916              		.fpu softvfp
 14918              	_ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits3AFR2AFE:
 14919              	.LFB4219:
 108:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14920              		.loc 11 108 0
 14921              		.cfi_startproc
 14922              		@ args = 0, pretend = 0, frame = 8
 14923              		@ frame_needed = 1, uses_anonymous_args = 0
 14924 0000 80B5     		push	{r7, lr}
 14925              	.LCFI784:
 14926              		.cfi_def_cfa_offset 8
 14927              		.cfi_offset 7, -8
 14928              		.cfi_offset 14, -4
 14929 0002 82B0     		sub	sp, sp, #8
 14930              	.LCFI785:
 14931              		.cfi_def_cfa_offset 16
 14932 0004 00AF     		add	r7, sp, #0
 14933              	.LCFI786:
 14934              		.cfi_def_cfa_register 7
 14935 0006 7860     		str	r0, [r7, #4]
 14936 0008 0A00     		movs	r2, r1
 14937 000a FB1C     		adds	r3, r7, #3
 14938 000c 1A70     		strb	r2, [r3]
 113:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)  { AFR.AF4  = v; return *this; }
 14939              		.loc 11 113 0
 14940 000e FB1C     		adds	r3, r7, #3
 14941 0010 1B78     		ldrb	r3, [r3]
 14942 0012 0F22     		movs	r2, #15
 14943 0014 1340     		ands	r3, r2
 14944 0016 DAB2     		uxtb	r2, r3
 14945 0018 7B68     		ldr	r3, [r7, #4]
 14946 001a 0F21     		movs	r1, #15
 14947 001c 0A40     		ands	r2, r1
 14948 001e 1203     		lsls	r2, r2, #12
 14949 0020 196A     		ldr	r1, [r3, #32]
 14950 0022 0448     		ldr	r0, .L708
 14951 0024 0140     		ands	r1, r0
 14952 0026 0A43     		orrs	r2, r1
 14953 0028 1A62     		str	r2, [r3, #32]
 14954 002a 7B68     		ldr	r3, [r7, #4]
 126:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 14955              		.loc 11 126 0
 14956 002c 1800     		movs	r0, r3
 14957 002e BD46     		mov	sp, r7
 14958 0030 02B0     		add	sp, sp, #8
 14959              		@ sp needed
 14960 0032 80BD     		pop	{r7, pc}
 14961              	.L709:
 14962              		.align	2
 14963              	.L708:
 14964 0034 FF0FFFFF 		.word	-61441
 14965              		.cfi_endproc
ARM GAS  /tmp/ccSySGVh.s 			page 354


 14966              	.LFE4219:
 14968              		.section	.text._ZN3mcu4GPIO3setILj1EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 14969              		.align	1
 14970              		.weak	_ZN3mcu4GPIO3setILj1EEERS0_NS_9GPIO_bits5MODER4ModeE
 14971              		.syntax unified
 14972              		.code	16
 14973              		.thumb_func
 14974              		.fpu softvfp
 14976              	_ZN3mcu4GPIO3setILj1EEERS0_NS_9GPIO_bits5MODER4ModeE:
 14977              	.LFB4220:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 14978              		.loc 11 88 0
 14979              		.cfi_startproc
 14980              		@ args = 0, pretend = 0, frame = 8
 14981              		@ frame_needed = 1, uses_anonymous_args = 0
 14982 0000 80B5     		push	{r7, lr}
 14983              	.LCFI787:
 14984              		.cfi_def_cfa_offset 8
 14985              		.cfi_offset 7, -8
 14986              		.cfi_offset 14, -4
 14987 0002 82B0     		sub	sp, sp, #8
 14988              	.LCFI788:
 14989              		.cfi_def_cfa_offset 16
 14990 0004 00AF     		add	r7, sp, #0
 14991              	.LCFI789:
 14992              		.cfi_def_cfa_register 7
 14993 0006 7860     		str	r0, [r7, #4]
 14994 0008 0A00     		movs	r2, r1
 14995 000a FB1C     		adds	r3, r7, #3
 14996 000c 1A70     		strb	r2, [r3]
  91:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)  { MODER.MODE2  = v; return *this; }
 14997              		.loc 11 91 0
 14998 000e FB1C     		adds	r3, r7, #3
 14999 0010 1B78     		ldrb	r3, [r3]
 15000 0012 0322     		movs	r2, #3
 15001 0014 1340     		ands	r3, r2
 15002 0016 DAB2     		uxtb	r2, r3
 15003 0018 7B68     		ldr	r3, [r7, #4]
 15004 001a 0321     		movs	r1, #3
 15005 001c 0A40     		ands	r2, r1
 15006 001e 9200     		lsls	r2, r2, #2
 15007 0020 1968     		ldr	r1, [r3]
 15008 0022 0C20     		movs	r0, #12
 15009 0024 8143     		bics	r1, r0
 15010 0026 0A43     		orrs	r2, r1
 15011 0028 1A60     		str	r2, [r3]
 15012 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 15013              		.loc 11 106 0
 15014 002c 1800     		movs	r0, r3
 15015 002e BD46     		mov	sp, r7
 15016 0030 02B0     		add	sp, sp, #8
 15017              		@ sp needed
 15018 0032 80BD     		pop	{r7, pc}
 15019              		.cfi_endproc
 15020              	.LFE4220:
 15022              		.section	.text._ZNSt5arrayIhLj255EE4dataEv,"axG",%progbits,_ZNSt5arrayIhLj255EE4dataEv,comdat
ARM GAS  /tmp/ccSySGVh.s 			page 355


 15023              		.align	1
 15024              		.weak	_ZNSt5arrayIhLj255EE4dataEv
 15025              		.syntax unified
 15026              		.code	16
 15027              		.thumb_func
 15028              		.fpu softvfp
 15030              	_ZNSt5arrayIhLj255EE4dataEv:
 15031              	.LFB4221:
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR const_iterator
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       begin() const noexcept
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_iterator(data()); }
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR iterator
 134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       end() noexcept
 135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return iterator(data() + _Nm); }
 136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR const_iterator
 138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       end() const noexcept
 139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_iterator(data() + _Nm); }
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR reverse_iterator
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       rbegin() noexcept
 143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return reverse_iterator(end()); }
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR const_reverse_iterator
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       rbegin() const noexcept
 147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_reverse_iterator(end()); }
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR reverse_iterator
 150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       rend() noexcept
 151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return reverse_iterator(begin()); }
 152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR const_reverse_iterator
 154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       rend() const noexcept
 155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_reverse_iterator(begin()); }
 156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR const_iterator
 158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       cbegin() const noexcept
 159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_iterator(data()); }
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 161:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR const_iterator
 162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       cend() const noexcept
 163:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_iterator(data() + _Nm); }
 164:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 165:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR const_reverse_iterator
 166:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       crbegin() const noexcept
 167:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_reverse_iterator(end()); }
 168:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 169:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR const_reverse_iterator
 170:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       crend() const noexcept
 171:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_reverse_iterator(begin()); }
 172:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 173:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       // Capacity.
 174:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       constexpr size_type
 175:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       size() const noexcept { return _Nm; }
 176:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
ARM GAS  /tmp/ccSySGVh.s 			page 356


 177:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       constexpr size_type
 178:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       max_size() const noexcept { return _Nm; }
 179:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 180:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       constexpr bool
 181:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       empty() const noexcept { return size() == 0; }
 182:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 183:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       // Element access.
 184:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR reference
 185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       operator[](size_type __n) noexcept
 186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return _AT_Type::_S_ref(_M_elems, __n); }
 187:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 188:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       constexpr const_reference
 189:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       operator[](size_type __n) const noexcept
 190:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return _AT_Type::_S_ref(_M_elems, __n); }
 191:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 192:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR reference
 193:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       at(size_type __n)
 194:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       {
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	if (__n >= _Nm)
 196:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	  std::__throw_out_of_range_fmt(__N("array::at: __n (which is %zu) "
 197:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 					    ">= _Nm (which is %zu)"),
 198:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 					__n, _Nm);
 199:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	return _AT_Type::_S_ref(_M_elems, __n);
 200:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       }
 201:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 202:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       constexpr const_reference
 203:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       at(size_type __n) const
 204:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       {
 205:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	// Result of conditional expression must be an lvalue so use
 206:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	// boolean ? lvalue : (throw-expr, lvalue)
 207:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	return __n < _Nm ? _AT_Type::_S_ref(_M_elems, __n)
 208:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	  : (std::__throw_out_of_range_fmt(__N("array::at: __n (which is %zu) "
 209:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 					       ">= _Nm (which is %zu)"),
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 					   __n, _Nm),
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	     _AT_Type::_S_ref(_M_elems, 0));
 212:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       }
 213:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 214:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR reference
 215:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       front() noexcept
 216:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return *begin(); }
 217:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 218:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       constexpr const_reference
 219:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       front() const noexcept
 220:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return _AT_Type::_S_ref(_M_elems, 0); }
 221:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 222:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR reference
 223:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       back() noexcept
 224:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return _Nm ? *(end() - 1) : *end(); }
 225:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 226:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       constexpr const_reference
 227:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       back() const noexcept
 228:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       {
 229:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	return _Nm ? _AT_Type::_S_ref(_M_elems, _Nm - 1)
 230:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****  	           : _AT_Type::_S_ref(_M_elems, 0);
 231:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       }
 232:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 233:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR pointer
ARM GAS  /tmp/ccSySGVh.s 			page 357


 234:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       data() noexcept
 15032              		.loc 27 234 0
 15033              		.cfi_startproc
 15034              		@ args = 0, pretend = 0, frame = 8
 15035              		@ frame_needed = 1, uses_anonymous_args = 0
 15036 0000 80B5     		push	{r7, lr}
 15037              	.LCFI790:
 15038              		.cfi_def_cfa_offset 8
 15039              		.cfi_offset 7, -8
 15040              		.cfi_offset 14, -4
 15041 0002 82B0     		sub	sp, sp, #8
 15042              	.LCFI791:
 15043              		.cfi_def_cfa_offset 16
 15044 0004 00AF     		add	r7, sp, #0
 15045              	.LCFI792:
 15046              		.cfi_def_cfa_register 7
 15047 0006 7860     		str	r0, [r7, #4]
 235:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return _AT_Type::_S_ptr(_M_elems); }
 15048              		.loc 27 235 0
 15049 0008 7B68     		ldr	r3, [r7, #4]
 15050 000a 1800     		movs	r0, r3
 15051 000c FFF7FEFF 		bl	_ZNSt14__array_traitsIhLj255EE6_S_ptrERA255_Kh
 15052 0010 0300     		movs	r3, r0
 15053 0012 1800     		movs	r0, r3
 15054 0014 BD46     		mov	sp, r7
 15055 0016 02B0     		add	sp, sp, #8
 15056              		@ sp needed
 15057 0018 80BD     		pop	{r7, pc}
 15058              		.cfi_endproc
 15059              	.LFE4221:
 15061              		.section	.text._ZN12InterruptingC2Ev,"axG",%progbits,_ZN12InterruptingC5Ev,comdat
 15062              		.align	1
 15063              		.weak	_ZN12InterruptingC2Ev
 15064              		.syntax unified
 15065              		.code	16
 15066              		.thumb_func
 15067              		.fpu softvfp
 15069              	_ZN12InterruptingC2Ev:
 15070              	.LFB4224:
  12:mculib3/src/interrupt.h **** {
 15071              		.loc 17 12 0
 15072              		.cfi_startproc
 15073              		@ args = 0, pretend = 0, frame = 8
 15074              		@ frame_needed = 1, uses_anonymous_args = 0
 15075 0000 80B5     		push	{r7, lr}
 15076              	.LCFI793:
 15077              		.cfi_def_cfa_offset 8
 15078              		.cfi_offset 7, -8
 15079              		.cfi_offset 14, -4
 15080 0002 82B0     		sub	sp, sp, #8
 15081              	.LCFI794:
 15082              		.cfi_def_cfa_offset 16
 15083 0004 00AF     		add	r7, sp, #0
 15084              	.LCFI795:
 15085              		.cfi_def_cfa_register 7
 15086 0006 7860     		str	r0, [r7, #4]
 15087              	.LBB23:
ARM GAS  /tmp/ccSySGVh.s 			page 358


  12:mculib3/src/interrupt.h **** {
 15088              		.loc 17 12 0
 15089 0008 054A     		ldr	r2, .L716
 15090 000a 7B68     		ldr	r3, [r7, #4]
 15091 000c 1A60     		str	r2, [r3]
 15092 000e 7B68     		ldr	r3, [r7, #4]
 15093 0010 0022     		movs	r2, #0
 15094 0012 5A60     		str	r2, [r3, #4]
 15095              	.LBE23:
 15096 0014 7B68     		ldr	r3, [r7, #4]
 15097 0016 1800     		movs	r0, r3
 15098 0018 BD46     		mov	sp, r7
 15099 001a 02B0     		add	sp, sp, #8
 15100              		@ sp needed
 15101 001c 80BD     		pop	{r7, pc}
 15102              	.L717:
 15103 001e C046     		.align	2
 15104              	.L716:
 15105 0020 08000000 		.word	_ZTV12Interrupting+8
 15106              		.cfi_endproc
 15107              	.LFE4224:
 15109              		.weak	_ZN12InterruptingC1Ev
 15110              		.thumb_set _ZN12InterruptingC1Ev,_ZN12InterruptingC2Ev
 15111              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC2ERS2_,"ax",%pro
 15112              		.align	1
 15113              		.syntax unified
 15114              		.code	16
 15115              		.thumb_func
 15116              		.fpu softvfp
 15118              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC2ERS2_:
 15119              	.LFB4226:
  71:mculib3/src/modbus_slave.h ****             parent.interrupt_usart.subscribe (this);
 15120              		.loc 24 71 0
 15121              		.cfi_startproc
 15122              		@ args = 0, pretend = 0, frame = 8
 15123              		@ frame_needed = 1, uses_anonymous_args = 0
 15124 0000 80B5     		push	{r7, lr}
 15125              	.LCFI796:
 15126              		.cfi_def_cfa_offset 8
 15127              		.cfi_offset 7, -8
 15128              		.cfi_offset 14, -4
 15129 0002 82B0     		sub	sp, sp, #8
 15130              	.LCFI797:
 15131              		.cfi_def_cfa_offset 16
 15132 0004 00AF     		add	r7, sp, #0
 15133              	.LCFI798:
 15134              		.cfi_def_cfa_register 7
 15135 0006 7860     		str	r0, [r7, #4]
 15136 0008 3960     		str	r1, [r7]
 15137              	.LBB24:
  71:mculib3/src/modbus_slave.h ****             parent.interrupt_usart.subscribe (this);
 15138              		.loc 24 71 0
 15139 000a 7B68     		ldr	r3, [r7, #4]
 15140 000c 1800     		movs	r0, r3
 15141 000e FFF7FEFF 		bl	_ZN12InterruptingC2Ev
 15142 0012 094A     		ldr	r2, .L720
 15143 0014 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 359


 15144 0016 1A60     		str	r2, [r3]
 15145 0018 7B68     		ldr	r3, [r7, #4]
 15146 001a 3A68     		ldr	r2, [r7]
 15147 001c 9A60     		str	r2, [r3, #8]
  72:mculib3/src/modbus_slave.h ****         }
 15148              		.loc 24 72 0
 15149 001e 3B68     		ldr	r3, [r7]
 15150 0020 5B69     		ldr	r3, [r3, #20]
 15151 0022 7A68     		ldr	r2, [r7, #4]
 15152 0024 1100     		movs	r1, r2
 15153 0026 1800     		movs	r0, r3
 15154 0028 FFF7FEFF 		bl	_ZN9Interrupt9subscribeEP12Interrupting
 15155              	.LBE24:
  73:mculib3/src/modbus_slave.h ****         void interrupt() override {parent.uartInterrupt();} 
 15156              		.loc 24 73 0
 15157 002c 7B68     		ldr	r3, [r7, #4]
 15158 002e 1800     		movs	r0, r3
 15159 0030 BD46     		mov	sp, r7
 15160 0032 02B0     		add	sp, sp, #8
 15161              		@ sp needed
 15162 0034 80BD     		pop	{r7, pc}
 15163              	.L721:
 15164 0036 C046     		.align	2
 15165              	.L720:
 15166 0038 08000000 		.word	_ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE+8
 15167              		.cfi_endproc
 15168              	.LFE4226:
 15170              		.thumb_set _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC1ERS2_,_ZN12Modbus_s
 15171              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC2ERS2_,"ax",%prog
 15172              		.align	1
 15173              		.syntax unified
 15174              		.code	16
 15175              		.thumb_func
 15176              		.fpu softvfp
 15178              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC2ERS2_:
 15179              	.LFB4229:
  80:mculib3/src/modbus_slave.h ****             parent.interrupt_DMA_channel.subscribe (this);
 15180              		.loc 24 80 0
 15181              		.cfi_startproc
 15182              		@ args = 0, pretend = 0, frame = 8
 15183              		@ frame_needed = 1, uses_anonymous_args = 0
 15184 0000 80B5     		push	{r7, lr}
 15185              	.LCFI799:
 15186              		.cfi_def_cfa_offset 8
 15187              		.cfi_offset 7, -8
 15188              		.cfi_offset 14, -4
 15189 0002 82B0     		sub	sp, sp, #8
 15190              	.LCFI800:
 15191              		.cfi_def_cfa_offset 16
 15192 0004 00AF     		add	r7, sp, #0
 15193              	.LCFI801:
 15194              		.cfi_def_cfa_register 7
 15195 0006 7860     		str	r0, [r7, #4]
 15196 0008 3960     		str	r1, [r7]
 15197              	.LBB25:
  80:mculib3/src/modbus_slave.h ****             parent.interrupt_DMA_channel.subscribe (this);
 15198              		.loc 24 80 0
ARM GAS  /tmp/ccSySGVh.s 			page 360


 15199 000a 7B68     		ldr	r3, [r7, #4]
 15200 000c 1800     		movs	r0, r3
 15201 000e FFF7FEFF 		bl	_ZN12InterruptingC2Ev
 15202 0012 094A     		ldr	r2, .L724
 15203 0014 7B68     		ldr	r3, [r7, #4]
 15204 0016 1A60     		str	r2, [r3]
 15205 0018 7B68     		ldr	r3, [r7, #4]
 15206 001a 3A68     		ldr	r2, [r7]
 15207 001c 9A60     		str	r2, [r3, #8]
  81:mculib3/src/modbus_slave.h ****         }
 15208              		.loc 24 81 0
 15209 001e 3B68     		ldr	r3, [r7]
 15210 0020 9B69     		ldr	r3, [r3, #24]
 15211 0022 7A68     		ldr	r2, [r7, #4]
 15212 0024 1100     		movs	r1, r2
 15213 0026 1800     		movs	r0, r3
 15214 0028 FFF7FEFF 		bl	_ZN9Interrupt9subscribeEP12Interrupting
 15215              	.LBE25:
  82:mculib3/src/modbus_slave.h ****         void interrupt() override {parent.dmaInterrupt();} 
 15216              		.loc 24 82 0
 15217 002c 7B68     		ldr	r3, [r7, #4]
 15218 002e 1800     		movs	r0, r3
 15219 0030 BD46     		mov	sp, r7
 15220 0032 02B0     		add	sp, sp, #8
 15221              		@ sp needed
 15222 0034 80BD     		pop	{r7, pc}
 15223              	.L725:
 15224 0036 C046     		.align	2
 15225              	.L724:
 15226 0038 08000000 		.word	_ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE+8
 15227              		.cfi_endproc
 15228              	.LFE4229:
 15230              		.thumb_set _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC1ERS2_,_ZN12Modbus_sl
 15231              		.section	.text._ZN10Net_bufferILj255EE5clearEv,"axG",%progbits,_ZN10Net_bufferILj255EE5clearEv,com
 15232              		.align	1
 15233              		.weak	_ZN10Net_bufferILj255EE5clearEv
 15234              		.syntax unified
 15235              		.code	16
 15236              		.thumb_func
 15237              		.fpu softvfp
 15239              	_ZN10Net_bufferILj255EE5clearEv:
 15240              	.LFB4231:
  21:mculib3/src/net_buffer.h ****     auto begin() { return base().begin() + begin_i; }
 15241              		.loc 22 21 0
 15242              		.cfi_startproc
 15243              		@ args = 0, pretend = 0, frame = 8
 15244              		@ frame_needed = 1, uses_anonymous_args = 0
 15245 0000 80B5     		push	{r7, lr}
 15246              	.LCFI802:
 15247              		.cfi_def_cfa_offset 8
 15248              		.cfi_offset 7, -8
 15249              		.cfi_offset 14, -4
 15250 0002 82B0     		sub	sp, sp, #8
 15251              	.LCFI803:
 15252              		.cfi_def_cfa_offset 16
 15253 0004 00AF     		add	r7, sp, #0
 15254              	.LCFI804:
ARM GAS  /tmp/ccSySGVh.s 			page 361


 15255              		.cfi_def_cfa_register 7
 15256 0006 7860     		str	r0, [r7, #4]
  21:mculib3/src/net_buffer.h ****     auto begin() { return base().begin() + begin_i; }
 15257              		.loc 22 21 0
 15258 0008 7A68     		ldr	r2, [r7, #4]
 15259 000a 8023     		movs	r3, #128
 15260 000c 5B00     		lsls	r3, r3, #1
 15261 000e 0021     		movs	r1, #0
 15262 0010 D150     		str	r1, [r2, r3]
 15263 0012 7A68     		ldr	r2, [r7, #4]
 15264 0014 8223     		movs	r3, #130
 15265 0016 5B00     		lsls	r3, r3, #1
 15266 0018 0021     		movs	r1, #0
 15267 001a D150     		str	r1, [r2, r3]
 15268 001c C046     		nop
 15269 001e BD46     		mov	sp, r7
 15270 0020 02B0     		add	sp, sp, #8
 15271              		@ sp needed
 15272 0022 80BD     		pop	{r7, pc}
 15273              		.cfi_endproc
 15274              	.LFE4231:
 15276              		.section	.text._ZN10UART_sizedILj255EE12is_receivingEv,"axG",%progbits,_ZN10UART_sizedILj255EE12is
 15277              		.align	1
 15278              		.weak	_ZN10UART_sizedILj255EE12is_receivingEv
 15279              		.syntax unified
 15280              		.code	16
 15281              		.thumb_func
 15282              		.fpu softvfp
 15284              	_ZN10UART_sizedILj255EE12is_receivingEv:
 15285              	.LFB4232:
  60:mculib3/src/uart.h **** 
 15286              		.loc 23 60 0
 15287              		.cfi_startproc
 15288              		@ args = 0, pretend = 0, frame = 8
 15289              		@ frame_needed = 1, uses_anonymous_args = 0
 15290 0000 90B5     		push	{r4, r7, lr}
 15291              	.LCFI805:
 15292              		.cfi_def_cfa_offset 12
 15293              		.cfi_offset 4, -12
 15294              		.cfi_offset 7, -8
 15295              		.cfi_offset 14, -4
 15296 0002 83B0     		sub	sp, sp, #12
 15297              	.LCFI806:
 15298              		.cfi_def_cfa_offset 24
 15299 0004 00AF     		add	r7, sp, #0
 15300              	.LCFI807:
 15301              		.cfi_def_cfa_register 7
 15302 0006 7860     		str	r0, [r7, #4]
  60:mculib3/src/uart.h **** 
 15303              		.loc 23 60 0
 15304 0008 7B68     		ldr	r3, [r7, #4]
 15305 000a 1800     		movs	r0, r3
 15306 000c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4sizeEv
 15307 0010 0400     		movs	r4, r0
 15308 0012 7A68     		ldr	r2, [r7, #4]
 15309 0014 9023     		movs	r3, #144
 15310 0016 5B00     		lsls	r3, r3, #1
ARM GAS  /tmp/ccSySGVh.s 			page 362


 15311 0018 D358     		ldr	r3, [r2, r3]
 15312 001a 1800     		movs	r0, r3
 15313 001c FFF7FEFF 		bl	_ZN3mcu10DMA_stream21qty_transactions_leftEv
 15314 0020 0300     		movs	r3, r0
 15315 0022 1A00     		movs	r2, r3
 15316 0024 FF23     		movs	r3, #255
 15317 0026 9B1A     		subs	r3, r3, r2
 15318 0028 9C42     		cmp	r4, r3
 15319 002a 9B41     		sbcs	r3, r3, r3
 15320 002c 5B42     		rsbs	r3, r3, #0
 15321 002e DBB2     		uxtb	r3, r3
 15322 0030 1800     		movs	r0, r3
 15323 0032 BD46     		mov	sp, r7
 15324 0034 03B0     		add	sp, sp, #12
 15325              		@ sp needed
 15326 0036 90BD     		pop	{r4, r7, pc}
 15327              		.cfi_endproc
 15328              	.LFE4232:
 15330              		.section	.text._ZN10Net_bufferILj255EE5frontEv,"axG",%progbits,_ZN10Net_bufferILj255EE5frontEv,com
 15331              		.align	1
 15332              		.weak	_ZN10Net_bufferILj255EE5frontEv
 15333              		.syntax unified
 15334              		.code	16
 15335              		.thumb_func
 15336              		.fpu softvfp
 15338              	_ZN10Net_bufferILj255EE5frontEv:
 15339              	.LFB4233:
  36:mculib3/src/net_buffer.h **** 
 15340              		.loc 22 36 0
 15341              		.cfi_startproc
 15342              		@ args = 0, pretend = 0, frame = 8
 15343              		@ frame_needed = 1, uses_anonymous_args = 0
 15344 0000 80B5     		push	{r7, lr}
 15345              	.LCFI808:
 15346              		.cfi_def_cfa_offset 8
 15347              		.cfi_offset 7, -8
 15348              		.cfi_offset 14, -4
 15349 0002 82B0     		sub	sp, sp, #8
 15350              	.LCFI809:
 15351              		.cfi_def_cfa_offset 16
 15352 0004 00AF     		add	r7, sp, #0
 15353              	.LCFI810:
 15354              		.cfi_def_cfa_register 7
 15355 0006 7860     		str	r0, [r7, #4]
  36:mculib3/src/net_buffer.h **** 
 15356              		.loc 22 36 0
 15357 0008 7B68     		ldr	r3, [r7, #4]
 15358 000a 1800     		movs	r0, r3
 15359 000c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4baseEv
 15360 0010 7A68     		ldr	r2, [r7, #4]
 15361 0012 8023     		movs	r3, #128
 15362 0014 5B00     		lsls	r3, r3, #1
 15363 0016 D358     		ldr	r3, [r2, r3]
 15364 0018 1900     		movs	r1, r3
 15365 001a FFF7FEFF 		bl	_ZNSt5arrayIhLj255EEixEj
 15366 001e 0300     		movs	r3, r0
 15367 0020 1800     		movs	r0, r3
ARM GAS  /tmp/ccSySGVh.s 			page 363


 15368 0022 BD46     		mov	sp, r7
 15369 0024 02B0     		add	sp, sp, #8
 15370              		@ sp needed
 15371 0026 80BD     		pop	{r7, pc}
 15372              		.cfi_endproc
 15373              	.LFE4233:
 15375              		.section	.text._ZN10Net_bufferILj255EE3endEv,"axG",%progbits,_ZN10Net_bufferILj255EE3endEv,comdat
 15376              		.align	1
 15377              		.weak	_ZN10Net_bufferILj255EE3endEv
 15378              		.syntax unified
 15379              		.code	16
 15380              		.thumb_func
 15381              		.fpu softvfp
 15383              	_ZN10Net_bufferILj255EE3endEv:
 15384              	.LFB4235:
  23:mculib3/src/net_buffer.h ****     auto size()  { return end_i - begin_i; }
 15385              		.loc 22 23 0
 15386              		.cfi_startproc
 15387              		@ args = 0, pretend = 0, frame = 8
 15388              		@ frame_needed = 1, uses_anonymous_args = 0
 15389 0000 80B5     		push	{r7, lr}
 15390              	.LCFI811:
 15391              		.cfi_def_cfa_offset 8
 15392              		.cfi_offset 7, -8
 15393              		.cfi_offset 14, -4
 15394 0002 82B0     		sub	sp, sp, #8
 15395              	.LCFI812:
 15396              		.cfi_def_cfa_offset 16
 15397 0004 00AF     		add	r7, sp, #0
 15398              	.LCFI813:
 15399              		.cfi_def_cfa_register 7
 15400 0006 7860     		str	r0, [r7, #4]
  23:mculib3/src/net_buffer.h ****     auto size()  { return end_i - begin_i; }
 15401              		.loc 22 23 0
 15402 0008 7B68     		ldr	r3, [r7, #4]
 15403 000a 1800     		movs	r0, r3
 15404 000c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4baseEv
 15405 0010 0300     		movs	r3, r0
 15406 0012 1800     		movs	r0, r3
 15407 0014 FFF7FEFF 		bl	_ZNSt5arrayIhLj255EE5beginEv
 15408 0018 0100     		movs	r1, r0
 15409 001a 7A68     		ldr	r2, [r7, #4]
 15410 001c 8223     		movs	r3, #130
 15411 001e 5B00     		lsls	r3, r3, #1
 15412 0020 D358     		ldr	r3, [r2, r3]
 15413 0022 CB18     		adds	r3, r1, r3
 15414 0024 1800     		movs	r0, r3
 15415 0026 BD46     		mov	sp, r7
 15416 0028 02B0     		add	sp, sp, #8
 15417              		@ sp needed
 15418 002a 80BD     		pop	{r7, pc}
 15419              		.cfi_endproc
 15420              	.LFE4235:
 15422              		.section	.text._Z5CRC16IPhEDaT_S1_,"axG",%progbits,_Z5CRC16IPhEDaT_S1_,comdat
 15423              		.align	1
 15424              		.weak	_Z5CRC16IPhEDaT_S1_
 15425              		.syntax unified
ARM GAS  /tmp/ccSySGVh.s 			page 364


 15426              		.code	16
 15427              		.thumb_func
 15428              		.fpu softvfp
 15430              	_Z5CRC16IPhEDaT_S1_:
 15431              	.LFB4236:
 15432              		.file 28 "mculib3/src/table_crc.h"
   1:mculib3/src/table_crc.h **** #pragma once
   2:mculib3/src/table_crc.h **** 
   3:mculib3/src/table_crc.h **** #include <tuple>
   4:mculib3/src/table_crc.h **** 
   5:mculib3/src/table_crc.h **** //    CRC   
   6:mculib3/src/table_crc.h **** 
   7:mculib3/src/table_crc.h **** constexpr uint8_t crc_low_table[]
   8:mculib3/src/table_crc.h **** {
   9:mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,
  10:mculib3/src/table_crc.h ****         0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
  11:mculib3/src/table_crc.h ****         0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01,
  12:mculib3/src/table_crc.h ****         0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41,
  13:mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81,
  14:mculib3/src/table_crc.h ****         0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0,
  15:mculib3/src/table_crc.h ****         0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01,
  16:mculib3/src/table_crc.h ****         0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40,
  17:mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,
  18:mculib3/src/table_crc.h ****         0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
  19:mculib3/src/table_crc.h ****         0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01,
  20:mculib3/src/table_crc.h ****         0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41,
  21:mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,
  22:mculib3/src/table_crc.h ****         0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
  23:mculib3/src/table_crc.h ****         0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01,
  24:mculib3/src/table_crc.h ****         0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41,
  25:mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,
  26:mculib3/src/table_crc.h ****         0x40
  27:mculib3/src/table_crc.h **** };
  28:mculib3/src/table_crc.h **** 
  29:mculib3/src/table_crc.h **** constexpr uint8_t crc_high_table[]
  30:mculib3/src/table_crc.h **** {
  31:mculib3/src/table_crc.h ****         0x00, 0xC0, 0xC1, 0x01, 0xC3, 0x03, 0x02, 0xC2, 0xC6, 0x06, 0x07, 0xC7, 0x05, 0xC5, 0xC4,
  32:mculib3/src/table_crc.h ****         0x04, 0xCC, 0x0C, 0x0D, 0xCD, 0x0F, 0xCF, 0xCE, 0x0E, 0x0A, 0xCA, 0xCB, 0x0B, 0xC9, 0x09,
  33:mculib3/src/table_crc.h ****         0x08, 0xC8, 0xD8, 0x18, 0x19, 0xD9, 0x1B, 0xDB, 0xDA, 0x1A, 0x1E, 0xDE, 0xDF, 0x1F, 0xDD,
  34:mculib3/src/table_crc.h ****         0x1D, 0x1C, 0xDC, 0x14, 0xD4, 0xD5, 0x15, 0xD7, 0x17, 0x16, 0xD6, 0xD2, 0x12, 0x13, 0xD3,
  35:mculib3/src/table_crc.h ****         0x11, 0xD1, 0xD0, 0x10, 0xF0, 0x30, 0x31, 0xF1, 0x33, 0xF3, 0xF2, 0x32, 0x36, 0xF6, 0xF7,
  36:mculib3/src/table_crc.h ****         0x37, 0xF5, 0x35, 0x34, 0xF4, 0x3C, 0xFC, 0xFD, 0x3D, 0xFF, 0x3F, 0x3E, 0xFE, 0xFA, 0x3A,
  37:mculib3/src/table_crc.h ****         0x3B, 0xFB, 0x39, 0xF9, 0xF8, 0x38, 0x28, 0xE8, 0xE9, 0x29, 0xEB, 0x2B, 0x2A, 0xEA, 0xEE,
  38:mculib3/src/table_crc.h ****         0x2E, 0x2F, 0xEF, 0x2D, 0xED, 0xEC, 0x2C, 0xE4, 0x24, 0x25, 0xE5, 0x27, 0xE7, 0xE6, 0x26,
  39:mculib3/src/table_crc.h ****         0x22, 0xE2, 0xE3, 0x23, 0xE1, 0x21, 0x20, 0xE0, 0xA0, 0x60, 0x61, 0xA1, 0x63, 0xA3, 0xA2,
  40:mculib3/src/table_crc.h ****         0x62, 0x66, 0xA6, 0xA7, 0x67, 0xA5, 0x65, 0x64, 0xA4, 0x6C, 0xAC, 0xAD, 0x6D, 0xAF, 0x6F,
  41:mculib3/src/table_crc.h ****         0x6E, 0xAE, 0xAA, 0x6A, 0x6B, 0xAB, 0x69, 0xA9, 0xA8, 0x68, 0x78, 0xB8, 0xB9, 0x79, 0xBB,
  42:mculib3/src/table_crc.h ****         0x7B, 0x7A, 0xBA, 0xBE, 0x7E, 0x7F, 0xBF, 0x7D, 0xBD, 0xBC, 0x7C, 0xB4, 0x74, 0x75, 0xB5,
  43:mculib3/src/table_crc.h ****         0x77, 0xB7, 0xB6, 0x76, 0x72, 0xB2, 0xB3, 0x73, 0xB1, 0x71, 0x70, 0xB0, 0x50, 0x90, 0x91,
  44:mculib3/src/table_crc.h ****         0x51, 0x93, 0x53, 0x52, 0x92, 0x96, 0x56, 0x57, 0x97, 0x55, 0x95, 0x94, 0x54, 0x9C, 0x5C,
  45:mculib3/src/table_crc.h ****         0x5D, 0x9D, 0x5F, 0x9F, 0x9E, 0x5E, 0x5A, 0x9A, 0x9B, 0x5B, 0x99, 0x59, 0x58, 0x98, 0x88,
  46:mculib3/src/table_crc.h ****         0x48, 0x49, 0x89, 0x4B, 0x8B, 0x8A, 0x4A, 0x4E, 0x8E, 0x8F, 0x4F, 0x8D, 0x4D, 0x4C, 0x8C,
  47:mculib3/src/table_crc.h ****         0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42, 0x43, 0x83, 0x41, 0x81, 0x80,
  48:mculib3/src/table_crc.h ****         0x40
  49:mculib3/src/table_crc.h **** }; 
  50:mculib3/src/table_crc.h **** 
  51:mculib3/src/table_crc.h **** template<class InputIt>
ARM GAS  /tmp/ccSySGVh.s 			page 365


  52:mculib3/src/table_crc.h **** constexpr auto CRC16(InputIt first, InputIt last)
 15433              		.loc 28 52 0
 15434              		.cfi_startproc
 15435              		@ args = 0, pretend = 0, frame = 24
 15436              		@ frame_needed = 1, uses_anonymous_args = 0
 15437 0000 90B5     		push	{r4, r7, lr}
 15438              	.LCFI814:
 15439              		.cfi_def_cfa_offset 12
 15440              		.cfi_offset 4, -12
 15441              		.cfi_offset 7, -8
 15442              		.cfi_offset 14, -4
 15443 0002 87B0     		sub	sp, sp, #28
 15444              	.LCFI815:
 15445              		.cfi_def_cfa_offset 40
 15446 0004 00AF     		add	r7, sp, #0
 15447              	.LCFI816:
 15448              		.cfi_def_cfa_register 7
 15449 0006 F860     		str	r0, [r7, #12]
 15450 0008 B960     		str	r1, [r7, #8]
 15451 000a 7A60     		str	r2, [r7, #4]
  53:mculib3/src/table_crc.h **** {
  54:mculib3/src/table_crc.h ****     uint8_t crc_high = 0xFF;   // high byte of CRC initialized
 15452              		.loc 28 54 0
 15453 000c 1623     		movs	r3, #22
 15454 000e FB18     		adds	r3, r7, r3
 15455 0010 FF22     		movs	r2, #255
 15456 0012 1A70     		strb	r2, [r3]
  55:mculib3/src/table_crc.h ****     uint8_t crc_low  = 0xFF;   // low byte of CRC initialized
 15457              		.loc 28 55 0
 15458 0014 1523     		movs	r3, #21
 15459 0016 FB18     		adds	r3, r7, r3
 15460 0018 FF22     		movs	r2, #255
 15461 001a 1A70     		strb	r2, [r3]
 15462              	.L735:
 15463              	.LBB26:
  56:mculib3/src/table_crc.h **** 
  57:mculib3/src/table_crc.h ****     do
  58:mculib3/src/table_crc.h ****     {
  59:mculib3/src/table_crc.h ****        uint8_t i = crc_low ^ *first++;              // will index into CRC lookup table
 15464              		.loc 28 59 0
 15465 001c BB68     		ldr	r3, [r7, #8]
 15466 001e 5A1C     		adds	r2, r3, #1
 15467 0020 BA60     		str	r2, [r7, #8]
 15468 0022 1978     		ldrb	r1, [r3]
 15469 0024 1524     		movs	r4, #21
 15470 0026 3B19     		adds	r3, r7, r4
 15471 0028 1A78     		ldrb	r2, [r3]
 15472 002a 1720     		movs	r0, #23
 15473 002c 3B18     		adds	r3, r7, r0
 15474 002e 4A40     		eors	r2, r1
 15475 0030 1A70     		strb	r2, [r3]
  60:mculib3/src/table_crc.h ****        crc_low  = crc_high ^ crc_low_table[i];    // calculate the CRC
 15476              		.loc 28 60 0
 15477 0032 0100     		movs	r1, r0
 15478 0034 7B18     		adds	r3, r7, r1
 15479 0036 1B78     		ldrb	r3, [r3]
 15480 0038 0F4A     		ldr	r2, .L737
ARM GAS  /tmp/ccSySGVh.s 			page 366


 15481 003a D25C     		ldrb	r2, [r2, r3]
 15482 003c 1620     		movs	r0, #22
 15483 003e 3B18     		adds	r3, r7, r0
 15484 0040 1B78     		ldrb	r3, [r3]
 15485 0042 5340     		eors	r3, r2
 15486 0044 DAB2     		uxtb	r2, r3
 15487 0046 3B19     		adds	r3, r7, r4
 15488 0048 1A70     		strb	r2, [r3]
  61:mculib3/src/table_crc.h ****        crc_high =            crc_high_table[i];
 15489              		.loc 28 61 0
 15490 004a 7B18     		adds	r3, r7, r1
 15491 004c 1B78     		ldrb	r3, [r3]
 15492 004e 0B4A     		ldr	r2, .L737+4
 15493 0050 D25C     		ldrb	r2, [r2, r3]
 15494 0052 3B18     		adds	r3, r7, r0
 15495 0054 1A70     		strb	r2, [r3]
 15496              	.LBE26:
  62:mculib3/src/table_crc.h ****     }
  63:mculib3/src/table_crc.h ****     while (first != last);   // pass through message buffer (max 256)
 15497              		.loc 28 63 0
 15498 0056 BA68     		ldr	r2, [r7, #8]
 15499 0058 7B68     		ldr	r3, [r7, #4]
 15500 005a 9A42     		cmp	r2, r3
 15501 005c 00D0     		beq	.L734
  57:mculib3/src/table_crc.h ****     {
 15502              		.loc 28 57 0
 15503 005e DDE7     		b	.L735
 15504              	.L734:
  64:mculib3/src/table_crc.h ****         
  65:mculib3/src/table_crc.h ****     return std::tuple {crc_low, crc_high};
 15505              		.loc 28 65 0
 15506 0060 1623     		movs	r3, #22
 15507 0062 FA18     		adds	r2, r7, r3
 15508 0064 1523     		movs	r3, #21
 15509 0066 F918     		adds	r1, r7, r3
 15510 0068 FB68     		ldr	r3, [r7, #12]
 15511 006a 1800     		movs	r0, r3
 15512 006c FFF7FEFF 		bl	_ZNSt5tupleIJhhEEC1IRhS2_Lb1EEEOT_OT0_
  66:mculib3/src/table_crc.h **** }
 15513              		.loc 28 66 0
 15514 0070 F868     		ldr	r0, [r7, #12]
 15515 0072 BD46     		mov	sp, r7
 15516 0074 07B0     		add	sp, sp, #28
 15517              		@ sp needed
 15518 0076 90BD     		pop	{r4, r7, pc}
 15519              	.L738:
 15520              		.align	2
 15521              	.L737:
 15522 0078 00000000 		.word	_ZL13crc_low_table
 15523 007c 00000000 		.word	_ZL14crc_high_table
 15524              		.cfi_endproc
 15525              	.LFE4236:
 15527              		.section	.text._ZSt3getILj0EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_,"axG",%progb
 15528              		.align	1
 15529              		.weak	_ZSt3getILj0EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_
 15530              		.syntax unified
 15531              		.code	16
ARM GAS  /tmp/ccSySGVh.s 			page 367


 15532              		.thumb_func
 15533              		.fpu softvfp
 15535              	_ZSt3getILj0EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_:
 15536              	.LFB4240:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 15537              		.loc 20 1314 0
 15538              		.cfi_startproc
 15539              		@ args = 0, pretend = 0, frame = 8
 15540              		@ frame_needed = 1, uses_anonymous_args = 0
 15541 0000 80B5     		push	{r7, lr}
 15542              	.LCFI817:
 15543              		.cfi_def_cfa_offset 8
 15544              		.cfi_offset 7, -8
 15545              		.cfi_offset 14, -4
 15546 0002 82B0     		sub	sp, sp, #8
 15547              	.LCFI818:
 15548              		.cfi_def_cfa_offset 16
 15549 0004 00AF     		add	r7, sp, #0
 15550              	.LCFI819:
 15551              		.cfi_def_cfa_register 7
 15552 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 15553              		.loc 20 1315 0
 15554 0008 7B68     		ldr	r3, [r7, #4]
 15555 000a 1800     		movs	r0, r3
 15556 000c FFF7FEFF 		bl	_ZSt12__get_helperILj0EhJhEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE
 15557 0010 0300     		movs	r3, r0
 15558 0012 1800     		movs	r0, r3
 15559 0014 BD46     		mov	sp, r7
 15560 0016 02B0     		add	sp, sp, #8
 15561              		@ sp needed
 15562 0018 80BD     		pop	{r7, pc}
 15563              		.cfi_endproc
 15564              	.LFE4240:
 15566              		.section	.text._ZSt12__get_helperILj0EhJhEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE,"axG",%progbits,_Z
 15567              		.align	1
 15568              		.weak	_ZSt12__get_helperILj0EhJhEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE
 15569              		.syntax unified
 15570              		.code	16
 15571              		.thumb_func
 15572              		.fpu softvfp
 15574              	_ZSt12__get_helperILj0EhJhEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE:
 15575              	.LFB4241:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 15576              		.loc 20 1303 0
 15577              		.cfi_startproc
 15578              		@ args = 0, pretend = 0, frame = 8
 15579              		@ frame_needed = 1, uses_anonymous_args = 0
 15580 0000 80B5     		push	{r7, lr}
 15581              	.LCFI820:
 15582              		.cfi_def_cfa_offset 8
 15583              		.cfi_offset 7, -8
 15584              		.cfi_offset 14, -4
 15585 0002 82B0     		sub	sp, sp, #8
 15586              	.LCFI821:
 15587              		.cfi_def_cfa_offset 16
 15588 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccSySGVh.s 			page 368


 15589              	.LCFI822:
 15590              		.cfi_def_cfa_register 7
 15591 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 15592              		.loc 20 1304 0
 15593 0008 7B68     		ldr	r3, [r7, #4]
 15594 000a 1800     		movs	r0, r3
 15595 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj0EJhhEE7_M_headERS0_
 15596 0010 0300     		movs	r3, r0
 15597 0012 1800     		movs	r0, r3
 15598 0014 BD46     		mov	sp, r7
 15599 0016 02B0     		add	sp, sp, #8
 15600              		@ sp needed
 15601 0018 80BD     		pop	{r7, pc}
 15602              		.cfi_endproc
 15603              	.LFE4241:
 15605              		.section	.text._ZNSt11_Tuple_implILj0EJhhEE7_M_headERS0_,"axG",%progbits,_ZNSt11_Tuple_implILj0EJh
 15606              		.align	1
 15607              		.weak	_ZNSt11_Tuple_implILj0EJhhEE7_M_headERS0_
 15608              		.syntax unified
 15609              		.code	16
 15610              		.thumb_func
 15611              		.fpu softvfp
 15613              	_ZNSt11_Tuple_implILj0EJhhEE7_M_headERS0_:
 15614              	.LFB4242:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 15615              		.loc 20 195 0
 15616              		.cfi_startproc
 15617              		@ args = 0, pretend = 0, frame = 8
 15618              		@ frame_needed = 1, uses_anonymous_args = 0
 15619 0000 80B5     		push	{r7, lr}
 15620              	.LCFI823:
 15621              		.cfi_def_cfa_offset 8
 15622              		.cfi_offset 7, -8
 15623              		.cfi_offset 14, -4
 15624 0002 82B0     		sub	sp, sp, #8
 15625              	.LCFI824:
 15626              		.cfi_def_cfa_offset 16
 15627 0004 00AF     		add	r7, sp, #0
 15628              	.LCFI825:
 15629              		.cfi_def_cfa_register 7
 15630 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 15631              		.loc 20 195 0
 15632 0008 7B68     		ldr	r3, [r7, #4]
 15633 000a 0133     		adds	r3, r3, #1
 15634 000c 1800     		movs	r0, r3
 15635 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj0EhLb0EE7_M_headERS0_
 15636 0012 0300     		movs	r3, r0
 15637 0014 1800     		movs	r0, r3
 15638 0016 BD46     		mov	sp, r7
 15639 0018 02B0     		add	sp, sp, #8
 15640              		@ sp needed
 15641 001a 80BD     		pop	{r7, pc}
 15642              		.cfi_endproc
 15643              	.LFE4242:
 15645              		.section	.text._ZNSt10_Head_baseILj0EhLb0EE7_M_headERS0_,"axG",%progbits,_ZNSt10_Head_baseILj0EhLb
ARM GAS  /tmp/ccSySGVh.s 			page 369


 15646              		.align	1
 15647              		.weak	_ZNSt10_Head_baseILj0EhLb0EE7_M_headERS0_
 15648              		.syntax unified
 15649              		.code	16
 15650              		.thumb_func
 15651              		.fpu softvfp
 15653              	_ZNSt10_Head_baseILj0EhLb0EE7_M_headERS0_:
 15654              	.LFB4243:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 15655              		.loc 20 160 0
 15656              		.cfi_startproc
 15657              		@ args = 0, pretend = 0, frame = 8
 15658              		@ frame_needed = 1, uses_anonymous_args = 0
 15659 0000 80B5     		push	{r7, lr}
 15660              	.LCFI826:
 15661              		.cfi_def_cfa_offset 8
 15662              		.cfi_offset 7, -8
 15663              		.cfi_offset 14, -4
 15664 0002 82B0     		sub	sp, sp, #8
 15665              	.LCFI827:
 15666              		.cfi_def_cfa_offset 16
 15667 0004 00AF     		add	r7, sp, #0
 15668              	.LCFI828:
 15669              		.cfi_def_cfa_register 7
 15670 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 15671              		.loc 20 160 0
 15672 0008 7B68     		ldr	r3, [r7, #4]
 15673 000a 1800     		movs	r0, r3
 15674 000c BD46     		mov	sp, r7
 15675 000e 02B0     		add	sp, sp, #8
 15676              		@ sp needed
 15677 0010 80BD     		pop	{r7, pc}
 15678              		.cfi_endproc
 15679              	.LFE4243:
 15681              		.section	.text._ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_,"axG",%progb
 15682              		.align	1
 15683              		.weak	_ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 15684              		.syntax unified
 15685              		.code	16
 15686              		.thumb_func
 15687              		.fpu softvfp
 15689              	_ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_:
 15690              	.LFB4239:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 15691              		.loc 20 1326 0
 15692              		.cfi_startproc
 15693              		@ args = 0, pretend = 0, frame = 8
 15694              		@ frame_needed = 1, uses_anonymous_args = 0
 15695 0000 80B5     		push	{r7, lr}
 15696              	.LCFI829:
 15697              		.cfi_def_cfa_offset 8
 15698              		.cfi_offset 7, -8
 15699              		.cfi_offset 14, -4
 15700 0002 82B0     		sub	sp, sp, #8
 15701              	.LCFI830:
 15702              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccSySGVh.s 			page 370


 15703 0004 00AF     		add	r7, sp, #0
 15704              	.LCFI831:
 15705              		.cfi_def_cfa_register 7
 15706 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 15707              		.loc 20 1329 0
 15708 0008 7B68     		ldr	r3, [r7, #4]
 15709 000a 1800     		movs	r0, r3
 15710 000c FFF7FEFF 		bl	_ZSt3getILj0EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_
 15711 0010 0300     		movs	r3, r0
 15712 0012 1800     		movs	r0, r3
 15713 0014 FFF7FEFF 		bl	_ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE
 15714 0018 0300     		movs	r3, r0
1330:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 15715              		.loc 20 1330 0
 15716 001a 1800     		movs	r0, r3
 15717 001c BD46     		mov	sp, r7
 15718 001e 02B0     		add	sp, sp, #8
 15719              		@ sp needed
 15720 0020 80BD     		pop	{r7, pc}
 15721              		.cfi_endproc
 15722              	.LFE4239:
 15724              		.section	.text._ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE,"axG",%progbits,_ZSt7forwardIO
 15725              		.align	1
 15726              		.weak	_ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE
 15727              		.syntax unified
 15728              		.code	16
 15729              		.thumb_func
 15730              		.fpu softvfp
 15732              	_ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE:
 15733              	.LFB4244:
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****     { return static_cast<_Tp&&>(__t); }
 15734              		.loc 21 73 0
 15735              		.cfi_startproc
 15736              		@ args = 0, pretend = 0, frame = 8
 15737              		@ frame_needed = 1, uses_anonymous_args = 0
 15738 0000 80B5     		push	{r7, lr}
 15739              	.LCFI832:
 15740              		.cfi_def_cfa_offset 8
 15741              		.cfi_offset 7, -8
 15742              		.cfi_offset 14, -4
 15743 0002 82B0     		sub	sp, sp, #8
 15744              	.LCFI833:
 15745              		.cfi_def_cfa_offset 16
 15746 0004 00AF     		add	r7, sp, #0
 15747              	.LCFI834:
 15748              		.cfi_def_cfa_register 7
 15749 0006 7860     		str	r0, [r7, #4]
 15750              		.loc 21 74 0
 15751 0008 7B68     		ldr	r3, [r7, #4]
 15752 000a 1800     		movs	r0, r3
 15753 000c BD46     		mov	sp, r7
 15754 000e 02B0     		add	sp, sp, #8
 15755              		@ sp needed
 15756 0010 80BD     		pop	{r7, pc}
 15757              		.cfi_endproc
 15758              	.LFE4244:
ARM GAS  /tmp/ccSySGVh.s 			page 371


 15760              		.section	.text._ZSt3getILj1EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_,"axG",%progb
 15761              		.align	1
 15762              		.weak	_ZSt3getILj1EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_
 15763              		.syntax unified
 15764              		.code	16
 15765              		.thumb_func
 15766              		.fpu softvfp
 15768              	_ZSt3getILj1EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_:
 15769              	.LFB4246:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 15770              		.loc 20 1314 0
 15771              		.cfi_startproc
 15772              		@ args = 0, pretend = 0, frame = 8
 15773              		@ frame_needed = 1, uses_anonymous_args = 0
 15774 0000 80B5     		push	{r7, lr}
 15775              	.LCFI835:
 15776              		.cfi_def_cfa_offset 8
 15777              		.cfi_offset 7, -8
 15778              		.cfi_offset 14, -4
 15779 0002 82B0     		sub	sp, sp, #8
 15780              	.LCFI836:
 15781              		.cfi_def_cfa_offset 16
 15782 0004 00AF     		add	r7, sp, #0
 15783              	.LCFI837:
 15784              		.cfi_def_cfa_register 7
 15785 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 15786              		.loc 20 1315 0
 15787 0008 7B68     		ldr	r3, [r7, #4]
 15788 000a 1800     		movs	r0, r3
 15789 000c FFF7FEFF 		bl	_ZSt12__get_helperILj1EhJEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE
 15790 0010 0300     		movs	r3, r0
 15791 0012 1800     		movs	r0, r3
 15792 0014 BD46     		mov	sp, r7
 15793 0016 02B0     		add	sp, sp, #8
 15794              		@ sp needed
 15795 0018 80BD     		pop	{r7, pc}
 15796              		.cfi_endproc
 15797              	.LFE4246:
 15799              		.section	.text._ZSt12__get_helperILj1EhJEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE,"axG",%progbits,_ZS
 15800              		.align	1
 15801              		.weak	_ZSt12__get_helperILj1EhJEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE
 15802              		.syntax unified
 15803              		.code	16
 15804              		.thumb_func
 15805              		.fpu softvfp
 15807              	_ZSt12__get_helperILj1EhJEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE:
 15808              	.LFB4247:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 15809              		.loc 20 1303 0
 15810              		.cfi_startproc
 15811              		@ args = 0, pretend = 0, frame = 8
 15812              		@ frame_needed = 1, uses_anonymous_args = 0
 15813 0000 80B5     		push	{r7, lr}
 15814              	.LCFI838:
 15815              		.cfi_def_cfa_offset 8
 15816              		.cfi_offset 7, -8
ARM GAS  /tmp/ccSySGVh.s 			page 372


 15817              		.cfi_offset 14, -4
 15818 0002 82B0     		sub	sp, sp, #8
 15819              	.LCFI839:
 15820              		.cfi_def_cfa_offset 16
 15821 0004 00AF     		add	r7, sp, #0
 15822              	.LCFI840:
 15823              		.cfi_def_cfa_register 7
 15824 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 15825              		.loc 20 1304 0
 15826 0008 7B68     		ldr	r3, [r7, #4]
 15827 000a 1800     		movs	r0, r3
 15828 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj1EJhEE7_M_headERS0_
 15829 0010 0300     		movs	r3, r0
 15830 0012 1800     		movs	r0, r3
 15831 0014 BD46     		mov	sp, r7
 15832 0016 02B0     		add	sp, sp, #8
 15833              		@ sp needed
 15834 0018 80BD     		pop	{r7, pc}
 15835              		.cfi_endproc
 15836              	.LFE4247:
 15838              		.section	.text._ZNSt11_Tuple_implILj1EJhEE7_M_headERS0_,"axG",%progbits,_ZNSt11_Tuple_implILj1EJhE
 15839              		.align	1
 15840              		.weak	_ZNSt11_Tuple_implILj1EJhEE7_M_headERS0_
 15841              		.syntax unified
 15842              		.code	16
 15843              		.thumb_func
 15844              		.fpu softvfp
 15846              	_ZNSt11_Tuple_implILj1EJhEE7_M_headERS0_:
 15847              	.LFB4248:
 351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 15848              		.loc 20 351 0
 15849              		.cfi_startproc
 15850              		@ args = 0, pretend = 0, frame = 8
 15851              		@ frame_needed = 1, uses_anonymous_args = 0
 15852 0000 80B5     		push	{r7, lr}
 15853              	.LCFI841:
 15854              		.cfi_def_cfa_offset 8
 15855              		.cfi_offset 7, -8
 15856              		.cfi_offset 14, -4
 15857 0002 82B0     		sub	sp, sp, #8
 15858              	.LCFI842:
 15859              		.cfi_def_cfa_offset 16
 15860 0004 00AF     		add	r7, sp, #0
 15861              	.LCFI843:
 15862              		.cfi_def_cfa_register 7
 15863 0006 7860     		str	r0, [r7, #4]
 351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 15864              		.loc 20 351 0
 15865 0008 7B68     		ldr	r3, [r7, #4]
 15866 000a 1800     		movs	r0, r3
 15867 000c FFF7FEFF 		bl	_ZNSt10_Head_baseILj1EhLb0EE7_M_headERS0_
 15868 0010 0300     		movs	r3, r0
 15869 0012 1800     		movs	r0, r3
 15870 0014 BD46     		mov	sp, r7
 15871 0016 02B0     		add	sp, sp, #8
 15872              		@ sp needed
ARM GAS  /tmp/ccSySGVh.s 			page 373


 15873 0018 80BD     		pop	{r7, pc}
 15874              		.cfi_endproc
 15875              	.LFE4248:
 15877              		.section	.text._ZNSt10_Head_baseILj1EhLb0EE7_M_headERS0_,"axG",%progbits,_ZNSt10_Head_baseILj1EhLb
 15878              		.align	1
 15879              		.weak	_ZNSt10_Head_baseILj1EhLb0EE7_M_headERS0_
 15880              		.syntax unified
 15881              		.code	16
 15882              		.thumb_func
 15883              		.fpu softvfp
 15885              	_ZNSt10_Head_baseILj1EhLb0EE7_M_headERS0_:
 15886              	.LFB4249:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 15887              		.loc 20 160 0
 15888              		.cfi_startproc
 15889              		@ args = 0, pretend = 0, frame = 8
 15890              		@ frame_needed = 1, uses_anonymous_args = 0
 15891 0000 80B5     		push	{r7, lr}
 15892              	.LCFI844:
 15893              		.cfi_def_cfa_offset 8
 15894              		.cfi_offset 7, -8
 15895              		.cfi_offset 14, -4
 15896 0002 82B0     		sub	sp, sp, #8
 15897              	.LCFI845:
 15898              		.cfi_def_cfa_offset 16
 15899 0004 00AF     		add	r7, sp, #0
 15900              	.LCFI846:
 15901              		.cfi_def_cfa_register 7
 15902 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 15903              		.loc 20 160 0
 15904 0008 7B68     		ldr	r3, [r7, #4]
 15905 000a 1800     		movs	r0, r3
 15906 000c BD46     		mov	sp, r7
 15907 000e 02B0     		add	sp, sp, #8
 15908              		@ sp needed
 15909 0010 80BD     		pop	{r7, pc}
 15910              		.cfi_endproc
 15911              	.LFE4249:
 15913              		.section	.text._ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_,"axG",%progb
 15914              		.align	1
 15915              		.weak	_ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 15916              		.syntax unified
 15917              		.code	16
 15918              		.thumb_func
 15919              		.fpu softvfp
 15921              	_ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_:
 15922              	.LFB4245:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 15923              		.loc 20 1326 0
 15924              		.cfi_startproc
 15925              		@ args = 0, pretend = 0, frame = 8
 15926              		@ frame_needed = 1, uses_anonymous_args = 0
 15927 0000 80B5     		push	{r7, lr}
 15928              	.LCFI847:
 15929              		.cfi_def_cfa_offset 8
 15930              		.cfi_offset 7, -8
ARM GAS  /tmp/ccSySGVh.s 			page 374


 15931              		.cfi_offset 14, -4
 15932 0002 82B0     		sub	sp, sp, #8
 15933              	.LCFI848:
 15934              		.cfi_def_cfa_offset 16
 15935 0004 00AF     		add	r7, sp, #0
 15936              	.LCFI849:
 15937              		.cfi_def_cfa_register 7
 15938 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 15939              		.loc 20 1329 0
 15940 0008 7B68     		ldr	r3, [r7, #4]
 15941 000a 1800     		movs	r0, r3
 15942 000c FFF7FEFF 		bl	_ZSt3getILj1EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_
 15943 0010 0300     		movs	r3, r0
 15944 0012 1800     		movs	r0, r3
 15945 0014 FFF7FEFF 		bl	_ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE
 15946 0018 0300     		movs	r3, r0
1330:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 15947              		.loc 20 1330 0
 15948 001a 1800     		movs	r0, r3
 15949 001c BD46     		mov	sp, r7
 15950 001e 02B0     		add	sp, sp, #8
 15951              		@ sp needed
 15952 0020 80BD     		pop	{r7, pc}
 15953              		.cfi_endproc
 15954              	.LFE4245:
 15956              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_CRCEv,"ax",%progbits
 15957              		.align	1
 15958              		.syntax unified
 15959              		.code	16
 15960              		.thumb_func
 15961              		.fpu softvfp
 15963              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_CRCEv:
 15964              	.LFB4234:
 230:mculib3/src/modbus_slave.h **** 
 231:mculib3/src/modbus_slave.h **** 
 232:mculib3/src/modbus_slave.h **** 
 233:mculib3/src/modbus_slave.h **** 
 234:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 235:mculib3/src/modbus_slave.h **** uint8_t Modbus_slave<InReg, OutRegs_t>::set_high_bit(uint8_t func)
 236:mculib3/src/modbus_slave.h **** {
 237:mculib3/src/modbus_slave.h ****     return (func | 0b10000000);
 238:mculib3/src/modbus_slave.h **** }
 239:mculib3/src/modbus_slave.h **** 
 240:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 241:mculib3/src/modbus_slave.h **** bool Modbus_slave<InReg, OutRegs_t>::check_CRC()
 15965              		.loc 24 241 0
 15966              		.cfi_startproc
 15967              		@ args = 0, pretend = 0, frame = 24
 15968              		@ frame_needed = 1, uses_anonymous_args = 0
 15969 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 15970              	.LCFI850:
 15971              		.cfi_def_cfa_offset 20
 15972              		.cfi_offset 4, -20
 15973              		.cfi_offset 5, -16
 15974              		.cfi_offset 6, -12
 15975              		.cfi_offset 7, -8
ARM GAS  /tmp/ccSySGVh.s 			page 375


 15976              		.cfi_offset 14, -4
 15977 0002 87B0     		sub	sp, sp, #28
 15978              	.LCFI851:
 15979              		.cfi_def_cfa_offset 48
 15980 0004 00AF     		add	r7, sp, #0
 15981              	.LCFI852:
 15982              		.cfi_def_cfa_register 7
 15983 0006 7860     		str	r0, [r7, #4]
 242:mculib3/src/modbus_slave.h **** {
 243:mculib3/src/modbus_slave.h ****     auto high = uart.buffer.pop_back();
 15984              		.loc 24 243 0
 15985 0008 7B68     		ldr	r3, [r7, #4]
 15986 000a 1B69     		ldr	r3, [r3, #16]
 15987 000c 1726     		movs	r6, #23
 15988 000e BC19     		adds	r4, r7, r6
 15989 0010 1800     		movs	r0, r3
 15990 0012 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE8pop_backEv
 15991 0016 0300     		movs	r3, r0
 15992 0018 2370     		strb	r3, [r4]
 244:mculib3/src/modbus_slave.h ****      auto low  = uart.buffer.pop_back();
 15993              		.loc 24 244 0
 15994 001a 7B68     		ldr	r3, [r7, #4]
 15995 001c 1B69     		ldr	r3, [r3, #16]
 15996 001e 1622     		movs	r2, #22
 15997 0020 BC18     		adds	r4, r7, r2
 15998 0022 1800     		movs	r0, r3
 15999 0024 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE8pop_backEv
 16000 0028 0300     		movs	r3, r0
 16001 002a 2370     		strb	r3, [r4]
 245:mculib3/src/modbus_slave.h ****     auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 16002              		.loc 24 245 0
 16003 002c 7B68     		ldr	r3, [r7, #4]
 16004 002e 1B69     		ldr	r3, [r3, #16]
 16005 0030 1800     		movs	r0, r3
 16006 0032 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5beginEv
 16007 0036 0400     		movs	r4, r0
 16008 0038 7B68     		ldr	r3, [r7, #4]
 16009 003a 1B69     		ldr	r3, [r3, #16]
 16010 003c 1800     		movs	r0, r3
 16011 003e FFF7FEFF 		bl	_ZN10Net_bufferILj255EE3endEv
 16012 0042 0200     		movs	r2, r0
 16013 0044 0825     		movs	r5, #8
 16014 0046 7B19     		adds	r3, r7, r5
 16015 0048 2100     		movs	r1, r4
 16016 004a 1800     		movs	r0, r3
 16017 004c FFF7FEFF 		bl	_Z5CRC16IPhEDaT_S1_
 16018 0050 2C00     		movs	r4, r5
 16019 0052 3B19     		adds	r3, r7, r4
 16020 0054 1800     		movs	r0, r3
 16021 0056 FFF7FEFF 		bl	_ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 16022 005a 0300     		movs	r3, r0
 16023 005c 3B61     		str	r3, [r7, #16]
 16024 005e 3B19     		adds	r3, r7, r4
 16025 0060 1800     		movs	r0, r3
 16026 0062 FFF7FEFF 		bl	_ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 16027 0066 0300     		movs	r3, r0
 16028 0068 FB60     		str	r3, [r7, #12]
ARM GAS  /tmp/ccSySGVh.s 			page 376


 246:mculib3/src/modbus_slave.h ****     return (high == high_) and (low == low_);
 16029              		.loc 24 246 0
 16030 006a FB68     		ldr	r3, [r7, #12]
 16031 006c 1B78     		ldrb	r3, [r3]
 16032 006e BA19     		adds	r2, r7, r6
 16033 0070 1278     		ldrb	r2, [r2]
 16034 0072 9A42     		cmp	r2, r3
 16035 0074 08D1     		bne	.L762
 16036              		.loc 24 246 0 is_stmt 0 discriminator 1
 16037 0076 3B69     		ldr	r3, [r7, #16]
 16038 0078 1B78     		ldrb	r3, [r3]
 16039 007a 1622     		movs	r2, #22
 16040 007c BA18     		adds	r2, r7, r2
 16041 007e 1278     		ldrb	r2, [r2]
 16042 0080 9A42     		cmp	r2, r3
 16043 0082 01D1     		bne	.L762
 16044              		.loc 24 246 0 discriminator 3
 16045 0084 0123     		movs	r3, #1
 16046 0086 00E0     		b	.L763
 16047              	.L762:
 16048              		.loc 24 246 0 discriminator 4
 16049 0088 0023     		movs	r3, #0
 16050              	.L763:
 247:mculib3/src/modbus_slave.h **** }
 16051              		.loc 24 247 0 is_stmt 1 discriminator 6
 16052 008a 1800     		movs	r0, r3
 16053 008c BD46     		mov	sp, r7
 16054 008e 07B0     		add	sp, sp, #28
 16055              		@ sp needed
 16056 0090 F0BD     		pop	{r4, r5, r6, r7, pc}
 16057              		.cfi_endproc
 16058              	.LFE4234:
 16060              		.section	.text._ZN10Net_bufferILj255EE9pop_frontEv,"axG",%progbits,_ZN10Net_bufferILj255EE9pop_fro
 16061              		.align	1
 16062              		.weak	_ZN10Net_bufferILj255EE9pop_frontEv
 16063              		.syntax unified
 16064              		.code	16
 16065              		.thumb_func
 16066              		.fpu softvfp
 16068              	_ZN10Net_bufferILj255EE9pop_frontEv:
 16069              	.LFB4250:
  45:mculib3/src/net_buffer.h **** 
  46:mculib3/src/net_buffer.h ****     
  47:mculib3/src/net_buffer.h **** private:
  48:mculib3/src/net_buffer.h ****     auto to_bytes (uint16_t v)
  49:mculib3/src/net_buffer.h ****     {
  50:mculib3/src/net_buffer.h ****         union {
  51:mculib3/src/net_buffer.h ****             std::array<uint8_t,2> d8;
  52:mculib3/src/net_buffer.h ****             uint16_t d16;
  53:mculib3/src/net_buffer.h ****         } u;
  54:mculib3/src/net_buffer.h ****         u.d16 = v;
  55:mculib3/src/net_buffer.h ****         return std::tuple {u.d8[0], u.d8[1]};
  56:mculib3/src/net_buffer.h ****     }
  57:mculib3/src/net_buffer.h **** 
  58:mculib3/src/net_buffer.h ****     auto from_bytes (uint8_t v1, uint8_t v2)
  59:mculib3/src/net_buffer.h ****     {
  60:mculib3/src/net_buffer.h ****         union {
ARM GAS  /tmp/ccSySGVh.s 			page 377


  61:mculib3/src/net_buffer.h ****             std::array<uint8_t,2> d8;
  62:mculib3/src/net_buffer.h ****             uint16_t d16;
  63:mculib3/src/net_buffer.h ****         } u;
  64:mculib3/src/net_buffer.h ****         u.d8 = {v2, v1};
  65:mculib3/src/net_buffer.h ****         return u.d16;
  66:mculib3/src/net_buffer.h ****     }
  67:mculib3/src/net_buffer.h ****     
  68:mculib3/src/net_buffer.h **** };
  69:mculib3/src/net_buffer.h **** 
  70:mculib3/src/net_buffer.h **** 
  71:mculib3/src/net_buffer.h **** 
  72:mculib3/src/net_buffer.h **** 
  73:mculib3/src/net_buffer.h **** 
  74:mculib3/src/net_buffer.h **** 
  75:mculib3/src/net_buffer.h **** 
  76:mculib3/src/net_buffer.h **** 
  77:mculib3/src/net_buffer.h **** template<size_t size_>
  78:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint8_t v)
  79:mculib3/src/net_buffer.h **** {
  80:mculib3/src/net_buffer.h ****     if (end_i < size_) {
  81:mculib3/src/net_buffer.h ****         *end() = v;
  82:mculib3/src/net_buffer.h ****         end_i++;
  83:mculib3/src/net_buffer.h ****     }
  84:mculib3/src/net_buffer.h ****     return *this;
  85:mculib3/src/net_buffer.h **** }
  86:mculib3/src/net_buffer.h **** 
  87:mculib3/src/net_buffer.h **** template<size_t size_>
  88:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint16_t v)
  89:mculib3/src/net_buffer.h **** {
  90:mculib3/src/net_buffer.h ****     auto [low, hi] = to_bytes(v);
  91:mculib3/src/net_buffer.h ****     *this << hi << low;
  92:mculib3/src/net_buffer.h ****     return *this;
  93:mculib3/src/net_buffer.h **** }
  94:mculib3/src/net_buffer.h **** 
  95:mculib3/src/net_buffer.h **** template<size_t size_>
  96:mculib3/src/net_buffer.h **** template<class U>
  97:mculib3/src/net_buffer.h **** std::enable_if_t<std::is_same_v<typename U::value_type, uint8_t>, Net_buffer<size_>&>
  98:mculib3/src/net_buffer.h **** Net_buffer<size_>::operator<< (const U& v)
  99:mculib3/src/net_buffer.h **** {
 100:mculib3/src/net_buffer.h ****     if (end_i + v.size() < size_) {
 101:mculib3/src/net_buffer.h ****         std::copy (v.begin(), v.end(), end());
 102:mculib3/src/net_buffer.h ****         end_i += v.size();
 103:mculib3/src/net_buffer.h ****     }
 104:mculib3/src/net_buffer.h ****     return *this;
 105:mculib3/src/net_buffer.h **** }
 106:mculib3/src/net_buffer.h **** 
 107:mculib3/src/net_buffer.h **** template<size_t size_>
 108:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint8_t& v)
 109:mculib3/src/net_buffer.h **** {
 110:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 111:mculib3/src/net_buffer.h ****         v = base()[begin_i++];
 112:mculib3/src/net_buffer.h ****     else 
 113:mculib3/src/net_buffer.h ****         v = 0;
 114:mculib3/src/net_buffer.h ****     return *this;
 115:mculib3/src/net_buffer.h **** }
 116:mculib3/src/net_buffer.h **** 
 117:mculib3/src/net_buffer.h **** template<size_t size_>
ARM GAS  /tmp/ccSySGVh.s 			page 378


 118:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint16_t& v)
 119:mculib3/src/net_buffer.h **** {
 120:mculib3/src/net_buffer.h ****     if (end_i > begin_i + 1) {
 121:mculib3/src/net_buffer.h ****         auto _1 = pop_front();
 122:mculib3/src/net_buffer.h ****         auto _2 = pop_front();
 123:mculib3/src/net_buffer.h ****         v = from_bytes (_1, _2);
 124:mculib3/src/net_buffer.h ****     } else {
 125:mculib3/src/net_buffer.h ****         v = 0;
 126:mculib3/src/net_buffer.h ****     }
 127:mculib3/src/net_buffer.h ****         
 128:mculib3/src/net_buffer.h ****     return *this;
 129:mculib3/src/net_buffer.h **** }
 130:mculib3/src/net_buffer.h **** 
 131:mculib3/src/net_buffer.h **** template<size_t size_>
 132:mculib3/src/net_buffer.h **** uint8_t Net_buffer<size_>::pop_back()
 133:mculib3/src/net_buffer.h **** {
 134:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 135:mculib3/src/net_buffer.h ****         return base()[--end_i];
 136:mculib3/src/net_buffer.h ****     return 0;
 137:mculib3/src/net_buffer.h **** }
 138:mculib3/src/net_buffer.h **** 
 139:mculib3/src/net_buffer.h **** template<size_t size_>
 140:mculib3/src/net_buffer.h **** uint8_t Net_buffer<size_>::pop_front()
 16070              		.loc 22 140 0
 16071              		.cfi_startproc
 16072              		@ args = 0, pretend = 0, frame = 8
 16073              		@ frame_needed = 1, uses_anonymous_args = 0
 16074 0000 90B5     		push	{r4, r7, lr}
 16075              	.LCFI853:
 16076              		.cfi_def_cfa_offset 12
 16077              		.cfi_offset 4, -12
 16078              		.cfi_offset 7, -8
 16079              		.cfi_offset 14, -4
 16080 0002 83B0     		sub	sp, sp, #12
 16081              	.LCFI854:
 16082              		.cfi_def_cfa_offset 24
 16083 0004 00AF     		add	r7, sp, #0
 16084              	.LCFI855:
 16085              		.cfi_def_cfa_register 7
 16086 0006 7860     		str	r0, [r7, #4]
 141:mculib3/src/net_buffer.h **** {
 142:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 16087              		.loc 22 142 0
 16088 0008 7A68     		ldr	r2, [r7, #4]
 16089 000a 8223     		movs	r3, #130
 16090 000c 5B00     		lsls	r3, r3, #1
 16091 000e D258     		ldr	r2, [r2, r3]
 16092 0010 7968     		ldr	r1, [r7, #4]
 16093 0012 8023     		movs	r3, #128
 16094 0014 5B00     		lsls	r3, r3, #1
 16095 0016 CB58     		ldr	r3, [r1, r3]
 16096 0018 9A42     		cmp	r2, r3
 16097 001a 14D9     		bls	.L766
 143:mculib3/src/net_buffer.h ****         return base()[begin_i++];
 16098              		.loc 22 143 0
 16099 001c 7B68     		ldr	r3, [r7, #4]
 16100 001e 1800     		movs	r0, r3
ARM GAS  /tmp/ccSySGVh.s 			page 379


 16101 0020 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4baseEv
 16102 0024 0400     		movs	r4, r0
 16103 0026 7A68     		ldr	r2, [r7, #4]
 16104 0028 8023     		movs	r3, #128
 16105 002a 5B00     		lsls	r3, r3, #1
 16106 002c D358     		ldr	r3, [r2, r3]
 16107 002e 581C     		adds	r0, r3, #1
 16108 0030 7968     		ldr	r1, [r7, #4]
 16109 0032 8022     		movs	r2, #128
 16110 0034 5200     		lsls	r2, r2, #1
 16111 0036 8850     		str	r0, [r1, r2]
 16112 0038 1900     		movs	r1, r3
 16113 003a 2000     		movs	r0, r4
 16114 003c FFF7FEFF 		bl	_ZNSt5arrayIhLj255EEixEj
 16115 0040 0300     		movs	r3, r0
 16116 0042 1B78     		ldrb	r3, [r3]
 16117 0044 00E0     		b	.L767
 16118              	.L766:
 144:mculib3/src/net_buffer.h ****     return 0;
 16119              		.loc 22 144 0
 16120 0046 0023     		movs	r3, #0
 16121              	.L767:
 145:mculib3/src/net_buffer.h **** }...
 16122              		.loc 22 145 0
 16123 0048 1800     		movs	r0, r3
 16124 004a BD46     		mov	sp, r7
 16125 004c 03B0     		add	sp, sp, #12
 16126              		@ sp needed
 16127 004e 90BD     		pop	{r4, r7, pc}
 16128              		.cfi_endproc
 16129              	.LFE4250:
 16131              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_03Ev,"ax",%progbits
 16132              		.align	1
 16133              		.syntax unified
 16134              		.code	16
 16135              		.thumb_func
 16136              		.fpu softvfp
 16138              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_03Ev:
 16139              	.LFB4251:
 248:mculib3/src/modbus_slave.h **** 
 249:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 250:mculib3/src/modbus_slave.h **** bool Modbus_slave<InReg, OutRegs_t>::check_reg(uint16_t qty_reg_device)
 251:mculib3/src/modbus_slave.h **** {
 252:mculib3/src/modbus_slave.h ****     uart.buffer >> first_reg;
 253:mculib3/src/modbus_slave.h ****     uart.buffer >> qty_reg; 
 254:mculib3/src/modbus_slave.h ****     last_reg = first_reg + qty_reg - 1;
 255:mculib3/src/modbus_slave.h ****     qty_byte = qty_reg * 2;
 256:mculib3/src/modbus_slave.h ****     return (last_reg <= (qty_reg_device - 1));
 257:mculib3/src/modbus_slave.h **** }
 258:mculib3/src/modbus_slave.h **** 
 259:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 260:mculib3/src/modbus_slave.h **** void Modbus_slave<InReg, OutRegs_t>::answer_error(Modbus_error_code code)
 261:mculib3/src/modbus_slave.h **** {
 262:mculib3/src/modbus_slave.h ****     uart.buffer.clear();
 263:mculib3/src/modbus_slave.h ****     
 264:mculib3/src/modbus_slave.h ****     if (code == Modbus_error_code::wrong_func)
 265:mculib3/src/modbus_slave.h ****         uart.buffer << address << set_high_bit(func) << static_cast<uint8_t>(code);
ARM GAS  /tmp/ccSySGVh.s 			page 380


 266:mculib3/src/modbus_slave.h ****     else if (code == Modbus_error_code::wrong_reg)
 267:mculib3/src/modbus_slave.h ****         uart.buffer << address << func << static_cast<uint8_t>(code);
 268:mculib3/src/modbus_slave.h ****     else if (code == Modbus_error_code::wrong_value)
 269:mculib3/src/modbus_slave.h ****         uart.buffer << address << func << static_cast<uint8_t>(code);
 270:mculib3/src/modbus_slave.h ****         
 271:mculib3/src/modbus_slave.h ****     auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 272:mculib3/src/modbus_slave.h ****     uart.buffer << low_ << high_;
 273:mculib3/src/modbus_slave.h ****     uart.transmit();
 274:mculib3/src/modbus_slave.h **** }
 275:mculib3/src/modbus_slave.h **** 
 276:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 277:mculib3/src/modbus_slave.h **** void Modbus_slave<InReg, OutRegs_t>::answer_03()
 16140              		.loc 24 277 0
 16141              		.cfi_startproc
 16142              		@ args = 0, pretend = 0, frame = 24
 16143              		@ frame_needed = 1, uses_anonymous_args = 0
 16144 0000 B0B5     		push	{r4, r5, r7, lr}
 16145              	.LCFI856:
 16146              		.cfi_def_cfa_offset 16
 16147              		.cfi_offset 4, -16
 16148              		.cfi_offset 5, -12
 16149              		.cfi_offset 7, -8
 16150              		.cfi_offset 14, -4
 16151 0002 86B0     		sub	sp, sp, #24
 16152              	.LCFI857:
 16153              		.cfi_def_cfa_offset 40
 16154 0004 00AF     		add	r7, sp, #0
 16155              	.LCFI858:
 16156              		.cfi_def_cfa_register 7
 16157 0006 7860     		str	r0, [r7, #4]
 278:mculib3/src/modbus_slave.h **** {
 279:mculib3/src/modbus_slave.h ****     if (not check_reg(OutRegQty)) {
 16158              		.loc 24 279 0
 16159 0008 7B68     		ldr	r3, [r7, #4]
 16160 000a 0721     		movs	r1, #7
 16161 000c 1800     		movs	r0, r3
 16162 000e FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_regEt
 16163 0012 0300     		movs	r3, r0
 16164 0014 1A00     		movs	r2, r3
 16165 0016 0123     		movs	r3, #1
 16166 0018 5340     		eors	r3, r2
 16167 001a DBB2     		uxtb	r3, r3
 16168 001c 002B     		cmp	r3, #0
 16169 001e 05D0     		beq	.L769
 280:mculib3/src/modbus_slave.h ****         answer_error(Modbus_error_code::wrong_reg);
 16170              		.loc 24 280 0
 16171 0020 7B68     		ldr	r3, [r7, #4]
 16172 0022 0221     		movs	r1, #2
 16173 0024 1800     		movs	r0, r3
 16174 0026 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code
 16175 002a 6AE0     		b	.L768
 16176              	.L769:
 281:mculib3/src/modbus_slave.h ****         return;
 282:mculib3/src/modbus_slave.h ****     }
 283:mculib3/src/modbus_slave.h ****     uart.buffer.clear();
 16177              		.loc 24 283 0
 16178 002c 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 381


 16179 002e 1B69     		ldr	r3, [r3, #16]
 16180 0030 1800     		movs	r0, r3
 16181 0032 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5clearEv
 284:mculib3/src/modbus_slave.h ****     //     
 285:mculib3/src/modbus_slave.h ****     uart.buffer << address << static_cast<uint8_t>(Modbus_function::read_03) << qty_byte;
 16182              		.loc 24 285 0
 16183 0036 7B68     		ldr	r3, [r7, #4]
 16184 0038 1B69     		ldr	r3, [r3, #16]
 16185 003a 1800     		movs	r0, r3
 16186 003c 7B68     		ldr	r3, [r7, #4]
 16187 003e 2422     		movs	r2, #36
 16188 0040 9B5C     		ldrb	r3, [r3, r2]
 16189 0042 1900     		movs	r1, r3
 16190 0044 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 16191 0048 0300     		movs	r3, r0
 16192 004a 0321     		movs	r1, #3
 16193 004c 1800     		movs	r0, r3
 16194 004e FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 16195 0052 7B68     		ldr	r3, [r7, #4]
 16196 0054 2C22     		movs	r2, #44
 16197 0056 9B5C     		ldrb	r3, [r3, r2]
 16198 0058 1900     		movs	r1, r3
 16199 005a FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 16200              	.L772:
 286:mculib3/src/modbus_slave.h ****     while(qty_reg--)
 16201              		.loc 24 286 0
 16202 005e 7B68     		ldr	r3, [r7, #4]
 16203 0060 5B8D     		ldrh	r3, [r3, #42]
 16204 0062 5A1E     		subs	r2, r3, #1
 16205 0064 91B2     		uxth	r1, r2
 16206 0066 7A68     		ldr	r2, [r7, #4]
 16207 0068 5185     		strh	r1, [r2, #42]
 16208 006a 5A1E     		subs	r2, r3, #1
 16209 006c 9341     		sbcs	r3, r3, r2
 16210 006e DBB2     		uxtb	r3, r3
 16211 0070 002B     		cmp	r3, #0
 16212 0072 12D0     		beq	.L771
 287:mculib3/src/modbus_slave.h ****         uart.buffer << arOutRegs[first_reg++];
 16213              		.loc 24 287 0
 16214 0074 7B68     		ldr	r3, [r7, #4]
 16215 0076 1B69     		ldr	r3, [r3, #16]
 16216 0078 1800     		movs	r0, r3
 16217 007a 7B68     		ldr	r3, [r7, #4]
 16218 007c DB8C     		ldrh	r3, [r3, #38]
 16219 007e 5A1C     		adds	r2, r3, #1
 16220 0080 91B2     		uxth	r1, r2
 16221 0082 7A68     		ldr	r2, [r7, #4]
 16222 0084 D184     		strh	r1, [r2, #38]
 16223 0086 7A68     		ldr	r2, [r7, #4]
 16224 0088 2C33     		adds	r3, r3, #44
 16225 008a 5B00     		lsls	r3, r3, #1
 16226 008c D318     		adds	r3, r2, r3
 16227 008e 0233     		adds	r3, r3, #2
 16228 0090 1B88     		ldrh	r3, [r3]
 16229 0092 1900     		movs	r1, r3
 16230 0094 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEt
 286:mculib3/src/modbus_slave.h ****     while(qty_reg--)
ARM GAS  /tmp/ccSySGVh.s 			page 382


 16231              		.loc 24 286 0
 16232 0098 E1E7     		b	.L772
 16233              	.L771:
 288:mculib3/src/modbus_slave.h ****     auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 16234              		.loc 24 288 0
 16235 009a 7B68     		ldr	r3, [r7, #4]
 16236 009c 1B69     		ldr	r3, [r3, #16]
 16237 009e 1800     		movs	r0, r3
 16238 00a0 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5beginEv
 16239 00a4 0400     		movs	r4, r0
 16240 00a6 7B68     		ldr	r3, [r7, #4]
 16241 00a8 1B69     		ldr	r3, [r3, #16]
 16242 00aa 1800     		movs	r0, r3
 16243 00ac FFF7FEFF 		bl	_ZN10Net_bufferILj255EE3endEv
 16244 00b0 0200     		movs	r2, r0
 16245 00b2 0C25     		movs	r5, #12
 16246 00b4 7B19     		adds	r3, r7, r5
 16247 00b6 2100     		movs	r1, r4
 16248 00b8 1800     		movs	r0, r3
 16249 00ba FFF7FEFF 		bl	_Z5CRC16IPhEDaT_S1_
 16250 00be 2C00     		movs	r4, r5
 16251 00c0 3B19     		adds	r3, r7, r4
 16252 00c2 1800     		movs	r0, r3
 16253 00c4 FFF7FEFF 		bl	_ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 16254 00c8 0300     		movs	r3, r0
 16255 00ca 7B61     		str	r3, [r7, #20]
 16256 00cc 3B19     		adds	r3, r7, r4
 16257 00ce 1800     		movs	r0, r3
 16258 00d0 FFF7FEFF 		bl	_ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 16259 00d4 0300     		movs	r3, r0
 16260 00d6 3B61     		str	r3, [r7, #16]
 289:mculib3/src/modbus_slave.h ****     uart.buffer << low_ << high_;
 16261              		.loc 24 289 0
 16262 00d8 7B68     		ldr	r3, [r7, #4]
 16263 00da 1B69     		ldr	r3, [r3, #16]
 16264 00dc 1A00     		movs	r2, r3
 16265 00de 7B69     		ldr	r3, [r7, #20]
 16266 00e0 1B78     		ldrb	r3, [r3]
 16267 00e2 1900     		movs	r1, r3
 16268 00e4 1000     		movs	r0, r2
 16269 00e6 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 16270 00ea 0200     		movs	r2, r0
 16271 00ec 3B69     		ldr	r3, [r7, #16]
 16272 00ee 1B78     		ldrb	r3, [r3]
 16273 00f0 1900     		movs	r1, r3
 16274 00f2 1000     		movs	r0, r2
 16275 00f4 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 290:mculib3/src/modbus_slave.h ****     uart.transmit();
 16276              		.loc 24 290 0
 16277 00f8 7B68     		ldr	r3, [r7, #4]
 16278 00fa 1B69     		ldr	r3, [r3, #16]
 16279 00fc 1800     		movs	r0, r3
 16280 00fe FFF7FEFF 		bl	_ZN10UART_sizedILj255EE8transmitEv
 16281              	.L768:
 291:mculib3/src/modbus_slave.h **** }
 16282              		.loc 24 291 0
 16283 0102 BD46     		mov	sp, r7
ARM GAS  /tmp/ccSySGVh.s 			page 383


 16284 0104 06B0     		add	sp, sp, #24
 16285              		@ sp needed
 16286 0106 B0BD     		pop	{r4, r5, r7, pc}
 16287              		.cfi_endproc
 16288              	.LFE4251:
 16290              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_16IZ4mainEUltE_EEvT_,"ax"
 16291              		.align	1
 16292              		.syntax unified
 16293              		.code	16
 16294              		.thumb_func
 16295              		.fpu softvfp
 16297              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_16IZ4mainEUltE_EEvT_:
 16298              	.LFB4252:
 292:mculib3/src/modbus_slave.h **** 
 293:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 294:mculib3/src/modbus_slave.h **** template <class function>
 295:mculib3/src/modbus_slave.h **** void Modbus_slave<InReg, OutRegs_t>::answer_16(function reaction)
 16299              		.loc 24 295 0
 16300              		.cfi_startproc
 16301              		@ args = 44, pretend = 16, frame = 24
 16302              		@ frame_needed = 1, uses_anonymous_args = 0
 16303 0000 84B0     		sub	sp, sp, #16
 16304              	.LCFI859:
 16305              		.cfi_def_cfa_offset 16
 16306 0002 B0B5     		push	{r4, r5, r7, lr}
 16307              	.LCFI860:
 16308              		.cfi_def_cfa_offset 32
 16309              		.cfi_offset 4, -32
 16310              		.cfi_offset 5, -28
 16311              		.cfi_offset 7, -24
 16312              		.cfi_offset 14, -20
 16313 0004 86B0     		sub	sp, sp, #24
 16314              	.LCFI861:
 16315              		.cfi_def_cfa_offset 56
 16316 0006 00AF     		add	r7, sp, #0
 16317              	.LCFI862:
 16318              		.cfi_def_cfa_register 7
 16319 0008 7860     		str	r0, [r7, #4]
 16320 000a 0420     		movs	r0, #4
 16321 000c 2824     		movs	r4, #40
 16322 000e A446     		mov	ip, r4
 16323 0010 BC44     		add	ip, ip, r7
 16324 0012 6044     		add	r0, r0, ip
 16325 0014 0160     		str	r1, [r0]
 16326 0016 4260     		str	r2, [r0, #4]
 16327 0018 8360     		str	r3, [r0, #8]
 296:mculib3/src/modbus_slave.h **** {
 297:mculib3/src/modbus_slave.h ****     if (not check_reg(InRegQty)) {
 16328              		.loc 24 297 0
 16329 001a 7B68     		ldr	r3, [r7, #4]
 16330 001c 0521     		movs	r1, #5
 16331 001e 1800     		movs	r0, r3
 16332 0020 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_regEt
 16333 0024 0300     		movs	r3, r0
 16334 0026 1A00     		movs	r2, r3
 16335 0028 0123     		movs	r3, #1
 16336 002a 5340     		eors	r3, r2
ARM GAS  /tmp/ccSySGVh.s 			page 384


 16337 002c DBB2     		uxtb	r3, r3
 16338 002e 002B     		cmp	r3, #0
 16339 0030 05D0     		beq	.L774
 298:mculib3/src/modbus_slave.h ****         answer_error(Modbus_error_code::wrong_reg);
 16340              		.loc 24 298 0
 16341 0032 7B68     		ldr	r3, [r7, #4]
 16342 0034 0221     		movs	r1, #2
 16343 0036 1800     		movs	r0, r3
 16344 0038 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code
 299:mculib3/src/modbus_slave.h ****         return;
 16345              		.loc 24 299 0
 16346 003c 8DE0     		b	.L773
 16347              	.L774:
 300:mculib3/src/modbus_slave.h ****     }
 301:mculib3/src/modbus_slave.h **** 
 302:mculib3/src/modbus_slave.h ****     uart.buffer >> qty_byte;
 16348              		.loc 24 302 0
 16349 003e 7B68     		ldr	r3, [r7, #4]
 16350 0040 1B69     		ldr	r3, [r3, #16]
 16351 0042 1A00     		movs	r2, r3
 16352 0044 7B68     		ldr	r3, [r7, #4]
 16353 0046 2C33     		adds	r3, r3, #44
 16354 0048 1900     		movs	r1, r3
 16355 004a 1000     		movs	r0, r2
 16356 004c FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERh
 303:mculib3/src/modbus_slave.h **** 
 304:mculib3/src/modbus_slave.h ****     if (not check_value()) {
 16357              		.loc 24 304 0
 16358 0050 7B68     		ldr	r3, [r7, #4]
 16359 0052 1800     		movs	r0, r3
 16360 0054 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE11check_valueEv
 16361 0058 0300     		movs	r3, r0
 16362 005a 1A00     		movs	r2, r3
 16363 005c 0123     		movs	r3, #1
 16364 005e 5340     		eors	r3, r2
 16365 0060 DBB2     		uxtb	r3, r3
 16366 0062 002B     		cmp	r3, #0
 16367 0064 05D0     		beq	.L776
 305:mculib3/src/modbus_slave.h ****         answer_error(Modbus_error_code::wrong_value);
 16368              		.loc 24 305 0
 16369 0066 7B68     		ldr	r3, [r7, #4]
 16370 0068 0321     		movs	r1, #3
 16371 006a 1800     		movs	r0, r3
 16372 006c FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code
 306:mculib3/src/modbus_slave.h ****         // uart.receive();
 307:mculib3/src/modbus_slave.h ****         return;
 16373              		.loc 24 307 0
 16374 0070 73E0     		b	.L773
 16375              	.L776:
 16376              	.LBB27:
 308:mculib3/src/modbus_slave.h ****     }
 309:mculib3/src/modbus_slave.h ****     for (uint16_t i = 0; i < qty_reg; i++) {
 16377              		.loc 24 309 0
 16378 0072 1623     		movs	r3, #22
 16379 0074 FB18     		adds	r3, r7, r3
 16380 0076 0022     		movs	r2, #0
 16381 0078 1A80     		strh	r2, [r3]
ARM GAS  /tmp/ccSySGVh.s 			page 385


 16382              	.L778:
 16383              		.loc 24 309 0 is_stmt 0 discriminator 3
 16384 007a 7B68     		ldr	r3, [r7, #4]
 16385 007c 5B8D     		ldrh	r3, [r3, #42]
 16386 007e 1622     		movs	r2, #22
 16387 0080 BA18     		adds	r2, r7, r2
 16388 0082 1288     		ldrh	r2, [r2]
 16389 0084 9A42     		cmp	r2, r3
 16390 0086 12D2     		bcs	.L777
 310:mculib3/src/modbus_slave.h ****         reaction (first_reg + i);
 16391              		.loc 24 310 0 is_stmt 1 discriminator 2
 16392 0088 7B68     		ldr	r3, [r7, #4]
 16393 008a DA8C     		ldrh	r2, [r3, #38]
 16394 008c 1624     		movs	r4, #22
 16395 008e 3B19     		adds	r3, r7, r4
 16396 0090 1B88     		ldrh	r3, [r3]
 16397 0092 D318     		adds	r3, r2, r3
 16398 0094 9AB2     		uxth	r2, r3
 16399 0096 2C23     		movs	r3, #44
 16400 0098 FB18     		adds	r3, r7, r3
 16401 009a 1100     		movs	r1, r2
 16402 009c 1800     		movs	r0, r3
 16403 009e FFF7FEFF 		bl	_ZZ4mainENKUltE_clEt
 309:mculib3/src/modbus_slave.h ****         reaction (first_reg + i);
 16404              		.loc 24 309 0 discriminator 2
 16405 00a2 3B19     		adds	r3, r7, r4
 16406 00a4 1A88     		ldrh	r2, [r3]
 16407 00a6 3B19     		adds	r3, r7, r4
 16408 00a8 0132     		adds	r2, r2, #1
 16409 00aa 1A80     		strh	r2, [r3]
 16410 00ac E5E7     		b	.L778
 16411              	.L777:
 16412              	.LBE27:
 311:mculib3/src/modbus_slave.h ****     }
 312:mculib3/src/modbus_slave.h ****     uart.buffer.clear();
 16413              		.loc 24 312 0
 16414 00ae 7B68     		ldr	r3, [r7, #4]
 16415 00b0 1B69     		ldr	r3, [r3, #16]
 16416 00b2 1800     		movs	r0, r3
 16417 00b4 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5clearEv
 313:mculib3/src/modbus_slave.h ****     uart.buffer << address << func << first_reg << qty_reg;
 16418              		.loc 24 313 0
 16419 00b8 7B68     		ldr	r3, [r7, #4]
 16420 00ba 1B69     		ldr	r3, [r3, #16]
 16421 00bc 1800     		movs	r0, r3
 16422 00be 7B68     		ldr	r3, [r7, #4]
 16423 00c0 2422     		movs	r2, #36
 16424 00c2 9B5C     		ldrb	r3, [r3, r2]
 16425 00c4 1900     		movs	r1, r3
 16426 00c6 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 16427 00ca 7B68     		ldr	r3, [r7, #4]
 16428 00cc 2522     		movs	r2, #37
 16429 00ce 9B5C     		ldrb	r3, [r3, r2]
 16430 00d0 1900     		movs	r1, r3
 16431 00d2 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 16432 00d6 0200     		movs	r2, r0
 16433 00d8 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 386


 16434 00da DB8C     		ldrh	r3, [r3, #38]
 16435 00dc 1900     		movs	r1, r3
 16436 00de 1000     		movs	r0, r2
 16437 00e0 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEt
 16438 00e4 0200     		movs	r2, r0
 16439 00e6 7B68     		ldr	r3, [r7, #4]
 16440 00e8 5B8D     		ldrh	r3, [r3, #42]
 16441 00ea 1900     		movs	r1, r3
 16442 00ec 1000     		movs	r0, r2
 16443 00ee FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEt
 314:mculib3/src/modbus_slave.h ****     auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 16444              		.loc 24 314 0
 16445 00f2 7B68     		ldr	r3, [r7, #4]
 16446 00f4 1B69     		ldr	r3, [r3, #16]
 16447 00f6 1800     		movs	r0, r3
 16448 00f8 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5beginEv
 16449 00fc 0400     		movs	r4, r0
 16450 00fe 7B68     		ldr	r3, [r7, #4]
 16451 0100 1B69     		ldr	r3, [r3, #16]
 16452 0102 1800     		movs	r0, r3
 16453 0104 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE3endEv
 16454 0108 0200     		movs	r2, r0
 16455 010a 0825     		movs	r5, #8
 16456 010c 7B19     		adds	r3, r7, r5
 16457 010e 2100     		movs	r1, r4
 16458 0110 1800     		movs	r0, r3
 16459 0112 FFF7FEFF 		bl	_Z5CRC16IPhEDaT_S1_
 16460 0116 2C00     		movs	r4, r5
 16461 0118 3B19     		adds	r3, r7, r4
 16462 011a 1800     		movs	r0, r3
 16463 011c FFF7FEFF 		bl	_ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 16464 0120 0300     		movs	r3, r0
 16465 0122 3B61     		str	r3, [r7, #16]
 16466 0124 3B19     		adds	r3, r7, r4
 16467 0126 1800     		movs	r0, r3
 16468 0128 FFF7FEFF 		bl	_ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 16469 012c 0300     		movs	r3, r0
 16470 012e FB60     		str	r3, [r7, #12]
 315:mculib3/src/modbus_slave.h ****     uart.buffer << low_ << high_;
 16471              		.loc 24 315 0
 16472 0130 7B68     		ldr	r3, [r7, #4]
 16473 0132 1B69     		ldr	r3, [r3, #16]
 16474 0134 1A00     		movs	r2, r3
 16475 0136 3B69     		ldr	r3, [r7, #16]
 16476 0138 1B78     		ldrb	r3, [r3]
 16477 013a 1900     		movs	r1, r3
 16478 013c 1000     		movs	r0, r2
 16479 013e FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 16480 0142 0200     		movs	r2, r0
 16481 0144 FB68     		ldr	r3, [r7, #12]
 16482 0146 1B78     		ldrb	r3, [r3]
 16483 0148 1900     		movs	r1, r3
 16484 014a 1000     		movs	r0, r2
 16485 014c FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 316:mculib3/src/modbus_slave.h ****     uart.transmit();
 16486              		.loc 24 316 0
 16487 0150 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 387


 16488 0152 1B69     		ldr	r3, [r3, #16]
 16489 0154 1800     		movs	r0, r3
 16490 0156 FFF7FEFF 		bl	_ZN10UART_sizedILj255EE8transmitEv
 16491              	.L773:
 317:mculib3/src/modbus_slave.h **** }
 16492              		.loc 24 317 0
 16493 015a BD46     		mov	sp, r7
 16494 015c 06B0     		add	sp, sp, #24
 16495              		@ sp needed
 16496 015e B0BC     		pop	{r4, r5, r7}
 16497 0160 08BC     		pop	{r3}
 16498 0162 04B0     		add	sp, sp, #16
 16499 0164 1847     		bx	r3
 16500              		.cfi_endproc
 16501              	.LFE4252:
 16503              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_cod
 16504              		.align	1
 16505              		.syntax unified
 16506              		.code	16
 16507              		.thumb_func
 16508              		.fpu softvfp
 16510              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code:
 16511              	.LFB4253:
 260:mculib3/src/modbus_slave.h **** {
 16512              		.loc 24 260 0
 16513              		.cfi_startproc
 16514              		@ args = 0, pretend = 0, frame = 24
 16515              		@ frame_needed = 1, uses_anonymous_args = 0
 16516 0000 B0B5     		push	{r4, r5, r7, lr}
 16517              	.LCFI863:
 16518              		.cfi_def_cfa_offset 16
 16519              		.cfi_offset 4, -16
 16520              		.cfi_offset 5, -12
 16521              		.cfi_offset 7, -8
 16522              		.cfi_offset 14, -4
 16523 0002 86B0     		sub	sp, sp, #24
 16524              	.LCFI864:
 16525              		.cfi_def_cfa_offset 40
 16526 0004 00AF     		add	r7, sp, #0
 16527              	.LCFI865:
 16528              		.cfi_def_cfa_register 7
 16529 0006 7860     		str	r0, [r7, #4]
 16530 0008 0A00     		movs	r2, r1
 16531 000a FB1C     		adds	r3, r7, #3
 16532 000c 1A70     		strb	r2, [r3]
 262:mculib3/src/modbus_slave.h ****     
 16533              		.loc 24 262 0
 16534 000e 7B68     		ldr	r3, [r7, #4]
 16535 0010 1B69     		ldr	r3, [r3, #16]
 16536 0012 1800     		movs	r0, r3
 16537 0014 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5clearEv
 264:mculib3/src/modbus_slave.h ****         uart.buffer << address << set_high_bit(func) << static_cast<uint8_t>(code);
 16538              		.loc 24 264 0
 16539 0018 FB1C     		adds	r3, r7, #3
 16540 001a 1B78     		ldrb	r3, [r3]
 16541 001c 012B     		cmp	r3, #1
 16542 001e 1ED1     		bne	.L781
ARM GAS  /tmp/ccSySGVh.s 			page 388


 265:mculib3/src/modbus_slave.h ****     else if (code == Modbus_error_code::wrong_reg)
 16543              		.loc 24 265 0
 16544 0020 7B68     		ldr	r3, [r7, #4]
 16545 0022 1B69     		ldr	r3, [r3, #16]
 16546 0024 1800     		movs	r0, r3
 16547 0026 7B68     		ldr	r3, [r7, #4]
 16548 0028 2422     		movs	r2, #36
 16549 002a 9B5C     		ldrb	r3, [r3, r2]
 16550 002c 1900     		movs	r1, r3
 16551 002e FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 16552 0032 0400     		movs	r4, r0
 16553 0034 7B68     		ldr	r3, [r7, #4]
 16554 0036 2522     		movs	r2, #37
 16555 0038 9A5C     		ldrb	r2, [r3, r2]
 16556 003a 7B68     		ldr	r3, [r7, #4]
 16557 003c 1100     		movs	r1, r2
 16558 003e 1800     		movs	r0, r3
 16559 0040 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12set_high_bitEh
 16560 0044 0300     		movs	r3, r0
 16561 0046 1900     		movs	r1, r3
 16562 0048 2000     		movs	r0, r4
 16563 004a FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 16564 004e 0200     		movs	r2, r0
 16565 0050 FB1C     		adds	r3, r7, #3
 16566 0052 1B78     		ldrb	r3, [r3]
 16567 0054 1900     		movs	r1, r3
 16568 0056 1000     		movs	r0, r2
 16569 0058 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 16570 005c 34E0     		b	.L782
 16571              	.L781:
 266:mculib3/src/modbus_slave.h ****         uart.buffer << address << func << static_cast<uint8_t>(code);
 16572              		.loc 24 266 0
 16573 005e FB1C     		adds	r3, r7, #3
 16574 0060 1B78     		ldrb	r3, [r3]
 16575 0062 022B     		cmp	r3, #2
 16576 0064 16D1     		bne	.L783
 267:mculib3/src/modbus_slave.h ****     else if (code == Modbus_error_code::wrong_value)
 16577              		.loc 24 267 0
 16578 0066 7B68     		ldr	r3, [r7, #4]
 16579 0068 1B69     		ldr	r3, [r3, #16]
 16580 006a 1800     		movs	r0, r3
 16581 006c 7B68     		ldr	r3, [r7, #4]
 16582 006e 2422     		movs	r2, #36
 16583 0070 9B5C     		ldrb	r3, [r3, r2]
 16584 0072 1900     		movs	r1, r3
 16585 0074 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 16586 0078 7B68     		ldr	r3, [r7, #4]
 16587 007a 2522     		movs	r2, #37
 16588 007c 9B5C     		ldrb	r3, [r3, r2]
 16589 007e 1900     		movs	r1, r3
 16590 0080 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 16591 0084 0200     		movs	r2, r0
 16592 0086 FB1C     		adds	r3, r7, #3
 16593 0088 1B78     		ldrb	r3, [r3]
 16594 008a 1900     		movs	r1, r3
 16595 008c 1000     		movs	r0, r2
 16596 008e FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
ARM GAS  /tmp/ccSySGVh.s 			page 389


 16597 0092 19E0     		b	.L782
 16598              	.L783:
 268:mculib3/src/modbus_slave.h ****         uart.buffer << address << func << static_cast<uint8_t>(code);
 16599              		.loc 24 268 0
 16600 0094 FB1C     		adds	r3, r7, #3
 16601 0096 1B78     		ldrb	r3, [r3]
 16602 0098 032B     		cmp	r3, #3
 16603 009a 15D1     		bne	.L782
 269:mculib3/src/modbus_slave.h ****         
 16604              		.loc 24 269 0
 16605 009c 7B68     		ldr	r3, [r7, #4]
 16606 009e 1B69     		ldr	r3, [r3, #16]
 16607 00a0 1800     		movs	r0, r3
 16608 00a2 7B68     		ldr	r3, [r7, #4]
 16609 00a4 2422     		movs	r2, #36
 16610 00a6 9B5C     		ldrb	r3, [r3, r2]
 16611 00a8 1900     		movs	r1, r3
 16612 00aa FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 16613 00ae 7B68     		ldr	r3, [r7, #4]
 16614 00b0 2522     		movs	r2, #37
 16615 00b2 9B5C     		ldrb	r3, [r3, r2]
 16616 00b4 1900     		movs	r1, r3
 16617 00b6 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 16618 00ba 0200     		movs	r2, r0
 16619 00bc FB1C     		adds	r3, r7, #3
 16620 00be 1B78     		ldrb	r3, [r3]
 16621 00c0 1900     		movs	r1, r3
 16622 00c2 1000     		movs	r0, r2
 16623 00c4 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 16624              	.L782:
 271:mculib3/src/modbus_slave.h ****     uart.buffer << low_ << high_;
 16625              		.loc 24 271 0
 16626 00c8 7B68     		ldr	r3, [r7, #4]
 16627 00ca 1B69     		ldr	r3, [r3, #16]
 16628 00cc 1800     		movs	r0, r3
 16629 00ce FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5beginEv
 16630 00d2 0400     		movs	r4, r0
 16631 00d4 7B68     		ldr	r3, [r7, #4]
 16632 00d6 1B69     		ldr	r3, [r3, #16]
 16633 00d8 1800     		movs	r0, r3
 16634 00da FFF7FEFF 		bl	_ZN10Net_bufferILj255EE3endEv
 16635 00de 0200     		movs	r2, r0
 16636 00e0 0C25     		movs	r5, #12
 16637 00e2 7B19     		adds	r3, r7, r5
 16638 00e4 2100     		movs	r1, r4
 16639 00e6 1800     		movs	r0, r3
 16640 00e8 FFF7FEFF 		bl	_Z5CRC16IPhEDaT_S1_
 16641 00ec 2C00     		movs	r4, r5
 16642 00ee 3B19     		adds	r3, r7, r4
 16643 00f0 1800     		movs	r0, r3
 16644 00f2 FFF7FEFF 		bl	_ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 16645 00f6 0300     		movs	r3, r0
 16646 00f8 7B61     		str	r3, [r7, #20]
 16647 00fa 3B19     		adds	r3, r7, r4
 16648 00fc 1800     		movs	r0, r3
 16649 00fe FFF7FEFF 		bl	_ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 16650 0102 0300     		movs	r3, r0
ARM GAS  /tmp/ccSySGVh.s 			page 390


 16651 0104 3B61     		str	r3, [r7, #16]
 272:mculib3/src/modbus_slave.h ****     uart.transmit();
 16652              		.loc 24 272 0
 16653 0106 7B68     		ldr	r3, [r7, #4]
 16654 0108 1B69     		ldr	r3, [r3, #16]
 16655 010a 1A00     		movs	r2, r3
 16656 010c 7B69     		ldr	r3, [r7, #20]
 16657 010e 1B78     		ldrb	r3, [r3]
 16658 0110 1900     		movs	r1, r3
 16659 0112 1000     		movs	r0, r2
 16660 0114 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 16661 0118 0200     		movs	r2, r0
 16662 011a 3B69     		ldr	r3, [r7, #16]
 16663 011c 1B78     		ldrb	r3, [r3]
 16664 011e 1900     		movs	r1, r3
 16665 0120 1000     		movs	r0, r2
 16666 0122 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 273:mculib3/src/modbus_slave.h **** }
 16667              		.loc 24 273 0
 16668 0126 7B68     		ldr	r3, [r7, #4]
 16669 0128 1B69     		ldr	r3, [r3, #16]
 16670 012a 1800     		movs	r0, r3
 16671 012c FFF7FEFF 		bl	_ZN10UART_sizedILj255EE8transmitEv
 274:mculib3/src/modbus_slave.h **** 
 16672              		.loc 24 274 0
 16673 0130 C046     		nop
 16674 0132 BD46     		mov	sp, r7
 16675 0134 06B0     		add	sp, sp, #24
 16676              		@ sp needed
 16677 0136 B0BD     		pop	{r4, r5, r7, pc}
 16678              		.cfi_endproc
 16679              	.LFE4253:
 16681              		.section	.text._ZN3mcu4GPIO3setILj0EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 16682              		.align	1
 16683              		.weak	_ZN3mcu4GPIO3setILj0EEERS0_NS_9GPIO_bits5MODER4ModeE
 16684              		.syntax unified
 16685              		.code	16
 16686              		.thumb_func
 16687              		.fpu softvfp
 16689              	_ZN3mcu4GPIO3setILj0EEERS0_NS_9GPIO_bits5MODER4ModeE:
 16690              	.LFB4298:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 16691              		.loc 11 88 0
 16692              		.cfi_startproc
 16693              		@ args = 0, pretend = 0, frame = 8
 16694              		@ frame_needed = 1, uses_anonymous_args = 0
 16695 0000 80B5     		push	{r7, lr}
 16696              	.LCFI866:
 16697              		.cfi_def_cfa_offset 8
 16698              		.cfi_offset 7, -8
 16699              		.cfi_offset 14, -4
 16700 0002 82B0     		sub	sp, sp, #8
 16701              	.LCFI867:
 16702              		.cfi_def_cfa_offset 16
 16703 0004 00AF     		add	r7, sp, #0
 16704              	.LCFI868:
 16705              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccSySGVh.s 			page 391


 16706 0006 7860     		str	r0, [r7, #4]
 16707 0008 0A00     		movs	r2, r1
 16708 000a FB1C     		adds	r3, r7, #3
 16709 000c 1A70     		strb	r2, [r3]
  90:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)  { MODER.MODE1  = v; return *this; }
 16710              		.loc 11 90 0
 16711 000e FB1C     		adds	r3, r7, #3
 16712 0010 1B78     		ldrb	r3, [r3]
 16713 0012 0322     		movs	r2, #3
 16714 0014 1340     		ands	r3, r2
 16715 0016 DAB2     		uxtb	r2, r3
 16716 0018 7B68     		ldr	r3, [r7, #4]
 16717 001a 0321     		movs	r1, #3
 16718 001c 0A40     		ands	r2, r1
 16719 001e 1968     		ldr	r1, [r3]
 16720 0020 0320     		movs	r0, #3
 16721 0022 8143     		bics	r1, r0
 16722 0024 0A43     		orrs	r2, r1
 16723 0026 1A60     		str	r2, [r3]
 16724 0028 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 16725              		.loc 11 106 0
 16726 002a 1800     		movs	r0, r3
 16727 002c BD46     		mov	sp, r7
 16728 002e 02B0     		add	sp, sp, #8
 16729              		@ sp needed
 16730 0030 80BD     		pop	{r7, pc}
 16731              		.cfi_endproc
 16732              	.LFE4298:
 16734              		.section	.text._ZN3mcu4GPIO3setILj7EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 16735              		.align	1
 16736              		.weak	_ZN3mcu4GPIO3setILj7EEERS0_NS_9GPIO_bits5MODER4ModeE
 16737              		.syntax unified
 16738              		.code	16
 16739              		.thumb_func
 16740              		.fpu softvfp
 16742              	_ZN3mcu4GPIO3setILj7EEERS0_NS_9GPIO_bits5MODER4ModeE:
 16743              	.LFB4299:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 16744              		.loc 11 88 0
 16745              		.cfi_startproc
 16746              		@ args = 0, pretend = 0, frame = 8
 16747              		@ frame_needed = 1, uses_anonymous_args = 0
 16748 0000 80B5     		push	{r7, lr}
 16749              	.LCFI869:
 16750              		.cfi_def_cfa_offset 8
 16751              		.cfi_offset 7, -8
 16752              		.cfi_offset 14, -4
 16753 0002 82B0     		sub	sp, sp, #8
 16754              	.LCFI870:
 16755              		.cfi_def_cfa_offset 16
 16756 0004 00AF     		add	r7, sp, #0
 16757              	.LCFI871:
 16758              		.cfi_def_cfa_register 7
 16759 0006 7860     		str	r0, [r7, #4]
 16760 0008 0A00     		movs	r2, r1
 16761 000a FB1C     		adds	r3, r7, #3
ARM GAS  /tmp/ccSySGVh.s 			page 392


 16762 000c 1A70     		strb	r2, [r3]
  97:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 8)  { MODER.MODE8  = v; return *this; }
 16763              		.loc 11 97 0
 16764 000e FB1C     		adds	r3, r7, #3
 16765 0010 1B78     		ldrb	r3, [r3]
 16766 0012 0322     		movs	r2, #3
 16767 0014 1340     		ands	r3, r2
 16768 0016 DAB2     		uxtb	r2, r3
 16769 0018 7B68     		ldr	r3, [r7, #4]
 16770 001a 0321     		movs	r1, #3
 16771 001c 0A40     		ands	r2, r1
 16772 001e 9203     		lsls	r2, r2, #14
 16773 0020 1968     		ldr	r1, [r3]
 16774 0022 0448     		ldr	r0, .L788
 16775 0024 0140     		ands	r1, r0
 16776 0026 0A43     		orrs	r2, r1
 16777 0028 1A60     		str	r2, [r3]
 16778 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 16779              		.loc 11 106 0
 16780 002c 1800     		movs	r0, r3
 16781 002e BD46     		mov	sp, r7
 16782 0030 02B0     		add	sp, sp, #8
 16783              		@ sp needed
 16784 0032 80BD     		pop	{r7, pc}
 16785              	.L789:
 16786              		.align	2
 16787              	.L788:
 16788 0034 FF3FFFFF 		.word	-49153
 16789              		.cfi_endproc
 16790              	.LFE4299:
 16792              		.section	.text._ZN3mcu4GPIO3setILj6EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 16793              		.align	1
 16794              		.weak	_ZN3mcu4GPIO3setILj6EEERS0_NS_9GPIO_bits5MODER4ModeE
 16795              		.syntax unified
 16796              		.code	16
 16797              		.thumb_func
 16798              		.fpu softvfp
 16800              	_ZN3mcu4GPIO3setILj6EEERS0_NS_9GPIO_bits5MODER4ModeE:
 16801              	.LFB4300:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 16802              		.loc 11 88 0
 16803              		.cfi_startproc
 16804              		@ args = 0, pretend = 0, frame = 8
 16805              		@ frame_needed = 1, uses_anonymous_args = 0
 16806 0000 80B5     		push	{r7, lr}
 16807              	.LCFI872:
 16808              		.cfi_def_cfa_offset 8
 16809              		.cfi_offset 7, -8
 16810              		.cfi_offset 14, -4
 16811 0002 82B0     		sub	sp, sp, #8
 16812              	.LCFI873:
 16813              		.cfi_def_cfa_offset 16
 16814 0004 00AF     		add	r7, sp, #0
 16815              	.LCFI874:
 16816              		.cfi_def_cfa_register 7
 16817 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/ccSySGVh.s 			page 393


 16818 0008 0A00     		movs	r2, r1
 16819 000a FB1C     		adds	r3, r7, #3
 16820 000c 1A70     		strb	r2, [r3]
  96:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 7)  { MODER.MODE7  = v; return *this; }
 16821              		.loc 11 96 0
 16822 000e FB1C     		adds	r3, r7, #3
 16823 0010 1B78     		ldrb	r3, [r3]
 16824 0012 0322     		movs	r2, #3
 16825 0014 1340     		ands	r3, r2
 16826 0016 DAB2     		uxtb	r2, r3
 16827 0018 7B68     		ldr	r3, [r7, #4]
 16828 001a 0321     		movs	r1, #3
 16829 001c 0A40     		ands	r2, r1
 16830 001e 1203     		lsls	r2, r2, #12
 16831 0020 1968     		ldr	r1, [r3]
 16832 0022 0448     		ldr	r0, .L792
 16833 0024 0140     		ands	r1, r0
 16834 0026 0A43     		orrs	r2, r1
 16835 0028 1A60     		str	r2, [r3]
 16836 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 16837              		.loc 11 106 0
 16838 002c 1800     		movs	r0, r3
 16839 002e BD46     		mov	sp, r7
 16840 0030 02B0     		add	sp, sp, #8
 16841              		@ sp needed
 16842 0032 80BD     		pop	{r7, pc}
 16843              	.L793:
 16844              		.align	2
 16845              	.L792:
 16846 0034 FFCFFFFF 		.word	-12289
 16847              		.cfi_endproc
 16848              	.LFE4300:
 16850              		.section	.text._ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 16851              		.align	1
 16852              		.weak	_ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE
 16853              		.syntax unified
 16854              		.code	16
 16855              		.thumb_func
 16856              		.fpu softvfp
 16858              	_ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE:
 16859              	.LFB4301:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 16860              		.loc 11 88 0
 16861              		.cfi_startproc
 16862              		@ args = 0, pretend = 0, frame = 8
 16863              		@ frame_needed = 1, uses_anonymous_args = 0
 16864 0000 80B5     		push	{r7, lr}
 16865              	.LCFI875:
 16866              		.cfi_def_cfa_offset 8
 16867              		.cfi_offset 7, -8
 16868              		.cfi_offset 14, -4
 16869 0002 82B0     		sub	sp, sp, #8
 16870              	.LCFI876:
 16871              		.cfi_def_cfa_offset 16
 16872 0004 00AF     		add	r7, sp, #0
 16873              	.LCFI877:
ARM GAS  /tmp/ccSySGVh.s 			page 394


 16874              		.cfi_def_cfa_register 7
 16875 0006 7860     		str	r0, [r7, #4]
 16876 0008 0A00     		movs	r2, r1
 16877 000a FB1C     		adds	r3, r7, #3
 16878 000c 1A70     		strb	r2, [r3]
  95:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)  { MODER.MODE6  = v; return *this; }
 16879              		.loc 11 95 0
 16880 000e FB1C     		adds	r3, r7, #3
 16881 0010 1B78     		ldrb	r3, [r3]
 16882 0012 0322     		movs	r2, #3
 16883 0014 1340     		ands	r3, r2
 16884 0016 DAB2     		uxtb	r2, r3
 16885 0018 7B68     		ldr	r3, [r7, #4]
 16886 001a 0321     		movs	r1, #3
 16887 001c 0A40     		ands	r2, r1
 16888 001e 9202     		lsls	r2, r2, #10
 16889 0020 1968     		ldr	r1, [r3]
 16890 0022 0448     		ldr	r0, .L796
 16891 0024 0140     		ands	r1, r0
 16892 0026 0A43     		orrs	r2, r1
 16893 0028 1A60     		str	r2, [r3]
 16894 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 16895              		.loc 11 106 0
 16896 002c 1800     		movs	r0, r3
 16897 002e BD46     		mov	sp, r7
 16898 0030 02B0     		add	sp, sp, #8
 16899              		@ sp needed
 16900 0032 80BD     		pop	{r7, pc}
 16901              	.L797:
 16902              		.align	2
 16903              	.L796:
 16904 0034 FFF3FFFF 		.word	-3073
 16905              		.cfi_endproc
 16906              	.LFE4301:
 16908              		.section	.text._ZN3mcu4GPIO3setILj4EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 16909              		.align	1
 16910              		.weak	_ZN3mcu4GPIO3setILj4EEERS0_NS_9GPIO_bits5MODER4ModeE
 16911              		.syntax unified
 16912              		.code	16
 16913              		.thumb_func
 16914              		.fpu softvfp
 16916              	_ZN3mcu4GPIO3setILj4EEERS0_NS_9GPIO_bits5MODER4ModeE:
 16917              	.LFB4302:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 16918              		.loc 11 88 0
 16919              		.cfi_startproc
 16920              		@ args = 0, pretend = 0, frame = 8
 16921              		@ frame_needed = 1, uses_anonymous_args = 0
 16922 0000 80B5     		push	{r7, lr}
 16923              	.LCFI878:
 16924              		.cfi_def_cfa_offset 8
 16925              		.cfi_offset 7, -8
 16926              		.cfi_offset 14, -4
 16927 0002 82B0     		sub	sp, sp, #8
 16928              	.LCFI879:
 16929              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccSySGVh.s 			page 395


 16930 0004 00AF     		add	r7, sp, #0
 16931              	.LCFI880:
 16932              		.cfi_def_cfa_register 7
 16933 0006 7860     		str	r0, [r7, #4]
 16934 0008 0A00     		movs	r2, r1
 16935 000a FB1C     		adds	r3, r7, #3
 16936 000c 1A70     		strb	r2, [r3]
  94:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 5)  { MODER.MODE5  = v; return *this; }
 16937              		.loc 11 94 0
 16938 000e FB1C     		adds	r3, r7, #3
 16939 0010 1B78     		ldrb	r3, [r3]
 16940 0012 0322     		movs	r2, #3
 16941 0014 1340     		ands	r3, r2
 16942 0016 DAB2     		uxtb	r2, r3
 16943 0018 7B68     		ldr	r3, [r7, #4]
 16944 001a 0321     		movs	r1, #3
 16945 001c 0A40     		ands	r2, r1
 16946 001e 1202     		lsls	r2, r2, #8
 16947 0020 1968     		ldr	r1, [r3]
 16948 0022 0448     		ldr	r0, .L800
 16949 0024 0140     		ands	r1, r0
 16950 0026 0A43     		orrs	r2, r1
 16951 0028 1A60     		str	r2, [r3]
 16952 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 16953              		.loc 11 106 0
 16954 002c 1800     		movs	r0, r3
 16955 002e BD46     		mov	sp, r7
 16956 0030 02B0     		add	sp, sp, #8
 16957              		@ sp needed
 16958 0032 80BD     		pop	{r7, pc}
 16959              	.L801:
 16960              		.align	2
 16961              	.L800:
 16962 0034 FFFCFFFF 		.word	-769
 16963              		.cfi_endproc
 16964              	.LFE4302:
 16966              		.section	.text._ZN3mcu4GPIO3setILj15EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3
 16967              		.align	1
 16968              		.weak	_ZN3mcu4GPIO3setILj15EEERS0_NS_9GPIO_bits5MODER4ModeE
 16969              		.syntax unified
 16970              		.code	16
 16971              		.thumb_func
 16972              		.fpu softvfp
 16974              	_ZN3mcu4GPIO3setILj15EEERS0_NS_9GPIO_bits5MODER4ModeE:
 16975              	.LFB4303:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 16976              		.loc 11 88 0
 16977              		.cfi_startproc
 16978              		@ args = 0, pretend = 0, frame = 8
 16979              		@ frame_needed = 1, uses_anonymous_args = 0
 16980 0000 80B5     		push	{r7, lr}
 16981              	.LCFI881:
 16982              		.cfi_def_cfa_offset 8
 16983              		.cfi_offset 7, -8
 16984              		.cfi_offset 14, -4
 16985 0002 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/ccSySGVh.s 			page 396


 16986              	.LCFI882:
 16987              		.cfi_def_cfa_offset 16
 16988 0004 00AF     		add	r7, sp, #0
 16989              	.LCFI883:
 16990              		.cfi_def_cfa_register 7
 16991 0006 7860     		str	r0, [r7, #4]
 16992 0008 0A00     		movs	r2, r1
 16993 000a FB1C     		adds	r3, r7, #3
 16994 000c 1A70     		strb	r2, [r3]
 105:mculib3/src/periph/gpio_f0_f4_f7.h **** }
 16995              		.loc 11 105 0
 16996 000e FB1C     		adds	r3, r7, #3
 16997 0010 1B78     		ldrb	r3, [r3]
 16998 0012 0322     		movs	r2, #3
 16999 0014 1340     		ands	r3, r2
 17000 0016 DAB2     		uxtb	r2, r3
 17001 0018 7B68     		ldr	r3, [r7, #4]
 17002 001a 9207     		lsls	r2, r2, #30
 17003 001c 1968     		ldr	r1, [r3]
 17004 001e 8900     		lsls	r1, r1, #2
 17005 0020 8908     		lsrs	r1, r1, #2
 17006 0022 0A43     		orrs	r2, r1
 17007 0024 1A60     		str	r2, [r3]
 17008 0026 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 17009              		.loc 11 106 0
 17010 0028 1800     		movs	r0, r3
 17011 002a BD46     		mov	sp, r7
 17012 002c 02B0     		add	sp, sp, #8
 17013              		@ sp needed
 17014 002e 80BD     		pop	{r7, pc}
 17015              		.cfi_endproc
 17016              	.LFE4303:
 17018              		.section	.text._ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_,"axG",%
 17019              		.align	1
 17020              		.weak	_ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_
 17021              		.syntax unified
 17022              		.code	16
 17023              		.thumb_func
 17024              		.fpu softvfp
 17026              	_ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_:
 17027              	.LFB4305:
 608:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__elements...) { }
 17028              		.loc 20 608 0
 17029              		.cfi_startproc
 17030              		@ args = 20, pretend = 0, frame = 16
 17031              		@ frame_needed = 1, uses_anonymous_args = 0
 17032 0000 90B5     		push	{r4, r7, lr}
 17033              	.LCFI884:
 17034              		.cfi_def_cfa_offset 12
 17035              		.cfi_offset 4, -12
 17036              		.cfi_offset 7, -8
 17037              		.cfi_offset 14, -4
 17038 0002 8BB0     		sub	sp, sp, #44
 17039              	.LCFI885:
 17040              		.cfi_def_cfa_offset 56
 17041 0004 06AF     		add	r7, sp, #24
ARM GAS  /tmp/ccSySGVh.s 			page 397


 17042              	.LCFI886:
 17043              		.cfi_def_cfa 7, 32
 17044 0006 F860     		str	r0, [r7, #12]
 17045 0008 B960     		str	r1, [r7, #8]
 17046 000a 7A60     		str	r2, [r7, #4]
 17047 000c 3B60     		str	r3, [r7]
 17048              	.LBB28:
 609:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 17049              		.loc 20 609 0
 17050 000e F868     		ldr	r0, [r7, #12]
 17051 0010 3C68     		ldr	r4, [r7]
 17052 0012 7A68     		ldr	r2, [r7, #4]
 17053 0014 B968     		ldr	r1, [r7, #8]
 17054 0016 3B6B     		ldr	r3, [r7, #48]
 17055 0018 0493     		str	r3, [sp, #16]
 17056 001a FB6A     		ldr	r3, [r7, #44]
 17057 001c 0393     		str	r3, [sp, #12]
 17058 001e BB6A     		ldr	r3, [r7, #40]
 17059 0020 0293     		str	r3, [sp, #8]
 17060 0022 7B6A     		ldr	r3, [r7, #36]
 17061 0024 0193     		str	r3, [sp, #4]
 17062 0026 3B6A     		ldr	r3, [r7, #32]
 17063 0028 0093     		str	r3, [sp]
 17064 002a 2300     		movs	r3, r4
 17065 002c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_
 17066              	.LBE28:
 17067 0030 FB68     		ldr	r3, [r7, #12]
 17068 0032 1800     		movs	r0, r3
 17069 0034 BD46     		mov	sp, r7
 17070 0036 05B0     		add	sp, sp, #20
 17071              		@ sp needed
 17072 0038 90BD     		pop	{r4, r7, pc}
 17073              		.cfi_endproc
 17074              	.LFE4305:
 17076              		.weak	_ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_EEC1IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_
 17077              		.thumb_set _ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_EEC1IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_,_ZNSt5tuple
 17078              		.section	.text._ZN3mcu4GPIO3setILj9EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 17079              		.align	1
 17080              		.weak	_ZN3mcu4GPIO3setILj9EEERS0_NS_9GPIO_bits5MODER4ModeE
 17081              		.syntax unified
 17082              		.code	16
 17083              		.thumb_func
 17084              		.fpu softvfp
 17086              	_ZN3mcu4GPIO3setILj9EEERS0_NS_9GPIO_bits5MODER4ModeE:
 17087              	.LFB4307:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 17088              		.loc 11 88 0
 17089              		.cfi_startproc
 17090              		@ args = 0, pretend = 0, frame = 8
 17091              		@ frame_needed = 1, uses_anonymous_args = 0
 17092 0000 80B5     		push	{r7, lr}
 17093              	.LCFI887:
 17094              		.cfi_def_cfa_offset 8
 17095              		.cfi_offset 7, -8
 17096              		.cfi_offset 14, -4
 17097 0002 82B0     		sub	sp, sp, #8
 17098              	.LCFI888:
ARM GAS  /tmp/ccSySGVh.s 			page 398


 17099              		.cfi_def_cfa_offset 16
 17100 0004 00AF     		add	r7, sp, #0
 17101              	.LCFI889:
 17102              		.cfi_def_cfa_register 7
 17103 0006 7860     		str	r0, [r7, #4]
 17104 0008 0A00     		movs	r2, r1
 17105 000a FB1C     		adds	r3, r7, #3
 17106 000c 1A70     		strb	r2, [r3]
  99:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10) { MODER.MODE10 = v; return *this; }
 17107              		.loc 11 99 0
 17108 000e FB1C     		adds	r3, r7, #3
 17109 0010 1B78     		ldrb	r3, [r3]
 17110 0012 0322     		movs	r2, #3
 17111 0014 1340     		ands	r3, r2
 17112 0016 DAB2     		uxtb	r2, r3
 17113 0018 7B68     		ldr	r3, [r7, #4]
 17114 001a 0321     		movs	r1, #3
 17115 001c 0A40     		ands	r2, r1
 17116 001e 9204     		lsls	r2, r2, #18
 17117 0020 1968     		ldr	r1, [r3]
 17118 0022 0448     		ldr	r0, .L808
 17119 0024 0140     		ands	r1, r0
 17120 0026 0A43     		orrs	r2, r1
 17121 0028 1A60     		str	r2, [r3]
 17122 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 17123              		.loc 11 106 0
 17124 002c 1800     		movs	r0, r3
 17125 002e BD46     		mov	sp, r7
 17126 0030 02B0     		add	sp, sp, #8
 17127              		@ sp needed
 17128 0032 80BD     		pop	{r7, pc}
 17129              	.L809:
 17130              		.align	2
 17131              	.L808:
 17132 0034 FFFFF3FF 		.word	-786433
 17133              		.cfi_endproc
 17134              	.LFE4307:
 17136              		.section	.text._ZN3mcu4GPIO3setILj8EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 17137              		.align	1
 17138              		.weak	_ZN3mcu4GPIO3setILj8EEERS0_NS_9GPIO_bits5MODER4ModeE
 17139              		.syntax unified
 17140              		.code	16
 17141              		.thumb_func
 17142              		.fpu softvfp
 17144              	_ZN3mcu4GPIO3setILj8EEERS0_NS_9GPIO_bits5MODER4ModeE:
 17145              	.LFB4308:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 17146              		.loc 11 88 0
 17147              		.cfi_startproc
 17148              		@ args = 0, pretend = 0, frame = 8
 17149              		@ frame_needed = 1, uses_anonymous_args = 0
 17150 0000 80B5     		push	{r7, lr}
 17151              	.LCFI890:
 17152              		.cfi_def_cfa_offset 8
 17153              		.cfi_offset 7, -8
 17154              		.cfi_offset 14, -4
ARM GAS  /tmp/ccSySGVh.s 			page 399


 17155 0002 82B0     		sub	sp, sp, #8
 17156              	.LCFI891:
 17157              		.cfi_def_cfa_offset 16
 17158 0004 00AF     		add	r7, sp, #0
 17159              	.LCFI892:
 17160              		.cfi_def_cfa_register 7
 17161 0006 7860     		str	r0, [r7, #4]
 17162 0008 0A00     		movs	r2, r1
 17163 000a FB1C     		adds	r3, r7, #3
 17164 000c 1A70     		strb	r2, [r3]
  98:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)  { MODER.MODE9  = v; return *this; }
 17165              		.loc 11 98 0
 17166 000e FB1C     		adds	r3, r7, #3
 17167 0010 1B78     		ldrb	r3, [r3]
 17168 0012 0322     		movs	r2, #3
 17169 0014 1340     		ands	r3, r2
 17170 0016 DAB2     		uxtb	r2, r3
 17171 0018 7B68     		ldr	r3, [r7, #4]
 17172 001a 0321     		movs	r1, #3
 17173 001c 0A40     		ands	r2, r1
 17174 001e 1204     		lsls	r2, r2, #16
 17175 0020 1968     		ldr	r1, [r3]
 17176 0022 0448     		ldr	r0, .L812
 17177 0024 0140     		ands	r1, r0
 17178 0026 0A43     		orrs	r2, r1
 17179 0028 1A60     		str	r2, [r3]
 17180 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 17181              		.loc 11 106 0
 17182 002c 1800     		movs	r0, r3
 17183 002e BD46     		mov	sp, r7
 17184 0030 02B0     		add	sp, sp, #8
 17185              		@ sp needed
 17186 0032 80BD     		pop	{r7, pc}
 17187              	.L813:
 17188              		.align	2
 17189              	.L812:
 17190 0034 FFFFFCFF 		.word	-196609
 17191              		.cfi_endproc
 17192              	.LFE4308:
 17194              		.section	.text._ZN3mcu4GPIO3setILj14EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3
 17195              		.align	1
 17196              		.weak	_ZN3mcu4GPIO3setILj14EEERS0_NS_9GPIO_bits5MODER4ModeE
 17197              		.syntax unified
 17198              		.code	16
 17199              		.thumb_func
 17200              		.fpu softvfp
 17202              	_ZN3mcu4GPIO3setILj14EEERS0_NS_9GPIO_bits5MODER4ModeE:
 17203              	.LFB4309:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 17204              		.loc 11 88 0
 17205              		.cfi_startproc
 17206              		@ args = 0, pretend = 0, frame = 8
 17207              		@ frame_needed = 1, uses_anonymous_args = 0
 17208 0000 80B5     		push	{r7, lr}
 17209              	.LCFI893:
 17210              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccSySGVh.s 			page 400


 17211              		.cfi_offset 7, -8
 17212              		.cfi_offset 14, -4
 17213 0002 82B0     		sub	sp, sp, #8
 17214              	.LCFI894:
 17215              		.cfi_def_cfa_offset 16
 17216 0004 00AF     		add	r7, sp, #0
 17217              	.LCFI895:
 17218              		.cfi_def_cfa_register 7
 17219 0006 7860     		str	r0, [r7, #4]
 17220 0008 0A00     		movs	r2, r1
 17221 000a FB1C     		adds	r3, r7, #3
 17222 000c 1A70     		strb	r2, [r3]
 104:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 15) { MODER.MODE15 = v; return *this; }
 17223              		.loc 11 104 0
 17224 000e FB1C     		adds	r3, r7, #3
 17225 0010 1B78     		ldrb	r3, [r3]
 17226 0012 0322     		movs	r2, #3
 17227 0014 1340     		ands	r3, r2
 17228 0016 DAB2     		uxtb	r2, r3
 17229 0018 7B68     		ldr	r3, [r7, #4]
 17230 001a 0321     		movs	r1, #3
 17231 001c 0A40     		ands	r2, r1
 17232 001e 1207     		lsls	r2, r2, #28
 17233 0020 1968     		ldr	r1, [r3]
 17234 0022 0448     		ldr	r0, .L816
 17235 0024 0140     		ands	r1, r0
 17236 0026 0A43     		orrs	r2, r1
 17237 0028 1A60     		str	r2, [r3]
 17238 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 17239              		.loc 11 106 0
 17240 002c 1800     		movs	r0, r3
 17241 002e BD46     		mov	sp, r7
 17242 0030 02B0     		add	sp, sp, #8
 17243              		@ sp needed
 17244 0032 80BD     		pop	{r7, pc}
 17245              	.L817:
 17246              		.align	2
 17247              	.L816:
 17248 0034 FFFFFFCF 		.word	-805306369
 17249              		.cfi_endproc
 17250              	.LFE4309:
 17252              		.section	.text._ZN3mcu4GPIO3setILj13EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3
 17253              		.align	1
 17254              		.weak	_ZN3mcu4GPIO3setILj13EEERS0_NS_9GPIO_bits5MODER4ModeE
 17255              		.syntax unified
 17256              		.code	16
 17257              		.thumb_func
 17258              		.fpu softvfp
 17260              	_ZN3mcu4GPIO3setILj13EEERS0_NS_9GPIO_bits5MODER4ModeE:
 17261              	.LFB4310:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 17262              		.loc 11 88 0
 17263              		.cfi_startproc
 17264              		@ args = 0, pretend = 0, frame = 8
 17265              		@ frame_needed = 1, uses_anonymous_args = 0
 17266 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccSySGVh.s 			page 401


 17267              	.LCFI896:
 17268              		.cfi_def_cfa_offset 8
 17269              		.cfi_offset 7, -8
 17270              		.cfi_offset 14, -4
 17271 0002 82B0     		sub	sp, sp, #8
 17272              	.LCFI897:
 17273              		.cfi_def_cfa_offset 16
 17274 0004 00AF     		add	r7, sp, #0
 17275              	.LCFI898:
 17276              		.cfi_def_cfa_register 7
 17277 0006 7860     		str	r0, [r7, #4]
 17278 0008 0A00     		movs	r2, r1
 17279 000a FB1C     		adds	r3, r7, #3
 17280 000c 1A70     		strb	r2, [r3]
 103:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 14) { MODER.MODE14 = v; return *this; }
 17281              		.loc 11 103 0
 17282 000e FB1C     		adds	r3, r7, #3
 17283 0010 1B78     		ldrb	r3, [r3]
 17284 0012 0322     		movs	r2, #3
 17285 0014 1340     		ands	r3, r2
 17286 0016 DAB2     		uxtb	r2, r3
 17287 0018 7B68     		ldr	r3, [r7, #4]
 17288 001a 0321     		movs	r1, #3
 17289 001c 0A40     		ands	r2, r1
 17290 001e 9206     		lsls	r2, r2, #26
 17291 0020 1968     		ldr	r1, [r3]
 17292 0022 0448     		ldr	r0, .L820
 17293 0024 0140     		ands	r1, r0
 17294 0026 0A43     		orrs	r2, r1
 17295 0028 1A60     		str	r2, [r3]
 17296 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 17297              		.loc 11 106 0
 17298 002c 1800     		movs	r0, r3
 17299 002e BD46     		mov	sp, r7
 17300 0030 02B0     		add	sp, sp, #8
 17301              		@ sp needed
 17302 0032 80BD     		pop	{r7, pc}
 17303              	.L821:
 17304              		.align	2
 17305              	.L820:
 17306 0034 FFFFFFF3 		.word	-201326593
 17307              		.cfi_endproc
 17308              	.LFE4310:
 17310              		.section	.text._ZN3mcu4GPIO3setILj12EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3
 17311              		.align	1
 17312              		.weak	_ZN3mcu4GPIO3setILj12EEERS0_NS_9GPIO_bits5MODER4ModeE
 17313              		.syntax unified
 17314              		.code	16
 17315              		.thumb_func
 17316              		.fpu softvfp
 17318              	_ZN3mcu4GPIO3setILj12EEERS0_NS_9GPIO_bits5MODER4ModeE:
 17319              	.LFB4311:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 17320              		.loc 11 88 0
 17321              		.cfi_startproc
 17322              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccSySGVh.s 			page 402


 17323              		@ frame_needed = 1, uses_anonymous_args = 0
 17324 0000 80B5     		push	{r7, lr}
 17325              	.LCFI899:
 17326              		.cfi_def_cfa_offset 8
 17327              		.cfi_offset 7, -8
 17328              		.cfi_offset 14, -4
 17329 0002 82B0     		sub	sp, sp, #8
 17330              	.LCFI900:
 17331              		.cfi_def_cfa_offset 16
 17332 0004 00AF     		add	r7, sp, #0
 17333              	.LCFI901:
 17334              		.cfi_def_cfa_register 7
 17335 0006 7860     		str	r0, [r7, #4]
 17336 0008 0A00     		movs	r2, r1
 17337 000a FB1C     		adds	r3, r7, #3
 17338 000c 1A70     		strb	r2, [r3]
 102:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 13) { MODER.MODE13 = v; return *this; }
 17339              		.loc 11 102 0
 17340 000e FB1C     		adds	r3, r7, #3
 17341 0010 1B78     		ldrb	r3, [r3]
 17342 0012 0322     		movs	r2, #3
 17343 0014 1340     		ands	r3, r2
 17344 0016 DAB2     		uxtb	r2, r3
 17345 0018 7B68     		ldr	r3, [r7, #4]
 17346 001a 0321     		movs	r1, #3
 17347 001c 0A40     		ands	r2, r1
 17348 001e 1206     		lsls	r2, r2, #24
 17349 0020 1968     		ldr	r1, [r3]
 17350 0022 0448     		ldr	r0, .L824
 17351 0024 0140     		ands	r1, r0
 17352 0026 0A43     		orrs	r2, r1
 17353 0028 1A60     		str	r2, [r3]
 17354 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 17355              		.loc 11 106 0
 17356 002c 1800     		movs	r0, r3
 17357 002e BD46     		mov	sp, r7
 17358 0030 02B0     		add	sp, sp, #8
 17359              		@ sp needed
 17360 0032 80BD     		pop	{r7, pc}
 17361              	.L825:
 17362              		.align	2
 17363              	.L824:
 17364 0034 FFFFFFFC 		.word	-50331649
 17365              		.cfi_endproc
 17366              	.LFE4311:
 17368              		.section	.text._ZN3mcu4GPIO3setILj11EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3
 17369              		.align	1
 17370              		.weak	_ZN3mcu4GPIO3setILj11EEERS0_NS_9GPIO_bits5MODER4ModeE
 17371              		.syntax unified
 17372              		.code	16
 17373              		.thumb_func
 17374              		.fpu softvfp
 17376              	_ZN3mcu4GPIO3setILj11EEERS0_NS_9GPIO_bits5MODER4ModeE:
 17377              	.LFB4312:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 17378              		.loc 11 88 0
ARM GAS  /tmp/ccSySGVh.s 			page 403


 17379              		.cfi_startproc
 17380              		@ args = 0, pretend = 0, frame = 8
 17381              		@ frame_needed = 1, uses_anonymous_args = 0
 17382 0000 80B5     		push	{r7, lr}
 17383              	.LCFI902:
 17384              		.cfi_def_cfa_offset 8
 17385              		.cfi_offset 7, -8
 17386              		.cfi_offset 14, -4
 17387 0002 82B0     		sub	sp, sp, #8
 17388              	.LCFI903:
 17389              		.cfi_def_cfa_offset 16
 17390 0004 00AF     		add	r7, sp, #0
 17391              	.LCFI904:
 17392              		.cfi_def_cfa_register 7
 17393 0006 7860     		str	r0, [r7, #4]
 17394 0008 0A00     		movs	r2, r1
 17395 000a FB1C     		adds	r3, r7, #3
 17396 000c 1A70     		strb	r2, [r3]
 101:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 12) { MODER.MODE12 = v; return *this; }
 17397              		.loc 11 101 0
 17398 000e FB1C     		adds	r3, r7, #3
 17399 0010 1B78     		ldrb	r3, [r3]
 17400 0012 0322     		movs	r2, #3
 17401 0014 1340     		ands	r3, r2
 17402 0016 DAB2     		uxtb	r2, r3
 17403 0018 7B68     		ldr	r3, [r7, #4]
 17404 001a 0321     		movs	r1, #3
 17405 001c 0A40     		ands	r2, r1
 17406 001e 1205     		lsls	r2, r2, #20
 17407 0020 1968     		ldr	r1, [r3]
 17408 0022 0448     		ldr	r0, .L828
 17409 0024 0140     		ands	r1, r0
 17410 0026 0A43     		orrs	r2, r1
 17411 0028 1A60     		str	r2, [r3]
 17412 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 17413              		.loc 11 106 0
 17414 002c 1800     		movs	r0, r3
 17415 002e BD46     		mov	sp, r7
 17416 0030 02B0     		add	sp, sp, #8
 17417              		@ sp needed
 17418 0032 80BD     		pop	{r7, pc}
 17419              	.L829:
 17420              		.align	2
 17421              	.L828:
 17422 0034 FFFFCFFF 		.word	-3145729
 17423              		.cfi_endproc
 17424              	.LFE4312:
 17426              		.section	.text._ZN3mcu4GPIO3setILj10EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3
 17427              		.align	1
 17428              		.weak	_ZN3mcu4GPIO3setILj10EEERS0_NS_9GPIO_bits5MODER4ModeE
 17429              		.syntax unified
 17430              		.code	16
 17431              		.thumb_func
 17432              		.fpu softvfp
 17434              	_ZN3mcu4GPIO3setILj10EEERS0_NS_9GPIO_bits5MODER4ModeE:
 17435              	.LFB4313:
ARM GAS  /tmp/ccSySGVh.s 			page 404


  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 17436              		.loc 11 88 0
 17437              		.cfi_startproc
 17438              		@ args = 0, pretend = 0, frame = 8
 17439              		@ frame_needed = 1, uses_anonymous_args = 0
 17440 0000 80B5     		push	{r7, lr}
 17441              	.LCFI905:
 17442              		.cfi_def_cfa_offset 8
 17443              		.cfi_offset 7, -8
 17444              		.cfi_offset 14, -4
 17445 0002 82B0     		sub	sp, sp, #8
 17446              	.LCFI906:
 17447              		.cfi_def_cfa_offset 16
 17448 0004 00AF     		add	r7, sp, #0
 17449              	.LCFI907:
 17450              		.cfi_def_cfa_register 7
 17451 0006 7860     		str	r0, [r7, #4]
 17452 0008 0A00     		movs	r2, r1
 17453 000a FB1C     		adds	r3, r7, #3
 17454 000c 1A70     		strb	r2, [r3]
 100:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 11) { MODER.MODE10 = v; return *this; }
 17455              		.loc 11 100 0
 17456 000e FB1C     		adds	r3, r7, #3
 17457 0010 1B78     		ldrb	r3, [r3]
 17458 0012 0322     		movs	r2, #3
 17459 0014 1340     		ands	r3, r2
 17460 0016 DAB2     		uxtb	r2, r3
 17461 0018 7B68     		ldr	r3, [r7, #4]
 17462 001a 0321     		movs	r1, #3
 17463 001c 0A40     		ands	r2, r1
 17464 001e 1205     		lsls	r2, r2, #20
 17465 0020 1968     		ldr	r1, [r3]
 17466 0022 0448     		ldr	r0, .L832
 17467 0024 0140     		ands	r1, r0
 17468 0026 0A43     		orrs	r2, r1
 17469 0028 1A60     		str	r2, [r3]
 17470 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 17471              		.loc 11 106 0
 17472 002c 1800     		movs	r0, r3
 17473 002e BD46     		mov	sp, r7
 17474 0030 02B0     		add	sp, sp, #8
 17475              		@ sp needed
 17476 0032 80BD     		pop	{r7, pc}
 17477              	.L833:
 17478              		.align	2
 17479              	.L832:
 17480 0034 FFFFCFFF 		.word	-3145729
 17481              		.cfi_endproc
 17482              	.LFE4313:
 17484              		.section	.text._ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_S1
 17485              		.align	1
 17486              		.weak	_ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_
 17487              		.syntax unified
 17488              		.code	16
 17489              		.thumb_func
 17490              		.fpu softvfp
ARM GAS  /tmp/ccSySGVh.s 			page 405


 17492              	_ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_:
 17493              	.LFB4315:
 608:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__elements...) { }
 17494              		.loc 20 608 0
 17495              		.cfi_startproc
 17496              		@ args = 28, pretend = 0, frame = 16
 17497              		@ frame_needed = 1, uses_anonymous_args = 0
 17498 0000 90B5     		push	{r4, r7, lr}
 17499              	.LCFI908:
 17500              		.cfi_def_cfa_offset 12
 17501              		.cfi_offset 4, -12
 17502              		.cfi_offset 7, -8
 17503              		.cfi_offset 14, -4
 17504 0002 8DB0     		sub	sp, sp, #52
 17505              	.LCFI909:
 17506              		.cfi_def_cfa_offset 64
 17507 0004 08AF     		add	r7, sp, #32
 17508              	.LCFI910:
 17509              		.cfi_def_cfa 7, 32
 17510 0006 F860     		str	r0, [r7, #12]
 17511 0008 B960     		str	r1, [r7, #8]
 17512 000a 7A60     		str	r2, [r7, #4]
 17513 000c 3B60     		str	r3, [r7]
 17514              	.LBB29:
 609:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 17515              		.loc 20 609 0
 17516 000e F868     		ldr	r0, [r7, #12]
 17517 0010 3C68     		ldr	r4, [r7]
 17518 0012 7A68     		ldr	r2, [r7, #4]
 17519 0014 B968     		ldr	r1, [r7, #8]
 17520 0016 BB6B     		ldr	r3, [r7, #56]
 17521 0018 0693     		str	r3, [sp, #24]
 17522 001a 7B6B     		ldr	r3, [r7, #52]
 17523 001c 0593     		str	r3, [sp, #20]
 17524 001e 3B6B     		ldr	r3, [r7, #48]
 17525 0020 0493     		str	r3, [sp, #16]
 17526 0022 FB6A     		ldr	r3, [r7, #44]
 17527 0024 0393     		str	r3, [sp, #12]
 17528 0026 BB6A     		ldr	r3, [r7, #40]
 17529 0028 0293     		str	r3, [sp, #8]
 17530 002a 7B6A     		ldr	r3, [r7, #36]
 17531 002c 0193     		str	r3, [sp, #4]
 17532 002e 3B6A     		ldr	r3, [r7, #32]
 17533 0030 0093     		str	r3, [sp]
 17534 0032 2300     		movs	r3, r4
 17535 0034 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_
 17536              	.LBE29:
 17537 0038 FB68     		ldr	r3, [r7, #12]
 17538 003a 1800     		movs	r0, r3
 17539 003c BD46     		mov	sp, r7
 17540 003e 05B0     		add	sp, sp, #20
 17541              		@ sp needed
 17542 0040 90BD     		pop	{r4, r7, pc}
 17543              		.cfi_endproc
 17544              	.LFE4315:
 17546              		.weak	_ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC1IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_
 17547              		.thumb_set _ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC1IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_
ARM GAS  /tmp/ccSySGVh.s 			page 406


 17548              		.section	.text._ZNSt14__array_traitsIhLj255EE6_S_ptrERA255_Kh,"axG",%progbits,_ZNSt14__array_trait
 17549              		.align	1
 17550              		.weak	_ZNSt14__array_traitsIhLj255EE6_S_ptrERA255_Kh
 17551              		.syntax unified
 17552              		.code	16
 17553              		.thumb_func
 17554              		.fpu softvfp
 17556              	_ZNSt14__array_traitsIhLj255EE6_S_ptrERA255_Kh:
 17557              	.LFB4317:
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_cast<_Tp*>(__t); }
 17558              		.loc 27 59 0
 17559              		.cfi_startproc
 17560              		@ args = 0, pretend = 0, frame = 8
 17561              		@ frame_needed = 1, uses_anonymous_args = 0
 17562 0000 80B5     		push	{r7, lr}
 17563              	.LCFI911:
 17564              		.cfi_def_cfa_offset 8
 17565              		.cfi_offset 7, -8
 17566              		.cfi_offset 14, -4
 17567 0002 82B0     		sub	sp, sp, #8
 17568              	.LCFI912:
 17569              		.cfi_def_cfa_offset 16
 17570 0004 00AF     		add	r7, sp, #0
 17571              	.LCFI913:
 17572              		.cfi_def_cfa_register 7
 17573 0006 7860     		str	r0, [r7, #4]
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****     };
 17574              		.loc 27 60 0
 17575 0008 7B68     		ldr	r3, [r7, #4]
 17576 000a 1800     		movs	r0, r3
 17577 000c BD46     		mov	sp, r7
 17578 000e 02B0     		add	sp, sp, #8
 17579              		@ sp needed
 17580 0010 80BD     		pop	{r7, pc}
 17581              		.cfi_endproc
 17582              	.LFE4317:
 17584              		.section	.text._ZNSt5arrayIhLj255EEixEj,"axG",%progbits,_ZNSt5arrayIhLj255EEixEj,comdat
 17585              		.align	1
 17586              		.weak	_ZNSt5arrayIhLj255EEixEj
 17587              		.syntax unified
 17588              		.code	16
 17589              		.thumb_func
 17590              		.fpu softvfp
 17592              	_ZNSt5arrayIhLj255EEixEj:
 17593              	.LFB4318:
 185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return _AT_Type::_S_ref(_M_elems, __n); }
 17594              		.loc 27 185 0
 17595              		.cfi_startproc
 17596              		@ args = 0, pretend = 0, frame = 8
 17597              		@ frame_needed = 1, uses_anonymous_args = 0
 17598 0000 80B5     		push	{r7, lr}
 17599              	.LCFI914:
 17600              		.cfi_def_cfa_offset 8
 17601              		.cfi_offset 7, -8
 17602              		.cfi_offset 14, -4
 17603 0002 82B0     		sub	sp, sp, #8
 17604              	.LCFI915:
ARM GAS  /tmp/ccSySGVh.s 			page 407


 17605              		.cfi_def_cfa_offset 16
 17606 0004 00AF     		add	r7, sp, #0
 17607              	.LCFI916:
 17608              		.cfi_def_cfa_register 7
 17609 0006 7860     		str	r0, [r7, #4]
 17610 0008 3960     		str	r1, [r7]
 186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 17611              		.loc 27 186 0
 17612 000a 7B68     		ldr	r3, [r7, #4]
 17613 000c 3A68     		ldr	r2, [r7]
 17614 000e 1100     		movs	r1, r2
 17615 0010 1800     		movs	r0, r3
 17616 0012 FFF7FEFF 		bl	_ZNSt14__array_traitsIhLj255EE6_S_refERA255_Khj
 17617 0016 0300     		movs	r3, r0
 17618 0018 1800     		movs	r0, r3
 17619 001a BD46     		mov	sp, r7
 17620 001c 02B0     		add	sp, sp, #8
 17621              		@ sp needed
 17622 001e 80BD     		pop	{r7, pc}
 17623              		.cfi_endproc
 17624              	.LFE4318:
 17626              		.section	.text._ZN10Net_bufferILj255EE8pop_backEv,"axG",%progbits,_ZN10Net_bufferILj255EE8pop_back
 17627              		.align	1
 17628              		.weak	_ZN10Net_bufferILj255EE8pop_backEv
 17629              		.syntax unified
 17630              		.code	16
 17631              		.thumb_func
 17632              		.fpu softvfp
 17634              	_ZN10Net_bufferILj255EE8pop_backEv:
 17635              	.LFB4319:
 132:mculib3/src/net_buffer.h **** uint8_t Net_buffer<size_>::pop_back()
 17636              		.loc 22 132 0
 17637              		.cfi_startproc
 17638              		@ args = 0, pretend = 0, frame = 8
 17639              		@ frame_needed = 1, uses_anonymous_args = 0
 17640 0000 80B5     		push	{r7, lr}
 17641              	.LCFI917:
 17642              		.cfi_def_cfa_offset 8
 17643              		.cfi_offset 7, -8
 17644              		.cfi_offset 14, -4
 17645 0002 82B0     		sub	sp, sp, #8
 17646              	.LCFI918:
 17647              		.cfi_def_cfa_offset 16
 17648 0004 00AF     		add	r7, sp, #0
 17649              	.LCFI919:
 17650              		.cfi_def_cfa_register 7
 17651 0006 7860     		str	r0, [r7, #4]
 134:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 17652              		.loc 22 134 0
 17653 0008 7A68     		ldr	r2, [r7, #4]
 17654 000a 8223     		movs	r3, #130
 17655 000c 5B00     		lsls	r3, r3, #1
 17656 000e D258     		ldr	r2, [r2, r3]
 17657 0010 7968     		ldr	r1, [r7, #4]
 17658 0012 8023     		movs	r3, #128
 17659 0014 5B00     		lsls	r3, r3, #1
 17660 0016 CB58     		ldr	r3, [r1, r3]
ARM GAS  /tmp/ccSySGVh.s 			page 408


 17661 0018 9A42     		cmp	r2, r3
 17662 001a 16D9     		bls	.L841
 135:mculib3/src/net_buffer.h ****         return base()[--end_i];
 17663              		.loc 22 135 0
 17664 001c 7B68     		ldr	r3, [r7, #4]
 17665 001e 1800     		movs	r0, r3
 17666 0020 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4baseEv
 17667 0024 7A68     		ldr	r2, [r7, #4]
 17668 0026 8223     		movs	r3, #130
 17669 0028 5B00     		lsls	r3, r3, #1
 17670 002a D358     		ldr	r3, [r2, r3]
 17671 002c 591E     		subs	r1, r3, #1
 17672 002e 7A68     		ldr	r2, [r7, #4]
 17673 0030 8223     		movs	r3, #130
 17674 0032 5B00     		lsls	r3, r3, #1
 17675 0034 D150     		str	r1, [r2, r3]
 17676 0036 7A68     		ldr	r2, [r7, #4]
 17677 0038 8223     		movs	r3, #130
 17678 003a 5B00     		lsls	r3, r3, #1
 17679 003c D358     		ldr	r3, [r2, r3]
 17680 003e 1900     		movs	r1, r3
 17681 0040 FFF7FEFF 		bl	_ZNSt5arrayIhLj255EEixEj
 17682 0044 0300     		movs	r3, r0
 17683 0046 1B78     		ldrb	r3, [r3]
 17684 0048 00E0     		b	.L842
 17685              	.L841:
 136:mculib3/src/net_buffer.h ****     return 0;
 17686              		.loc 22 136 0
 17687 004a 0023     		movs	r3, #0
 17688              	.L842:
 137:mculib3/src/net_buffer.h **** }
 17689              		.loc 22 137 0
 17690 004c 1800     		movs	r0, r3
 17691 004e BD46     		mov	sp, r7
 17692 0050 02B0     		add	sp, sp, #8
 17693              		@ sp needed
 17694 0052 80BD     		pop	{r7, pc}
 17695              		.cfi_endproc
 17696              	.LFE4319:
 17698              		.section	.text._ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE,"axG",%progbits,_ZSt7forwardIR
 17699              		.align	1
 17700              		.weak	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
 17701              		.syntax unified
 17702              		.code	16
 17703              		.thumb_func
 17704              		.fpu softvfp
 17706              	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE:
 17707              	.LFB4321:
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****     { return static_cast<_Tp&&>(__t); }
 17708              		.loc 21 73 0
 17709              		.cfi_startproc
 17710              		@ args = 0, pretend = 0, frame = 8
 17711              		@ frame_needed = 1, uses_anonymous_args = 0
 17712 0000 80B5     		push	{r7, lr}
 17713              	.LCFI920:
 17714              		.cfi_def_cfa_offset 8
 17715              		.cfi_offset 7, -8
ARM GAS  /tmp/ccSySGVh.s 			page 409


 17716              		.cfi_offset 14, -4
 17717 0002 82B0     		sub	sp, sp, #8
 17718              	.LCFI921:
 17719              		.cfi_def_cfa_offset 16
 17720 0004 00AF     		add	r7, sp, #0
 17721              	.LCFI922:
 17722              		.cfi_def_cfa_register 7
 17723 0006 7860     		str	r0, [r7, #4]
 17724              		.loc 21 74 0
 17725 0008 7B68     		ldr	r3, [r7, #4]
 17726 000a 1800     		movs	r0, r3
 17727 000c BD46     		mov	sp, r7
 17728 000e 02B0     		add	sp, sp, #8
 17729              		@ sp needed
 17730 0010 80BD     		pop	{r7, pc}
 17731              		.cfi_endproc
 17732              	.LFE4321:
 17734              		.section	.text._ZNSt5tupleIJhhEEC2IRhS2_Lb1EEEOT_OT0_,"axG",%progbits,_ZNSt5tupleIJhhEEC5IRhS2_Lb1
 17735              		.align	1
 17736              		.weak	_ZNSt5tupleIJhhEEC2IRhS2_Lb1EEEOT_OT0_
 17737              		.syntax unified
 17738              		.code	16
 17739              		.thumb_func
 17740              		.fpu softvfp
 17742              	_ZNSt5tupleIJhhEEC2IRhS2_Lb1EEEOT_OT0_:
 17743              	.LFB4322:
 971:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 17744              		.loc 20 971 0
 17745              		.cfi_startproc
 17746              		@ args = 0, pretend = 0, frame = 16
 17747              		@ frame_needed = 1, uses_anonymous_args = 0
 17748 0000 B0B5     		push	{r4, r5, r7, lr}
 17749              	.LCFI923:
 17750              		.cfi_def_cfa_offset 16
 17751              		.cfi_offset 4, -16
 17752              		.cfi_offset 5, -12
 17753              		.cfi_offset 7, -8
 17754              		.cfi_offset 14, -4
 17755 0002 84B0     		sub	sp, sp, #16
 17756              	.LCFI924:
 17757              		.cfi_def_cfa_offset 32
 17758 0004 00AF     		add	r7, sp, #0
 17759              	.LCFI925:
 17760              		.cfi_def_cfa_register 7
 17761 0006 F860     		str	r0, [r7, #12]
 17762 0008 B960     		str	r1, [r7, #8]
 17763 000a 7A60     		str	r2, [r7, #4]
 17764              	.LBB30:
 972:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 17765              		.loc 20 972 0
 17766 000c FC68     		ldr	r4, [r7, #12]
 17767 000e BB68     		ldr	r3, [r7, #8]
 17768 0010 1800     		movs	r0, r3
 17769 0012 FFF7FEFF 		bl	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
 17770 0016 0500     		movs	r5, r0
 17771 0018 7B68     		ldr	r3, [r7, #4]
 17772 001a 1800     		movs	r0, r3
ARM GAS  /tmp/ccSySGVh.s 			page 410


 17773 001c FFF7FEFF 		bl	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
 17774 0020 0300     		movs	r3, r0
 17775 0022 1A00     		movs	r2, r3
 17776 0024 2900     		movs	r1, r5
 17777 0026 2000     		movs	r0, r4
 17778 0028 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2_EvEEOT_DpOT0_
 17779              	.LBE30:
 17780 002c FB68     		ldr	r3, [r7, #12]
 17781 002e 1800     		movs	r0, r3
 17782 0030 BD46     		mov	sp, r7
 17783 0032 04B0     		add	sp, sp, #16
 17784              		@ sp needed
 17785 0034 B0BD     		pop	{r4, r5, r7, pc}
 17786              		.cfi_endproc
 17787              	.LFE4322:
 17789              		.weak	_ZNSt5tupleIJhhEEC1IRhS2_Lb1EEEOT_OT0_
 17790              		.thumb_set _ZNSt5tupleIJhhEEC1IRhS2_Lb1EEEOT_OT0_,_ZNSt5tupleIJhhEEC2IRhS2_Lb1EEEOT_OT0_
 17791              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_regEt,"ax",%progbits
 17792              		.align	1
 17793              		.syntax unified
 17794              		.code	16
 17795              		.thumb_func
 17796              		.fpu softvfp
 17798              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_regEt:
 17799              	.LFB4324:
 250:mculib3/src/modbus_slave.h **** {
 17800              		.loc 24 250 0
 17801              		.cfi_startproc
 17802              		@ args = 0, pretend = 0, frame = 8
 17803              		@ frame_needed = 1, uses_anonymous_args = 0
 17804 0000 80B5     		push	{r7, lr}
 17805              	.LCFI926:
 17806              		.cfi_def_cfa_offset 8
 17807              		.cfi_offset 7, -8
 17808              		.cfi_offset 14, -4
 17809 0002 82B0     		sub	sp, sp, #8
 17810              	.LCFI927:
 17811              		.cfi_def_cfa_offset 16
 17812 0004 00AF     		add	r7, sp, #0
 17813              	.LCFI928:
 17814              		.cfi_def_cfa_register 7
 17815 0006 7860     		str	r0, [r7, #4]
 17816 0008 0A00     		movs	r2, r1
 17817 000a BB1C     		adds	r3, r7, #2
 17818 000c 1A80     		strh	r2, [r3]
 252:mculib3/src/modbus_slave.h ****     uart.buffer >> qty_reg; 
 17819              		.loc 24 252 0
 17820 000e 7B68     		ldr	r3, [r7, #4]
 17821 0010 1B69     		ldr	r3, [r3, #16]
 17822 0012 1A00     		movs	r2, r3
 17823 0014 7B68     		ldr	r3, [r7, #4]
 17824 0016 2633     		adds	r3, r3, #38
 17825 0018 1900     		movs	r1, r3
 17826 001a 1000     		movs	r0, r2
 17827 001c FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERt
 253:mculib3/src/modbus_slave.h ****     last_reg = first_reg + qty_reg - 1;
 17828              		.loc 24 253 0
ARM GAS  /tmp/ccSySGVh.s 			page 411


 17829 0020 7B68     		ldr	r3, [r7, #4]
 17830 0022 1B69     		ldr	r3, [r3, #16]
 17831 0024 1A00     		movs	r2, r3
 17832 0026 7B68     		ldr	r3, [r7, #4]
 17833 0028 2A33     		adds	r3, r3, #42
 17834 002a 1900     		movs	r1, r3
 17835 002c 1000     		movs	r0, r2
 17836 002e FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERt
 254:mculib3/src/modbus_slave.h ****     qty_byte = qty_reg * 2;
 17837              		.loc 24 254 0
 17838 0032 7B68     		ldr	r3, [r7, #4]
 17839 0034 DA8C     		ldrh	r2, [r3, #38]
 17840 0036 7B68     		ldr	r3, [r7, #4]
 17841 0038 5B8D     		ldrh	r3, [r3, #42]
 17842 003a D318     		adds	r3, r2, r3
 17843 003c 9BB2     		uxth	r3, r3
 17844 003e 013B     		subs	r3, r3, #1
 17845 0040 9AB2     		uxth	r2, r3
 17846 0042 7B68     		ldr	r3, [r7, #4]
 17847 0044 1A85     		strh	r2, [r3, #40]
 255:mculib3/src/modbus_slave.h ****     return (last_reg <= (qty_reg_device - 1));
 17848              		.loc 24 255 0
 17849 0046 7B68     		ldr	r3, [r7, #4]
 17850 0048 5B8D     		ldrh	r3, [r3, #42]
 17851 004a DBB2     		uxtb	r3, r3
 17852 004c DB18     		adds	r3, r3, r3
 17853 004e D9B2     		uxtb	r1, r3
 17854 0050 7B68     		ldr	r3, [r7, #4]
 17855 0052 2C22     		movs	r2, #44
 17856 0054 9954     		strb	r1, [r3, r2]
 256:mculib3/src/modbus_slave.h **** }
 17857              		.loc 24 256 0
 17858 0056 7B68     		ldr	r3, [r7, #4]
 17859 0058 1B8D     		ldrh	r3, [r3, #40]
 17860 005a 1A00     		movs	r2, r3
 17861 005c BB1C     		adds	r3, r7, #2
 17862 005e 1B88     		ldrh	r3, [r3]
 17863 0060 013B     		subs	r3, r3, #1
 17864 0062 D00F     		lsrs	r0, r2, #31
 17865 0064 D917     		asrs	r1, r3, #31
 17866 0066 9342     		cmp	r3, r2
 17867 0068 4841     		adcs	r0, r0, r1
 17868 006a 0300     		movs	r3, r0
 17869 006c DBB2     		uxtb	r3, r3
 257:mculib3/src/modbus_slave.h **** 
 17870              		.loc 24 257 0
 17871 006e 1800     		movs	r0, r3
 17872 0070 BD46     		mov	sp, r7
 17873 0072 02B0     		add	sp, sp, #8
 17874              		@ sp needed
 17875 0074 80BD     		pop	{r7, pc}
 17876              		.cfi_endproc
 17877              	.LFE4324:
 17879              		.section	.text._ZN10Net_bufferILj255EElsEh,"axG",%progbits,_ZN10Net_bufferILj255EElsEh,comdat
 17880              		.align	1
 17881              		.weak	_ZN10Net_bufferILj255EElsEh
 17882              		.syntax unified
ARM GAS  /tmp/ccSySGVh.s 			page 412


 17883              		.code	16
 17884              		.thumb_func
 17885              		.fpu softvfp
 17887              	_ZN10Net_bufferILj255EElsEh:
 17888              	.LFB4325:
  78:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint8_t v)
 17889              		.loc 22 78 0
 17890              		.cfi_startproc
 17891              		@ args = 0, pretend = 0, frame = 8
 17892              		@ frame_needed = 1, uses_anonymous_args = 0
 17893 0000 90B5     		push	{r4, r7, lr}
 17894              	.LCFI929:
 17895              		.cfi_def_cfa_offset 12
 17896              		.cfi_offset 4, -12
 17897              		.cfi_offset 7, -8
 17898              		.cfi_offset 14, -4
 17899 0002 83B0     		sub	sp, sp, #12
 17900              	.LCFI930:
 17901              		.cfi_def_cfa_offset 24
 17902 0004 00AF     		add	r7, sp, #0
 17903              	.LCFI931:
 17904              		.cfi_def_cfa_register 7
 17905 0006 7860     		str	r0, [r7, #4]
 17906 0008 0A00     		movs	r2, r1
 17907 000a FB1C     		adds	r3, r7, #3
 17908 000c 1A70     		strb	r2, [r3]
  80:mculib3/src/net_buffer.h ****     if (end_i < size_) {
 17909              		.loc 22 80 0
 17910 000e 7A68     		ldr	r2, [r7, #4]
 17911 0010 8223     		movs	r3, #130
 17912 0012 5B00     		lsls	r3, r3, #1
 17913 0014 D358     		ldr	r3, [r2, r3]
 17914 0016 FE2B     		cmp	r3, #254
 17915 0018 11D8     		bhi	.L850
  81:mculib3/src/net_buffer.h ****         *end() = v;
 17916              		.loc 22 81 0
 17917 001a FB1C     		adds	r3, r7, #3
 17918 001c 1C78     		ldrb	r4, [r3]
 17919 001e 7B68     		ldr	r3, [r7, #4]
 17920 0020 1800     		movs	r0, r3
 17921 0022 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE3endEv
 17922 0026 0300     		movs	r3, r0
 17923 0028 221C     		adds	r2, r4, #0
 17924 002a 1A70     		strb	r2, [r3]
  82:mculib3/src/net_buffer.h ****         end_i++;
 17925              		.loc 22 82 0
 17926 002c 7A68     		ldr	r2, [r7, #4]
 17927 002e 8223     		movs	r3, #130
 17928 0030 5B00     		lsls	r3, r3, #1
 17929 0032 D358     		ldr	r3, [r2, r3]
 17930 0034 591C     		adds	r1, r3, #1
 17931 0036 7A68     		ldr	r2, [r7, #4]
 17932 0038 8223     		movs	r3, #130
 17933 003a 5B00     		lsls	r3, r3, #1
 17934 003c D150     		str	r1, [r2, r3]
 17935              	.L850:
  84:mculib3/src/net_buffer.h ****     return *this;
ARM GAS  /tmp/ccSySGVh.s 			page 413


 17936              		.loc 22 84 0
 17937 003e 7B68     		ldr	r3, [r7, #4]
  85:mculib3/src/net_buffer.h **** }
 17938              		.loc 22 85 0
 17939 0040 1800     		movs	r0, r3
 17940 0042 BD46     		mov	sp, r7
 17941 0044 03B0     		add	sp, sp, #12
 17942              		@ sp needed
 17943 0046 90BD     		pop	{r4, r7, pc}
 17944              		.cfi_endproc
 17945              	.LFE4325:
 17947              		.section	.text._ZNSt5arrayIhLj2EEixEj,"axG",%progbits,_ZNSt5arrayIhLj2EEixEj,comdat
 17948              		.align	1
 17949              		.weak	_ZNSt5arrayIhLj2EEixEj
 17950              		.syntax unified
 17951              		.code	16
 17952              		.thumb_func
 17953              		.fpu softvfp
 17955              	_ZNSt5arrayIhLj2EEixEj:
 17956              	.LFB4328:
 185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return _AT_Type::_S_ref(_M_elems, __n); }
 17957              		.loc 27 185 0
 17958              		.cfi_startproc
 17959              		@ args = 0, pretend = 0, frame = 8
 17960              		@ frame_needed = 1, uses_anonymous_args = 0
 17961 0000 80B5     		push	{r7, lr}
 17962              	.LCFI932:
 17963              		.cfi_def_cfa_offset 8
 17964              		.cfi_offset 7, -8
 17965              		.cfi_offset 14, -4
 17966 0002 82B0     		sub	sp, sp, #8
 17967              	.LCFI933:
 17968              		.cfi_def_cfa_offset 16
 17969 0004 00AF     		add	r7, sp, #0
 17970              	.LCFI934:
 17971              		.cfi_def_cfa_register 7
 17972 0006 7860     		str	r0, [r7, #4]
 17973 0008 3960     		str	r1, [r7]
 186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 17974              		.loc 27 186 0
 17975 000a 7B68     		ldr	r3, [r7, #4]
 17976 000c 3A68     		ldr	r2, [r7]
 17977 000e 1100     		movs	r1, r2
 17978 0010 1800     		movs	r0, r3
 17979 0012 FFF7FEFF 		bl	_ZNSt14__array_traitsIhLj2EE6_S_refERA2_Khj
 17980 0016 0300     		movs	r3, r0
 17981 0018 1800     		movs	r0, r3
 17982 001a BD46     		mov	sp, r7
 17983 001c 02B0     		add	sp, sp, #8
 17984              		@ sp needed
 17985 001e 80BD     		pop	{r7, pc}
 17986              		.cfi_endproc
 17987              	.LFE4328:
 17989              		.section	.text._ZNSt14__array_traitsIhLj2EE6_S_refERA2_Khj,"axG",%progbits,_ZNSt14__array_traitsIh
 17990              		.align	1
 17991              		.weak	_ZNSt14__array_traitsIhLj2EE6_S_refERA2_Khj
 17992              		.syntax unified
ARM GAS  /tmp/ccSySGVh.s 			page 414


 17993              		.code	16
 17994              		.thumb_func
 17995              		.fpu softvfp
 17997              	_ZNSt14__array_traitsIhLj2EE6_S_refERA2_Khj:
 17998              	.LFB4329:
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_cast<_Tp&>(__t[__n]); }
 17999              		.loc 27 55 0
 18000              		.cfi_startproc
 18001              		@ args = 0, pretend = 0, frame = 8
 18002              		@ frame_needed = 1, uses_anonymous_args = 0
 18003 0000 80B5     		push	{r7, lr}
 18004              	.LCFI935:
 18005              		.cfi_def_cfa_offset 8
 18006              		.cfi_offset 7, -8
 18007              		.cfi_offset 14, -4
 18008 0002 82B0     		sub	sp, sp, #8
 18009              	.LCFI936:
 18010              		.cfi_def_cfa_offset 16
 18011 0004 00AF     		add	r7, sp, #0
 18012              	.LCFI937:
 18013              		.cfi_def_cfa_register 7
 18014 0006 7860     		str	r0, [r7, #4]
 18015 0008 3960     		str	r1, [r7]
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 18016              		.loc 27 56 0
 18017 000a 7A68     		ldr	r2, [r7, #4]
 18018 000c 3B68     		ldr	r3, [r7]
 18019 000e D318     		adds	r3, r2, r3
 18020 0010 1800     		movs	r0, r3
 18021 0012 BD46     		mov	sp, r7
 18022 0014 02B0     		add	sp, sp, #8
 18023              		@ sp needed
 18024 0016 80BD     		pop	{r7, pc}
 18025              		.cfi_endproc
 18026              	.LFE4329:
 18028              		.section	.text._ZN10Net_bufferILj255EE8to_bytesEt,"axG",%progbits,_ZN10Net_bufferILj255EE8to_bytes
 18029              		.align	1
 18030              		.weak	_ZN10Net_bufferILj255EE8to_bytesEt
 18031              		.syntax unified
 18032              		.code	16
 18033              		.thumb_func
 18034              		.fpu softvfp
 18036              	_ZN10Net_bufferILj255EE8to_bytesEt:
 18037              	.LFB4327:
  48:mculib3/src/net_buffer.h ****     auto to_bytes (uint16_t v)
 18038              		.loc 22 48 0
 18039              		.cfi_startproc
 18040              		@ args = 0, pretend = 0, frame = 24
 18041              		@ frame_needed = 1, uses_anonymous_args = 0
 18042 0000 B0B5     		push	{r4, r5, r7, lr}
 18043              	.LCFI938:
 18044              		.cfi_def_cfa_offset 16
 18045              		.cfi_offset 4, -16
 18046              		.cfi_offset 5, -12
 18047              		.cfi_offset 7, -8
 18048              		.cfi_offset 14, -4
 18049 0002 86B0     		sub	sp, sp, #24
ARM GAS  /tmp/ccSySGVh.s 			page 415


 18050              	.LCFI939:
 18051              		.cfi_def_cfa_offset 40
 18052 0004 00AF     		add	r7, sp, #0
 18053              	.LCFI940:
 18054              		.cfi_def_cfa_register 7
 18055 0006 F860     		str	r0, [r7, #12]
 18056 0008 B960     		str	r1, [r7, #8]
 18057 000a BB1D     		adds	r3, r7, #6
 18058 000c 1A80     		strh	r2, [r3]
  54:mculib3/src/net_buffer.h ****         u.d16 = v;
 18059              		.loc 22 54 0
 18060 000e 1425     		movs	r5, #20
 18061 0010 7B19     		adds	r3, r7, r5
 18062 0012 BA1D     		adds	r2, r7, #6
 18063 0014 1288     		ldrh	r2, [r2]
 18064 0016 1A80     		strh	r2, [r3]
  55:mculib3/src/net_buffer.h ****         return std::tuple {u.d8[0], u.d8[1]};
 18065              		.loc 22 55 0
 18066 0018 7B19     		adds	r3, r7, r5
 18067 001a 0021     		movs	r1, #0
 18068 001c 1800     		movs	r0, r3
 18069 001e FFF7FEFF 		bl	_ZNSt5arrayIhLj2EEixEj
 18070 0022 0400     		movs	r4, r0
 18071 0024 7B19     		adds	r3, r7, r5
 18072 0026 0121     		movs	r1, #1
 18073 0028 1800     		movs	r0, r3
 18074 002a FFF7FEFF 		bl	_ZNSt5arrayIhLj2EEixEj
 18075 002e 0200     		movs	r2, r0
 18076 0030 FB68     		ldr	r3, [r7, #12]
 18077 0032 2100     		movs	r1, r4
 18078 0034 1800     		movs	r0, r3
 18079 0036 FFF7FEFF 		bl	_ZNSt5tupleIJhhEEC1IRhS2_Lb1EEEOT_OT0_
  56:mculib3/src/net_buffer.h ****     }
 18080              		.loc 22 56 0
 18081 003a F868     		ldr	r0, [r7, #12]
 18082 003c BD46     		mov	sp, r7
 18083 003e 06B0     		add	sp, sp, #24
 18084              		@ sp needed
 18085 0040 B0BD     		pop	{r4, r5, r7, pc}
 18086              		.cfi_endproc
 18087              	.LFE4327:
 18089              		.section	.text._ZN10Net_bufferILj255EElsEt,"axG",%progbits,_ZN10Net_bufferILj255EElsEt,comdat
 18090              		.align	1
 18091              		.weak	_ZN10Net_bufferILj255EElsEt
 18092              		.syntax unified
 18093              		.code	16
 18094              		.thumb_func
 18095              		.fpu softvfp
 18097              	_ZN10Net_bufferILj255EElsEt:
 18098              	.LFB4326:
  88:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint16_t v)
 18099              		.loc 22 88 0
 18100              		.cfi_startproc
 18101              		@ args = 0, pretend = 0, frame = 24
 18102              		@ frame_needed = 1, uses_anonymous_args = 0
 18103 0000 90B5     		push	{r4, r7, lr}
 18104              	.LCFI941:
ARM GAS  /tmp/ccSySGVh.s 			page 416


 18105              		.cfi_def_cfa_offset 12
 18106              		.cfi_offset 4, -12
 18107              		.cfi_offset 7, -8
 18108              		.cfi_offset 14, -4
 18109 0002 87B0     		sub	sp, sp, #28
 18110              	.LCFI942:
 18111              		.cfi_def_cfa_offset 40
 18112 0004 00AF     		add	r7, sp, #0
 18113              	.LCFI943:
 18114              		.cfi_def_cfa_register 7
 18115 0006 7860     		str	r0, [r7, #4]
 18116 0008 0A00     		movs	r2, r1
 18117 000a BB1C     		adds	r3, r7, #2
 18118 000c 1A80     		strh	r2, [r3]
  90:mculib3/src/net_buffer.h ****     auto [low, hi] = to_bytes(v);
 18119              		.loc 22 90 0
 18120 000e 0C24     		movs	r4, #12
 18121 0010 3819     		adds	r0, r7, r4
 18122 0012 BB1C     		adds	r3, r7, #2
 18123 0014 1A88     		ldrh	r2, [r3]
 18124 0016 7B68     		ldr	r3, [r7, #4]
 18125 0018 1900     		movs	r1, r3
 18126 001a FFF7FEFF 		bl	_ZN10Net_bufferILj255EE8to_bytesEt
 18127 001e 3B19     		adds	r3, r7, r4
 18128 0020 1800     		movs	r0, r3
 18129 0022 FFF7FEFF 		bl	_ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 18130 0026 0300     		movs	r3, r0
 18131 0028 7B61     		str	r3, [r7, #20]
 18132 002a 3B19     		adds	r3, r7, r4
 18133 002c 1800     		movs	r0, r3
 18134 002e FFF7FEFF 		bl	_ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 18135 0032 0300     		movs	r3, r0
 18136 0034 3B61     		str	r3, [r7, #16]
  91:mculib3/src/net_buffer.h ****     *this << hi << low;
 18137              		.loc 22 91 0
 18138 0036 3B69     		ldr	r3, [r7, #16]
 18139 0038 1A78     		ldrb	r2, [r3]
 18140 003a 7B68     		ldr	r3, [r7, #4]
 18141 003c 1100     		movs	r1, r2
 18142 003e 1800     		movs	r0, r3
 18143 0040 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 18144 0044 0200     		movs	r2, r0
 18145 0046 7B69     		ldr	r3, [r7, #20]
 18146 0048 1B78     		ldrb	r3, [r3]
 18147 004a 1900     		movs	r1, r3
 18148 004c 1000     		movs	r0, r2
 18149 004e FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
  92:mculib3/src/net_buffer.h ****     return *this;
 18150              		.loc 22 92 0
 18151 0052 7B68     		ldr	r3, [r7, #4]
  93:mculib3/src/net_buffer.h **** }
 18152              		.loc 22 93 0
 18153 0054 1800     		movs	r0, r3
 18154 0056 BD46     		mov	sp, r7
 18155 0058 07B0     		add	sp, sp, #28
 18156              		@ sp needed
 18157 005a 90BD     		pop	{r4, r7, pc}
ARM GAS  /tmp/ccSySGVh.s 			page 417


 18158              		.cfi_endproc
 18159              	.LFE4326:
 18161              		.section	.text._ZN10UART_sizedILj255EE8transmitEv,"axG",%progbits,_ZN10UART_sizedILj255EE8transmit
 18162              		.align	1
 18163              		.weak	_ZN10UART_sizedILj255EE8transmitEv
 18164              		.syntax unified
 18165              		.code	16
 18166              		.thumb_func
 18167              		.fpu softvfp
 18169              	_ZN10UART_sizedILj255EE8transmitEv:
 18170              	.LFB4330:
 146:mculib3/src/uart.h **** {
 18171              		.loc 23 146 0
 18172              		.cfi_startproc
 18173              		@ args = 0, pretend = 0, frame = 8
 18174              		@ frame_needed = 1, uses_anonymous_args = 0
 18175 0000 90B5     		push	{r4, r7, lr}
 18176              	.LCFI944:
 18177              		.cfi_def_cfa_offset 12
 18178              		.cfi_offset 4, -12
 18179              		.cfi_offset 7, -8
 18180              		.cfi_offset 14, -4
 18181 0002 83B0     		sub	sp, sp, #12
 18182              	.LCFI945:
 18183              		.cfi_def_cfa_offset 24
 18184 0004 00AF     		add	r7, sp, #0
 18185              	.LCFI946:
 18186              		.cfi_def_cfa_register 7
 18187 0006 7860     		str	r0, [r7, #4]
 148:mculib3/src/uart.h ****    usart.enable_IDLE_interrupt (false);
 18188              		.loc 23 148 0
 18189 0008 7A68     		ldr	r2, [r7, #4]
 18190 000a 8823     		movs	r3, #136
 18191 000c 5B00     		lsls	r3, r3, #1
 18192 000e D358     		ldr	r3, [r2, r3]
 18193 0010 0121     		movs	r1, #1
 18194 0012 1800     		movs	r0, r3
 18195 0014 FFF7FEFF 		bl	_ZN3PinaSEb
 149:mculib3/src/uart.h ****    RXstream.disable();
 18196              		.loc 23 149 0
 18197 0018 7A68     		ldr	r2, [r7, #4]
 18198 001a 8C23     		movs	r3, #140
 18199 001c 5B00     		lsls	r3, r3, #1
 18200 001e D358     		ldr	r3, [r2, r3]
 18201 0020 0021     		movs	r1, #0
 18202 0022 1800     		movs	r0, r3
 18203 0024 FFF7FEFF 		bl	_ZN3mcu5USART21enable_IDLE_interruptEb
 150:mculib3/src/uart.h ****    TXstream.disable();
 18204              		.loc 23 150 0
 18205 0028 7A68     		ldr	r2, [r7, #4]
 18206 002a 9023     		movs	r3, #144
 18207 002c 5B00     		lsls	r3, r3, #1
 18208 002e D358     		ldr	r3, [r2, r3]
 18209 0030 1800     		movs	r0, r3
 18210 0032 FFF7FEFF 		bl	_ZN3mcu10DMA_stream7disableEv
 151:mculib3/src/uart.h ****    // +2     2  (  
 18211              		.loc 23 151 0
ARM GAS  /tmp/ccSySGVh.s 			page 418


 18212 0036 7A68     		ldr	r2, [r7, #4]
 18213 0038 8E23     		movs	r3, #142
 18214 003a 5B00     		lsls	r3, r3, #1
 18215 003c D358     		ldr	r3, [r2, r3]
 18216 003e 1800     		movs	r0, r3
 18217 0040 FFF7FEFF 		bl	_ZN3mcu10DMA_stream7disableEv
 153:mculib3/src/uart.h ****    TXstream.enable();
 18218              		.loc 23 153 0
 18219 0044 7A68     		ldr	r2, [r7, #4]
 18220 0046 8E23     		movs	r3, #142
 18221 0048 5B00     		lsls	r3, r3, #1
 18222 004a D458     		ldr	r4, [r2, r3]
 18223 004c 7B68     		ldr	r3, [r7, #4]
 18224 004e 1800     		movs	r0, r3
 18225 0050 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4sizeEv
 18226 0054 0300     		movs	r3, r0
 18227 0056 9BB2     		uxth	r3, r3
 18228 0058 0233     		adds	r3, r3, #2
 18229 005a 9BB2     		uxth	r3, r3
 18230 005c 1900     		movs	r1, r3
 18231 005e 2000     		movs	r0, r4
 18232 0060 FFF7FEFF 		bl	_ZN3mcu10DMA_stream20set_qty_transactionsEt
 154:mculib3/src/uart.h **** }
 18233              		.loc 23 154 0
 18234 0064 7A68     		ldr	r2, [r7, #4]
 18235 0066 8E23     		movs	r3, #142
 18236 0068 5B00     		lsls	r3, r3, #1
 18237 006a D358     		ldr	r3, [r2, r3]
 18238 006c 1800     		movs	r0, r3
 18239 006e FFF7FEFF 		bl	_ZN3mcu10DMA_stream6enableEv
 155:mculib3/src/uart.h **** 
 18240              		.loc 23 155 0
 18241 0072 C046     		nop
 18242 0074 BD46     		mov	sp, r7
 18243 0076 03B0     		add	sp, sp, #12
 18244              		@ sp needed
 18245 0078 90BD     		pop	{r4, r7, pc}
 18246              		.cfi_endproc
 18247              	.LFE4330:
 18249              		.section	.text._ZN10Net_bufferILj255EErsERh,"axG",%progbits,_ZN10Net_bufferILj255EErsERh,comdat
 18250              		.align	1
 18251              		.weak	_ZN10Net_bufferILj255EErsERh
 18252              		.syntax unified
 18253              		.code	16
 18254              		.thumb_func
 18255              		.fpu softvfp
 18257              	_ZN10Net_bufferILj255EErsERh:
 18258              	.LFB4331:
 108:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint8_t& v)
 18259              		.loc 22 108 0
 18260              		.cfi_startproc
 18261              		@ args = 0, pretend = 0, frame = 8
 18262              		@ frame_needed = 1, uses_anonymous_args = 0
 18263 0000 90B5     		push	{r4, r7, lr}
 18264              	.LCFI947:
 18265              		.cfi_def_cfa_offset 12
 18266              		.cfi_offset 4, -12
ARM GAS  /tmp/ccSySGVh.s 			page 419


 18267              		.cfi_offset 7, -8
 18268              		.cfi_offset 14, -4
 18269 0002 83B0     		sub	sp, sp, #12
 18270              	.LCFI948:
 18271              		.cfi_def_cfa_offset 24
 18272 0004 00AF     		add	r7, sp, #0
 18273              	.LCFI949:
 18274              		.cfi_def_cfa_register 7
 18275 0006 7860     		str	r0, [r7, #4]
 18276 0008 3960     		str	r1, [r7]
 110:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 18277              		.loc 22 110 0
 18278 000a 7A68     		ldr	r2, [r7, #4]
 18279 000c 8223     		movs	r3, #130
 18280 000e 5B00     		lsls	r3, r3, #1
 18281 0010 D258     		ldr	r2, [r2, r3]
 18282 0012 7968     		ldr	r1, [r7, #4]
 18283 0014 8023     		movs	r3, #128
 18284 0016 5B00     		lsls	r3, r3, #1
 18285 0018 CB58     		ldr	r3, [r1, r3]
 18286 001a 9A42     		cmp	r2, r3
 18287 001c 16D9     		bls	.L862
 111:mculib3/src/net_buffer.h ****         v = base()[begin_i++];
 18288              		.loc 22 111 0
 18289 001e 7B68     		ldr	r3, [r7, #4]
 18290 0020 1800     		movs	r0, r3
 18291 0022 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4baseEv
 18292 0026 0400     		movs	r4, r0
 18293 0028 7A68     		ldr	r2, [r7, #4]
 18294 002a 8023     		movs	r3, #128
 18295 002c 5B00     		lsls	r3, r3, #1
 18296 002e D358     		ldr	r3, [r2, r3]
 18297 0030 581C     		adds	r0, r3, #1
 18298 0032 7968     		ldr	r1, [r7, #4]
 18299 0034 8022     		movs	r2, #128
 18300 0036 5200     		lsls	r2, r2, #1
 18301 0038 8850     		str	r0, [r1, r2]
 18302 003a 1900     		movs	r1, r3
 18303 003c 2000     		movs	r0, r4
 18304 003e FFF7FEFF 		bl	_ZNSt5arrayIhLj255EEixEj
 18305 0042 0300     		movs	r3, r0
 18306 0044 1A78     		ldrb	r2, [r3]
 18307 0046 3B68     		ldr	r3, [r7]
 18308 0048 1A70     		strb	r2, [r3]
 18309 004a 02E0     		b	.L863
 18310              	.L862:
 113:mculib3/src/net_buffer.h ****         v = 0;
 18311              		.loc 22 113 0
 18312 004c 3B68     		ldr	r3, [r7]
 18313 004e 0022     		movs	r2, #0
 18314 0050 1A70     		strb	r2, [r3]
 18315              	.L863:
 114:mculib3/src/net_buffer.h ****     return *this;
 18316              		.loc 22 114 0
 18317 0052 7B68     		ldr	r3, [r7, #4]
 115:mculib3/src/net_buffer.h **** }
 18318              		.loc 22 115 0
ARM GAS  /tmp/ccSySGVh.s 			page 420


 18319 0054 1800     		movs	r0, r3
 18320 0056 BD46     		mov	sp, r7
 18321 0058 03B0     		add	sp, sp, #12
 18322              		@ sp needed
 18323 005a 90BD     		pop	{r4, r7, pc}
 18324              		.cfi_endproc
 18325              	.LFE4331:
 18327              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE11check_valueEv,"ax",%progbits
 18328              		.align	1
 18329              		.syntax unified
 18330              		.code	16
 18331              		.thumb_func
 18332              		.fpu softvfp
 18334              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE11check_valueEv:
 18335              	.LFB4332:
 318:mculib3/src/modbus_slave.h **** 
 319:mculib3/src/modbus_slave.h **** template <class InRegs_t, class OutRegs_t>
 320:mculib3/src/modbus_slave.h **** bool Modbus_slave<InRegs_t, OutRegs_t>::check_value()
 18336              		.loc 24 320 0
 18337              		.cfi_startproc
 18338              		@ args = 0, pretend = 0, frame = 16
 18339              		@ frame_needed = 1, uses_anonymous_args = 0
 18340 0000 80B5     		push	{r7, lr}
 18341              	.LCFI950:
 18342              		.cfi_def_cfa_offset 8
 18343              		.cfi_offset 7, -8
 18344              		.cfi_offset 14, -4
 18345 0002 84B0     		sub	sp, sp, #16
 18346              	.LCFI951:
 18347              		.cfi_def_cfa_offset 24
 18348 0004 00AF     		add	r7, sp, #0
 18349              	.LCFI952:
 18350              		.cfi_def_cfa_register 7
 18351 0006 7860     		str	r0, [r7, #4]
 18352              	.LBB31:
 321:mculib3/src/modbus_slave.h **** {
 322:mculib3/src/modbus_slave.h ****     for (uint16_t i = 0; i < qty_reg; i++) {
 18353              		.loc 24 322 0
 18354 0008 0E23     		movs	r3, #14
 18355 000a FB18     		adds	r3, r7, r3
 18356 000c 0022     		movs	r2, #0
 18357 000e 1A80     		strh	r2, [r3]
 18358              	.L876:
 18359              		.loc 24 322 0 is_stmt 0 discriminator 1
 18360 0010 7B68     		ldr	r3, [r7, #4]
 18361 0012 5B8D     		ldrh	r3, [r3, #42]
 18362 0014 0E22     		movs	r2, #14
 18363 0016 BA18     		adds	r2, r7, r2
 18364 0018 1288     		ldrh	r2, [r2]
 18365 001a 9A42     		cmp	r2, r3
 18366 001c 00D3     		bcc	.LCB14554
 18367 001e B8E0     		b	.L866	@long jump
 18368              	.LCB14554:
 323:mculib3/src/modbus_slave.h ****         uart.buffer >> data;
 18369              		.loc 24 323 0 is_stmt 1
 18370 0020 7B68     		ldr	r3, [r7, #4]
 18371 0022 1B69     		ldr	r3, [r3, #16]
ARM GAS  /tmp/ccSySGVh.s 			page 421


 18372 0024 1A00     		movs	r2, r3
 18373 0026 7B68     		ldr	r3, [r7, #4]
 18374 0028 2E33     		adds	r3, r3, #46
 18375 002a 1900     		movs	r1, r3
 18376 002c 1000     		movs	r0, r2
 18377 002e FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERt
 324:mculib3/src/modbus_slave.h ****         if (signed_[first_reg + i]) {
 18378              		.loc 24 324 0
 18379 0032 7B68     		ldr	r3, [r7, #4]
 18380 0034 DB8C     		ldrh	r3, [r3, #38]
 18381 0036 1A00     		movs	r2, r3
 18382 0038 0E23     		movs	r3, #14
 18383 003a FB18     		adds	r3, r7, r3
 18384 003c 1B88     		ldrh	r3, [r3]
 18385 003e D318     		adds	r3, r2, r3
 18386 0040 7A68     		ldr	r2, [r7, #4]
 18387 0042 7C21     		movs	r1, #124
 18388 0044 D318     		adds	r3, r2, r3
 18389 0046 5B18     		adds	r3, r3, r1
 18390 0048 1B78     		ldrb	r3, [r3]
 18391 004a 002B     		cmp	r3, #0
 18392 004c 4FD0     		beq	.L867
 325:mculib3/src/modbus_slave.h ****             if ((int16_t(data) < int16_t(arInRegsMin[first_reg + i]) and int16_t(arInRegsMin[first_
 18393              		.loc 24 325 0
 18394 004e 7B68     		ldr	r3, [r7, #4]
 18395 0050 DB8D     		ldrh	r3, [r3, #46]
 18396 0052 1AB2     		sxth	r2, r3
 18397 0054 7B68     		ldr	r3, [r7, #4]
 18398 0056 DB8C     		ldrh	r3, [r3, #38]
 18399 0058 1900     		movs	r1, r3
 18400 005a 0E23     		movs	r3, #14
 18401 005c FB18     		adds	r3, r7, r3
 18402 005e 1B88     		ldrh	r3, [r3]
 18403 0060 C918     		adds	r1, r1, r3
 18404 0062 7B68     		ldr	r3, [r7, #4]
 18405 0064 3431     		adds	r1, r1, #52
 18406 0066 4900     		lsls	r1, r1, #1
 18407 0068 CB5A     		ldrh	r3, [r1, r3]
 18408 006a 1BB2     		sxth	r3, r3
 18409 006c 9A42     		cmp	r2, r3
 18410 006e 0CDA     		bge	.L868
 18411              		.loc 24 325 0 is_stmt 0 discriminator 1
 18412 0070 7B68     		ldr	r3, [r7, #4]
 18413 0072 DB8C     		ldrh	r3, [r3, #38]
 18414 0074 1A00     		movs	r2, r3
 18415 0076 0E23     		movs	r3, #14
 18416 0078 FB18     		adds	r3, r7, r3
 18417 007a 1B88     		ldrh	r3, [r3]
 18418 007c D218     		adds	r2, r2, r3
 18419 007e 7B68     		ldr	r3, [r7, #4]
 18420 0080 3432     		adds	r2, r2, #52
 18421 0082 5200     		lsls	r2, r2, #1
 18422 0084 D35A     		ldrh	r3, [r2, r3]
 18423 0086 002B     		cmp	r3, #0
 18424 0088 21D1     		bne	.L869
 18425              	.L868:
 326:mculib3/src/modbus_slave.h ****                  (int16_t(data) > int16_t(arInRegsMax[first_reg + i]) and int16_t(arInRegsMax[first
ARM GAS  /tmp/ccSySGVh.s 			page 422


 18426              		.loc 24 326 0 is_stmt 1 discriminator 3
 18427 008a 7B68     		ldr	r3, [r7, #4]
 18428 008c DB8D     		ldrh	r3, [r3, #46]
 18429 008e 1AB2     		sxth	r2, r3
 18430 0090 7B68     		ldr	r3, [r7, #4]
 18431 0092 DB8C     		ldrh	r3, [r3, #38]
 18432 0094 1900     		movs	r1, r3
 18433 0096 0E23     		movs	r3, #14
 18434 0098 FB18     		adds	r3, r7, r3
 18435 009a 1B88     		ldrh	r3, [r3]
 18436 009c CB18     		adds	r3, r1, r3
 18437 009e 7968     		ldr	r1, [r7, #4]
 18438 00a0 3833     		adds	r3, r3, #56
 18439 00a2 5B00     		lsls	r3, r3, #1
 18440 00a4 CB18     		adds	r3, r1, r3
 18441 00a6 0233     		adds	r3, r3, #2
 18442 00a8 1B88     		ldrh	r3, [r3]
 18443 00aa 1BB2     		sxth	r3, r3
 325:mculib3/src/modbus_slave.h ****             if ((int16_t(data) < int16_t(arInRegsMin[first_reg + i]) and int16_t(arInRegsMin[first_
 18444              		.loc 24 325 0 discriminator 3
 18445 00ac 9A42     		cmp	r2, r3
 18446 00ae 10DD     		ble	.L870
 18447              		.loc 24 326 0
 18448 00b0 7B68     		ldr	r3, [r7, #4]
 18449 00b2 DB8C     		ldrh	r3, [r3, #38]
 18450 00b4 1A00     		movs	r2, r3
 18451 00b6 0E23     		movs	r3, #14
 18452 00b8 FB18     		adds	r3, r7, r3
 18453 00ba 1B88     		ldrh	r3, [r3]
 18454 00bc D318     		adds	r3, r2, r3
 18455 00be 7A68     		ldr	r2, [r7, #4]
 18456 00c0 3833     		adds	r3, r3, #56
 18457 00c2 5B00     		lsls	r3, r3, #1
 18458 00c4 D318     		adds	r3, r2, r3
 18459 00c6 0233     		adds	r3, r3, #2
 18460 00c8 1B88     		ldrh	r3, [r3]
 18461 00ca 002B     		cmp	r3, #0
 18462 00cc 01D0     		beq	.L870
 18463              	.L869:
 327:mculib3/src/modbus_slave.h ****                 return false;
 18464              		.loc 24 327 0
 18465 00ce 0023     		movs	r3, #0
 18466 00d0 60E0     		b	.L871
 18467              	.L870:
 328:mculib3/src/modbus_slave.h ****             arInRegs[first_reg + i] = int16_t(data);
 18468              		.loc 24 328 0
 18469 00d2 7B68     		ldr	r3, [r7, #4]
 18470 00d4 DB8C     		ldrh	r3, [r3, #38]
 18471 00d6 1A00     		movs	r2, r3
 18472 00d8 0E23     		movs	r3, #14
 18473 00da FB18     		adds	r3, r7, r3
 18474 00dc 1B88     		ldrh	r3, [r3]
 18475 00de D218     		adds	r2, r2, r3
 18476 00e0 7B68     		ldr	r3, [r7, #4]
 18477 00e2 D98D     		ldrh	r1, [r3, #46]
 18478 00e4 7B68     		ldr	r3, [r7, #4]
 18479 00e6 2832     		adds	r2, r2, #40
ARM GAS  /tmp/ccSySGVh.s 			page 423


 18480 00e8 5200     		lsls	r2, r2, #1
 18481 00ea D152     		strh	r1, [r2, r3]
 18482 00ec 4AE0     		b	.L872
 18483              	.L867:
 329:mculib3/src/modbus_slave.h ****         } else {
 330:mculib3/src/modbus_slave.h ****             if ((data < arInRegsMin[first_reg + i] and arInRegsMin[first_reg + i] != 0) or
 18484              		.loc 24 330 0
 18485 00ee 7B68     		ldr	r3, [r7, #4]
 18486 00f0 DA8D     		ldrh	r2, [r3, #46]
 18487 00f2 7B68     		ldr	r3, [r7, #4]
 18488 00f4 DB8C     		ldrh	r3, [r3, #38]
 18489 00f6 1900     		movs	r1, r3
 18490 00f8 0E23     		movs	r3, #14
 18491 00fa FB18     		adds	r3, r7, r3
 18492 00fc 1B88     		ldrh	r3, [r3]
 18493 00fe C918     		adds	r1, r1, r3
 18494 0100 7B68     		ldr	r3, [r7, #4]
 18495 0102 3431     		adds	r1, r1, #52
 18496 0104 4900     		lsls	r1, r1, #1
 18497 0106 CB5A     		ldrh	r3, [r1, r3]
 18498 0108 9A42     		cmp	r2, r3
 18499 010a 0CD2     		bcs	.L873
 18500              		.loc 24 330 0 is_stmt 0 discriminator 1
 18501 010c 7B68     		ldr	r3, [r7, #4]
 18502 010e DB8C     		ldrh	r3, [r3, #38]
 18503 0110 1A00     		movs	r2, r3
 18504 0112 0E23     		movs	r3, #14
 18505 0114 FB18     		adds	r3, r7, r3
 18506 0116 1B88     		ldrh	r3, [r3]
 18507 0118 D218     		adds	r2, r2, r3
 18508 011a 7B68     		ldr	r3, [r7, #4]
 18509 011c 3432     		adds	r2, r2, #52
 18510 011e 5200     		lsls	r2, r2, #1
 18511 0120 D35A     		ldrh	r3, [r2, r3]
 18512 0122 002B     		cmp	r3, #0
 18513 0124 1FD1     		bne	.L874
 18514              	.L873:
 331:mculib3/src/modbus_slave.h ****                  (data > arInRegsMax[first_reg + i] and arInRegsMax[first_reg + i] != 0))
 18515              		.loc 24 331 0 is_stmt 1 discriminator 3
 18516 0126 7B68     		ldr	r3, [r7, #4]
 18517 0128 DA8D     		ldrh	r2, [r3, #46]
 18518 012a 7B68     		ldr	r3, [r7, #4]
 18519 012c DB8C     		ldrh	r3, [r3, #38]
 18520 012e 1900     		movs	r1, r3
 18521 0130 0E23     		movs	r3, #14
 18522 0132 FB18     		adds	r3, r7, r3
 18523 0134 1B88     		ldrh	r3, [r3]
 18524 0136 CB18     		adds	r3, r1, r3
 18525 0138 7968     		ldr	r1, [r7, #4]
 18526 013a 3833     		adds	r3, r3, #56
 18527 013c 5B00     		lsls	r3, r3, #1
 18528 013e CB18     		adds	r3, r1, r3
 18529 0140 0233     		adds	r3, r3, #2
 18530 0142 1B88     		ldrh	r3, [r3]
 330:mculib3/src/modbus_slave.h ****                  (data > arInRegsMax[first_reg + i] and arInRegsMax[first_reg + i] != 0))
 18531              		.loc 24 330 0 discriminator 3
 18532 0144 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccSySGVh.s 			page 424


 18533 0146 10D9     		bls	.L875
 18534              		.loc 24 331 0
 18535 0148 7B68     		ldr	r3, [r7, #4]
 18536 014a DB8C     		ldrh	r3, [r3, #38]
 18537 014c 1A00     		movs	r2, r3
 18538 014e 0E23     		movs	r3, #14
 18539 0150 FB18     		adds	r3, r7, r3
 18540 0152 1B88     		ldrh	r3, [r3]
 18541 0154 D318     		adds	r3, r2, r3
 18542 0156 7A68     		ldr	r2, [r7, #4]
 18543 0158 3833     		adds	r3, r3, #56
 18544 015a 5B00     		lsls	r3, r3, #1
 18545 015c D318     		adds	r3, r2, r3
 18546 015e 0233     		adds	r3, r3, #2
 18547 0160 1B88     		ldrh	r3, [r3]
 18548 0162 002B     		cmp	r3, #0
 18549 0164 01D0     		beq	.L875
 18550              	.L874:
 332:mculib3/src/modbus_slave.h ****                 return false;
 18551              		.loc 24 332 0
 18552 0166 0023     		movs	r3, #0
 18553 0168 14E0     		b	.L871
 18554              	.L875:
 333:mculib3/src/modbus_slave.h ****             arInRegs[first_reg + i] = data;
 18555              		.loc 24 333 0
 18556 016a 7B68     		ldr	r3, [r7, #4]
 18557 016c DB8C     		ldrh	r3, [r3, #38]
 18558 016e 1A00     		movs	r2, r3
 18559 0170 0E23     		movs	r3, #14
 18560 0172 FB18     		adds	r3, r7, r3
 18561 0174 1B88     		ldrh	r3, [r3]
 18562 0176 D218     		adds	r2, r2, r3
 18563 0178 7B68     		ldr	r3, [r7, #4]
 18564 017a D98D     		ldrh	r1, [r3, #46]
 18565 017c 7B68     		ldr	r3, [r7, #4]
 18566 017e 2832     		adds	r2, r2, #40
 18567 0180 5200     		lsls	r2, r2, #1
 18568 0182 D152     		strh	r1, [r2, r3]
 18569              	.L872:
 322:mculib3/src/modbus_slave.h ****         uart.buffer >> data;
 18570              		.loc 24 322 0 discriminator 2
 18571 0184 0E21     		movs	r1, #14
 18572 0186 7B18     		adds	r3, r7, r1
 18573 0188 1A88     		ldrh	r2, [r3]
 18574 018a 7B18     		adds	r3, r7, r1
 18575 018c 0132     		adds	r2, r2, #1
 18576 018e 1A80     		strh	r2, [r3]
 18577 0190 3EE7     		b	.L876
 18578              	.L866:
 18579              	.LBE31:
 334:mculib3/src/modbus_slave.h ****         }
 335:mculib3/src/modbus_slave.h ****     }
 336:mculib3/src/modbus_slave.h **** 
 337:mculib3/src/modbus_slave.h ****     return true;
 18580              		.loc 24 337 0
 18581 0192 0123     		movs	r3, #1
 18582              	.L871:
ARM GAS  /tmp/ccSySGVh.s 			page 425


 338:mculib3/src/modbus_slave.h **** }
 18583              		.loc 24 338 0
 18584 0194 1800     		movs	r0, r3
 18585 0196 BD46     		mov	sp, r7
 18586 0198 04B0     		add	sp, sp, #16
 18587              		@ sp needed
 18588 019a 80BD     		pop	{r7, pc}
 18589              		.cfi_endproc
 18590              	.LFE4332:
 18592              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12set_high_bitEh,"ax",%progbits
 18593              		.align	1
 18594              		.syntax unified
 18595              		.code	16
 18596              		.thumb_func
 18597              		.fpu softvfp
 18599              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12set_high_bitEh:
 18600              	.LFB4333:
 235:mculib3/src/modbus_slave.h **** {
 18601              		.loc 24 235 0
 18602              		.cfi_startproc
 18603              		@ args = 0, pretend = 0, frame = 8
 18604              		@ frame_needed = 1, uses_anonymous_args = 0
 18605 0000 80B5     		push	{r7, lr}
 18606              	.LCFI953:
 18607              		.cfi_def_cfa_offset 8
 18608              		.cfi_offset 7, -8
 18609              		.cfi_offset 14, -4
 18610 0002 82B0     		sub	sp, sp, #8
 18611              	.LCFI954:
 18612              		.cfi_def_cfa_offset 16
 18613 0004 00AF     		add	r7, sp, #0
 18614              	.LCFI955:
 18615              		.cfi_def_cfa_register 7
 18616 0006 7860     		str	r0, [r7, #4]
 18617 0008 0A00     		movs	r2, r1
 18618 000a FB1C     		adds	r3, r7, #3
 18619 000c 1A70     		strb	r2, [r3]
 237:mculib3/src/modbus_slave.h **** }
 18620              		.loc 24 237 0
 18621 000e FB1C     		adds	r3, r7, #3
 18622 0010 1B78     		ldrb	r3, [r3]
 18623 0012 8022     		movs	r2, #128
 18624 0014 5242     		rsbs	r2, r2, #0
 18625 0016 1343     		orrs	r3, r2
 18626 0018 DBB2     		uxtb	r3, r3
 238:mculib3/src/modbus_slave.h **** 
 18627              		.loc 24 238 0
 18628 001a 1800     		movs	r0, r3
 18629 001c BD46     		mov	sp, r7
 18630 001e 02B0     		add	sp, sp, #8
 18631              		@ sp needed
 18632 0020 80BD     		pop	{r7, pc}
 18633              		.cfi_endproc
 18634              	.LFE4333:
 18636              		.section	.text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_,"ax
 18637              		.align	1
 18638              		.weak	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_
ARM GAS  /tmp/ccSySGVh.s 			page 426


 18639              		.syntax unified
 18640              		.code	16
 18641              		.thumb_func
 18642              		.fpu softvfp
 18644              	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_:
 18645              	.LFB4383:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 18646              		.loc 20 210 0
 18647              		.cfi_startproc
 18648              		@ args = 20, pretend = 0, frame = 16
 18649              		@ frame_needed = 1, uses_anonymous_args = 0
 18650 0000 90B5     		push	{r4, r7, lr}
 18651              	.LCFI956:
 18652              		.cfi_def_cfa_offset 12
 18653              		.cfi_offset 4, -12
 18654              		.cfi_offset 7, -8
 18655              		.cfi_offset 14, -4
 18656 0002 89B0     		sub	sp, sp, #36
 18657              	.LCFI957:
 18658              		.cfi_def_cfa_offset 48
 18659 0004 04AF     		add	r7, sp, #16
 18660              	.LCFI958:
 18661              		.cfi_def_cfa 7, 32
 18662 0006 F860     		str	r0, [r7, #12]
 18663 0008 B960     		str	r1, [r7, #8]
 18664 000a 7A60     		str	r2, [r7, #4]
 18665 000c 3B60     		str	r3, [r7]
 18666              	.LBB32:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 18667              		.loc 20 211 0
 18668 000e F868     		ldr	r0, [r7, #12]
 18669 0010 3C6A     		ldr	r4, [r7, #32]
 18670 0012 3A68     		ldr	r2, [r7]
 18671 0014 7968     		ldr	r1, [r7, #4]
 18672 0016 3B6B     		ldr	r3, [r7, #48]
 18673 0018 0393     		str	r3, [sp, #12]
 18674 001a FB6A     		ldr	r3, [r7, #44]
 18675 001c 0293     		str	r3, [sp, #8]
 18676 001e BB6A     		ldr	r3, [r7, #40]
 18677 0020 0193     		str	r3, [sp, #4]
 18678 0022 7B6A     		ldr	r3, [r7, #36]
 18679 0024 0093     		str	r3, [sp]
 18680 0026 2300     		movs	r3, r4
 18681 0028 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_
 18682 002c FB68     		ldr	r3, [r7, #12]
 18683 002e 1C33     		adds	r3, r3, #28
 18684 0030 BA68     		ldr	r2, [r7, #8]
 18685 0032 1100     		movs	r1, r2
 18686 0034 1800     		movs	r0, r3
 18687 0036 FFF7FEFF 		bl	_ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_
 18688              	.LBE32:
 18689 003a FB68     		ldr	r3, [r7, #12]
 18690 003c 1800     		movs	r0, r3
 18691 003e BD46     		mov	sp, r7
 18692 0040 05B0     		add	sp, sp, #20
 18693              		@ sp needed
 18694 0042 90BD     		pop	{r4, r7, pc}
ARM GAS  /tmp/ccSySGVh.s 			page 427


 18695              		.cfi_endproc
 18696              	.LFE4383:
 18698              		.weak	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_S1_
 18699              		.thumb_set _ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_S1_,_ZNSt11
 18700              		.section	.text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S
 18701              		.align	1
 18702              		.weak	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_
 18703              		.syntax unified
 18704              		.code	16
 18705              		.thumb_func
 18706              		.fpu softvfp
 18708              	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_:
 18709              	.LFB4386:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 18710              		.loc 20 210 0
 18711              		.cfi_startproc
 18712              		@ args = 28, pretend = 0, frame = 16
 18713              		@ frame_needed = 1, uses_anonymous_args = 0
 18714 0000 90B5     		push	{r4, r7, lr}
 18715              	.LCFI959:
 18716              		.cfi_def_cfa_offset 12
 18717              		.cfi_offset 4, -12
 18718              		.cfi_offset 7, -8
 18719              		.cfi_offset 14, -4
 18720 0002 8BB0     		sub	sp, sp, #44
 18721              	.LCFI960:
 18722              		.cfi_def_cfa_offset 56
 18723 0004 06AF     		add	r7, sp, #24
 18724              	.LCFI961:
 18725              		.cfi_def_cfa 7, 32
 18726 0006 F860     		str	r0, [r7, #12]
 18727 0008 B960     		str	r1, [r7, #8]
 18728 000a 7A60     		str	r2, [r7, #4]
 18729 000c 3B60     		str	r3, [r7]
 18730              	.LBB33:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 18731              		.loc 20 211 0
 18732 000e F868     		ldr	r0, [r7, #12]
 18733 0010 3C6A     		ldr	r4, [r7, #32]
 18734 0012 3A68     		ldr	r2, [r7]
 18735 0014 7968     		ldr	r1, [r7, #4]
 18736 0016 BB6B     		ldr	r3, [r7, #56]
 18737 0018 0593     		str	r3, [sp, #20]
 18738 001a 7B6B     		ldr	r3, [r7, #52]
 18739 001c 0493     		str	r3, [sp, #16]
 18740 001e 3B6B     		ldr	r3, [r7, #48]
 18741 0020 0393     		str	r3, [sp, #12]
 18742 0022 FB6A     		ldr	r3, [r7, #44]
 18743 0024 0293     		str	r3, [sp, #8]
 18744 0026 BB6A     		ldr	r3, [r7, #40]
 18745 0028 0193     		str	r3, [sp, #4]
 18746 002a 7B6A     		ldr	r3, [r7, #36]
 18747 002c 0093     		str	r3, [sp]
 18748 002e 2300     		movs	r3, r4
 18749 0030 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_S1_
 18750 0034 FB68     		ldr	r3, [r7, #12]
 18751 0036 2433     		adds	r3, r3, #36
ARM GAS  /tmp/ccSySGVh.s 			page 428


 18752 0038 BA68     		ldr	r2, [r7, #8]
 18753 003a 1100     		movs	r1, r2
 18754 003c 1800     		movs	r0, r3
 18755 003e FFF7FEFF 		bl	_ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_
 18756              	.LBE33:
 18757 0042 FB68     		ldr	r3, [r7, #12]
 18758 0044 1800     		movs	r0, r3
 18759 0046 BD46     		mov	sp, r7
 18760 0048 05B0     		add	sp, sp, #20
 18761              		@ sp needed
 18762 004a 90BD     		pop	{r4, r7, pc}
 18763              		.cfi_endproc
 18764              	.LFE4386:
 18766              		.weak	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_
 18767              		.thumb_set _ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_S1_S1
 18768              		.section	.text._ZNSt14__array_traitsIhLj255EE6_S_refERA255_Khj,"axG",%progbits,_ZNSt14__array_trai
 18769              		.align	1
 18770              		.weak	_ZNSt14__array_traitsIhLj255EE6_S_refERA255_Khj
 18771              		.syntax unified
 18772              		.code	16
 18773              		.thumb_func
 18774              		.fpu softvfp
 18776              	_ZNSt14__array_traitsIhLj255EE6_S_refERA255_Khj:
 18777              	.LFB4388:
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_cast<_Tp&>(__t[__n]); }
 18778              		.loc 27 55 0
 18779              		.cfi_startproc
 18780              		@ args = 0, pretend = 0, frame = 8
 18781              		@ frame_needed = 1, uses_anonymous_args = 0
 18782 0000 80B5     		push	{r7, lr}
 18783              	.LCFI962:
 18784              		.cfi_def_cfa_offset 8
 18785              		.cfi_offset 7, -8
 18786              		.cfi_offset 14, -4
 18787 0002 82B0     		sub	sp, sp, #8
 18788              	.LCFI963:
 18789              		.cfi_def_cfa_offset 16
 18790 0004 00AF     		add	r7, sp, #0
 18791              	.LCFI964:
 18792              		.cfi_def_cfa_register 7
 18793 0006 7860     		str	r0, [r7, #4]
 18794 0008 3960     		str	r1, [r7]
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 18795              		.loc 27 56 0
 18796 000a 7A68     		ldr	r2, [r7, #4]
 18797 000c 3B68     		ldr	r3, [r7]
 18798 000e D318     		adds	r3, r2, r3
 18799 0010 1800     		movs	r0, r3
 18800 0012 BD46     		mov	sp, r7
 18801 0014 02B0     		add	sp, sp, #8
 18802              		@ sp needed
 18803 0016 80BD     		pop	{r7, pc}
 18804              		.cfi_endproc
 18805              	.LFE4388:
 18807              		.section	.text._ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2_EvEEOT_DpOT0_,"axG",%progbits,_ZNSt11_Tuple_im
 18808              		.align	1
 18809              		.weak	_ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2_EvEEOT_DpOT0_
ARM GAS  /tmp/ccSySGVh.s 			page 429


 18810              		.syntax unified
 18811              		.code	16
 18812              		.thumb_func
 18813              		.fpu softvfp
 18815              	_ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2_EvEEOT_DpOT0_:
 18816              	.LFB4390:
 216:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::forward<_UTail>(__tail)...),
 18817              		.loc 20 216 0
 18818              		.cfi_startproc
 18819              		@ args = 0, pretend = 0, frame = 16
 18820              		@ frame_needed = 1, uses_anonymous_args = 0
 18821 0000 90B5     		push	{r4, r7, lr}
 18822              	.LCFI965:
 18823              		.cfi_def_cfa_offset 12
 18824              		.cfi_offset 4, -12
 18825              		.cfi_offset 7, -8
 18826              		.cfi_offset 14, -4
 18827 0002 85B0     		sub	sp, sp, #20
 18828              	.LCFI966:
 18829              		.cfi_def_cfa_offset 32
 18830 0004 00AF     		add	r7, sp, #0
 18831              	.LCFI967:
 18832              		.cfi_def_cfa_register 7
 18833 0006 F860     		str	r0, [r7, #12]
 18834 0008 B960     		str	r1, [r7, #8]
 18835 000a 7A60     		str	r2, [r7, #4]
 18836              	.LBB34:
 218:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 18837              		.loc 20 218 0
 18838 000c FC68     		ldr	r4, [r7, #12]
 18839 000e 7B68     		ldr	r3, [r7, #4]
 18840 0010 1800     		movs	r0, r3
 18841 0012 FFF7FEFF 		bl	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
 18842 0016 0300     		movs	r3, r0
 18843 0018 1900     		movs	r1, r3
 18844 001a 2000     		movs	r0, r4
 18845 001c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_
 18846 0020 FB68     		ldr	r3, [r7, #12]
 18847 0022 5C1C     		adds	r4, r3, #1
 18848 0024 BB68     		ldr	r3, [r7, #8]
 18849 0026 1800     		movs	r0, r3
 18850 0028 FFF7FEFF 		bl	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
 18851 002c 0300     		movs	r3, r0
 18852 002e 1900     		movs	r1, r3
 18853 0030 2000     		movs	r0, r4
 18854 0032 FFF7FEFF 		bl	_ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_
 18855              	.LBE34:
 18856 0036 FB68     		ldr	r3, [r7, #12]
 18857 0038 1800     		movs	r0, r3
 18858 003a BD46     		mov	sp, r7
 18859 003c 05B0     		add	sp, sp, #20
 18860              		@ sp needed
 18861 003e 90BD     		pop	{r4, r7, pc}
 18862              		.cfi_endproc
 18863              	.LFE4390:
 18865              		.weak	_ZNSt11_Tuple_implILj0EJhhEEC1IRhJS2_EvEEOT_DpOT0_
 18866              		.thumb_set _ZNSt11_Tuple_implILj0EJhhEEC1IRhJS2_EvEEOT_DpOT0_,_ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2
ARM GAS  /tmp/ccSySGVh.s 			page 430


 18867              		.section	.text._ZN10Net_bufferILj255EE10from_bytesEhh,"axG",%progbits,_ZN10Net_bufferILj255EE10fro
 18868              		.align	1
 18869              		.weak	_ZN10Net_bufferILj255EE10from_bytesEhh
 18870              		.syntax unified
 18871              		.code	16
 18872              		.thumb_func
 18873              		.fpu softvfp
 18875              	_ZN10Net_bufferILj255EE10from_bytesEhh:
 18876              	.LFB4393:
  58:mculib3/src/net_buffer.h ****     auto from_bytes (uint8_t v1, uint8_t v2)
 18877              		.loc 22 58 0
 18878              		.cfi_startproc
 18879              		@ args = 0, pretend = 0, frame = 16
 18880              		@ frame_needed = 1, uses_anonymous_args = 0
 18881 0000 80B5     		push	{r7, lr}
 18882              	.LCFI968:
 18883              		.cfi_def_cfa_offset 8
 18884              		.cfi_offset 7, -8
 18885              		.cfi_offset 14, -4
 18886 0002 84B0     		sub	sp, sp, #16
 18887              	.LCFI969:
 18888              		.cfi_def_cfa_offset 24
 18889 0004 00AF     		add	r7, sp, #0
 18890              	.LCFI970:
 18891              		.cfi_def_cfa_register 7
 18892 0006 7860     		str	r0, [r7, #4]
 18893 0008 0800     		movs	r0, r1
 18894 000a 1100     		movs	r1, r2
 18895 000c FB1C     		adds	r3, r7, #3
 18896 000e 021C     		adds	r2, r0, #0
 18897 0010 1A70     		strb	r2, [r3]
 18898 0012 BB1C     		adds	r3, r7, #2
 18899 0014 0A1C     		adds	r2, r1, #0
 18900 0016 1A70     		strb	r2, [r3]
  64:mculib3/src/net_buffer.h ****         u.d8 = {v2, v1};
 18901              		.loc 22 64 0
 18902 0018 0C21     		movs	r1, #12
 18903 001a 7B18     		adds	r3, r7, r1
 18904 001c BA1C     		adds	r2, r7, #2
 18905 001e 1278     		ldrb	r2, [r2]
 18906 0020 1A70     		strb	r2, [r3]
 18907 0022 7B18     		adds	r3, r7, r1
 18908 0024 FA1C     		adds	r2, r7, #3
 18909 0026 1278     		ldrb	r2, [r2]
 18910 0028 5A70     		strb	r2, [r3, #1]
  65:mculib3/src/net_buffer.h ****         return u.d16;
 18911              		.loc 22 65 0
 18912 002a 7B18     		adds	r3, r7, r1
 18913 002c 1B88     		ldrh	r3, [r3]
  66:mculib3/src/net_buffer.h ****     }
 18914              		.loc 22 66 0
 18915 002e 1800     		movs	r0, r3
 18916 0030 BD46     		mov	sp, r7
 18917 0032 04B0     		add	sp, sp, #16
 18918              		@ sp needed
 18919 0034 80BD     		pop	{r7, pc}
 18920              		.cfi_endproc
ARM GAS  /tmp/ccSySGVh.s 			page 431


 18921              	.LFE4393:
 18923              		.section	.text._ZN10Net_bufferILj255EErsERt,"axG",%progbits,_ZN10Net_bufferILj255EErsERt,comdat
 18924              		.align	1
 18925              		.weak	_ZN10Net_bufferILj255EErsERt
 18926              		.syntax unified
 18927              		.code	16
 18928              		.thumb_func
 18929              		.fpu softvfp
 18931              	_ZN10Net_bufferILj255EErsERt:
 18932              	.LFB4392:
 118:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint16_t& v)
 18933              		.loc 22 118 0
 18934              		.cfi_startproc
 18935              		@ args = 0, pretend = 0, frame = 16
 18936              		@ frame_needed = 1, uses_anonymous_args = 0
 18937 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 18938              	.LCFI971:
 18939              		.cfi_def_cfa_offset 20
 18940              		.cfi_offset 4, -20
 18941              		.cfi_offset 5, -16
 18942              		.cfi_offset 6, -12
 18943              		.cfi_offset 7, -8
 18944              		.cfi_offset 14, -4
 18945 0002 85B0     		sub	sp, sp, #20
 18946              	.LCFI972:
 18947              		.cfi_def_cfa_offset 40
 18948 0004 00AF     		add	r7, sp, #0
 18949              	.LCFI973:
 18950              		.cfi_def_cfa_register 7
 18951 0006 7860     		str	r0, [r7, #4]
 18952 0008 3960     		str	r1, [r7]
 18953              	.LBB35:
 120:mculib3/src/net_buffer.h ****     if (end_i > begin_i + 1) {
 18954              		.loc 22 120 0
 18955 000a 7A68     		ldr	r2, [r7, #4]
 18956 000c 8223     		movs	r3, #130
 18957 000e 5B00     		lsls	r3, r3, #1
 18958 0010 D258     		ldr	r2, [r2, r3]
 18959 0012 7968     		ldr	r1, [r7, #4]
 18960 0014 8023     		movs	r3, #128
 18961 0016 5B00     		lsls	r3, r3, #1
 18962 0018 CB58     		ldr	r3, [r1, r3]
 18963 001a 0133     		adds	r3, r3, #1
 18964 001c 9A42     		cmp	r2, r3
 18965 001e 1CD9     		bls	.L890
 18966              	.LBB36:
 121:mculib3/src/net_buffer.h ****         auto _1 = pop_front();
 18967              		.loc 22 121 0
 18968 0020 0F25     		movs	r5, #15
 18969 0022 7C19     		adds	r4, r7, r5
 18970 0024 7B68     		ldr	r3, [r7, #4]
 18971 0026 1800     		movs	r0, r3
 18972 0028 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE9pop_frontEv
 18973 002c 0300     		movs	r3, r0
 18974 002e 2370     		strb	r3, [r4]
 122:mculib3/src/net_buffer.h ****         auto _2 = pop_front();
 18975              		.loc 22 122 0
ARM GAS  /tmp/ccSySGVh.s 			page 432


 18976 0030 0E26     		movs	r6, #14
 18977 0032 BC19     		adds	r4, r7, r6
 18978 0034 7B68     		ldr	r3, [r7, #4]
 18979 0036 1800     		movs	r0, r3
 18980 0038 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE9pop_frontEv
 18981 003c 0300     		movs	r3, r0
 18982 003e 2370     		strb	r3, [r4]
 123:mculib3/src/net_buffer.h ****         v = from_bytes (_1, _2);
 18983              		.loc 22 123 0
 18984 0040 BB19     		adds	r3, r7, r6
 18985 0042 1A78     		ldrb	r2, [r3]
 18986 0044 7B19     		adds	r3, r7, r5
 18987 0046 1978     		ldrb	r1, [r3]
 18988 0048 7B68     		ldr	r3, [r7, #4]
 18989 004a 1800     		movs	r0, r3
 18990 004c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE10from_bytesEhh
 18991 0050 0300     		movs	r3, r0
 18992 0052 1A00     		movs	r2, r3
 18993 0054 3B68     		ldr	r3, [r7]
 18994 0056 1A80     		strh	r2, [r3]
 18995              	.LBE36:
 18996 0058 02E0     		b	.L891
 18997              	.L890:
 125:mculib3/src/net_buffer.h ****         v = 0;
 18998              		.loc 22 125 0
 18999 005a 3B68     		ldr	r3, [r7]
 19000 005c 0022     		movs	r2, #0
 19001 005e 1A80     		strh	r2, [r3]
 19002              	.L891:
 19003              	.LBE35:
 128:mculib3/src/net_buffer.h ****     return *this;
 19004              		.loc 22 128 0
 19005 0060 7B68     		ldr	r3, [r7, #4]
 129:mculib3/src/net_buffer.h **** }
 19006              		.loc 22 129 0
 19007 0062 1800     		movs	r0, r3
 19008 0064 BD46     		mov	sp, r7
 19009 0066 05B0     		add	sp, sp, #20
 19010              		@ sp needed
 19011 0068 F0BD     		pop	{r4, r5, r6, r7, pc}
 19012              		.cfi_endproc
 19013              	.LFE4392:
 19015              		.section	.text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_,"axG",%pr
 19016              		.align	1
 19017              		.weak	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_
 19018              		.syntax unified
 19019              		.code	16
 19020              		.thumb_func
 19021              		.fpu softvfp
 19023              	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_:
 19024              	.LFB4441:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 19025              		.loc 20 210 0
 19026              		.cfi_startproc
 19027              		@ args = 16, pretend = 0, frame = 16
 19028              		@ frame_needed = 1, uses_anonymous_args = 0
 19029 0000 90B5     		push	{r4, r7, lr}
ARM GAS  /tmp/ccSySGVh.s 			page 433


 19030              	.LCFI974:
 19031              		.cfi_def_cfa_offset 12
 19032              		.cfi_offset 4, -12
 19033              		.cfi_offset 7, -8
 19034              		.cfi_offset 14, -4
 19035 0002 89B0     		sub	sp, sp, #36
 19036              	.LCFI975:
 19037              		.cfi_def_cfa_offset 48
 19038 0004 04AF     		add	r7, sp, #16
 19039              	.LCFI976:
 19040              		.cfi_def_cfa 7, 32
 19041 0006 F860     		str	r0, [r7, #12]
 19042 0008 B960     		str	r1, [r7, #8]
 19043 000a 7A60     		str	r2, [r7, #4]
 19044 000c 3B60     		str	r3, [r7]
 19045              	.LBB37:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19046              		.loc 20 211 0
 19047 000e F868     		ldr	r0, [r7, #12]
 19048 0010 3C6A     		ldr	r4, [r7, #32]
 19049 0012 3A68     		ldr	r2, [r7]
 19050 0014 7968     		ldr	r1, [r7, #4]
 19051 0016 FB6A     		ldr	r3, [r7, #44]
 19052 0018 0293     		str	r3, [sp, #8]
 19053 001a BB6A     		ldr	r3, [r7, #40]
 19054 001c 0193     		str	r3, [sp, #4]
 19055 001e 7B6A     		ldr	r3, [r7, #36]
 19056 0020 0093     		str	r3, [sp]
 19057 0022 2300     		movs	r3, r4
 19058 0024 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_
 19059 0028 FB68     		ldr	r3, [r7, #12]
 19060 002a 1833     		adds	r3, r3, #24
 19061 002c BA68     		ldr	r2, [r7, #8]
 19062 002e 1100     		movs	r1, r2
 19063 0030 1800     		movs	r0, r3
 19064 0032 FFF7FEFF 		bl	_ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_
 19065              	.LBE37:
 19066 0036 FB68     		ldr	r3, [r7, #12]
 19067 0038 1800     		movs	r0, r3
 19068 003a BD46     		mov	sp, r7
 19069 003c 05B0     		add	sp, sp, #20
 19070              		@ sp needed
 19071 003e 90BD     		pop	{r4, r7, pc}
 19072              		.cfi_endproc
 19073              	.LFE4441:
 19075              		.weak	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_
 19076              		.thumb_set _ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_,_ZNSt11_Tuple
 19077              		.section	.text._ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_,"axG",%progbits,_ZNSt10_Head_baseILj0ER3PinL
 19078              		.align	1
 19079              		.weak	_ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_
 19080              		.syntax unified
 19081              		.code	16
 19082              		.thumb_func
 19083              		.fpu softvfp
 19085              	_ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_:
 19086              	.LFB4444:
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
ARM GAS  /tmp/ccSySGVh.s 			page 434


 19087              		.loc 20 125 0
 19088              		.cfi_startproc
 19089              		@ args = 0, pretend = 0, frame = 8
 19090              		@ frame_needed = 1, uses_anonymous_args = 0
 19091 0000 80B5     		push	{r7, lr}
 19092              	.LCFI977:
 19093              		.cfi_def_cfa_offset 8
 19094              		.cfi_offset 7, -8
 19095              		.cfi_offset 14, -4
 19096 0002 82B0     		sub	sp, sp, #8
 19097              	.LCFI978:
 19098              		.cfi_def_cfa_offset 16
 19099 0004 00AF     		add	r7, sp, #0
 19100              	.LCFI979:
 19101              		.cfi_def_cfa_register 7
 19102 0006 7860     		str	r0, [r7, #4]
 19103 0008 3960     		str	r1, [r7]
 19104              	.LBB38:
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19105              		.loc 20 126 0
 19106 000a 7B68     		ldr	r3, [r7, #4]
 19107 000c 3A68     		ldr	r2, [r7]
 19108 000e 1A60     		str	r2, [r3]
 19109              	.LBE38:
 19110 0010 7B68     		ldr	r3, [r7, #4]
 19111 0012 1800     		movs	r0, r3
 19112 0014 BD46     		mov	sp, r7
 19113 0016 02B0     		add	sp, sp, #8
 19114              		@ sp needed
 19115 0018 80BD     		pop	{r7, pc}
 19116              		.cfi_endproc
 19117              	.LFE4444:
 19119              		.weak	_ZNSt10_Head_baseILj0ER3PinLb0EEC1ES1_
 19120              		.thumb_set _ZNSt10_Head_baseILj0ER3PinLb0EEC1ES1_,_ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_
 19121              		.section	.text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_S
 19122              		.align	1
 19123              		.weak	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_S1_
 19124              		.syntax unified
 19125              		.code	16
 19126              		.thumb_func
 19127              		.fpu softvfp
 19129              	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_S1_:
 19130              	.LFB4447:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 19131              		.loc 20 210 0
 19132              		.cfi_startproc
 19133              		@ args = 24, pretend = 0, frame = 16
 19134              		@ frame_needed = 1, uses_anonymous_args = 0
 19135 0000 90B5     		push	{r4, r7, lr}
 19136              	.LCFI980:
 19137              		.cfi_def_cfa_offset 12
 19138              		.cfi_offset 4, -12
 19139              		.cfi_offset 7, -8
 19140              		.cfi_offset 14, -4
 19141 0002 8BB0     		sub	sp, sp, #44
 19142              	.LCFI981:
 19143              		.cfi_def_cfa_offset 56
ARM GAS  /tmp/ccSySGVh.s 			page 435


 19144 0004 06AF     		add	r7, sp, #24
 19145              	.LCFI982:
 19146              		.cfi_def_cfa 7, 32
 19147 0006 F860     		str	r0, [r7, #12]
 19148 0008 B960     		str	r1, [r7, #8]
 19149 000a 7A60     		str	r2, [r7, #4]
 19150 000c 3B60     		str	r3, [r7]
 19151              	.LBB39:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19152              		.loc 20 211 0
 19153 000e F868     		ldr	r0, [r7, #12]
 19154 0010 3C6A     		ldr	r4, [r7, #32]
 19155 0012 3A68     		ldr	r2, [r7]
 19156 0014 7968     		ldr	r1, [r7, #4]
 19157 0016 7B6B     		ldr	r3, [r7, #52]
 19158 0018 0493     		str	r3, [sp, #16]
 19159 001a 3B6B     		ldr	r3, [r7, #48]
 19160 001c 0393     		str	r3, [sp, #12]
 19161 001e FB6A     		ldr	r3, [r7, #44]
 19162 0020 0293     		str	r3, [sp, #8]
 19163 0022 BB6A     		ldr	r3, [r7, #40]
 19164 0024 0193     		str	r3, [sp, #4]
 19165 0026 7B6A     		ldr	r3, [r7, #36]
 19166 0028 0093     		str	r3, [sp]
 19167 002a 2300     		movs	r3, r4
 19168 002c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_
 19169 0030 FB68     		ldr	r3, [r7, #12]
 19170 0032 2033     		adds	r3, r3, #32
 19171 0034 BA68     		ldr	r2, [r7, #8]
 19172 0036 1100     		movs	r1, r2
 19173 0038 1800     		movs	r0, r3
 19174 003a FFF7FEFF 		bl	_ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_
 19175              	.LBE39:
 19176 003e FB68     		ldr	r3, [r7, #12]
 19177 0040 1800     		movs	r0, r3
 19178 0042 BD46     		mov	sp, r7
 19179 0044 05B0     		add	sp, sp, #20
 19180              		@ sp needed
 19181 0046 90BD     		pop	{r4, r7, pc}
 19182              		.cfi_endproc
 19183              	.LFE4447:
 19185              		.weak	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_S1_S1_
 19186              		.thumb_set _ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_S1_S1_,_
 19187              		.section	.text._ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_,"axG",%progbits,_ZNSt11_Tuple_implILj1EJhEEC5
 19188              		.align	1
 19189              		.weak	_ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_
 19190              		.syntax unified
 19191              		.code	16
 19192              		.thumb_func
 19193              		.fpu softvfp
 19195              	_ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_:
 19196              	.LFB4450:
 365:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(std::forward<_UHead>(__head)) { }
 19197              		.loc 20 365 0
 19198              		.cfi_startproc
 19199              		@ args = 0, pretend = 0, frame = 8
 19200              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccSySGVh.s 			page 436


 19201 0000 90B5     		push	{r4, r7, lr}
 19202              	.LCFI983:
 19203              		.cfi_def_cfa_offset 12
 19204              		.cfi_offset 4, -12
 19205              		.cfi_offset 7, -8
 19206              		.cfi_offset 14, -4
 19207 0002 83B0     		sub	sp, sp, #12
 19208              	.LCFI984:
 19209              		.cfi_def_cfa_offset 24
 19210 0004 00AF     		add	r7, sp, #0
 19211              	.LCFI985:
 19212              		.cfi_def_cfa_register 7
 19213 0006 7860     		str	r0, [r7, #4]
 19214 0008 3960     		str	r1, [r7]
 19215              	.LBB40:
 366:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19216              		.loc 20 366 0
 19217 000a 7C68     		ldr	r4, [r7, #4]
 19218 000c 3B68     		ldr	r3, [r7]
 19219 000e 1800     		movs	r0, r3
 19220 0010 FFF7FEFF 		bl	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
 19221 0014 0300     		movs	r3, r0
 19222 0016 1900     		movs	r1, r3
 19223 0018 2000     		movs	r0, r4
 19224 001a FFF7FEFF 		bl	_ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_
 19225              	.LBE40:
 19226 001e 7B68     		ldr	r3, [r7, #4]
 19227 0020 1800     		movs	r0, r3
 19228 0022 BD46     		mov	sp, r7
 19229 0024 03B0     		add	sp, sp, #12
 19230              		@ sp needed
 19231 0026 90BD     		pop	{r4, r7, pc}
 19232              		.cfi_endproc
 19233              	.LFE4450:
 19235              		.weak	_ZNSt11_Tuple_implILj1EJhEEC1IRhEEOT_
 19236              		.thumb_set _ZNSt11_Tuple_implILj1EJhEEC1IRhEEOT_,_ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_
 19237              		.section	.text._ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_,"axG",%progbits,_ZNSt10_Head_baseILj0EhLb0EE
 19238              		.align	1
 19239              		.weak	_ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_
 19240              		.syntax unified
 19241              		.code	16
 19242              		.thumb_func
 19243              		.fpu softvfp
 19245              	_ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_:
 19246              	.LFB4453:
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__h)) { }
 19247              		.loc 20 132 0
 19248              		.cfi_startproc
 19249              		@ args = 0, pretend = 0, frame = 8
 19250              		@ frame_needed = 1, uses_anonymous_args = 0
 19251 0000 80B5     		push	{r7, lr}
 19252              	.LCFI986:
 19253              		.cfi_def_cfa_offset 8
 19254              		.cfi_offset 7, -8
 19255              		.cfi_offset 14, -4
 19256 0002 82B0     		sub	sp, sp, #8
 19257              	.LCFI987:
ARM GAS  /tmp/ccSySGVh.s 			page 437


 19258              		.cfi_def_cfa_offset 16
 19259 0004 00AF     		add	r7, sp, #0
 19260              	.LCFI988:
 19261              		.cfi_def_cfa_register 7
 19262 0006 7860     		str	r0, [r7, #4]
 19263 0008 3960     		str	r1, [r7]
 19264              	.LBB41:
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19265              		.loc 20 133 0
 19266 000a 3B68     		ldr	r3, [r7]
 19267 000c 1800     		movs	r0, r3
 19268 000e FFF7FEFF 		bl	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
 19269 0012 0300     		movs	r3, r0
 19270 0014 1A78     		ldrb	r2, [r3]
 19271 0016 7B68     		ldr	r3, [r7, #4]
 19272 0018 1A70     		strb	r2, [r3]
 19273              	.LBE41:
 19274 001a 7B68     		ldr	r3, [r7, #4]
 19275 001c 1800     		movs	r0, r3
 19276 001e BD46     		mov	sp, r7
 19277 0020 02B0     		add	sp, sp, #8
 19278              		@ sp needed
 19279 0022 80BD     		pop	{r7, pc}
 19280              		.cfi_endproc
 19281              	.LFE4453:
 19283              		.weak	_ZNSt10_Head_baseILj0EhLb0EEC1IRhEEOT_
 19284              		.thumb_set _ZNSt10_Head_baseILj0EhLb0EEC1IRhEEOT_,_ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_
 19285              		.section	.text._ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_,"axG",%progbits
 19286              		.align	1
 19287              		.weak	_ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_
 19288              		.syntax unified
 19289              		.code	16
 19290              		.thumb_func
 19291              		.fpu softvfp
 19293              	_ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_:
 19294              	.LFB4481:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 19295              		.loc 20 210 0
 19296              		.cfi_startproc
 19297              		@ args = 12, pretend = 0, frame = 16
 19298              		@ frame_needed = 1, uses_anonymous_args = 0
 19299 0000 90B5     		push	{r4, r7, lr}
 19300              	.LCFI989:
 19301              		.cfi_def_cfa_offset 12
 19302              		.cfi_offset 4, -12
 19303              		.cfi_offset 7, -8
 19304              		.cfi_offset 14, -4
 19305 0002 87B0     		sub	sp, sp, #28
 19306              	.LCFI990:
 19307              		.cfi_def_cfa_offset 40
 19308 0004 02AF     		add	r7, sp, #8
 19309              	.LCFI991:
 19310              		.cfi_def_cfa 7, 32
 19311 0006 F860     		str	r0, [r7, #12]
 19312 0008 B960     		str	r1, [r7, #8]
 19313 000a 7A60     		str	r2, [r7, #4]
 19314 000c 3B60     		str	r3, [r7]
ARM GAS  /tmp/ccSySGVh.s 			page 438


 19315              	.LBB42:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19316              		.loc 20 211 0
 19317 000e F868     		ldr	r0, [r7, #12]
 19318 0010 3C6A     		ldr	r4, [r7, #32]
 19319 0012 3A68     		ldr	r2, [r7]
 19320 0014 7968     		ldr	r1, [r7, #4]
 19321 0016 BB6A     		ldr	r3, [r7, #40]
 19322 0018 0193     		str	r3, [sp, #4]
 19323 001a 7B6A     		ldr	r3, [r7, #36]
 19324 001c 0093     		str	r3, [sp]
 19325 001e 2300     		movs	r3, r4
 19326 0020 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_
 19327 0024 FB68     		ldr	r3, [r7, #12]
 19328 0026 1433     		adds	r3, r3, #20
 19329 0028 BA68     		ldr	r2, [r7, #8]
 19330 002a 1100     		movs	r1, r2
 19331 002c 1800     		movs	r0, r3
 19332 002e FFF7FEFF 		bl	_ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_
 19333              	.LBE42:
 19334 0032 FB68     		ldr	r3, [r7, #12]
 19335 0034 1800     		movs	r0, r3
 19336 0036 BD46     		mov	sp, r7
 19337 0038 05B0     		add	sp, sp, #20
 19338              		@ sp needed
 19339 003a 90BD     		pop	{r4, r7, pc}
 19340              		.cfi_endproc
 19341              	.LFE4481:
 19343              		.weak	_ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_
 19344              		.thumb_set _ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_,_ZNSt11_Tuple_implI
 19345              		.section	.text._ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_,"axG",%progbits,_ZNSt10_Head_baseILj1ER3PinL
 19346              		.align	1
 19347              		.weak	_ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_
 19348              		.syntax unified
 19349              		.code	16
 19350              		.thumb_func
 19351              		.fpu softvfp
 19353              	_ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_:
 19354              	.LFB4484:
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 19355              		.loc 20 125 0
 19356              		.cfi_startproc
 19357              		@ args = 0, pretend = 0, frame = 8
 19358              		@ frame_needed = 1, uses_anonymous_args = 0
 19359 0000 80B5     		push	{r7, lr}
 19360              	.LCFI992:
 19361              		.cfi_def_cfa_offset 8
 19362              		.cfi_offset 7, -8
 19363              		.cfi_offset 14, -4
 19364 0002 82B0     		sub	sp, sp, #8
 19365              	.LCFI993:
 19366              		.cfi_def_cfa_offset 16
 19367 0004 00AF     		add	r7, sp, #0
 19368              	.LCFI994:
 19369              		.cfi_def_cfa_register 7
 19370 0006 7860     		str	r0, [r7, #4]
 19371 0008 3960     		str	r1, [r7]
ARM GAS  /tmp/ccSySGVh.s 			page 439


 19372              	.LBB43:
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19373              		.loc 20 126 0
 19374 000a 7B68     		ldr	r3, [r7, #4]
 19375 000c 3A68     		ldr	r2, [r7]
 19376 000e 1A60     		str	r2, [r3]
 19377              	.LBE43:
 19378 0010 7B68     		ldr	r3, [r7, #4]
 19379 0012 1800     		movs	r0, r3
 19380 0014 BD46     		mov	sp, r7
 19381 0016 02B0     		add	sp, sp, #8
 19382              		@ sp needed
 19383 0018 80BD     		pop	{r7, pc}
 19384              		.cfi_endproc
 19385              	.LFE4484:
 19387              		.weak	_ZNSt10_Head_baseILj1ER3PinLb0EEC1ES1_
 19388              		.thumb_set _ZNSt10_Head_baseILj1ER3PinLb0EEC1ES1_,_ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_
 19389              		.section	.text._ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_,"ax
 19390              		.align	1
 19391              		.weak	_ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_
 19392              		.syntax unified
 19393              		.code	16
 19394              		.thumb_func
 19395              		.fpu softvfp
 19397              	_ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_:
 19398              	.LFB4487:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 19399              		.loc 20 210 0
 19400              		.cfi_startproc
 19401              		@ args = 20, pretend = 0, frame = 16
 19402              		@ frame_needed = 1, uses_anonymous_args = 0
 19403 0000 90B5     		push	{r4, r7, lr}
 19404              	.LCFI995:
 19405              		.cfi_def_cfa_offset 12
 19406              		.cfi_offset 4, -12
 19407              		.cfi_offset 7, -8
 19408              		.cfi_offset 14, -4
 19409 0002 89B0     		sub	sp, sp, #36
 19410              	.LCFI996:
 19411              		.cfi_def_cfa_offset 48
 19412 0004 04AF     		add	r7, sp, #16
 19413              	.LCFI997:
 19414              		.cfi_def_cfa 7, 32
 19415 0006 F860     		str	r0, [r7, #12]
 19416 0008 B960     		str	r1, [r7, #8]
 19417 000a 7A60     		str	r2, [r7, #4]
 19418 000c 3B60     		str	r3, [r7]
 19419              	.LBB44:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19420              		.loc 20 211 0
 19421 000e F868     		ldr	r0, [r7, #12]
 19422 0010 3C6A     		ldr	r4, [r7, #32]
 19423 0012 3A68     		ldr	r2, [r7]
 19424 0014 7968     		ldr	r1, [r7, #4]
 19425 0016 3B6B     		ldr	r3, [r7, #48]
 19426 0018 0393     		str	r3, [sp, #12]
 19427 001a FB6A     		ldr	r3, [r7, #44]
ARM GAS  /tmp/ccSySGVh.s 			page 440


 19428 001c 0293     		str	r3, [sp, #8]
 19429 001e BB6A     		ldr	r3, [r7, #40]
 19430 0020 0193     		str	r3, [sp, #4]
 19431 0022 7B6A     		ldr	r3, [r7, #36]
 19432 0024 0093     		str	r3, [sp]
 19433 0026 2300     		movs	r3, r4
 19434 0028 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_
 19435 002c FB68     		ldr	r3, [r7, #12]
 19436 002e 1C33     		adds	r3, r3, #28
 19437 0030 BA68     		ldr	r2, [r7, #8]
 19438 0032 1100     		movs	r1, r2
 19439 0034 1800     		movs	r0, r3
 19440 0036 FFF7FEFF 		bl	_ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_
 19441              	.LBE44:
 19442 003a FB68     		ldr	r3, [r7, #12]
 19443 003c 1800     		movs	r0, r3
 19444 003e BD46     		mov	sp, r7
 19445 0040 05B0     		add	sp, sp, #20
 19446              		@ sp needed
 19447 0042 90BD     		pop	{r4, r7, pc}
 19448              		.cfi_endproc
 19449              	.LFE4487:
 19451              		.weak	_ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_S1_
 19452              		.thumb_set _ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_S1_,_ZNSt11
 19453              		.section	.text._ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_,"axG",%progbits,_ZNSt10_Head_baseILj1EhLb0EE
 19454              		.align	1
 19455              		.weak	_ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_
 19456              		.syntax unified
 19457              		.code	16
 19458              		.thumb_func
 19459              		.fpu softvfp
 19461              	_ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_:
 19462              	.LFB4490:
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__h)) { }
 19463              		.loc 20 132 0
 19464              		.cfi_startproc
 19465              		@ args = 0, pretend = 0, frame = 8
 19466              		@ frame_needed = 1, uses_anonymous_args = 0
 19467 0000 80B5     		push	{r7, lr}
 19468              	.LCFI998:
 19469              		.cfi_def_cfa_offset 8
 19470              		.cfi_offset 7, -8
 19471              		.cfi_offset 14, -4
 19472 0002 82B0     		sub	sp, sp, #8
 19473              	.LCFI999:
 19474              		.cfi_def_cfa_offset 16
 19475 0004 00AF     		add	r7, sp, #0
 19476              	.LCFI1000:
 19477              		.cfi_def_cfa_register 7
 19478 0006 7860     		str	r0, [r7, #4]
 19479 0008 3960     		str	r1, [r7]
 19480              	.LBB45:
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19481              		.loc 20 133 0
 19482 000a 3B68     		ldr	r3, [r7]
 19483 000c 1800     		movs	r0, r3
 19484 000e FFF7FEFF 		bl	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
ARM GAS  /tmp/ccSySGVh.s 			page 441


 19485 0012 0300     		movs	r3, r0
 19486 0014 1A78     		ldrb	r2, [r3]
 19487 0016 7B68     		ldr	r3, [r7, #4]
 19488 0018 1A70     		strb	r2, [r3]
 19489              	.LBE45:
 19490 001a 7B68     		ldr	r3, [r7, #4]
 19491 001c 1800     		movs	r0, r3
 19492 001e BD46     		mov	sp, r7
 19493 0020 02B0     		add	sp, sp, #8
 19494              		@ sp needed
 19495 0022 80BD     		pop	{r7, pc}
 19496              		.cfi_endproc
 19497              	.LFE4490:
 19499              		.weak	_ZNSt10_Head_baseILj1EhLb0EEC1IRhEEOT_
 19500              		.thumb_set _ZNSt10_Head_baseILj1EhLb0EEC1IRhEEOT_,_ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_
 19501              		.section	.text._ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_,"axG",%progbits,_ZNSt
 19502              		.align	1
 19503              		.weak	_ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_
 19504              		.syntax unified
 19505              		.code	16
 19506              		.thumb_func
 19507              		.fpu softvfp
 19509              	_ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_:
 19510              	.LFB4507:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 19511              		.loc 20 210 0
 19512              		.cfi_startproc
 19513              		@ args = 8, pretend = 0, frame = 16
 19514              		@ frame_needed = 1, uses_anonymous_args = 0
 19515 0000 90B5     		push	{r4, r7, lr}
 19516              	.LCFI1001:
 19517              		.cfi_def_cfa_offset 12
 19518              		.cfi_offset 4, -12
 19519              		.cfi_offset 7, -8
 19520              		.cfi_offset 14, -4
 19521 0002 87B0     		sub	sp, sp, #28
 19522              	.LCFI1002:
 19523              		.cfi_def_cfa_offset 40
 19524 0004 02AF     		add	r7, sp, #8
 19525              	.LCFI1003:
 19526              		.cfi_def_cfa 7, 32
 19527 0006 F860     		str	r0, [r7, #12]
 19528 0008 B960     		str	r1, [r7, #8]
 19529 000a 7A60     		str	r2, [r7, #4]
 19530 000c 3B60     		str	r3, [r7]
 19531              	.LBB46:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19532              		.loc 20 211 0
 19533 000e F868     		ldr	r0, [r7, #12]
 19534 0010 3C6A     		ldr	r4, [r7, #32]
 19535 0012 3A68     		ldr	r2, [r7]
 19536 0014 7968     		ldr	r1, [r7, #4]
 19537 0016 7B6A     		ldr	r3, [r7, #36]
 19538 0018 0093     		str	r3, [sp]
 19539 001a 2300     		movs	r3, r4
 19540 001c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_
 19541 0020 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccSySGVh.s 			page 442


 19542 0022 1033     		adds	r3, r3, #16
 19543 0024 BA68     		ldr	r2, [r7, #8]
 19544 0026 1100     		movs	r1, r2
 19545 0028 1800     		movs	r0, r3
 19546 002a FFF7FEFF 		bl	_ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_
 19547              	.LBE46:
 19548 002e FB68     		ldr	r3, [r7, #12]
 19549 0030 1800     		movs	r0, r3
 19550 0032 BD46     		mov	sp, r7
 19551 0034 05B0     		add	sp, sp, #20
 19552              		@ sp needed
 19553 0036 90BD     		pop	{r4, r7, pc}
 19554              		.cfi_endproc
 19555              	.LFE4507:
 19557              		.weak	_ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_
 19558              		.thumb_set _ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_,_ZNSt11_Tuple_implILj3EJR
 19559              		.section	.text._ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_,"axG",%progbits,_ZNSt10_Head_baseILj2ER3PinL
 19560              		.align	1
 19561              		.weak	_ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_
 19562              		.syntax unified
 19563              		.code	16
 19564              		.thumb_func
 19565              		.fpu softvfp
 19567              	_ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_:
 19568              	.LFB4510:
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 19569              		.loc 20 125 0
 19570              		.cfi_startproc
 19571              		@ args = 0, pretend = 0, frame = 8
 19572              		@ frame_needed = 1, uses_anonymous_args = 0
 19573 0000 80B5     		push	{r7, lr}
 19574              	.LCFI1004:
 19575              		.cfi_def_cfa_offset 8
 19576              		.cfi_offset 7, -8
 19577              		.cfi_offset 14, -4
 19578 0002 82B0     		sub	sp, sp, #8
 19579              	.LCFI1005:
 19580              		.cfi_def_cfa_offset 16
 19581 0004 00AF     		add	r7, sp, #0
 19582              	.LCFI1006:
 19583              		.cfi_def_cfa_register 7
 19584 0006 7860     		str	r0, [r7, #4]
 19585 0008 3960     		str	r1, [r7]
 19586              	.LBB47:
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19587              		.loc 20 126 0
 19588 000a 7B68     		ldr	r3, [r7, #4]
 19589 000c 3A68     		ldr	r2, [r7]
 19590 000e 1A60     		str	r2, [r3]
 19591              	.LBE47:
 19592 0010 7B68     		ldr	r3, [r7, #4]
 19593 0012 1800     		movs	r0, r3
 19594 0014 BD46     		mov	sp, r7
 19595 0016 02B0     		add	sp, sp, #8
 19596              		@ sp needed
 19597 0018 80BD     		pop	{r7, pc}
 19598              		.cfi_endproc
ARM GAS  /tmp/ccSySGVh.s 			page 443


 19599              	.LFE4510:
 19601              		.weak	_ZNSt10_Head_baseILj2ER3PinLb0EEC1ES1_
 19602              		.thumb_set _ZNSt10_Head_baseILj2ER3PinLb0EEC1ES1_,_ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_
 19603              		.section	.text._ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_,"axG",%pr
 19604              		.align	1
 19605              		.weak	_ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_
 19606              		.syntax unified
 19607              		.code	16
 19608              		.thumb_func
 19609              		.fpu softvfp
 19611              	_ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_:
 19612              	.LFB4513:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 19613              		.loc 20 210 0
 19614              		.cfi_startproc
 19615              		@ args = 16, pretend = 0, frame = 16
 19616              		@ frame_needed = 1, uses_anonymous_args = 0
 19617 0000 90B5     		push	{r4, r7, lr}
 19618              	.LCFI1007:
 19619              		.cfi_def_cfa_offset 12
 19620              		.cfi_offset 4, -12
 19621              		.cfi_offset 7, -8
 19622              		.cfi_offset 14, -4
 19623 0002 89B0     		sub	sp, sp, #36
 19624              	.LCFI1008:
 19625              		.cfi_def_cfa_offset 48
 19626 0004 04AF     		add	r7, sp, #16
 19627              	.LCFI1009:
 19628              		.cfi_def_cfa 7, 32
 19629 0006 F860     		str	r0, [r7, #12]
 19630 0008 B960     		str	r1, [r7, #8]
 19631 000a 7A60     		str	r2, [r7, #4]
 19632 000c 3B60     		str	r3, [r7]
 19633              	.LBB48:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19634              		.loc 20 211 0
 19635 000e F868     		ldr	r0, [r7, #12]
 19636 0010 3C6A     		ldr	r4, [r7, #32]
 19637 0012 3A68     		ldr	r2, [r7]
 19638 0014 7968     		ldr	r1, [r7, #4]
 19639 0016 FB6A     		ldr	r3, [r7, #44]
 19640 0018 0293     		str	r3, [sp, #8]
 19641 001a BB6A     		ldr	r3, [r7, #40]
 19642 001c 0193     		str	r3, [sp, #4]
 19643 001e 7B6A     		ldr	r3, [r7, #36]
 19644 0020 0093     		str	r3, [sp]
 19645 0022 2300     		movs	r3, r4
 19646 0024 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_
 19647 0028 FB68     		ldr	r3, [r7, #12]
 19648 002a 1833     		adds	r3, r3, #24
 19649 002c BA68     		ldr	r2, [r7, #8]
 19650 002e 1100     		movs	r1, r2
 19651 0030 1800     		movs	r0, r3
 19652 0032 FFF7FEFF 		bl	_ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_
 19653              	.LBE48:
 19654 0036 FB68     		ldr	r3, [r7, #12]
 19655 0038 1800     		movs	r0, r3
ARM GAS  /tmp/ccSySGVh.s 			page 444


 19656 003a BD46     		mov	sp, r7
 19657 003c 05B0     		add	sp, sp, #20
 19658              		@ sp needed
 19659 003e 90BD     		pop	{r4, r7, pc}
 19660              		.cfi_endproc
 19661              	.LFE4513:
 19663              		.weak	_ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_
 19664              		.thumb_set _ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_,_ZNSt11_Tuple
 19665              		.section	.text._ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_,"axG",%progbits,_ZNSt11_Tup
 19666              		.align	1
 19667              		.weak	_ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_
 19668              		.syntax unified
 19669              		.code	16
 19670              		.thumb_func
 19671              		.fpu softvfp
 19673              	_ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_:
 19674              	.LFB4519:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 19675              		.loc 20 210 0
 19676              		.cfi_startproc
 19677              		@ args = 4, pretend = 0, frame = 16
 19678              		@ frame_needed = 1, uses_anonymous_args = 0
 19679 0000 80B5     		push	{r7, lr}
 19680              	.LCFI1010:
 19681              		.cfi_def_cfa_offset 8
 19682              		.cfi_offset 7, -8
 19683              		.cfi_offset 14, -4
 19684 0002 84B0     		sub	sp, sp, #16
 19685              	.LCFI1011:
 19686              		.cfi_def_cfa_offset 24
 19687 0004 00AF     		add	r7, sp, #0
 19688              	.LCFI1012:
 19689              		.cfi_def_cfa_register 7
 19690 0006 F860     		str	r0, [r7, #12]
 19691 0008 B960     		str	r1, [r7, #8]
 19692 000a 7A60     		str	r2, [r7, #4]
 19693 000c 3B60     		str	r3, [r7]
 19694              	.LBB49:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19695              		.loc 20 211 0
 19696 000e F868     		ldr	r0, [r7, #12]
 19697 0010 BB69     		ldr	r3, [r7, #24]
 19698 0012 3A68     		ldr	r2, [r7]
 19699 0014 7968     		ldr	r1, [r7, #4]
 19700 0016 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj5EJR3PinS1_S1_EEC2ES1_S1_S1_
 19701 001a FB68     		ldr	r3, [r7, #12]
 19702 001c 0C33     		adds	r3, r3, #12
 19703 001e BA68     		ldr	r2, [r7, #8]
 19704 0020 1100     		movs	r1, r2
 19705 0022 1800     		movs	r0, r3
 19706 0024 FFF7FEFF 		bl	_ZNSt10_Head_baseILj4ER3PinLb0EEC2ES1_
 19707              	.LBE49:
 19708 0028 FB68     		ldr	r3, [r7, #12]
 19709 002a 1800     		movs	r0, r3
 19710 002c BD46     		mov	sp, r7
 19711 002e 04B0     		add	sp, sp, #16
 19712              		@ sp needed
ARM GAS  /tmp/ccSySGVh.s 			page 445


 19713 0030 80BD     		pop	{r7, pc}
 19714              		.cfi_endproc
 19715              	.LFE4519:
 19717              		.weak	_ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EEC1ES1_S1_S1_S1_
 19718              		.thumb_set _ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EEC1ES1_S1_S1_S1_,_ZNSt11_Tuple_implILj4EJR3PinS1
 19719              		.section	.text._ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_,"axG",%progbits,_ZNSt10_Head_baseILj3ER3PinL
 19720              		.align	1
 19721              		.weak	_ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_
 19722              		.syntax unified
 19723              		.code	16
 19724              		.thumb_func
 19725              		.fpu softvfp
 19727              	_ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_:
 19728              	.LFB4522:
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 19729              		.loc 20 125 0
 19730              		.cfi_startproc
 19731              		@ args = 0, pretend = 0, frame = 8
 19732              		@ frame_needed = 1, uses_anonymous_args = 0
 19733 0000 80B5     		push	{r7, lr}
 19734              	.LCFI1013:
 19735              		.cfi_def_cfa_offset 8
 19736              		.cfi_offset 7, -8
 19737              		.cfi_offset 14, -4
 19738 0002 82B0     		sub	sp, sp, #8
 19739              	.LCFI1014:
 19740              		.cfi_def_cfa_offset 16
 19741 0004 00AF     		add	r7, sp, #0
 19742              	.LCFI1015:
 19743              		.cfi_def_cfa_register 7
 19744 0006 7860     		str	r0, [r7, #4]
 19745 0008 3960     		str	r1, [r7]
 19746              	.LBB50:
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19747              		.loc 20 126 0
 19748 000a 7B68     		ldr	r3, [r7, #4]
 19749 000c 3A68     		ldr	r2, [r7]
 19750 000e 1A60     		str	r2, [r3]
 19751              	.LBE50:
 19752 0010 7B68     		ldr	r3, [r7, #4]
 19753 0012 1800     		movs	r0, r3
 19754 0014 BD46     		mov	sp, r7
 19755 0016 02B0     		add	sp, sp, #8
 19756              		@ sp needed
 19757 0018 80BD     		pop	{r7, pc}
 19758              		.cfi_endproc
 19759              	.LFE4522:
 19761              		.weak	_ZNSt10_Head_baseILj3ER3PinLb0EEC1ES1_
 19762              		.thumb_set _ZNSt10_Head_baseILj3ER3PinLb0EEC1ES1_,_ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_
 19763              		.section	.text._ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_,"axG",%progbits
 19764              		.align	1
 19765              		.weak	_ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_
 19766              		.syntax unified
 19767              		.code	16
 19768              		.thumb_func
 19769              		.fpu softvfp
 19771              	_ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_:
ARM GAS  /tmp/ccSySGVh.s 			page 446


 19772              	.LFB4525:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 19773              		.loc 20 210 0
 19774              		.cfi_startproc
 19775              		@ args = 12, pretend = 0, frame = 16
 19776              		@ frame_needed = 1, uses_anonymous_args = 0
 19777 0000 90B5     		push	{r4, r7, lr}
 19778              	.LCFI1016:
 19779              		.cfi_def_cfa_offset 12
 19780              		.cfi_offset 4, -12
 19781              		.cfi_offset 7, -8
 19782              		.cfi_offset 14, -4
 19783 0002 87B0     		sub	sp, sp, #28
 19784              	.LCFI1017:
 19785              		.cfi_def_cfa_offset 40
 19786 0004 02AF     		add	r7, sp, #8
 19787              	.LCFI1018:
 19788              		.cfi_def_cfa 7, 32
 19789 0006 F860     		str	r0, [r7, #12]
 19790 0008 B960     		str	r1, [r7, #8]
 19791 000a 7A60     		str	r2, [r7, #4]
 19792 000c 3B60     		str	r3, [r7]
 19793              	.LBB51:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19794              		.loc 20 211 0
 19795 000e F868     		ldr	r0, [r7, #12]
 19796 0010 3C6A     		ldr	r4, [r7, #32]
 19797 0012 3A68     		ldr	r2, [r7]
 19798 0014 7968     		ldr	r1, [r7, #4]
 19799 0016 BB6A     		ldr	r3, [r7, #40]
 19800 0018 0193     		str	r3, [sp, #4]
 19801 001a 7B6A     		ldr	r3, [r7, #36]
 19802 001c 0093     		str	r3, [sp]
 19803 001e 2300     		movs	r3, r4
 19804 0020 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_
 19805 0024 FB68     		ldr	r3, [r7, #12]
 19806 0026 1433     		adds	r3, r3, #20
 19807 0028 BA68     		ldr	r2, [r7, #8]
 19808 002a 1100     		movs	r1, r2
 19809 002c 1800     		movs	r0, r3
 19810 002e FFF7FEFF 		bl	_ZNSt10_Head_baseILj4ER3PinLb0EEC2ES1_
 19811              	.LBE51:
 19812 0032 FB68     		ldr	r3, [r7, #12]
 19813 0034 1800     		movs	r0, r3
 19814 0036 BD46     		mov	sp, r7
 19815 0038 05B0     		add	sp, sp, #20
 19816              		@ sp needed
 19817 003a 90BD     		pop	{r4, r7, pc}
 19818              		.cfi_endproc
 19819              	.LFE4525:
 19821              		.weak	_ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_
 19822              		.thumb_set _ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_,_ZNSt11_Tuple_implI
 19823              		.section	.text._ZNSt11_Tuple_implILj5EJR3PinS1_S1_EEC2ES1_S1_S1_,"axG",%progbits,_ZNSt11_Tuple_imp
 19824              		.align	1
 19825              		.weak	_ZNSt11_Tuple_implILj5EJR3PinS1_S1_EEC2ES1_S1_S1_
 19826              		.syntax unified
 19827              		.code	16
ARM GAS  /tmp/ccSySGVh.s 			page 447


 19828              		.thumb_func
 19829              		.fpu softvfp
 19831              	_ZNSt11_Tuple_implILj5EJR3PinS1_S1_EEC2ES1_S1_S1_:
 19832              	.LFB4528:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 19833              		.loc 20 210 0
 19834              		.cfi_startproc
 19835              		@ args = 0, pretend = 0, frame = 16
 19836              		@ frame_needed = 1, uses_anonymous_args = 0
 19837 0000 80B5     		push	{r7, lr}
 19838              	.LCFI1019:
 19839              		.cfi_def_cfa_offset 8
 19840              		.cfi_offset 7, -8
 19841              		.cfi_offset 14, -4
 19842 0002 84B0     		sub	sp, sp, #16
 19843              	.LCFI1020:
 19844              		.cfi_def_cfa_offset 24
 19845 0004 00AF     		add	r7, sp, #0
 19846              	.LCFI1021:
 19847              		.cfi_def_cfa_register 7
 19848 0006 F860     		str	r0, [r7, #12]
 19849 0008 B960     		str	r1, [r7, #8]
 19850 000a 7A60     		str	r2, [r7, #4]
 19851 000c 3B60     		str	r3, [r7]
 19852              	.LBB52:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19853              		.loc 20 211 0
 19854 000e FB68     		ldr	r3, [r7, #12]
 19855 0010 3A68     		ldr	r2, [r7]
 19856 0012 7968     		ldr	r1, [r7, #4]
 19857 0014 1800     		movs	r0, r3
 19858 0016 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj6EJR3PinS1_EEC2ES1_S1_
 19859 001a FB68     		ldr	r3, [r7, #12]
 19860 001c 0833     		adds	r3, r3, #8
 19861 001e BA68     		ldr	r2, [r7, #8]
 19862 0020 1100     		movs	r1, r2
 19863 0022 1800     		movs	r0, r3
 19864 0024 FFF7FEFF 		bl	_ZNSt10_Head_baseILj5ER3PinLb0EEC2ES1_
 19865              	.LBE52:
 19866 0028 FB68     		ldr	r3, [r7, #12]
 19867 002a 1800     		movs	r0, r3
 19868 002c BD46     		mov	sp, r7
 19869 002e 04B0     		add	sp, sp, #16
 19870              		@ sp needed
 19871 0030 80BD     		pop	{r7, pc}
 19872              		.cfi_endproc
 19873              	.LFE4528:
 19875              		.weak	_ZNSt11_Tuple_implILj5EJR3PinS1_S1_EEC1ES1_S1_S1_
 19876              		.thumb_set _ZNSt11_Tuple_implILj5EJR3PinS1_S1_EEC1ES1_S1_S1_,_ZNSt11_Tuple_implILj5EJR3PinS1_S1_EE
 19877              		.section	.text._ZNSt10_Head_baseILj4ER3PinLb0EEC2ES1_,"axG",%progbits,_ZNSt10_Head_baseILj4ER3PinL
 19878              		.align	1
 19879              		.weak	_ZNSt10_Head_baseILj4ER3PinLb0EEC2ES1_
 19880              		.syntax unified
 19881              		.code	16
 19882              		.thumb_func
 19883              		.fpu softvfp
 19885              	_ZNSt10_Head_baseILj4ER3PinLb0EEC2ES1_:
ARM GAS  /tmp/ccSySGVh.s 			page 448


 19886              	.LFB4531:
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 19887              		.loc 20 125 0
 19888              		.cfi_startproc
 19889              		@ args = 0, pretend = 0, frame = 8
 19890              		@ frame_needed = 1, uses_anonymous_args = 0
 19891 0000 80B5     		push	{r7, lr}
 19892              	.LCFI1022:
 19893              		.cfi_def_cfa_offset 8
 19894              		.cfi_offset 7, -8
 19895              		.cfi_offset 14, -4
 19896 0002 82B0     		sub	sp, sp, #8
 19897              	.LCFI1023:
 19898              		.cfi_def_cfa_offset 16
 19899 0004 00AF     		add	r7, sp, #0
 19900              	.LCFI1024:
 19901              		.cfi_def_cfa_register 7
 19902 0006 7860     		str	r0, [r7, #4]
 19903 0008 3960     		str	r1, [r7]
 19904              	.LBB53:
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19905              		.loc 20 126 0
 19906 000a 7B68     		ldr	r3, [r7, #4]
 19907 000c 3A68     		ldr	r2, [r7]
 19908 000e 1A60     		str	r2, [r3]
 19909              	.LBE53:
 19910 0010 7B68     		ldr	r3, [r7, #4]
 19911 0012 1800     		movs	r0, r3
 19912 0014 BD46     		mov	sp, r7
 19913 0016 02B0     		add	sp, sp, #8
 19914              		@ sp needed
 19915 0018 80BD     		pop	{r7, pc}
 19916              		.cfi_endproc
 19917              	.LFE4531:
 19919              		.weak	_ZNSt10_Head_baseILj4ER3PinLb0EEC1ES1_
 19920              		.thumb_set _ZNSt10_Head_baseILj4ER3PinLb0EEC1ES1_,_ZNSt10_Head_baseILj4ER3PinLb0EEC2ES1_
 19921              		.section	.text._ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_,"axG",%progbits,_ZNSt
 19922              		.align	1
 19923              		.weak	_ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_
 19924              		.syntax unified
 19925              		.code	16
 19926              		.thumb_func
 19927              		.fpu softvfp
 19929              	_ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_:
 19930              	.LFB4534:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 19931              		.loc 20 210 0
 19932              		.cfi_startproc
 19933              		@ args = 8, pretend = 0, frame = 16
 19934              		@ frame_needed = 1, uses_anonymous_args = 0
 19935 0000 90B5     		push	{r4, r7, lr}
 19936              	.LCFI1025:
 19937              		.cfi_def_cfa_offset 12
 19938              		.cfi_offset 4, -12
 19939              		.cfi_offset 7, -8
 19940              		.cfi_offset 14, -4
 19941 0002 87B0     		sub	sp, sp, #28
ARM GAS  /tmp/ccSySGVh.s 			page 449


 19942              	.LCFI1026:
 19943              		.cfi_def_cfa_offset 40
 19944 0004 02AF     		add	r7, sp, #8
 19945              	.LCFI1027:
 19946              		.cfi_def_cfa 7, 32
 19947 0006 F860     		str	r0, [r7, #12]
 19948 0008 B960     		str	r1, [r7, #8]
 19949 000a 7A60     		str	r2, [r7, #4]
 19950 000c 3B60     		str	r3, [r7]
 19951              	.LBB54:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 19952              		.loc 20 211 0
 19953 000e F868     		ldr	r0, [r7, #12]
 19954 0010 3C6A     		ldr	r4, [r7, #32]
 19955 0012 3A68     		ldr	r2, [r7]
 19956 0014 7968     		ldr	r1, [r7, #4]
 19957 0016 7B6A     		ldr	r3, [r7, #36]
 19958 0018 0093     		str	r3, [sp]
 19959 001a 2300     		movs	r3, r4
 19960 001c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_
 19961 0020 FB68     		ldr	r3, [r7, #12]
 19962 0022 1033     		adds	r3, r3, #16
 19963 0024 BA68     		ldr	r2, [r7, #8]
 19964 0026 1100     		movs	r1, r2
 19965 0028 1800     		movs	r0, r3
 19966 002a FFF7FEFF 		bl	_ZNSt10_Head_baseILj5ER3PinLb0EEC2ES1_
 19967              	.LBE54:
 19968 002e FB68     		ldr	r3, [r7, #12]
 19969 0030 1800     		movs	r0, r3
 19970 0032 BD46     		mov	sp, r7
 19971 0034 05B0     		add	sp, sp, #20
 19972              		@ sp needed
 19973 0036 90BD     		pop	{r4, r7, pc}
 19974              		.cfi_endproc
 19975              	.LFE4534:
 19977              		.weak	_ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_
 19978              		.thumb_set _ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_,_ZNSt11_Tuple_implILj5EJR
 19979              		.section	.text._ZNSt11_Tuple_implILj6EJR3PinS1_EEC2ES1_S1_,"axG",%progbits,_ZNSt11_Tuple_implILj6E
 19980              		.align	1
 19981              		.weak	_ZNSt11_Tuple_implILj6EJR3PinS1_EEC2ES1_S1_
 19982              		.syntax unified
 19983              		.code	16
 19984              		.thumb_func
 19985              		.fpu softvfp
 19987              	_ZNSt11_Tuple_implILj6EJR3PinS1_EEC2ES1_S1_:
 19988              	.LFB4537:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 19989              		.loc 20 210 0
 19990              		.cfi_startproc
 19991              		@ args = 0, pretend = 0, frame = 16
 19992              		@ frame_needed = 1, uses_anonymous_args = 0
 19993 0000 80B5     		push	{r7, lr}
 19994              	.LCFI1028:
 19995              		.cfi_def_cfa_offset 8
 19996              		.cfi_offset 7, -8
 19997              		.cfi_offset 14, -4
 19998 0002 84B0     		sub	sp, sp, #16
ARM GAS  /tmp/ccSySGVh.s 			page 450


 19999              	.LCFI1029:
 20000              		.cfi_def_cfa_offset 24
 20001 0004 00AF     		add	r7, sp, #0
 20002              	.LCFI1030:
 20003              		.cfi_def_cfa_register 7
 20004 0006 F860     		str	r0, [r7, #12]
 20005 0008 B960     		str	r1, [r7, #8]
 20006 000a 7A60     		str	r2, [r7, #4]
 20007              	.LBB55:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 20008              		.loc 20 211 0
 20009 000c FB68     		ldr	r3, [r7, #12]
 20010 000e 7A68     		ldr	r2, [r7, #4]
 20011 0010 1100     		movs	r1, r2
 20012 0012 1800     		movs	r0, r3
 20013 0014 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj7EJR3PinEEC2ES1_
 20014 0018 FB68     		ldr	r3, [r7, #12]
 20015 001a 0433     		adds	r3, r3, #4
 20016 001c BA68     		ldr	r2, [r7, #8]
 20017 001e 1100     		movs	r1, r2
 20018 0020 1800     		movs	r0, r3
 20019 0022 FFF7FEFF 		bl	_ZNSt10_Head_baseILj6ER3PinLb0EEC2ES1_
 20020              	.LBE55:
 20021 0026 FB68     		ldr	r3, [r7, #12]
 20022 0028 1800     		movs	r0, r3
 20023 002a BD46     		mov	sp, r7
 20024 002c 04B0     		add	sp, sp, #16
 20025              		@ sp needed
 20026 002e 80BD     		pop	{r7, pc}
 20027              		.cfi_endproc
 20028              	.LFE4537:
 20030              		.weak	_ZNSt11_Tuple_implILj6EJR3PinS1_EEC1ES1_S1_
 20031              		.thumb_set _ZNSt11_Tuple_implILj6EJR3PinS1_EEC1ES1_S1_,_ZNSt11_Tuple_implILj6EJR3PinS1_EEC2ES1_S1_
 20032              		.section	.text._ZNSt10_Head_baseILj5ER3PinLb0EEC2ES1_,"axG",%progbits,_ZNSt10_Head_baseILj5ER3PinL
 20033              		.align	1
 20034              		.weak	_ZNSt10_Head_baseILj5ER3PinLb0EEC2ES1_
 20035              		.syntax unified
 20036              		.code	16
 20037              		.thumb_func
 20038              		.fpu softvfp
 20040              	_ZNSt10_Head_baseILj5ER3PinLb0EEC2ES1_:
 20041              	.LFB4540:
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 20042              		.loc 20 125 0
 20043              		.cfi_startproc
 20044              		@ args = 0, pretend = 0, frame = 8
 20045              		@ frame_needed = 1, uses_anonymous_args = 0
 20046 0000 80B5     		push	{r7, lr}
 20047              	.LCFI1031:
 20048              		.cfi_def_cfa_offset 8
 20049              		.cfi_offset 7, -8
 20050              		.cfi_offset 14, -4
 20051 0002 82B0     		sub	sp, sp, #8
 20052              	.LCFI1032:
 20053              		.cfi_def_cfa_offset 16
 20054 0004 00AF     		add	r7, sp, #0
 20055              	.LCFI1033:
ARM GAS  /tmp/ccSySGVh.s 			page 451


 20056              		.cfi_def_cfa_register 7
 20057 0006 7860     		str	r0, [r7, #4]
 20058 0008 3960     		str	r1, [r7]
 20059              	.LBB56:
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 20060              		.loc 20 126 0
 20061 000a 7B68     		ldr	r3, [r7, #4]
 20062 000c 3A68     		ldr	r2, [r7]
 20063 000e 1A60     		str	r2, [r3]
 20064              	.LBE56:
 20065 0010 7B68     		ldr	r3, [r7, #4]
 20066 0012 1800     		movs	r0, r3
 20067 0014 BD46     		mov	sp, r7
 20068 0016 02B0     		add	sp, sp, #8
 20069              		@ sp needed
 20070 0018 80BD     		pop	{r7, pc}
 20071              		.cfi_endproc
 20072              	.LFE4540:
 20074              		.weak	_ZNSt10_Head_baseILj5ER3PinLb0EEC1ES1_
 20075              		.thumb_set _ZNSt10_Head_baseILj5ER3PinLb0EEC1ES1_,_ZNSt10_Head_baseILj5ER3PinLb0EEC2ES1_
 20076              		.section	.text._ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_,"axG",%progbits,_ZNSt11_Tup
 20077              		.align	1
 20078              		.weak	_ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_
 20079              		.syntax unified
 20080              		.code	16
 20081              		.thumb_func
 20082              		.fpu softvfp
 20084              	_ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_:
 20085              	.LFB4543:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 20086              		.loc 20 210 0
 20087              		.cfi_startproc
 20088              		@ args = 4, pretend = 0, frame = 16
 20089              		@ frame_needed = 1, uses_anonymous_args = 0
 20090 0000 80B5     		push	{r7, lr}
 20091              	.LCFI1034:
 20092              		.cfi_def_cfa_offset 8
 20093              		.cfi_offset 7, -8
 20094              		.cfi_offset 14, -4
 20095 0002 84B0     		sub	sp, sp, #16
 20096              	.LCFI1035:
 20097              		.cfi_def_cfa_offset 24
 20098 0004 00AF     		add	r7, sp, #0
 20099              	.LCFI1036:
 20100              		.cfi_def_cfa_register 7
 20101 0006 F860     		str	r0, [r7, #12]
 20102 0008 B960     		str	r1, [r7, #8]
 20103 000a 7A60     		str	r2, [r7, #4]
 20104 000c 3B60     		str	r3, [r7]
 20105              	.LBB57:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 20106              		.loc 20 211 0
 20107 000e F868     		ldr	r0, [r7, #12]
 20108 0010 BB69     		ldr	r3, [r7, #24]
 20109 0012 3A68     		ldr	r2, [r7]
 20110 0014 7968     		ldr	r1, [r7, #4]
 20111 0016 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj7EJR3PinS1_S1_EEC2ES1_S1_S1_
ARM GAS  /tmp/ccSySGVh.s 			page 452


 20112 001a FB68     		ldr	r3, [r7, #12]
 20113 001c 0C33     		adds	r3, r3, #12
 20114 001e BA68     		ldr	r2, [r7, #8]
 20115 0020 1100     		movs	r1, r2
 20116 0022 1800     		movs	r0, r3
 20117 0024 FFF7FEFF 		bl	_ZNSt10_Head_baseILj6ER3PinLb0EEC2ES1_
 20118              	.LBE57:
 20119 0028 FB68     		ldr	r3, [r7, #12]
 20120 002a 1800     		movs	r0, r3
 20121 002c BD46     		mov	sp, r7
 20122 002e 04B0     		add	sp, sp, #16
 20123              		@ sp needed
 20124 0030 80BD     		pop	{r7, pc}
 20125              		.cfi_endproc
 20126              	.LFE4543:
 20128              		.weak	_ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EEC1ES1_S1_S1_S1_
 20129              		.thumb_set _ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EEC1ES1_S1_S1_S1_,_ZNSt11_Tuple_implILj6EJR3PinS1
 20130              		.section	.text._ZNSt11_Tuple_implILj7EJR3PinEEC2ES1_,"axG",%progbits,_ZNSt11_Tuple_implILj7EJR3Pin
 20131              		.align	1
 20132              		.weak	_ZNSt11_Tuple_implILj7EJR3PinEEC2ES1_
 20133              		.syntax unified
 20134              		.code	16
 20135              		.thumb_func
 20136              		.fpu softvfp
 20138              	_ZNSt11_Tuple_implILj7EJR3PinEEC2ES1_:
 20139              	.LFB4546:
 360:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Base(__head) { }
 20140              		.loc 20 360 0
 20141              		.cfi_startproc
 20142              		@ args = 0, pretend = 0, frame = 8
 20143              		@ frame_needed = 1, uses_anonymous_args = 0
 20144 0000 80B5     		push	{r7, lr}
 20145              	.LCFI1037:
 20146              		.cfi_def_cfa_offset 8
 20147              		.cfi_offset 7, -8
 20148              		.cfi_offset 14, -4
 20149 0002 82B0     		sub	sp, sp, #8
 20150              	.LCFI1038:
 20151              		.cfi_def_cfa_offset 16
 20152 0004 00AF     		add	r7, sp, #0
 20153              	.LCFI1039:
 20154              		.cfi_def_cfa_register 7
 20155 0006 7860     		str	r0, [r7, #4]
 20156 0008 3960     		str	r1, [r7]
 20157              	.LBB58:
 361:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 20158              		.loc 20 361 0
 20159 000a 7B68     		ldr	r3, [r7, #4]
 20160 000c 3A68     		ldr	r2, [r7]
 20161 000e 1100     		movs	r1, r2
 20162 0010 1800     		movs	r0, r3
 20163 0012 FFF7FEFF 		bl	_ZNSt10_Head_baseILj7ER3PinLb0EEC2ES1_
 20164              	.LBE58:
 20165 0016 7B68     		ldr	r3, [r7, #4]
 20166 0018 1800     		movs	r0, r3
 20167 001a BD46     		mov	sp, r7
 20168 001c 02B0     		add	sp, sp, #8
ARM GAS  /tmp/ccSySGVh.s 			page 453


 20169              		@ sp needed
 20170 001e 80BD     		pop	{r7, pc}
 20171              		.cfi_endproc
 20172              	.LFE4546:
 20174              		.weak	_ZNSt11_Tuple_implILj7EJR3PinEEC1ES1_
 20175              		.thumb_set _ZNSt11_Tuple_implILj7EJR3PinEEC1ES1_,_ZNSt11_Tuple_implILj7EJR3PinEEC2ES1_
 20176              		.section	.text._ZNSt10_Head_baseILj6ER3PinLb0EEC2ES1_,"axG",%progbits,_ZNSt10_Head_baseILj6ER3PinL
 20177              		.align	1
 20178              		.weak	_ZNSt10_Head_baseILj6ER3PinLb0EEC2ES1_
 20179              		.syntax unified
 20180              		.code	16
 20181              		.thumb_func
 20182              		.fpu softvfp
 20184              	_ZNSt10_Head_baseILj6ER3PinLb0EEC2ES1_:
 20185              	.LFB4549:
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 20186              		.loc 20 125 0
 20187              		.cfi_startproc
 20188              		@ args = 0, pretend = 0, frame = 8
 20189              		@ frame_needed = 1, uses_anonymous_args = 0
 20190 0000 80B5     		push	{r7, lr}
 20191              	.LCFI1040:
 20192              		.cfi_def_cfa_offset 8
 20193              		.cfi_offset 7, -8
 20194              		.cfi_offset 14, -4
 20195 0002 82B0     		sub	sp, sp, #8
 20196              	.LCFI1041:
 20197              		.cfi_def_cfa_offset 16
 20198 0004 00AF     		add	r7, sp, #0
 20199              	.LCFI1042:
 20200              		.cfi_def_cfa_register 7
 20201 0006 7860     		str	r0, [r7, #4]
 20202 0008 3960     		str	r1, [r7]
 20203              	.LBB59:
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 20204              		.loc 20 126 0
 20205 000a 7B68     		ldr	r3, [r7, #4]
 20206 000c 3A68     		ldr	r2, [r7]
 20207 000e 1A60     		str	r2, [r3]
 20208              	.LBE59:
 20209 0010 7B68     		ldr	r3, [r7, #4]
 20210 0012 1800     		movs	r0, r3
 20211 0014 BD46     		mov	sp, r7
 20212 0016 02B0     		add	sp, sp, #8
 20213              		@ sp needed
 20214 0018 80BD     		pop	{r7, pc}
 20215              		.cfi_endproc
 20216              	.LFE4549:
 20218              		.weak	_ZNSt10_Head_baseILj6ER3PinLb0EEC1ES1_
 20219              		.thumb_set _ZNSt10_Head_baseILj6ER3PinLb0EEC1ES1_,_ZNSt10_Head_baseILj6ER3PinLb0EEC2ES1_
 20220              		.section	.text._ZNSt11_Tuple_implILj7EJR3PinS1_S1_EEC2ES1_S1_S1_,"axG",%progbits,_ZNSt11_Tuple_imp
 20221              		.align	1
 20222              		.weak	_ZNSt11_Tuple_implILj7EJR3PinS1_S1_EEC2ES1_S1_S1_
 20223              		.syntax unified
 20224              		.code	16
 20225              		.thumb_func
 20226              		.fpu softvfp
ARM GAS  /tmp/ccSySGVh.s 			page 454


 20228              	_ZNSt11_Tuple_implILj7EJR3PinS1_S1_EEC2ES1_S1_S1_:
 20229              	.LFB4552:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 20230              		.loc 20 210 0
 20231              		.cfi_startproc
 20232              		@ args = 0, pretend = 0, frame = 16
 20233              		@ frame_needed = 1, uses_anonymous_args = 0
 20234 0000 80B5     		push	{r7, lr}
 20235              	.LCFI1043:
 20236              		.cfi_def_cfa_offset 8
 20237              		.cfi_offset 7, -8
 20238              		.cfi_offset 14, -4
 20239 0002 84B0     		sub	sp, sp, #16
 20240              	.LCFI1044:
 20241              		.cfi_def_cfa_offset 24
 20242 0004 00AF     		add	r7, sp, #0
 20243              	.LCFI1045:
 20244              		.cfi_def_cfa_register 7
 20245 0006 F860     		str	r0, [r7, #12]
 20246 0008 B960     		str	r1, [r7, #8]
 20247 000a 7A60     		str	r2, [r7, #4]
 20248 000c 3B60     		str	r3, [r7]
 20249              	.LBB60:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 20250              		.loc 20 211 0
 20251 000e FB68     		ldr	r3, [r7, #12]
 20252 0010 3A68     		ldr	r2, [r7]
 20253 0012 7968     		ldr	r1, [r7, #4]
 20254 0014 1800     		movs	r0, r3
 20255 0016 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj8EJR3PinS1_EEC2ES1_S1_
 20256 001a FB68     		ldr	r3, [r7, #12]
 20257 001c 0833     		adds	r3, r3, #8
 20258 001e BA68     		ldr	r2, [r7, #8]
 20259 0020 1100     		movs	r1, r2
 20260 0022 1800     		movs	r0, r3
 20261 0024 FFF7FEFF 		bl	_ZNSt10_Head_baseILj7ER3PinLb0EEC2ES1_
 20262              	.LBE60:
 20263 0028 FB68     		ldr	r3, [r7, #12]
 20264 002a 1800     		movs	r0, r3
 20265 002c BD46     		mov	sp, r7
 20266 002e 04B0     		add	sp, sp, #16
 20267              		@ sp needed
 20268 0030 80BD     		pop	{r7, pc}
 20269              		.cfi_endproc
 20270              	.LFE4552:
 20272              		.weak	_ZNSt11_Tuple_implILj7EJR3PinS1_S1_EEC1ES1_S1_S1_
 20273              		.thumb_set _ZNSt11_Tuple_implILj7EJR3PinS1_S1_EEC1ES1_S1_S1_,_ZNSt11_Tuple_implILj7EJR3PinS1_S1_EE
 20274              		.section	.text._ZNSt10_Head_baseILj7ER3PinLb0EEC2ES1_,"axG",%progbits,_ZNSt10_Head_baseILj7ER3PinL
 20275              		.align	1
 20276              		.weak	_ZNSt10_Head_baseILj7ER3PinLb0EEC2ES1_
 20277              		.syntax unified
 20278              		.code	16
 20279              		.thumb_func
 20280              		.fpu softvfp
 20282              	_ZNSt10_Head_baseILj7ER3PinLb0EEC2ES1_:
 20283              	.LFB4555:
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
ARM GAS  /tmp/ccSySGVh.s 			page 455


 20284              		.loc 20 125 0
 20285              		.cfi_startproc
 20286              		@ args = 0, pretend = 0, frame = 8
 20287              		@ frame_needed = 1, uses_anonymous_args = 0
 20288 0000 80B5     		push	{r7, lr}
 20289              	.LCFI1046:
 20290              		.cfi_def_cfa_offset 8
 20291              		.cfi_offset 7, -8
 20292              		.cfi_offset 14, -4
 20293 0002 82B0     		sub	sp, sp, #8
 20294              	.LCFI1047:
 20295              		.cfi_def_cfa_offset 16
 20296 0004 00AF     		add	r7, sp, #0
 20297              	.LCFI1048:
 20298              		.cfi_def_cfa_register 7
 20299 0006 7860     		str	r0, [r7, #4]
 20300 0008 3960     		str	r1, [r7]
 20301              	.LBB61:
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 20302              		.loc 20 126 0
 20303 000a 7B68     		ldr	r3, [r7, #4]
 20304 000c 3A68     		ldr	r2, [r7]
 20305 000e 1A60     		str	r2, [r3]
 20306              	.LBE61:
 20307 0010 7B68     		ldr	r3, [r7, #4]
 20308 0012 1800     		movs	r0, r3
 20309 0014 BD46     		mov	sp, r7
 20310 0016 02B0     		add	sp, sp, #8
 20311              		@ sp needed
 20312 0018 80BD     		pop	{r7, pc}
 20313              		.cfi_endproc
 20314              	.LFE4555:
 20316              		.weak	_ZNSt10_Head_baseILj7ER3PinLb0EEC1ES1_
 20317              		.thumb_set _ZNSt10_Head_baseILj7ER3PinLb0EEC1ES1_,_ZNSt10_Head_baseILj7ER3PinLb0EEC2ES1_
 20318              		.section	.text._ZNSt11_Tuple_implILj8EJR3PinS1_EEC2ES1_S1_,"axG",%progbits,_ZNSt11_Tuple_implILj8E
 20319              		.align	1
 20320              		.weak	_ZNSt11_Tuple_implILj8EJR3PinS1_EEC2ES1_S1_
 20321              		.syntax unified
 20322              		.code	16
 20323              		.thumb_func
 20324              		.fpu softvfp
 20326              	_ZNSt11_Tuple_implILj8EJR3PinS1_EEC2ES1_S1_:
 20327              	.LFB4558:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 20328              		.loc 20 210 0
 20329              		.cfi_startproc
 20330              		@ args = 0, pretend = 0, frame = 16
 20331              		@ frame_needed = 1, uses_anonymous_args = 0
 20332 0000 80B5     		push	{r7, lr}
 20333              	.LCFI1049:
 20334              		.cfi_def_cfa_offset 8
 20335              		.cfi_offset 7, -8
 20336              		.cfi_offset 14, -4
 20337 0002 84B0     		sub	sp, sp, #16
 20338              	.LCFI1050:
 20339              		.cfi_def_cfa_offset 24
 20340 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccSySGVh.s 			page 456


 20341              	.LCFI1051:
 20342              		.cfi_def_cfa_register 7
 20343 0006 F860     		str	r0, [r7, #12]
 20344 0008 B960     		str	r1, [r7, #8]
 20345 000a 7A60     		str	r2, [r7, #4]
 20346              	.LBB62:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 20347              		.loc 20 211 0
 20348 000c FB68     		ldr	r3, [r7, #12]
 20349 000e 7A68     		ldr	r2, [r7, #4]
 20350 0010 1100     		movs	r1, r2
 20351 0012 1800     		movs	r0, r3
 20352 0014 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj9EJR3PinEEC2ES1_
 20353 0018 FB68     		ldr	r3, [r7, #12]
 20354 001a 0433     		adds	r3, r3, #4
 20355 001c BA68     		ldr	r2, [r7, #8]
 20356 001e 1100     		movs	r1, r2
 20357 0020 1800     		movs	r0, r3
 20358 0022 FFF7FEFF 		bl	_ZNSt10_Head_baseILj8ER3PinLb0EEC2ES1_
 20359              	.LBE62:
 20360 0026 FB68     		ldr	r3, [r7, #12]
 20361 0028 1800     		movs	r0, r3
 20362 002a BD46     		mov	sp, r7
 20363 002c 04B0     		add	sp, sp, #16
 20364              		@ sp needed
 20365 002e 80BD     		pop	{r7, pc}
 20366              		.cfi_endproc
 20367              	.LFE4558:
 20369              		.weak	_ZNSt11_Tuple_implILj8EJR3PinS1_EEC1ES1_S1_
 20370              		.thumb_set _ZNSt11_Tuple_implILj8EJR3PinS1_EEC1ES1_S1_,_ZNSt11_Tuple_implILj8EJR3PinS1_EEC2ES1_S1_
 20371              		.section	.text._ZNSt11_Tuple_implILj9EJR3PinEEC2ES1_,"axG",%progbits,_ZNSt11_Tuple_implILj9EJR3Pin
 20372              		.align	1
 20373              		.weak	_ZNSt11_Tuple_implILj9EJR3PinEEC2ES1_
 20374              		.syntax unified
 20375              		.code	16
 20376              		.thumb_func
 20377              		.fpu softvfp
 20379              	_ZNSt11_Tuple_implILj9EJR3PinEEC2ES1_:
 20380              	.LFB4561:
 360:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Base(__head) { }
 20381              		.loc 20 360 0
 20382              		.cfi_startproc
 20383              		@ args = 0, pretend = 0, frame = 8
 20384              		@ frame_needed = 1, uses_anonymous_args = 0
 20385 0000 80B5     		push	{r7, lr}
 20386              	.LCFI1052:
 20387              		.cfi_def_cfa_offset 8
 20388              		.cfi_offset 7, -8
 20389              		.cfi_offset 14, -4
 20390 0002 82B0     		sub	sp, sp, #8
 20391              	.LCFI1053:
 20392              		.cfi_def_cfa_offset 16
 20393 0004 00AF     		add	r7, sp, #0
 20394              	.LCFI1054:
 20395              		.cfi_def_cfa_register 7
 20396 0006 7860     		str	r0, [r7, #4]
 20397 0008 3960     		str	r1, [r7]
ARM GAS  /tmp/ccSySGVh.s 			page 457


 20398              	.LBB63:
 361:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 20399              		.loc 20 361 0
 20400 000a 7B68     		ldr	r3, [r7, #4]
 20401 000c 3A68     		ldr	r2, [r7]
 20402 000e 1100     		movs	r1, r2
 20403 0010 1800     		movs	r0, r3
 20404 0012 FFF7FEFF 		bl	_ZNSt10_Head_baseILj9ER3PinLb0EEC2ES1_
 20405              	.LBE63:
 20406 0016 7B68     		ldr	r3, [r7, #4]
 20407 0018 1800     		movs	r0, r3
 20408 001a BD46     		mov	sp, r7
 20409 001c 02B0     		add	sp, sp, #8
 20410              		@ sp needed
 20411 001e 80BD     		pop	{r7, pc}
 20412              		.cfi_endproc
 20413              	.LFE4561:
 20415              		.weak	_ZNSt11_Tuple_implILj9EJR3PinEEC1ES1_
 20416              		.thumb_set _ZNSt11_Tuple_implILj9EJR3PinEEC1ES1_,_ZNSt11_Tuple_implILj9EJR3PinEEC2ES1_
 20417              		.section	.text._ZNSt10_Head_baseILj8ER3PinLb0EEC2ES1_,"axG",%progbits,_ZNSt10_Head_baseILj8ER3PinL
 20418              		.align	1
 20419              		.weak	_ZNSt10_Head_baseILj8ER3PinLb0EEC2ES1_
 20420              		.syntax unified
 20421              		.code	16
 20422              		.thumb_func
 20423              		.fpu softvfp
 20425              	_ZNSt10_Head_baseILj8ER3PinLb0EEC2ES1_:
 20426              	.LFB4564:
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 20427              		.loc 20 125 0
 20428              		.cfi_startproc
 20429              		@ args = 0, pretend = 0, frame = 8
 20430              		@ frame_needed = 1, uses_anonymous_args = 0
 20431 0000 80B5     		push	{r7, lr}
 20432              	.LCFI1055:
 20433              		.cfi_def_cfa_offset 8
 20434              		.cfi_offset 7, -8
 20435              		.cfi_offset 14, -4
 20436 0002 82B0     		sub	sp, sp, #8
 20437              	.LCFI1056:
 20438              		.cfi_def_cfa_offset 16
 20439 0004 00AF     		add	r7, sp, #0
 20440              	.LCFI1057:
 20441              		.cfi_def_cfa_register 7
 20442 0006 7860     		str	r0, [r7, #4]
 20443 0008 3960     		str	r1, [r7]
 20444              	.LBB64:
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 20445              		.loc 20 126 0
 20446 000a 7B68     		ldr	r3, [r7, #4]
 20447 000c 3A68     		ldr	r2, [r7]
 20448 000e 1A60     		str	r2, [r3]
 20449              	.LBE64:
 20450 0010 7B68     		ldr	r3, [r7, #4]
 20451 0012 1800     		movs	r0, r3
 20452 0014 BD46     		mov	sp, r7
 20453 0016 02B0     		add	sp, sp, #8
ARM GAS  /tmp/ccSySGVh.s 			page 458


 20454              		@ sp needed
 20455 0018 80BD     		pop	{r7, pc}
 20456              		.cfi_endproc
 20457              	.LFE4564:
 20459              		.weak	_ZNSt10_Head_baseILj8ER3PinLb0EEC1ES1_
 20460              		.thumb_set _ZNSt10_Head_baseILj8ER3PinLb0EEC1ES1_,_ZNSt10_Head_baseILj8ER3PinLb0EEC2ES1_
 20461              		.section	.text._ZNSt10_Head_baseILj9ER3PinLb0EEC2ES1_,"axG",%progbits,_ZNSt10_Head_baseILj9ER3PinL
 20462              		.align	1
 20463              		.weak	_ZNSt10_Head_baseILj9ER3PinLb0EEC2ES1_
 20464              		.syntax unified
 20465              		.code	16
 20466              		.thumb_func
 20467              		.fpu softvfp
 20469              	_ZNSt10_Head_baseILj9ER3PinLb0EEC2ES1_:
 20470              	.LFB4567:
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 20471              		.loc 20 125 0
 20472              		.cfi_startproc
 20473              		@ args = 0, pretend = 0, frame = 8
 20474              		@ frame_needed = 1, uses_anonymous_args = 0
 20475 0000 80B5     		push	{r7, lr}
 20476              	.LCFI1058:
 20477              		.cfi_def_cfa_offset 8
 20478              		.cfi_offset 7, -8
 20479              		.cfi_offset 14, -4
 20480 0002 82B0     		sub	sp, sp, #8
 20481              	.LCFI1059:
 20482              		.cfi_def_cfa_offset 16
 20483 0004 00AF     		add	r7, sp, #0
 20484              	.LCFI1060:
 20485              		.cfi_def_cfa_register 7
 20486 0006 7860     		str	r0, [r7, #4]
 20487 0008 3960     		str	r1, [r7]
 20488              	.LBB65:
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 20489              		.loc 20 126 0
 20490 000a 7B68     		ldr	r3, [r7, #4]
 20491 000c 3A68     		ldr	r2, [r7]
 20492 000e 1A60     		str	r2, [r3]
 20493              	.LBE65:
 20494 0010 7B68     		ldr	r3, [r7, #4]
 20495 0012 1800     		movs	r0, r3
 20496 0014 BD46     		mov	sp, r7
 20497 0016 02B0     		add	sp, sp, #8
 20498              		@ sp needed
 20499 0018 80BD     		pop	{r7, pc}
 20500              		.cfi_endproc
 20501              	.LFE4567:
 20503              		.weak	_ZNSt10_Head_baseILj9ER3PinLb0EEC1ES1_
 20504              		.thumb_set _ZNSt10_Head_baseILj9ER3PinLb0EEC1ES1_,_ZNSt10_Head_baseILj9ER3PinLb0EEC2ES1_
 20505              		.section	.rodata._ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE,"a",%progbits
 20506              		.align	2
 20509              	_ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE:
 20510 0000 00000000 		.word	0
 20511 0004 00000000 		.word	0
 20512 0008 00000000 		.word	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv
 20513              		.section	.rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE,"a",%progbit
ARM GAS  /tmp/ccSySGVh.s 			page 459


 20514              		.align	2
 20517              	_ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE:
 20518 0000 00000000 		.word	0
 20519 0004 00000000 		.word	0
 20520 0008 00000000 		.word	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv
 20521              		.section	.rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE,"a",%progbi
 20522              		.align	2
 20525              	_ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE:
 20526 0000 00000000 		.word	0
 20527 0004 00000000 		.word	0
 20528 0008 00000000 		.word	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv
 20529              		.weak	_ZTV12Interrupting
 20530              		.section	.rodata._ZTV12Interrupting,"aG",%progbits,_ZTV12Interrupting,comdat
 20531              		.align	2
 20534              	_ZTV12Interrupting:
 20535 0000 00000000 		.word	0
 20536 0004 00000000 		.word	0
 20537 0008 00000000 		.word	__cxa_pure_virtual
 20538              		.global	_ZTV5Timer
 20539              		.section	.rodata._ZTV5Timer,"a",%progbits
 20540              		.align	2
 20543              	_ZTV5Timer:
 20544 0000 00000000 		.word	0
 20545 0004 00000000 		.word	0
 20546 0008 00000000 		.word	_ZN5Timer6notifyEv
 20547              		.weak	_ZTV14TickSubscriber
 20548              		.section	.rodata._ZTV14TickSubscriber,"aG",%progbits,_ZTV14TickSubscriber,comdat
 20549              		.align	2
 20552              	_ZTV14TickSubscriber:
 20553 0000 00000000 		.word	0
 20554 0004 00000000 		.word	0
 20555 0008 00000000 		.word	__cxa_pure_virtual
 20556              		.weak	_ZTV10Subscriber
 20557              		.section	.rodata._ZTV10Subscriber,"aG",%progbits,_ZTV10Subscriber,comdat
 20558              		.align	2
 20561              	_ZTV10Subscriber:
 20562 0000 00000000 		.word	0
 20563 0004 00000000 		.word	0
 20564 0008 00000000 		.word	__cxa_pure_virtual
 20565              		.section	.text._Z41__static_initialization_and_destruction_0ii,"ax",%progbits
 20566              		.align	1
 20567              		.syntax unified
 20568              		.code	16
 20569              		.thumb_func
 20570              		.fpu softvfp
 20572              	_Z41__static_initialization_and_destruction_0ii:
 20573              	.LFB4573:
 181:src/main.cpp  **** }...
 20574              		.loc 19 181 0
 20575              		.cfi_startproc
 20576              		@ args = 0, pretend = 0, frame = 8
 20577              		@ frame_needed = 1, uses_anonymous_args = 0
 20578 0000 80B5     		push	{r7, lr}
 20579              	.LCFI1061:
 20580              		.cfi_def_cfa_offset 8
 20581              		.cfi_offset 7, -8
 20582              		.cfi_offset 14, -4
ARM GAS  /tmp/ccSySGVh.s 			page 460


 20583 0002 82B0     		sub	sp, sp, #8
 20584              	.LCFI1062:
 20585              		.cfi_def_cfa_offset 16
 20586 0004 00AF     		add	r7, sp, #0
 20587              	.LCFI1063:
 20588              		.cfi_def_cfa_register 7
 20589 0006 7860     		str	r0, [r7, #4]
 20590 0008 3960     		str	r1, [r7]
 20591              		.loc 19 181 0
 20592 000a 7B68     		ldr	r3, [r7, #4]
 20593 000c 012B     		cmp	r3, #1
 20594 000e 25D1     		bne	.L953
 20595              		.loc 19 181 0 is_stmt 0 discriminator 1
 20596 0010 3B68     		ldr	r3, [r7]
 20597 0012 144A     		ldr	r2, .L954
 20598 0014 9342     		cmp	r3, r2
 20599 0016 21D1     		bne	.L953
  22:mculib3/src/timers.h **** 
 20600              		.loc 10 22 0 is_stmt 1
 20601 0018 134B     		ldr	r3, .L954+4
 20602 001a 1800     		movs	r0, r3
 20603 001c FFF7FEFF 		bl	_ZN11TickUpdaterC1Ev
  54:mculib3/src/interrupt.h **** #if defined(STM32F1)
 20604              		.loc 17 54 0
 20605 0020 124B     		ldr	r3, .L954+8
 20606 0022 1B21     		movs	r1, #27
 20607 0024 1800     		movs	r0, r3
 20608 0026 FFF7FEFF 		bl	_ZN9InterruptC1E9IRQn_Type
  60:mculib3/src/interrupt.h **** #if defined(STM32F0)
 20609              		.loc 17 60 0
 20610 002a 114B     		ldr	r3, .L954+12
 20611 002c 0921     		movs	r1, #9
 20612 002e 1800     		movs	r0, r3
 20613 0030 FFF7FEFF 		bl	_ZN9InterruptC1E9IRQn_Type
  62:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel3 {DMA1_Channel2_3_IRQn};
 20614              		.loc 17 62 0
 20615 0034 0F4B     		ldr	r3, .L954+16
 20616 0036 0A21     		movs	r1, #10
 20617 0038 1800     		movs	r0, r3
 20618 003a FFF7FEFF 		bl	_ZN9InterruptC1E9IRQn_Type
  63:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel4 {DMA1_Channel4_5_IRQn};
 20619              		.loc 17 63 0
 20620 003e 0E4B     		ldr	r3, .L954+20
 20621 0040 0A21     		movs	r1, #10
 20622 0042 1800     		movs	r0, r3
 20623 0044 FFF7FEFF 		bl	_ZN9InterruptC1E9IRQn_Type
  64:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel5 {DMA1_Channel4_5_IRQn};
 20624              		.loc 17 64 0
 20625 0048 0C4B     		ldr	r3, .L954+24
 20626 004a 0B21     		movs	r1, #11
 20627 004c 1800     		movs	r0, r3
 20628 004e FFF7FEFF 		bl	_ZN9InterruptC1E9IRQn_Type
  65:mculib3/src/interrupt.h **** #elif defined(STM32F1)
 20629              		.loc 17 65 0
 20630 0052 0B4B     		ldr	r3, .L954+28
 20631 0054 0B21     		movs	r1, #11
 20632 0056 1800     		movs	r0, r3
ARM GAS  /tmp/ccSySGVh.s 			page 461


 20633 0058 FFF7FEFF 		bl	_ZN9InterruptC1E9IRQn_Type
 20634              	.L953:
 20635              		.loc 19 181 0
 20636 005c C046     		nop
 20637 005e BD46     		mov	sp, r7
 20638 0060 02B0     		add	sp, sp, #8
 20639              		@ sp needed
 20640 0062 80BD     		pop	{r7, pc}
 20641              	.L955:
 20642              		.align	2
 20643              	.L954:
 20644 0064 FFFF0000 		.word	65535
 20645 0068 00000000 		.word	tickUpdater
 20646 006c 00000000 		.word	interrupt_usart1
 20647 0070 00000000 		.word	interrupt_DMA1_channel1
 20648 0074 00000000 		.word	interrupt_DMA1_channel2
 20649 0078 00000000 		.word	interrupt_DMA1_channel3
 20650 007c 00000000 		.word	interrupt_DMA1_channel4
 20651 0080 00000000 		.word	interrupt_DMA1_channel5
 20652              		.cfi_endproc
 20653              	.LFE4573:
 20655              		.section	.rodata._ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1E
 20656              		.align	2
 20659              	_ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1ELj2ELj3ELj4ELj5EEE
 20660 0000 06000000 		.word	6
 20661              		.section	.rodata._ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1E
 20662              		.align	2
 20665              	_ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1ELj2ELj3ELj4ELj5EEE
 20666 0000 01000000 		.word	1
 20667 0004 01000000 		.word	1
 20668 0008 02000000 		.word	2
 20669 000c 03000000 		.word	3
 20670 0010 05000000 		.word	5
 20671 0014 08000000 		.word	8
 20672              		.section	.rodata._ZN4metaL8generateIL_ZN12_GLOBAL__N_14fiboEjELj6EEE,"a",%progbits
 20673              		.align	2
 20676              	_ZN4metaL8generateIL_ZN12_GLOBAL__N_14fiboEjELj6EEE:
 20677 0000 01000000 		.word	1
 20678 0004 01000000 		.word	1
 20679 0008 02000000 		.word	2
 20680 000c 03000000 		.word	3
 20681 0010 05000000 		.word	5
 20682 0014 08000000 		.word	8
 20683              		.section	.rodata._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE8InRegQtyE,"a",%progbits
 20684              		.align	1
 20687              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE8InRegQtyE:
 20688 0000 0500     		.short	5
 20689              		.section	.rodata._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9OutRegQtyE,"a",%progbits
 20690              		.align	1
 20693              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9OutRegQtyE:
 20694 0000 0700     		.short	7
 20695              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv,"ax",%progbits
 20696              		.align	1
 20697              		.syntax unified
 20698              		.code	16
 20699              		.thumb_func
 20700              		.fpu softvfp
ARM GAS  /tmp/ccSySGVh.s 			page 462


 20702              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv:
 20703              	.LFB4574:
  61:mculib3/src/modbus_slave.h ****     {
 20704              		.loc 24 61 0
 20705              		.cfi_startproc
 20706              		@ args = 0, pretend = 0, frame = 8
 20707              		@ frame_needed = 1, uses_anonymous_args = 0
 20708 0000 80B5     		push	{r7, lr}
 20709              	.LCFI1064:
 20710              		.cfi_def_cfa_offset 8
 20711              		.cfi_offset 7, -8
 20712              		.cfi_offset 14, -4
 20713 0002 82B0     		sub	sp, sp, #8
 20714              	.LCFI1065:
 20715              		.cfi_def_cfa_offset 16
 20716 0004 00AF     		add	r7, sp, #0
 20717              	.LCFI1066:
 20718              		.cfi_def_cfa_register 7
 20719 0006 7860     		str	r0, [r7, #4]
  63:mculib3/src/modbus_slave.h ****     }
 20720              		.loc 24 63 0
 20721 0008 7B68     		ldr	r3, [r7, #4]
 20722 000a DB69     		ldr	r3, [r3, #28]
 20723 000c 5A1C     		adds	r2, r3, #1
 20724 000e 7B68     		ldr	r3, [r7, #4]
 20725 0010 DA61     		str	r2, [r3, #28]
  64:mculib3/src/modbus_slave.h **** 
 20726              		.loc 24 64 0
 20727 0012 C046     		nop
 20728 0014 BD46     		mov	sp, r7
 20729 0016 02B0     		add	sp, sp, #8
 20730              		@ sp needed
 20731 0018 80BD     		pop	{r7, pc}
 20732              		.cfi_endproc
 20733              	.LFE4574:
 20735              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv,"ax",
 20736              		.align	1
 20737              		.syntax unified
 20738              		.code	16
 20739              		.thumb_func
 20740              		.fpu softvfp
 20742              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv:
 20743              	.LFB4575:
  83:mculib3/src/modbus_slave.h ****     } dma_ {*this};
 20744              		.loc 24 83 0
 20745              		.cfi_startproc
 20746              		@ args = 0, pretend = 0, frame = 8
 20747              		@ frame_needed = 1, uses_anonymous_args = 0
 20748 0000 80B5     		push	{r7, lr}
 20749              	.LCFI1067:
 20750              		.cfi_def_cfa_offset 8
 20751              		.cfi_offset 7, -8
 20752              		.cfi_offset 14, -4
 20753 0002 82B0     		sub	sp, sp, #8
 20754              	.LCFI1068:
 20755              		.cfi_def_cfa_offset 16
 20756 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccSySGVh.s 			page 463


 20757              	.LCFI1069:
 20758              		.cfi_def_cfa_register 7
 20759 0006 7860     		str	r0, [r7, #4]
  83:mculib3/src/modbus_slave.h ****     } dma_ {*this};
 20760              		.loc 24 83 0
 20761 0008 7B68     		ldr	r3, [r7, #4]
 20762 000a 9B68     		ldr	r3, [r3, #8]
 20763 000c 1800     		movs	r0, r3
 20764 000e FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12dmaInterruptEv
 20765 0012 C046     		nop
 20766 0014 BD46     		mov	sp, r7
 20767 0016 02B0     		add	sp, sp, #8
 20768              		@ sp needed
 20769 0018 80BD     		pop	{r7, pc}
 20770              		.cfi_endproc
 20771              	.LFE4575:
 20773              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv,"ax"
 20774              		.align	1
 20775              		.syntax unified
 20776              		.code	16
 20777              		.thumb_func
 20778              		.fpu softvfp
 20780              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv:
 20781              	.LFB4576:
  74:mculib3/src/modbus_slave.h ****     } uart_ {*this};
 20782              		.loc 24 74 0
 20783              		.cfi_startproc
 20784              		@ args = 0, pretend = 0, frame = 8
 20785              		@ frame_needed = 1, uses_anonymous_args = 0
 20786 0000 80B5     		push	{r7, lr}
 20787              	.LCFI1070:
 20788              		.cfi_def_cfa_offset 8
 20789              		.cfi_offset 7, -8
 20790              		.cfi_offset 14, -4
 20791 0002 82B0     		sub	sp, sp, #8
 20792              	.LCFI1071:
 20793              		.cfi_def_cfa_offset 16
 20794 0004 00AF     		add	r7, sp, #0
 20795              	.LCFI1072:
 20796              		.cfi_def_cfa_register 7
 20797 0006 7860     		str	r0, [r7, #4]
  74:mculib3/src/modbus_slave.h ****     } uart_ {*this};
 20798              		.loc 24 74 0
 20799 0008 7B68     		ldr	r3, [r7, #4]
 20800 000a 9B68     		ldr	r3, [r3, #8]
 20801 000c 1800     		movs	r0, r3
 20802 000e FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13uartInterruptEv
 20803 0012 C046     		nop
 20804 0014 BD46     		mov	sp, r7
 20805 0016 02B0     		add	sp, sp, #8
 20806              		@ sp needed
 20807 0018 80BD     		pop	{r7, pc}
 20808              		.cfi_endproc
 20809              	.LFE4576:
 20811              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12dmaInterruptEv,"ax",%progbits
 20812              		.align	1
 20813              		.syntax unified
ARM GAS  /tmp/ccSySGVh.s 			page 464


 20814              		.code	16
 20815              		.thumb_func
 20816              		.fpu softvfp
 20818              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12dmaInterruptEv:
 20819              	.LFB4577:
  55:mculib3/src/modbus_slave.h ****     {
 20820              		.loc 24 55 0
 20821              		.cfi_startproc
 20822              		@ args = 0, pretend = 0, frame = 8
 20823              		@ frame_needed = 1, uses_anonymous_args = 0
 20824 0000 80B5     		push	{r7, lr}
 20825              	.LCFI1073:
 20826              		.cfi_def_cfa_offset 8
 20827              		.cfi_offset 7, -8
 20828              		.cfi_offset 14, -4
 20829 0002 82B0     		sub	sp, sp, #8
 20830              	.LCFI1074:
 20831              		.cfi_def_cfa_offset 16
 20832 0004 00AF     		add	r7, sp, #0
 20833              	.LCFI1075:
 20834              		.cfi_def_cfa_register 7
 20835 0006 7860     		str	r0, [r7, #4]
  57:mculib3/src/modbus_slave.h ****             uart.receive();
 20836              		.loc 24 57 0
 20837 0008 7B68     		ldr	r3, [r7, #4]
 20838 000a 1B69     		ldr	r3, [r3, #16]
 20839 000c 1800     		movs	r0, r3
 20840 000e FFF7FEFF 		bl	_ZN10UART_sizedILj255EE14is_tx_completeEv
 20841 0012 031E     		subs	r3, r0, #0
 20842 0014 04D0     		beq	.L961
  58:mculib3/src/modbus_slave.h ****     }
 20843              		.loc 24 58 0
 20844 0016 7B68     		ldr	r3, [r7, #4]
 20845 0018 1B69     		ldr	r3, [r3, #16]
 20846 001a 1800     		movs	r0, r3
 20847 001c FFF7FEFF 		bl	_ZN10UART_sizedILj255EE7receiveEv
 20848              	.L961:
  59:mculib3/src/modbus_slave.h **** 
 20849              		.loc 24 59 0
 20850 0020 C046     		nop
 20851 0022 BD46     		mov	sp, r7
 20852 0024 02B0     		add	sp, sp, #8
 20853              		@ sp needed
 20854 0026 80BD     		pop	{r7, pc}
 20855              		.cfi_endproc
 20856              	.LFE4577:
 20858              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13uartInterruptEv,"ax",%progbits
 20859              		.align	1
 20860              		.syntax unified
 20861              		.code	16
 20862              		.thumb_func
 20863              		.fpu softvfp
 20865              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13uartInterruptEv:
 20866              	.LFB4578:
  50:mculib3/src/modbus_slave.h ****     {
 20867              		.loc 24 50 0
 20868              		.cfi_startproc
ARM GAS  /tmp/ccSySGVh.s 			page 465


 20869              		@ args = 0, pretend = 0, frame = 8
 20870              		@ frame_needed = 1, uses_anonymous_args = 0
 20871 0000 80B5     		push	{r7, lr}
 20872              	.LCFI1076:
 20873              		.cfi_def_cfa_offset 8
 20874              		.cfi_offset 7, -8
 20875              		.cfi_offset 14, -4
 20876 0002 82B0     		sub	sp, sp, #8
 20877              	.LCFI1077:
 20878              		.cfi_def_cfa_offset 16
 20879 0004 00AF     		add	r7, sp, #0
 20880              	.LCFI1078:
 20881              		.cfi_def_cfa_register 7
 20882 0006 7860     		str	r0, [r7, #4]
  52:mculib3/src/modbus_slave.h ****             tick_subscribe();
 20883              		.loc 24 52 0
 20884 0008 7B68     		ldr	r3, [r7, #4]
 20885 000a 1B69     		ldr	r3, [r3, #16]
 20886 000c 1800     		movs	r0, r3
 20887 000e FFF7FEFF 		bl	_ZN10UART_sizedILj255EE10is_rx_IDLEEv
 20888 0012 031E     		subs	r3, r0, #0
 20889 0014 03D0     		beq	.L964
  53:mculib3/src/modbus_slave.h ****     }
 20890              		.loc 24 53 0
 20891 0016 7B68     		ldr	r3, [r7, #4]
 20892 0018 1800     		movs	r0, r3
 20893 001a FFF7FEFF 		bl	_ZN14TickSubscriber14tick_subscribeEv
 20894              	.L964:
  54:mculib3/src/modbus_slave.h ****     void dmaInterrupt()
 20895              		.loc 24 54 0
 20896 001e C046     		nop
 20897 0020 BD46     		mov	sp, r7
 20898 0022 02B0     		add	sp, sp, #8
 20899              		@ sp needed
 20900 0024 80BD     		pop	{r7, pc}
 20901              		.cfi_endproc
 20902              	.LFE4578:
 20904              		.section	.text._ZN10UART_sizedILj255EE14is_tx_completeEv,"axG",%progbits,_ZN10UART_sizedILj255EE14
 20905              		.align	1
 20906              		.weak	_ZN10UART_sizedILj255EE14is_tx_completeEv
 20907              		.syntax unified
 20908              		.code	16
 20909              		.thumb_func
 20910              		.fpu softvfp
 20912              	_ZN10UART_sizedILj255EE14is_tx_completeEv:
 20913              	.LFB4579:
 168:mculib3/src/uart.h **** 
 169:mculib3/src/uart.h **** template <size_t buffer_size>
 170:mculib3/src/uart.h **** bool UART_sized<buffer_size>::is_rx_IDLE()
 171:mculib3/src/uart.h **** {
 172:mculib3/src/uart.h ****    auto res = usart.is_IDLE_interrupt();
 173:mculib3/src/uart.h ****    if (res)
 174:mculib3/src/uart.h ****       buffer.set_size(buffer_size - RXstream.qty_transactions_left());
 175:mculib3/src/uart.h ****    return res and buffer.size();
 176:mculib3/src/uart.h **** }
 177:mculib3/src/uart.h **** 
 178:mculib3/src/uart.h **** template <size_t buffer_size>
ARM GAS  /tmp/ccSySGVh.s 			page 466


 179:mculib3/src/uart.h **** bool UART_sized<buffer_size>::is_tx_complete()
 20914              		.loc 23 179 0
 20915              		.cfi_startproc
 20916              		@ args = 0, pretend = 0, frame = 8
 20917              		@ frame_needed = 1, uses_anonymous_args = 0
 20918 0000 80B5     		push	{r7, lr}
 20919              	.LCFI1079:
 20920              		.cfi_def_cfa_offset 8
 20921              		.cfi_offset 7, -8
 20922              		.cfi_offset 14, -4
 20923 0002 82B0     		sub	sp, sp, #8
 20924              	.LCFI1080:
 20925              		.cfi_def_cfa_offset 16
 20926 0004 00AF     		add	r7, sp, #0
 20927              	.LCFI1081:
 20928              		.cfi_def_cfa_register 7
 20929 0006 7860     		str	r0, [r7, #4]
 180:mculib3/src/uart.h **** {
 181:mculib3/src/uart.h ****    return dma.is_transfer_complete_interrupt(TX_channel);
 20930              		.loc 23 181 0
 20931 0008 7A68     		ldr	r2, [r7, #4]
 20932 000a 8A23     		movs	r3, #138
 20933 000c 5B00     		lsls	r3, r3, #1
 20934 000e D058     		ldr	r0, [r2, r3]
 20935 0010 7A68     		ldr	r2, [r7, #4]
 20936 0012 9423     		movs	r3, #148
 20937 0014 5B00     		lsls	r3, r3, #1
 20938 0016 D358     		ldr	r3, [r2, r3]
 20939 0018 1900     		movs	r1, r3
 20940 001a FFF7FEFF 		bl	_ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE
 20941 001e 0300     		movs	r3, r0
 182:mculib3/src/uart.h **** }
 20942              		.loc 23 182 0
 20943 0020 1800     		movs	r0, r3
 20944 0022 BD46     		mov	sp, r7
 20945 0024 02B0     		add	sp, sp, #8
 20946              		@ sp needed
 20947 0026 80BD     		pop	{r7, pc}
 20948              		.cfi_endproc
 20949              	.LFE4579:
 20951              		.section	.text._ZN10UART_sizedILj255EE10is_rx_IDLEEv,"axG",%progbits,_ZN10UART_sizedILj255EE10is_r
 20952              		.align	1
 20953              		.weak	_ZN10UART_sizedILj255EE10is_rx_IDLEEv
 20954              		.syntax unified
 20955              		.code	16
 20956              		.thumb_func
 20957              		.fpu softvfp
 20959              	_ZN10UART_sizedILj255EE10is_rx_IDLEEv:
 20960              	.LFB4580:
 170:mculib3/src/uart.h **** {
 20961              		.loc 23 170 0
 20962              		.cfi_startproc
 20963              		@ args = 0, pretend = 0, frame = 16
 20964              		@ frame_needed = 1, uses_anonymous_args = 0
 20965 0000 B0B5     		push	{r4, r5, r7, lr}
 20966              	.LCFI1082:
 20967              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccSySGVh.s 			page 467


 20968              		.cfi_offset 4, -16
 20969              		.cfi_offset 5, -12
 20970              		.cfi_offset 7, -8
 20971              		.cfi_offset 14, -4
 20972 0002 84B0     		sub	sp, sp, #16
 20973              	.LCFI1083:
 20974              		.cfi_def_cfa_offset 32
 20975 0004 00AF     		add	r7, sp, #0
 20976              	.LCFI1084:
 20977              		.cfi_def_cfa_register 7
 20978 0006 7860     		str	r0, [r7, #4]
 172:mculib3/src/uart.h ****    if (res)
 20979              		.loc 23 172 0
 20980 0008 7A68     		ldr	r2, [r7, #4]
 20981 000a 8C23     		movs	r3, #140
 20982 000c 5B00     		lsls	r3, r3, #1
 20983 000e D358     		ldr	r3, [r2, r3]
 20984 0010 0F25     		movs	r5, #15
 20985 0012 7C19     		adds	r4, r7, r5
 20986 0014 1800     		movs	r0, r3
 20987 0016 FFF7FEFF 		bl	_ZN3mcu5USART17is_IDLE_interruptEv
 20988 001a 0300     		movs	r3, r0
 20989 001c 2370     		strb	r3, [r4]
 173:mculib3/src/uart.h ****       buffer.set_size(buffer_size - RXstream.qty_transactions_left());
 20990              		.loc 23 173 0
 20991 001e 7B19     		adds	r3, r7, r5
 20992 0020 1B78     		ldrb	r3, [r3]
 20993 0022 002B     		cmp	r3, #0
 20994 0024 0FD0     		beq	.L968
 174:mculib3/src/uart.h ****    return res and buffer.size();
 20995              		.loc 23 174 0
 20996 0026 7C68     		ldr	r4, [r7, #4]
 20997 0028 7A68     		ldr	r2, [r7, #4]
 20998 002a 9023     		movs	r3, #144
 20999 002c 5B00     		lsls	r3, r3, #1
 21000 002e D358     		ldr	r3, [r2, r3]
 21001 0030 1800     		movs	r0, r3
 21002 0032 FFF7FEFF 		bl	_ZN3mcu10DMA_stream21qty_transactions_leftEv
 21003 0036 0300     		movs	r3, r0
 21004 0038 1A00     		movs	r2, r3
 21005 003a FF23     		movs	r3, #255
 21006 003c 9B1A     		subs	r3, r3, r2
 21007 003e 1900     		movs	r1, r3
 21008 0040 2000     		movs	r0, r4
 21009 0042 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE8set_sizeEj
 21010              	.L968:
 175:mculib3/src/uart.h **** }
 21011              		.loc 23 175 0
 21012 0046 0F23     		movs	r3, #15
 21013 0048 FB18     		adds	r3, r7, r3
 21014 004a 1B78     		ldrb	r3, [r3]
 21015 004c 002B     		cmp	r3, #0
 21016 004e 07D0     		beq	.L969
 175:mculib3/src/uart.h **** }
 21017              		.loc 23 175 0 is_stmt 0 discriminator 1
 21018 0050 7B68     		ldr	r3, [r7, #4]
 21019 0052 1800     		movs	r0, r3
ARM GAS  /tmp/ccSySGVh.s 			page 468


 21020 0054 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4sizeEv
 21021 0058 031E     		subs	r3, r0, #0
 21022 005a 01D0     		beq	.L969
 175:mculib3/src/uart.h **** }
 21023              		.loc 23 175 0 discriminator 3
 21024 005c 0123     		movs	r3, #1
 21025 005e 00E0     		b	.L970
 21026              	.L969:
 175:mculib3/src/uart.h **** }
 21027              		.loc 23 175 0 discriminator 4
 21028 0060 0023     		movs	r3, #0
 21029              	.L970:
 176:mculib3/src/uart.h **** 
 21030              		.loc 23 176 0 is_stmt 1 discriminator 6
 21031 0062 1800     		movs	r0, r3
 21032 0064 BD46     		mov	sp, r7
 21033 0066 04B0     		add	sp, sp, #16
 21034              		@ sp needed
 21035 0068 B0BD     		pop	{r4, r5, r7, pc}
 21036              		.cfi_endproc
 21037              	.LFE4580:
 21039              		.section	.text._ZN10Net_bufferILj255EE8set_sizeEj,"axG",%progbits,_ZN10Net_bufferILj255EE8set_size
 21040              		.align	1
 21041              		.weak	_ZN10Net_bufferILj255EE8set_sizeEj
 21042              		.syntax unified
 21043              		.code	16
 21044              		.thumb_func
 21045              		.fpu softvfp
 21047              	_ZN10Net_bufferILj255EE8set_sizeEj:
 21048              	.LFB4581:
  25:mculib3/src/net_buffer.h ****     void set_size (size_t v) { begin_i = 0; end_i = std::min(v,size_); }
 21049              		.loc 22 25 0
 21050              		.cfi_startproc
 21051              		@ args = 0, pretend = 0, frame = 16
 21052              		@ frame_needed = 1, uses_anonymous_args = 0
 21053 0000 80B5     		push	{r7, lr}
 21054              	.LCFI1085:
 21055              		.cfi_def_cfa_offset 8
 21056              		.cfi_offset 7, -8
 21057              		.cfi_offset 14, -4
 21058 0002 84B0     		sub	sp, sp, #16
 21059              	.LCFI1086:
 21060              		.cfi_def_cfa_offset 24
 21061 0004 00AF     		add	r7, sp, #0
 21062              	.LCFI1087:
 21063              		.cfi_def_cfa_register 7
 21064 0006 7860     		str	r0, [r7, #4]
 21065 0008 3960     		str	r1, [r7]
  25:mculib3/src/net_buffer.h ****     void set_size (size_t v) { begin_i = 0; end_i = std::min(v,size_); }
 21066              		.loc 22 25 0
 21067 000a 7A68     		ldr	r2, [r7, #4]
 21068 000c 8023     		movs	r3, #128
 21069 000e 5B00     		lsls	r3, r3, #1
 21070 0010 0021     		movs	r1, #0
 21071 0012 D150     		str	r1, [r2, r3]
 21072 0014 FF23     		movs	r3, #255
 21073 0016 FB60     		str	r3, [r7, #12]
ARM GAS  /tmp/ccSySGVh.s 			page 469


 21074 0018 0C23     		movs	r3, #12
 21075 001a FA18     		adds	r2, r7, r3
 21076 001c 3B00     		movs	r3, r7
 21077 001e 1100     		movs	r1, r2
 21078 0020 1800     		movs	r0, r3
 21079 0022 FFF7FEFF 		bl	_ZSt3minIjERKT_S2_S2_
 21080 0026 0300     		movs	r3, r0
 21081 0028 1968     		ldr	r1, [r3]
 21082 002a 7A68     		ldr	r2, [r7, #4]
 21083 002c 8223     		movs	r3, #130
 21084 002e 5B00     		lsls	r3, r3, #1
 21085 0030 D150     		str	r1, [r2, r3]
 21086 0032 C046     		nop
 21087 0034 BD46     		mov	sp, r7
 21088 0036 04B0     		add	sp, sp, #16
 21089              		@ sp needed
 21090 0038 80BD     		pop	{r7, pc}
 21091              		.cfi_endproc
 21092              	.LFE4581:
 21094              		.section	.text._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv,"ax",%progbits
 21095              		.align	1
 21096              		.syntax unified
 21097              		.code	16
 21098              		.thumb_func
 21099              		.fpu softvfp
 21101              	_GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:
 21102              	.LFB4582:
 21103              		.loc 19 181 0
 21104              		.cfi_startproc
 21105              		@ args = 0, pretend = 0, frame = 0
 21106              		@ frame_needed = 1, uses_anonymous_args = 0
 21107 0000 80B5     		push	{r7, lr}
 21108              	.LCFI1088:
 21109              		.cfi_def_cfa_offset 8
 21110              		.cfi_offset 7, -8
 21111              		.cfi_offset 14, -4
 21112 0002 00AF     		add	r7, sp, #0
 21113              	.LCFI1089:
 21114              		.cfi_def_cfa_register 7
 21115              		.loc 19 181 0
 21116 0004 034B     		ldr	r3, .L974
 21117 0006 1900     		movs	r1, r3
 21118 0008 0120     		movs	r0, #1
 21119 000a FFF7FEFF 		bl	_Z41__static_initialization_and_destruction_0ii
 21120 000e BD46     		mov	sp, r7
 21121              		@ sp needed
 21122 0010 80BD     		pop	{r7, pc}
 21123              	.L975:
 21124 0012 C046     		.align	2
 21125              	.L974:
 21126 0014 FFFF0000 		.word	65535
 21127              		.cfi_endproc
 21128              	.LFE4582:
 21130              		.section	.init_array,"aw",%init_array
 21131              		.align	2
 21132 0000 00000000 		.word	_GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv(target1)
 21133              		.text
ARM GAS  /tmp/ccSySGVh.s 			page 470


 21134              	.Letext0:
 21135              		.file 29 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21136              		.file 30 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21137              		.file 31 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21138              		.file 32 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21139              		.file 33 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21140              		.file 34 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21141              		.file 35 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21142              		.file 36 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21143              		.file 37 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21144              		.file 38 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21145              		.file 39 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21146              		.file 40 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21147              		.file 41 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21148              		.file 42 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21149              		.file 43 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21150              		.file 44 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21151              		.file 45 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21152              		.file 46 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21153              		.file 47 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21154              		.file 48 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21155              		.file 49 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21156              		.file 50 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21157              		.file 51 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21158              		.file 52 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21159              		.file 53 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21160              		.file 54 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21161              		.file 55 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21162              		.file 56 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21163              		.file 57 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 21164              		.file 58 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/incl
 21165              		.file 59 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_d
 21166              		.file 60 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_stdin
 21167              		.file 61 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdint.h"
 21168              		.file 62 "mculib3/STM32F0_files/stm32f030x6.h"
 21169              		.file 63 "<built-in>"
 21170              		.file 64 "mculib3/src/bits/bits_rcc_f0.h"
 21171              		.file 65 "mculib3/src/bits/bits_flash_f0.h"
 21172              		.file 66 "mculib3/src/bits/bits_systick_f0_f4.h"
 21173              		.file 67 "mculib3/src/bits/bits_usart_f0.h"
 21174              		.file 68 "mculib3/src/bits/bits_gpio_f0_f4_f7.h"
 21175              		.file 69 "mculib3/src/bits/bits_dma_f0.h"
 21176              		.file 70 "mculib3/src/bits/bits_dma_stream_f0_f1.h"
 21177              		.file 71 "mculib3/src/pins.h"
 21178              		.file 72 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/lock.h
 21179              		.file 73 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_types
 21180              		.file 74 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/reent.
 21181              		.file 75 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/incl
 21182              		.file 76 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/wchar.h"
 21183              		.file 77 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/locale.h"
 21184              		.file 78 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/ctype.h"
 21185              		.file 79 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdlib.h"
 21186              		.file 80 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdio.h"
 21187              		.file 81 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/errno.
 21188              		.file 82 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/wctype.h"
 21189              		.file 83 "mculib3/src/meta.h"
 21190              		.file 84 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/string.h"
ARM GAS  /tmp/ccSySGVh.s 			page 471


 21191              		.file 85 "mculib3/src/modbus_common.h"
ARM GAS  /tmp/ccSySGVh.s 			page 472


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/ccSySGVh.s:16     .text.NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccSySGVh.s:22     .text.NVIC_EnableIRQ:0000000000000000 NVIC_EnableIRQ
     /tmp/ccSySGVh.s:63     .text.NVIC_EnableIRQ:0000000000000028 $d
     /tmp/ccSySGVh.s:68     .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR12AHBprescalerE:0000000000000000 $t
     /tmp/ccSySGVh.s:75     .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR12AHBprescalerE:0000000000000000 _ZN3mcu3RCC3setENS_8RCC_bits4CFGR12AHBprescalerE
     /tmp/ccSySGVh.s:122    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR12APBprescalerE:0000000000000000 $t
     /tmp/ccSySGVh.s:129    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR12APBprescalerE:0000000000000000 _ZN3mcu3RCC3setENS_8RCC_bits4CFGR12APBprescalerE
     /tmp/ccSySGVh.s:174    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR12APBprescalerE:0000000000000034 $d
     /tmp/ccSySGVh.s:179    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR11SystemClockE:0000000000000000 $t
     /tmp/ccSySGVh.s:186    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR11SystemClockE:0000000000000000 _ZN3mcu3RCC3setENS_8RCC_bits4CFGR11SystemClockE
     /tmp/ccSySGVh.s:231    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR9PLLsourceE:0000000000000000 $t
     /tmp/ccSySGVh.s:238    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR9PLLsourceE:0000000000000000 _ZN3mcu3RCC3setENS_8RCC_bits4CFGR9PLLsourceE
     /tmp/ccSySGVh.s:283    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR9PLLsourceE:0000000000000034 $d
     /tmp/ccSySGVh.s:288    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR13PLLmultiplierE:0000000000000000 $t
     /tmp/ccSySGVh.s:295    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR13PLLmultiplierE:0000000000000000 _ZN3mcu3RCC3setENS_8RCC_bits4CFGR13PLLmultiplierE
     /tmp/ccSySGVh.s:340    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR13PLLmultiplierE:0000000000000034 $d
     /tmp/ccSySGVh.s:345    .text._ZN3mcu3RCC6on_HSEEv:0000000000000000 $t
     /tmp/ccSySGVh.s:352    .text._ZN3mcu3RCC6on_HSEEv:0000000000000000 _ZN3mcu3RCC6on_HSEEv
     /tmp/ccSySGVh.s:387    .text._ZN3mcu3RCC14wait_HSE_readyEv:0000000000000000 $t
     /tmp/ccSySGVh.s:394    .text._ZN3mcu3RCC14wait_HSE_readyEv:0000000000000000 _ZN3mcu3RCC14wait_HSE_readyEv
     /tmp/ccSySGVh.s:437    .text._ZN3mcu3RCC6on_PLLEv:0000000000000000 $t
     /tmp/ccSySGVh.s:444    .text._ZN3mcu3RCC6on_PLLEv:0000000000000000 _ZN3mcu3RCC6on_PLLEv
     /tmp/ccSySGVh.s:479    .text._ZN3mcu3RCC14wait_PLL_readyEv:0000000000000000 $t
     /tmp/ccSySGVh.s:486    .text._ZN3mcu3RCC14wait_PLL_readyEv:0000000000000000 _ZN3mcu3RCC14wait_PLL_readyEv
     /tmp/ccSySGVh.s:529    .text._ZN3mcu3RCC13get_APB_clockEv:0000000000000000 $t
     /tmp/ccSySGVh.s:536    .text._ZN3mcu3RCC13get_APB_clockEv:0000000000000000 _ZN3mcu3RCC13get_APB_clockEv
     /tmp/ccSySGVh.s:618    .text._ZN3mcu3RCC13get_APB_clockEv:0000000000000058 $d
     /tmp/ccSySGVh.s:627    .text._ZN3mcu3RCC5clockENS_6PeriphE:0000000000000000 $t
     /tmp/ccSySGVh.s:634    .text._ZN3mcu3RCC5clockENS_6PeriphE:0000000000000000 _ZN3mcu3RCC5clockENS_6PeriphE
     /tmp/ccSySGVh.s:667    .text._ZN3mcu5FLASH7is_lockEv:0000000000000000 $t
     /tmp/ccSySGVh.s:674    .text._ZN3mcu5FLASH7is_lockEv:0000000000000000 _ZN3mcu5FLASH7is_lockEv
     /tmp/ccSySGVh.s:708    .text._ZN3mcu5FLASH6unlockEv:0000000000000000 $t
     /tmp/ccSySGVh.s:715    .text._ZN3mcu5FLASH6unlockEv:0000000000000000 _ZN3mcu5FLASH6unlockEv
     /tmp/ccSySGVh.s:765    .text._ZN3mcu5FLASH6unlockEv:0000000000000034 $d
     /tmp/ccSySGVh.s:771    .text._ZnwjPv:0000000000000000 $t
     /tmp/ccSySGVh.s:778    .text._ZnwjPv:0000000000000000 _ZnwjPv
     /tmp/ccSySGVh.s:809    .text._ZL20__gthread_key_deletei:0000000000000000 $t
     /tmp/ccSySGVh.s:815    .text._ZL20__gthread_key_deletei:0000000000000000 _ZL20__gthread_key_deletei
     /tmp/ccSySGVh.s:846    .text._ZSt3minIjERKT_S2_S2_:0000000000000000 $t
     /tmp/ccSySGVh.s:853    .text._ZSt3minIjERKT_S2_S2_:0000000000000000 _ZSt3minIjERKT_S2_S2_
     /tmp/ccSySGVh.s:897    .text._ZN9Publisher9subscribeER10Subscriber:0000000000000000 $t
     /tmp/ccSySGVh.s:904    .text._ZN9Publisher9subscribeER10Subscriber:0000000000000000 _ZN9Publisher9subscribeER10Subscriber
     /tmp/ccSySGVh.s:10338  .text._ZN4ListI10SubscriberE9push_backERS0_:0000000000000000 _ZN4ListI10SubscriberE9push_backERS0_
     /tmp/ccSySGVh.s:939    .text._ZN9Publisher11unsubscribeER10Subscriber:0000000000000000 $t
     /tmp/ccSySGVh.s:946    .text._ZN9Publisher11unsubscribeER10Subscriber:0000000000000000 _ZN9Publisher11unsubscribeER10Subscriber
     /tmp/ccSySGVh.s:10404  .text._ZN4ListI10SubscriberE6removeERS0_:0000000000000000 _ZN4ListI10SubscriberE6removeERS0_
     /tmp/ccSySGVh.s:980    .text._ZN9Publisher6notifyEv:0000000000000000 $t
     /tmp/ccSySGVh.s:987    .text._ZN9Publisher6notifyEv:0000000000000000 _ZN9Publisher6notifyEv
     /tmp/ccSySGVh.s:10533  .text._ZN4ListI10SubscriberE5beginEv:0000000000000000 _ZN4ListI10SubscriberE5beginEv
     /tmp/ccSySGVh.s:10620  .text._ZN4ListI10SubscriberE3endEv:0000000000000000 _ZN4ListI10SubscriberE3endEv
     /tmp/ccSySGVh.s:10663  .text._ZNK4ListI10SubscriberE8IteratorneERKS2_:0000000000000000 _ZNK4ListI10SubscriberE8IteratorneERKS2_
     /tmp/ccSySGVh.s:10751  .text._ZNK4ListI10SubscriberE8IteratordeEv:0000000000000000 _ZNK4ListI10SubscriberE8IteratordeEv
     /tmp/ccSySGVh.s:10708  .text._ZN4ListI10SubscriberE8IteratorppEv:0000000000000000 _ZN4ListI10SubscriberE8IteratorppEv
     /tmp/ccSySGVh.s:1063   .text._ZN3mcu7SysTick4loadEm:0000000000000000 $t
     /tmp/ccSySGVh.s:1070   .text._ZN3mcu7SysTick4loadEm:0000000000000000 _ZN3mcu7SysTick4loadEm
ARM GAS  /tmp/ccSySGVh.s 			page 473


     /tmp/ccSySGVh.s:1103   .text._ZN3mcu7SysTick5clearEv:0000000000000000 $t
     /tmp/ccSySGVh.s:1110   .text._ZN3mcu7SysTick5clearEv:0000000000000000 _ZN3mcu7SysTick5clearEv
     /tmp/ccSySGVh.s:1141   .text._ZN3mcu7SysTick9setSourceENS_12SysTick_bits4CTRL5ClockE:0000000000000000 $t
     /tmp/ccSySGVh.s:1148   .text._ZN3mcu7SysTick9setSourceENS_12SysTick_bits4CTRL5ClockE:0000000000000000 _ZN3mcu7SysTick9setSourceENS_12SysTick_bits4CTRL5ClockE
     /tmp/ccSySGVh.s:1193   .text._ZN3mcu7SysTick15enableInterruptEv:0000000000000000 $t
     /tmp/ccSySGVh.s:1200   .text._ZN3mcu7SysTick15enableInterruptEv:0000000000000000 _ZN3mcu7SysTick15enableInterruptEv
     /tmp/ccSySGVh.s:1233   .text._ZN3mcu7SysTick6enableEv:0000000000000000 $t
     /tmp/ccSySGVh.s:1240   .text._ZN3mcu7SysTick6enableEv:0000000000000000 _ZN3mcu7SysTick6enableEv
     /tmp/ccSySGVh.s:1273   .text._ZN4ListI10SubscriberEC2Ev:0000000000000000 $t
     /tmp/ccSySGVh.s:1280   .text._ZN4ListI10SubscriberEC2Ev:0000000000000000 _ZN4ListI10SubscriberEC2Ev
     /tmp/ccSySGVh.s:1280   .text._ZN4ListI10SubscriberEC2Ev:0000000000000000 _ZN4ListI10SubscriberEC1Ev
     /tmp/ccSySGVh.s:1320   .text._ZN9PublisherC2Ev:0000000000000000 $t
     /tmp/ccSySGVh.s:1327   .text._ZN9PublisherC2Ev:0000000000000000 _ZN9PublisherC2Ev
     /tmp/ccSySGVh.s:1327   .text._ZN9PublisherC2Ev:0000000000000000 _ZN9PublisherC1Ev
     /tmp/ccSySGVh.s:1363   .text._ZN11TickUpdaterC2Ev:0000000000000000 $t
     /tmp/ccSySGVh.s:1370   .text._ZN11TickUpdaterC2Ev:0000000000000000 _ZN11TickUpdaterC2Ev
     /tmp/ccSySGVh.s:10789  .text._ZN3mcu14make_referenceILNS_6PeriphE13EEENSt9enable_ifIXeqT_LS1_13EERNS_7SysTickEE4typeEv:0000000000000000 _ZN3mcu14make_referenceILNS_6PeriphE13EEENSt9enable_ifIXeqT_LS1_13EERNS_7SysTickEE4typeEv
     /tmp/ccSySGVh.s:10824  .text._ZN3mcu7SysTick13initInterruptILt1EEEvv:0000000000000000 _ZN3mcu7SysTick13initInterruptILt1EEEvv
     /tmp/ccSySGVh.s:1370   .text._ZN11TickUpdaterC2Ev:0000000000000000 _ZN11TickUpdaterC1Ev
     /tmp/ccSySGVh.s:1415   .bss.tickUpdater:0000000000000000 tickUpdater
     /tmp/ccSySGVh.s:1412   .bss.tickUpdater:0000000000000000 $d
     /tmp/ccSySGVh.s:1418   .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccSySGVh.s:1425   .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccSySGVh.s:1451   .text.SysTick_Handler:0000000000000014 $d
     /tmp/ccSySGVh.s:1456   .text._ZN8ListableI10SubscriberEC2Ev:0000000000000000 $t
     /tmp/ccSySGVh.s:1463   .text._ZN8ListableI10SubscriberEC2Ev:0000000000000000 _ZN8ListableI10SubscriberEC2Ev
     /tmp/ccSySGVh.s:1463   .text._ZN8ListableI10SubscriberEC2Ev:0000000000000000 _ZN8ListableI10SubscriberEC1Ev
     /tmp/ccSySGVh.s:1502   .text._ZN10SubscriberC2Ev:0000000000000000 $t
     /tmp/ccSySGVh.s:1509   .text._ZN10SubscriberC2Ev:0000000000000000 _ZN10SubscriberC2Ev
     /tmp/ccSySGVh.s:1546   .text._ZN10SubscriberC2Ev:0000000000000024 $d
     /tmp/ccSySGVh.s:20561  .rodata._ZTV10Subscriber:0000000000000000 _ZTV10Subscriber
     /tmp/ccSySGVh.s:1509   .text._ZN10SubscriberC2Ev:0000000000000000 _ZN10SubscriberC1Ev
     /tmp/ccSySGVh.s:1553   .text._ZN14TickSubscriberC2Ev:0000000000000000 $t
     /tmp/ccSySGVh.s:1560   .text._ZN14TickSubscriberC2Ev:0000000000000000 _ZN14TickSubscriberC2Ev
     /tmp/ccSySGVh.s:1599   .text._ZN14TickSubscriberC2Ev:0000000000000028 $d
     /tmp/ccSySGVh.s:20552  .rodata._ZTV14TickSubscriber:0000000000000000 _ZTV14TickSubscriber
     /tmp/ccSySGVh.s:1560   .text._ZN14TickSubscriberC2Ev:0000000000000000 _ZN14TickSubscriberC1Ev
     /tmp/ccSySGVh.s:1606   .text._ZN5Timer6notifyEv:0000000000000000 $t
     /tmp/ccSySGVh.s:1613   .text._ZN5Timer6notifyEv:0000000000000000 _ZN5Timer6notifyEv
     /tmp/ccSySGVh.s:1647   .text._ZN5Timer5startEm:0000000000000000 $t
     /tmp/ccSySGVh.s:1654   .text._ZN5Timer5startEm:0000000000000000 _ZN5Timer5startEm
     /tmp/ccSySGVh.s:2129   .text._ZN14TickSubscriber14tick_subscribeEv:0000000000000000 _ZN14TickSubscriber14tick_subscribeEv
     /tmp/ccSySGVh.s:1691   .text._ZN5Timer5eventEv:0000000000000000 $t
     /tmp/ccSySGVh.s:1698   .text._ZN5Timer5eventEv:0000000000000000 _ZN5Timer5eventEv
     /tmp/ccSySGVh.s:1748   .text._ZN5Timer4stopEv:0000000000000000 $t
     /tmp/ccSySGVh.s:1755   .text._ZN5Timer4stopEv:0000000000000000 _ZN5Timer4stopEv
     /tmp/ccSySGVh.s:2074   .text._ZN14TickSubscriber16tick_unsubscribeEv:0000000000000000 _ZN14TickSubscriber16tick_unsubscribeEv
     /tmp/ccSySGVh.s:1791   .text._ZN5Timer4doneEv:0000000000000000 $t
     /tmp/ccSySGVh.s:1798   .text._ZN5Timer4doneEv:0000000000000000 _ZN5Timer4doneEv
     /tmp/ccSySGVh.s:1834   .text._ZN5Timer5pauseEv:0000000000000000 $t
     /tmp/ccSySGVh.s:1841   .text._ZN5Timer5pauseEv:0000000000000000 _ZN5Timer5pauseEv
     /tmp/ccSySGVh.s:1872   .text._ZN5Timer5startEv:0000000000000000 $t
     /tmp/ccSySGVh.s:1879   .text._ZN5Timer5startEv:0000000000000000 _ZN5Timer5startEv
     /tmp/ccSySGVh.s:1910   .text._ZN5Timer7isCountEv:0000000000000000 $t
     /tmp/ccSySGVh.s:1917   .text._ZN5Timer7isCountEv:0000000000000000 _ZN5Timer7isCountEv
     /tmp/ccSySGVh.s:1947   .text._ZN5Timer10timePassedEv:0000000000000000 $t
     /tmp/ccSySGVh.s:1954   .text._ZN5Timer10timePassedEv:0000000000000000 _ZN5Timer10timePassedEv
ARM GAS  /tmp/ccSySGVh.s 			page 474


     /tmp/ccSySGVh.s:1984   .text._ZN5Timer8timeLeftEv:0000000000000000 $t
     /tmp/ccSySGVh.s:1991   .text._ZN5Timer8timeLeftEv:0000000000000000 _ZN5Timer8timeLeftEv
     /tmp/ccSySGVh.s:2024   .text._ZN5Timer9isGreaterEm:0000000000000000 $t
     /tmp/ccSySGVh.s:2031   .text._ZN5Timer9isGreaterEm:0000000000000000 _ZN5Timer9isGreaterEm
     /tmp/ccSySGVh.s:2067   .text._ZN14TickSubscriber16tick_unsubscribeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:2117   .text._ZN14TickSubscriber16tick_unsubscribeEv:000000000000002c $d
     /tmp/ccSySGVh.s:2122   .text._ZN14TickSubscriber14tick_subscribeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:2175   .text._ZN14TickSubscriber14tick_subscribeEv:0000000000000030 $d
     /tmp/ccSySGVh.s:2180   .rodata._ZL13crc_low_table:0000000000000000 $d
     /tmp/ccSySGVh.s:2183   .rodata._ZL13crc_low_table:0000000000000000 _ZL13crc_low_table
     /tmp/ccSySGVh.s:2441   .rodata._ZL14crc_high_table:0000000000000000 $d
     /tmp/ccSySGVh.s:2444   .rodata._ZL14crc_high_table:0000000000000000 _ZL14crc_high_table
     /tmp/ccSySGVh.s:2702   .text._ZN3mcu4GPIO3setEj:0000000000000000 $t
     /tmp/ccSySGVh.s:2709   .text._ZN3mcu4GPIO3setEj:0000000000000000 _ZN3mcu4GPIO3setEj
     /tmp/ccSySGVh.s:2746   .text._ZN3mcu4GPIO5clearEj:0000000000000000 $t
     /tmp/ccSySGVh.s:2753   .text._ZN3mcu4GPIO5clearEj:0000000000000000 _ZN3mcu4GPIO5clearEj
     /tmp/ccSySGVh.s:2790   .text._ZN3mcu4GPIO6is_setEj:0000000000000000 $t
     /tmp/ccSySGVh.s:2797   .text._ZN3mcu4GPIO6is_setEj:0000000000000000 _ZN3mcu4GPIO6is_setEj
     /tmp/ccSySGVh.s:2836   .rodata._ZN12_GLOBAL__N_1L12fibo_exampleE:0000000000000000 $d
     /tmp/ccSySGVh.s:2839   .rodata._ZN12_GLOBAL__N_1L12fibo_exampleE:0000000000000000 _ZN12_GLOBAL__N_1L12fibo_exampleE
     /tmp/ccSySGVh.s:2847   .text._ZN3PinC2ERN3mcu4GPIOEi:0000000000000000 $t
     /tmp/ccSySGVh.s:2854   .text._ZN3PinC2ERN3mcu4GPIOEi:0000000000000000 _ZN3PinC2ERN3mcu4GPIOEi
     /tmp/ccSySGVh.s:2854   .text._ZN3PinC2ERN3mcu4GPIOEi:0000000000000000 _ZN3PinC1ERN3mcu4GPIOEi
     /tmp/ccSySGVh.s:2896   .text._ZN3Pin3setEv:0000000000000000 $t
     /tmp/ccSySGVh.s:2903   .text._ZN3Pin3setEv:0000000000000000 _ZN3Pin3setEv
     /tmp/ccSySGVh.s:2938   .text._ZN3Pin5clearEv:0000000000000000 $t
     /tmp/ccSySGVh.s:2945   .text._ZN3Pin5clearEv:0000000000000000 _ZN3Pin5clearEv
     /tmp/ccSySGVh.s:2980   .text._ZN3Pin6is_setEv:0000000000000000 $t
     /tmp/ccSySGVh.s:2987   .text._ZN3Pin6is_setEv:0000000000000000 _ZN3Pin6is_setEv
     /tmp/ccSySGVh.s:3023   .text._ZN3PinaSEb:0000000000000000 $t
     /tmp/ccSySGVh.s:3030   .text._ZN3PinaSEb:0000000000000000 _ZN3PinaSEb
     /tmp/ccSySGVh.s:3079   .text._ZN3PincvbEv:0000000000000000 $t
     /tmp/ccSySGVh.s:3086   .text._ZN3PincvbEv:0000000000000000 _ZN3PincvbEv
     /tmp/ccSySGVh.s:3118   .text._ZN3mcu5USART3setENS_10USART_bits3CR16ParityE:0000000000000000 $t
     /tmp/ccSySGVh.s:3125   .text._ZN3mcu5USART3setENS_10USART_bits3CR16ParityE:0000000000000000 _ZN3mcu5USART3setENS_10USART_bits3CR16ParityE
     /tmp/ccSySGVh.s:3171   .text._ZN3mcu5USART3setENS_10USART_bits3CR16ParityE:0000000000000034 $d
     /tmp/ccSySGVh.s:3176   .text._ZN3mcu5USART3setENS_10USART_bits3CR18DataBitsE:0000000000000000 $t
     /tmp/ccSySGVh.s:3183   .text._ZN3mcu5USART3setENS_10USART_bits3CR18DataBitsE:0000000000000000 _ZN3mcu5USART3setENS_10USART_bits3CR18DataBitsE
     /tmp/ccSySGVh.s:3228   .text._ZN3mcu5USART3setENS_10USART_bits3CR18DataBitsE:0000000000000034 $d
     /tmp/ccSySGVh.s:3233   .text._ZN3mcu5USART3setENS_10USART_bits3CR28StopBitsE:0000000000000000 $t
     /tmp/ccSySGVh.s:3240   .text._ZN3mcu5USART3setENS_10USART_bits3CR28StopBitsE:0000000000000000 _ZN3mcu5USART3setENS_10USART_bits3CR28StopBitsE
     /tmp/ccSySGVh.s:3285   .text._ZN3mcu5USART3setENS_10USART_bits3CR28StopBitsE:0000000000000034 $d
     /tmp/ccSySGVh.s:3290   .text._ZN3mcu5USART6enableEv:0000000000000000 $t
     /tmp/ccSySGVh.s:3297   .text._ZN3mcu5USART6enableEv:0000000000000000 _ZN3mcu5USART6enableEv
     /tmp/ccSySGVh.s:3331   .text._ZN3mcu5USART9rx_enableEv:0000000000000000 $t
     /tmp/ccSySGVh.s:3338   .text._ZN3mcu5USART9rx_enableEv:0000000000000000 _ZN3mcu5USART9rx_enableEv
     /tmp/ccSySGVh.s:3372   .text._ZN3mcu5USART9tx_enableEv:0000000000000000 $t
     /tmp/ccSySGVh.s:3379   .text._ZN3mcu5USART9tx_enableEv:0000000000000000 _ZN3mcu5USART9tx_enableEv
     /tmp/ccSySGVh.s:3413   .text._ZN3mcu5USART13DMA_tx_enableEv:0000000000000000 $t
     /tmp/ccSySGVh.s:3420   .text._ZN3mcu5USART13DMA_tx_enableEv:0000000000000000 _ZN3mcu5USART13DMA_tx_enableEv
     /tmp/ccSySGVh.s:3454   .text._ZN3mcu5USART13DMA_rx_enableEv:0000000000000000 $t
     /tmp/ccSySGVh.s:3461   .text._ZN3mcu5USART13DMA_rx_enableEv:0000000000000000 _ZN3mcu5USART13DMA_rx_enableEv
     /tmp/ccSySGVh.s:3495   .text._ZN3mcu5USART13parity_enableEv:0000000000000000 $t
     /tmp/ccSySGVh.s:3502   .text._ZN3mcu5USART13parity_enableEv:0000000000000000 _ZN3mcu5USART13parity_enableEv
     /tmp/ccSySGVh.s:3537   .text._ZN3mcu5USART14parity_disableEv:0000000000000000 $t
     /tmp/ccSySGVh.s:3544   .text._ZN3mcu5USART14parity_disableEv:0000000000000000 _ZN3mcu5USART14parity_disableEv
     /tmp/ccSySGVh.s:3577   .text._ZN3mcu5USART14parity_disableEv:000000000000001c $d
ARM GAS  /tmp/ccSySGVh.s 			page 475


     /tmp/ccSySGVh.s:3582   .text._ZN3mcu5USART13parity_enableEb:0000000000000000 $t
     /tmp/ccSySGVh.s:3589   .text._ZN3mcu5USART13parity_enableEb:0000000000000000 _ZN3mcu5USART13parity_enableEb
     /tmp/ccSySGVh.s:3637   .text._ZN3mcu5USART21enable_IDLE_interruptEb:0000000000000000 $t
     /tmp/ccSySGVh.s:3644   .text._ZN3mcu5USART21enable_IDLE_interruptEb:0000000000000000 _ZN3mcu5USART21enable_IDLE_interruptEb
     /tmp/ccSySGVh.s:3687   .text._ZN3mcu5USART17is_IDLE_interruptEv:0000000000000000 $t
     /tmp/ccSySGVh.s:3694   .text._ZN3mcu5USART17is_IDLE_interruptEv:0000000000000000 _ZN3mcu5USART17is_IDLE_interruptEv
     /tmp/ccSySGVh.s:3727   .text._ZN3mcu5USART21clear_interrupt_flagsEv:0000000000000000 $t
     /tmp/ccSySGVh.s:3734   .text._ZN3mcu5USART21clear_interrupt_flagsEv:0000000000000000 _ZN3mcu5USART21clear_interrupt_flagsEv
     /tmp/ccSySGVh.s:3770   .text._ZN3mcu5USART16receive_data_adrEv:0000000000000000 $t
     /tmp/ccSySGVh.s:3777   .text._ZN3mcu5USART16receive_data_adrEv:0000000000000000 _ZN3mcu5USART16receive_data_adrEv
     /tmp/ccSySGVh.s:3807   .text._ZN3mcu5USART17transmit_data_adrEv:0000000000000000 $t
     /tmp/ccSySGVh.s:3814   .text._ZN3mcu5USART17transmit_data_adrEv:0000000000000000 _ZN3mcu5USART17transmit_data_adrEv
     /tmp/ccSySGVh.s:3845   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000000 $t
     /tmp/ccSySGVh.s:3852   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000000 _ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE
     /tmp/ccSySGVh.s:10889  .text._ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv:0000000000000000 _ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
     /tmp/ccSySGVh.s:3896   .rodata._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000000 $d
     /tmp/ccSySGVh.s:4023   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:00000000000000f4 $d
     /tmp/ccSySGVh.s:4028   .text._ZN3mcu7registrIVNS_8DMA_bits4IFCREEERVDaRT_:0000000000000000 $t
     /tmp/ccSySGVh.s:4035   .text._ZN3mcu7registrIVNS_8DMA_bits4IFCREEERVDaRT_:0000000000000000 _ZN3mcu7registrIVNS_8DMA_bits4IFCREEERVDaRT_
     /tmp/ccSySGVh.s:4066   .text._ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE:0000000000000000 $t
     /tmp/ccSySGVh.s:4073   .text._ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE:0000000000000000 _ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE
     /tmp/ccSySGVh.s:4119   .text._ZN3mcu7registrIVNS_8DMA_bits3ISREEERVDaRT_:0000000000000000 $t
     /tmp/ccSySGVh.s:4126   .text._ZN3mcu7registrIVNS_8DMA_bits3ISREEERVDaRT_:0000000000000000 _ZN3mcu7registrIVNS_8DMA_bits3ISREEERVDaRT_
     /tmp/ccSySGVh.s:4156   .text._ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE:0000000000000000 $t
     /tmp/ccSySGVh.s:4163   .text._ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE:0000000000000000 _ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE
     /tmp/ccSySGVh.s:4210   .text._ZN3mcu10DMA_stream6enableEv:0000000000000000 $t
     /tmp/ccSySGVh.s:4217   .text._ZN3mcu10DMA_stream6enableEv:0000000000000000 _ZN3mcu10DMA_stream6enableEv
     /tmp/ccSySGVh.s:4268   .text._ZN3mcu10DMA_stream7disableEv:0000000000000000 $t
     /tmp/ccSySGVh.s:4275   .text._ZN3mcu10DMA_stream7disableEv:0000000000000000 _ZN3mcu10DMA_stream7disableEv
     /tmp/ccSySGVh.s:4309   .text._ZN3mcu10DMA_stream10inc_memoryEv:0000000000000000 $t
     /tmp/ccSySGVh.s:4316   .text._ZN3mcu10DMA_stream10inc_memoryEv:0000000000000000 _ZN3mcu10DMA_stream10inc_memoryEv
     /tmp/ccSySGVh.s:4350   .text._ZN3mcu10DMA_stream13circular_modeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:4357   .text._ZN3mcu10DMA_stream13circular_modeEv:0000000000000000 _ZN3mcu10DMA_stream13circular_modeEv
     /tmp/ccSySGVh.s:4391   .text._ZN3mcu10DMA_stream14set_memory_adrEm:0000000000000000 $t
     /tmp/ccSySGVh.s:4398   .text._ZN3mcu10DMA_stream14set_memory_adrEm:0000000000000000 _ZN3mcu10DMA_stream14set_memory_adrEm
     /tmp/ccSySGVh.s:4431   .text._ZN3mcu10DMA_stream14set_periph_adrEm:0000000000000000 $t
     /tmp/ccSySGVh.s:4438   .text._ZN3mcu10DMA_stream14set_periph_adrEm:0000000000000000 _ZN3mcu10DMA_stream14set_periph_adrEm
     /tmp/ccSySGVh.s:4471   .text._ZN3mcu10DMA_stream20set_qty_transactionsEt:0000000000000000 $t
     /tmp/ccSySGVh.s:4478   .text._ZN3mcu10DMA_stream20set_qty_transactionsEt:0000000000000000 _ZN3mcu10DMA_stream20set_qty_transactionsEt
     /tmp/ccSySGVh.s:4514   .text._ZN3mcu10DMA_stream3setENS_8DMA_bits3CCR9DirectionE:0000000000000000 $t
     /tmp/ccSySGVh.s:4521   .text._ZN3mcu10DMA_stream3setENS_8DMA_bits3CCR9DirectionE:0000000000000000 _ZN3mcu10DMA_stream3setENS_8DMA_bits3CCR9DirectionE
     /tmp/ccSySGVh.s:4567   .text._ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE:0000000000000000 $t
     /tmp/ccSySGVh.s:4574   .text._ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE:0000000000000000 _ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE
     /tmp/ccSySGVh.s:4619   .text._ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE:0000000000000034 $d
     /tmp/ccSySGVh.s:4624   .text._ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE:0000000000000000 $t
     /tmp/ccSySGVh.s:4631   .text._ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE:0000000000000000 _ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE
     /tmp/ccSySGVh.s:4676   .text._ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE:0000000000000034 $d
     /tmp/ccSySGVh.s:4681   .text._ZN3mcu10DMA_stream34enable_transfer_complete_interruptEv:0000000000000000 $t
     /tmp/ccSySGVh.s:4688   .text._ZN3mcu10DMA_stream34enable_transfer_complete_interruptEv:0000000000000000 _ZN3mcu10DMA_stream34enable_transfer_complete_interruptEv
     /tmp/ccSySGVh.s:4722   .text._ZN3mcu10DMA_stream21qty_transactions_leftEv:0000000000000000 $t
     /tmp/ccSySGVh.s:4729   .text._ZN3mcu10DMA_stream21qty_transactions_leftEv:0000000000000000 _ZN3mcu10DMA_stream21qty_transactions_leftEv
     /tmp/ccSySGVh.s:4760   .data._ZL16NVIC_EnableIRQ_t:0000000000000000 $d
     /tmp/ccSySGVh.s:4763   .data._ZL16NVIC_EnableIRQ_t:0000000000000000 _ZL16NVIC_EnableIRQ_t
     /tmp/ccSySGVh.s:4766   .text._ZN9InterruptC2E9IRQn_Type:0000000000000000 $t
     /tmp/ccSySGVh.s:4773   .text._ZN9InterruptC2E9IRQn_Type:0000000000000000 _ZN9InterruptC2E9IRQn_Type
     /tmp/ccSySGVh.s:4773   .text._ZN9InterruptC2E9IRQn_Type:0000000000000000 _ZN9InterruptC1E9IRQn_Type
     /tmp/ccSySGVh.s:4817   .text._ZN9Interrupt6enableEv:0000000000000000 $t
ARM GAS  /tmp/ccSySGVh.s 			page 476


     /tmp/ccSySGVh.s:4824   .text._ZN9Interrupt6enableEv:0000000000000000 _ZN9Interrupt6enableEv
     /tmp/ccSySGVh.s:4859   .text._ZN9Interrupt6enableEv:0000000000000020 $d
     /tmp/ccSySGVh.s:4864   .text._ZN9Interrupt9subscribeEP12Interrupting:0000000000000000 $t
     /tmp/ccSySGVh.s:4871   .text._ZN9Interrupt9subscribeEP12Interrupting:0000000000000000 _ZN9Interrupt9subscribeEP12Interrupting
     /tmp/ccSySGVh.s:4933   .text._ZN9Interrupt9interruptEv:0000000000000000 $t
     /tmp/ccSySGVh.s:4940   .text._ZN9Interrupt9interruptEv:0000000000000000 _ZN9Interrupt9interruptEv
     /tmp/ccSySGVh.s:4996   .bss.interrupt_usart1:0000000000000000 interrupt_usart1
     /tmp/ccSySGVh.s:4993   .bss.interrupt_usart1:0000000000000000 $d
     /tmp/ccSySGVh.s:5003   .bss.interrupt_DMA1_channel1:0000000000000000 interrupt_DMA1_channel1
     /tmp/ccSySGVh.s:5000   .bss.interrupt_DMA1_channel1:0000000000000000 $d
     /tmp/ccSySGVh.s:5010   .bss.interrupt_DMA1_channel2:0000000000000000 interrupt_DMA1_channel2
     /tmp/ccSySGVh.s:5007   .bss.interrupt_DMA1_channel2:0000000000000000 $d
     /tmp/ccSySGVh.s:5017   .bss.interrupt_DMA1_channel3:0000000000000000 interrupt_DMA1_channel3
     /tmp/ccSySGVh.s:5014   .bss.interrupt_DMA1_channel3:0000000000000000 $d
     /tmp/ccSySGVh.s:5024   .bss.interrupt_DMA1_channel4:0000000000000000 interrupt_DMA1_channel4
     /tmp/ccSySGVh.s:5021   .bss.interrupt_DMA1_channel4:0000000000000000 $d
     /tmp/ccSySGVh.s:5031   .bss.interrupt_DMA1_channel5:0000000000000000 interrupt_DMA1_channel5
     /tmp/ccSySGVh.s:5028   .bss.interrupt_DMA1_channel5:0000000000000000 $d
     /tmp/ccSySGVh.s:5034   .text.DMA1_Channel1_IRQHandler:0000000000000000 $t
     /tmp/ccSySGVh.s:5041   .text.DMA1_Channel1_IRQHandler:0000000000000000 DMA1_Channel1_IRQHandler
     /tmp/ccSySGVh.s:10924  .text._ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv:0000000000000000 _ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv
     /tmp/ccSySGVh.s:5072   .text.DMA1_Channel1_IRQHandler:0000000000000020 $d
     /tmp/ccSySGVh.s:5077   .text.DMA1_Channel2_3_IRQHandler:0000000000000000 $t
     /tmp/ccSySGVh.s:5084   .text.DMA1_Channel2_3_IRQHandler:0000000000000000 DMA1_Channel2_3_IRQHandler
     /tmp/ccSySGVh.s:5124   .text.DMA1_Channel2_3_IRQHandler:0000000000000038 $d
     /tmp/ccSySGVh.s:5130   .text.DMA1_Channel4_5_IRQHandler:0000000000000000 $t
     /tmp/ccSySGVh.s:5137   .text.DMA1_Channel4_5_IRQHandler:0000000000000000 DMA1_Channel4_5_IRQHandler
     /tmp/ccSySGVh.s:5158   .text.TIM1_BRK_TIM9_IRQHandler:0000000000000000 $t
     /tmp/ccSySGVh.s:5165   .text.TIM1_BRK_TIM9_IRQHandler:0000000000000000 TIM1_BRK_TIM9_IRQHandler
     /tmp/ccSySGVh.s:5186   .text.TIM1_CC_IRQHandler:0000000000000000 $t
     /tmp/ccSySGVh.s:5193   .text.TIM1_CC_IRQHandler:0000000000000000 TIM1_CC_IRQHandler
     /tmp/ccSySGVh.s:5214   .text.TIM3_IRQHandler:0000000000000000 $t
     /tmp/ccSySGVh.s:5221   .text.TIM3_IRQHandler:0000000000000000 TIM3_IRQHandler
     /tmp/ccSySGVh.s:5242   .text.TIM14_IRQHandler:0000000000000000 $t
     /tmp/ccSySGVh.s:5249   .text.TIM14_IRQHandler:0000000000000000 TIM14_IRQHandler
     /tmp/ccSySGVh.s:5270   .text.TIM16_IRQHandler:0000000000000000 $t
     /tmp/ccSySGVh.s:5277   .text.TIM16_IRQHandler:0000000000000000 TIM16_IRQHandler
     /tmp/ccSySGVh.s:5298   .text.TIM17_IRQHandler:0000000000000000 $t
     /tmp/ccSySGVh.s:5305   .text.TIM17_IRQHandler:0000000000000000 TIM17_IRQHandler
     /tmp/ccSySGVh.s:5326   .text.USART1_IRQHandler:0000000000000000 $t
     /tmp/ccSySGVh.s:5333   .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
     /tmp/ccSySGVh.s:10963  .text._ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4typeEv:0000000000000000 _ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4typeEv
     /tmp/ccSySGVh.s:5363   .text.USART1_IRQHandler:0000000000000020 $d
     /tmp/ccSySGVh.s:5368   .text.init_clock:0000000000000000 $t
     /tmp/ccSySGVh.s:5375   .text.init_clock:0000000000000000 init_clock
     /tmp/ccSySGVh.s:10998  .text._Z10init_clockILj8000000ELj48000000EENSt9enable_ifIXaaeqT_clL_Zli4_MHzyELy8EEeqT0_clL_Zli4_MHzyELy48EEEvE4typeEv:0000000000000000 _Z10init_clockILj8000000ELj48000000EENSt9enable_ifIXaaeqT_clL_Zli4_MHzyELy8EEeqT0_clL_Zli4_MHzyELy48EEEvE4typeEv
     /tmp/ccSySGVh.s:5400   .text._ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:5407   .text._ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:5447   .text._ZSt12__get_helperILj0ER3PinJS1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj0ER3PinJS1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:5440   .text._ZSt12__get_helperILj0ER3PinJS1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:5486   .text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_
     /tmp/ccSySGVh.s:5479   .text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:5526   .text._ZNSt10_Head_baseILj0ER3PinLb0EE7_M_headERS2_:0000000000000000 _ZNSt10_Head_baseILj0ER3PinLb0EE7_M_headERS2_
     /tmp/ccSySGVh.s:5519   .text._ZNSt10_Head_baseILj0ER3PinLb0EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:5556   .text._ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:5563   .text._ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:5606   .text._ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE:0000000000000000 _ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
ARM GAS  /tmp/ccSySGVh.s 			page 477


     /tmp/ccSySGVh.s:5599   .text._ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE:0000000000000000 $t
     /tmp/ccSySGVh.s:5636   .text._ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:5643   .text._ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:5682   .text._ZSt12__get_helperILj1ER3PinJS1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj1ER3PinJS1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:5675   .text._ZSt12__get_helperILj1ER3PinJS1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:5721   .text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EE7_M_headERS2_
     /tmp/ccSySGVh.s:5714   .text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:5761   .text._ZNSt10_Head_baseILj1ER3PinLb0EE7_M_headERS2_:0000000000000000 _ZNSt10_Head_baseILj1ER3PinLb0EE7_M_headERS2_
     /tmp/ccSySGVh.s:5754   .text._ZNSt10_Head_baseILj1ER3PinLb0EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:5791   .text._ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:5798   .text._ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:5834   .text._ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:5841   .text._ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:5880   .text._ZSt12__get_helperILj2ER3PinJS1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj2ER3PinJS1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:5873   .text._ZSt12__get_helperILj2ER3PinJS1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:5919   .text._ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EE7_M_headERS2_
     /tmp/ccSySGVh.s:5912   .text._ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:5959   .text._ZNSt10_Head_baseILj2ER3PinLb0EE7_M_headERS2_:0000000000000000 _ZNSt10_Head_baseILj2ER3PinLb0EE7_M_headERS2_
     /tmp/ccSySGVh.s:5952   .text._ZNSt10_Head_baseILj2ER3PinLb0EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:5989   .text._ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:5996   .text._ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:6032   .text._ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:6039   .text._ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:6078   .text._ZSt12__get_helperILj3ER3PinJS1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj3ER3PinJS1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:6071   .text._ZSt12__get_helperILj3ER3PinJS1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:6117   .text._ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EE7_M_headERS2_
     /tmp/ccSySGVh.s:6110   .text._ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:6157   .text._ZNSt10_Head_baseILj3ER3PinLb0EE7_M_headERS2_:0000000000000000 _ZNSt10_Head_baseILj3ER3PinLb0EE7_M_headERS2_
     /tmp/ccSySGVh.s:6150   .text._ZNSt10_Head_baseILj3ER3PinLb0EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:6187   .text._ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:6194   .text._ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:6230   .text._ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:6237   .text._ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:6276   .text._ZSt12__get_helperILj4ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj4ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:6269   .text._ZSt12__get_helperILj4ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:6315   .text._ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EE7_M_headERS2_
     /tmp/ccSySGVh.s:6308   .text._ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:6355   .text._ZNSt10_Head_baseILj4ER3PinLb0EE7_M_headERS2_:0000000000000000 _ZNSt10_Head_baseILj4ER3PinLb0EE7_M_headERS2_
     /tmp/ccSySGVh.s:6348   .text._ZNSt10_Head_baseILj4ER3PinLb0EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:6385   .text._ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:6392   .text._ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:6428   .text._ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:6435   .text._ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:6474   .text._ZSt12__get_helperILj5ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj5ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:6467   .text._ZSt12__get_helperILj5ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:6513   .text._ZNSt11_Tuple_implILj5EJR3PinS1_S1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj5EJR3PinS1_S1_EE7_M_headERS2_
     /tmp/ccSySGVh.s:6506   .text._ZNSt11_Tuple_implILj5EJR3PinS1_S1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:6553   .text._ZNSt10_Head_baseILj5ER3PinLb0EE7_M_headERS2_:0000000000000000 _ZNSt10_Head_baseILj5ER3PinLb0EE7_M_headERS2_
     /tmp/ccSySGVh.s:6546   .text._ZNSt10_Head_baseILj5ER3PinLb0EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:6583   .text._ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:6590   .text._ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:6626   .text._ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:6633   .text._ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:6672   .text._ZSt12__get_helperILj6ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj6ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:6665   .text._ZSt12__get_helperILj6ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:6711   .text._ZNSt11_Tuple_implILj6EJR3PinS1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj6EJR3PinS1_EE7_M_headERS2_
     /tmp/ccSySGVh.s:6704   .text._ZNSt11_Tuple_implILj6EJR3PinS1_EE7_M_headERS2_:0000000000000000 $t
ARM GAS  /tmp/ccSySGVh.s 			page 478


     /tmp/ccSySGVh.s:6751   .text._ZNSt10_Head_baseILj6ER3PinLb0EE7_M_headERS2_:0000000000000000 _ZNSt10_Head_baseILj6ER3PinLb0EE7_M_headERS2_
     /tmp/ccSySGVh.s:6744   .text._ZNSt10_Head_baseILj6ER3PinLb0EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:6781   .text._ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:6788   .text._ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:6824   .text._ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:6831   .text._ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:6870   .text._ZSt12__get_helperILj7ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj7ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:6863   .text._ZSt12__get_helperILj7ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:6909   .text._ZNSt11_Tuple_implILj7EJR3PinEE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj7EJR3PinEE7_M_headERS2_
     /tmp/ccSySGVh.s:6902   .text._ZNSt11_Tuple_implILj7EJR3PinEE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:6948   .text._ZNSt10_Head_baseILj7ER3PinLb0EE7_M_headERS2_:0000000000000000 _ZNSt10_Head_baseILj7ER3PinLb0EE7_M_headERS2_
     /tmp/ccSySGVh.s:6941   .text._ZNSt10_Head_baseILj7ER3PinLb0EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:6978   .text._ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:6985   .text._ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:7021   .text._ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:7028   .text._ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:7067   .text._ZSt12__get_helperILj0ER3PinJS1_S1_S1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj0ER3PinJS1_S1_S1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:7060   .text._ZSt12__get_helperILj0ER3PinJS1_S1_S1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:7106   .text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_
     /tmp/ccSySGVh.s:7099   .text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:7139   .text._ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:7146   .text._ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:7182   .text._ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:7189   .text._ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:7228   .text._ZSt12__get_helperILj1ER3PinJS1_S1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj1ER3PinJS1_S1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:7221   .text._ZSt12__get_helperILj1ER3PinJS1_S1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:7267   .text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_
     /tmp/ccSySGVh.s:7260   .text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:7300   .text._ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:7307   .text._ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:7343   .text._ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:7350   .text._ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:7389   .text._ZSt12__get_helperILj2ER3PinJS1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj2ER3PinJS1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:7382   .text._ZSt12__get_helperILj2ER3PinJS1_S1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:7428   .text._ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_
     /tmp/ccSySGVh.s:7421   .text._ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:7461   .text._ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:7468   .text._ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:7504   .text._ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:7511   .text._ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:7550   .text._ZSt12__get_helperILj3ER3PinJS1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj3ER3PinJS1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:7543   .text._ZSt12__get_helperILj3ER3PinJS1_S1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:7589   .text._ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EE7_M_headERS2_
     /tmp/ccSySGVh.s:7582   .text._ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:7622   .text._ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:7629   .text._ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj3EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:7665   .text._ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:7672   .text._ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:7711   .text._ZSt12__get_helperILj4ER3PinJS1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj4ER3PinJS1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:7704   .text._ZSt12__get_helperILj4ER3PinJS1_S1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:7750   .text._ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EE7_M_headERS2_
     /tmp/ccSySGVh.s:7743   .text._ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:7783   .text._ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:7790   .text._ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj4EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:7826   .text._ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:7833   .text._ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:7872   .text._ZSt12__get_helperILj5ER3PinJS1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj5ER3PinJS1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
ARM GAS  /tmp/ccSySGVh.s 			page 479


     /tmp/ccSySGVh.s:7865   .text._ZSt12__get_helperILj5ER3PinJS1_S1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:7911   .text._ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EE7_M_headERS2_
     /tmp/ccSySGVh.s:7904   .text._ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:7944   .text._ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:7951   .text._ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj5EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:7987   .text._ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:7994   .text._ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:8033   .text._ZSt12__get_helperILj6ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj6ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:8026   .text._ZSt12__get_helperILj6ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:8072   .text._ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EE7_M_headERS2_
     /tmp/ccSySGVh.s:8065   .text._ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:8105   .text._ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:8112   .text._ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj6EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:8148   .text._ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:8155   .text._ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:8194   .text._ZSt12__get_helperILj7ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj7ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:8187   .text._ZSt12__get_helperILj7ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:8233   .text._ZNSt11_Tuple_implILj7EJR3PinS1_S1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj7EJR3PinS1_S1_EE7_M_headERS2_
     /tmp/ccSySGVh.s:8226   .text._ZNSt11_Tuple_implILj7EJR3PinS1_S1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:8266   .text._ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:8273   .text._ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj7EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:8309   .text._ZSt3getILj8EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:8316   .text._ZSt3getILj8EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj8EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:8355   .text._ZSt12__get_helperILj8ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj8ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:8348   .text._ZSt12__get_helperILj8ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:8394   .text._ZNSt11_Tuple_implILj8EJR3PinS1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj8EJR3PinS1_EE7_M_headERS2_
     /tmp/ccSySGVh.s:8387   .text._ZNSt11_Tuple_implILj8EJR3PinS1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:8434   .text._ZNSt10_Head_baseILj8ER3PinLb0EE7_M_headERS2_:0000000000000000 _ZNSt10_Head_baseILj8ER3PinLb0EE7_M_headERS2_
     /tmp/ccSySGVh.s:8427   .text._ZNSt10_Head_baseILj8ER3PinLb0EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:8464   .text._ZSt3getILj8EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:8471   .text._ZSt3getILj8EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj8EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:8507   .text._ZSt3getILj9EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:8514   .text._ZSt3getILj9EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj9EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/ccSySGVh.s:8553   .text._ZSt12__get_helperILj9ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj9ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/ccSySGVh.s:8546   .text._ZSt12__get_helperILj9ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:8592   .text._ZNSt11_Tuple_implILj9EJR3PinEE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj9EJR3PinEE7_M_headERS2_
     /tmp/ccSySGVh.s:8585   .text._ZNSt11_Tuple_implILj9EJR3PinEE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:8631   .text._ZNSt10_Head_baseILj9ER3PinLb0EE7_M_headERS2_:0000000000000000 _ZNSt10_Head_baseILj9ER3PinLb0EE7_M_headERS2_
     /tmp/ccSySGVh.s:8624   .text._ZNSt10_Head_baseILj9ER3PinLb0EE7_M_headERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:8661   .text._ZSt3getILj9EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/ccSySGVh.s:8668   .text._ZSt3getILj9EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj9EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/ccSySGVh.s:8708   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
     /tmp/ccSySGVh.s:8705   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:8715   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
     /tmp/ccSySGVh.s:8712   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:8718   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:8725   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDav
     /tmp/ccSySGVh.s:12670  .text._ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv:0000000000000000 _ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
     /tmp/ccSySGVh.s:12702  .text._ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv:0000000000000000 _ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
     /tmp/ccSySGVh.s:12744  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi2EEELNS_7PinModeE4EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi2EEELNS_7PinModeE4EEEvv
     /tmp/ccSySGVh.s:8776   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:8786   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
     /tmp/ccSySGVh.s:8783   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:8793   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
     /tmp/ccSySGVh.s:8790   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:8796   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:8803   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDav
ARM GAS  /tmp/ccSySGVh.s 			page 480


     /tmp/ccSySGVh.s:12789  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi3EEELNS_7PinModeE4EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi3EEELNS_7PinModeE4EEEvv
     /tmp/ccSySGVh.s:8854   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:8864   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:8861   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:8871   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:8868   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:8874   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:8881   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDav
     /tmp/ccSySGVh.s:12834  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi1EEELNS_7PinModeE1EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi1EEELNS_7PinModeE1EEEvv
     /tmp/ccSySGVh.s:8932   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi1EEELNS1_7PinModeE1EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:8942   .bss._ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_1ELi1EEEEERDavE4uart:0000000000000000 _ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_1ELi1EEEEERDavE4uart
     /tmp/ccSySGVh.s:8939   .bss._ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_1ELi1EEEEERDavE4uart:0000000000000000 $d
     /tmp/ccSySGVh.s:8945   .text._ZN3mcu10DMA_stream7channelILNS_6PeriphE6ELS2_9EEENS_3DMA7ChannelEv:0000000000000000 $t
     /tmp/ccSySGVh.s:8952   .text._ZN3mcu10DMA_stream7channelILNS_6PeriphE6ELS2_9EEENS_3DMA7ChannelEv:0000000000000000 _ZN3mcu10DMA_stream7channelILNS_6PeriphE6ELS2_9EEENS_3DMA7ChannelEv
     /tmp/ccSySGVh.s:8981   .bss._ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_1ELi1EEEEERDavE4uart:0000000000000000 _ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_1ELi1EEEEERDavE4uart
     /tmp/ccSySGVh.s:8978   .bss._ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_1ELi1EEEEERDavE4uart:0000000000000000 $d
     /tmp/ccSySGVh.s:8984   .text._Z13get_interruptILN3mcu6PeriphE6EERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:8991   .text._Z13get_interruptILN3mcu6PeriphE6EERDav:0000000000000000 _Z13get_interruptILN3mcu6PeriphE6EERDav
     /tmp/ccSySGVh.s:9015   .text._Z13get_interruptILN3mcu6PeriphE6EERDav:000000000000000c $d
     /tmp/ccSySGVh.s:9020   .text._ZN10Net_bufferILj255EE4baseEv:0000000000000000 $t
     /tmp/ccSySGVh.s:9027   .text._ZN10Net_bufferILj255EE4baseEv:0000000000000000 _ZN10Net_bufferILj255EE4baseEv
     /tmp/ccSySGVh.s:9057   .text._ZN10Net_bufferILj255EE5beginEv:0000000000000000 $t
     /tmp/ccSySGVh.s:9064   .text._ZN10Net_bufferILj255EE5beginEv:0000000000000000 _ZN10Net_bufferILj255EE5beginEv
     /tmp/ccSySGVh.s:13169  .text._ZNSt5arrayIhLj255EE5beginEv:0000000000000000 _ZNSt5arrayIhLj255EE5beginEv
     /tmp/ccSySGVh.s:9104   .text._Z13get_interruptILN3mcu6PeriphE9EERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:9111   .text._Z13get_interruptILN3mcu6PeriphE9EERDav:0000000000000000 _Z13get_interruptILN3mcu6PeriphE9EERDav
     /tmp/ccSySGVh.s:9135   .text._Z13get_interruptILN3mcu6PeriphE9EERDav:000000000000000c $d
     /tmp/ccSySGVh.s:9140   .text._ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_1ELi1EEEEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:9147   .text._ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_1ELi1EEEEERDav:0000000000000000 _ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_1ELi1EEEEERDav
     /tmp/ccSySGVh.s:12640  .text._ZN3mcu5USART17pin_static_assertILNS_6PeriphE6ENS_4Pin_ILS2_1ELi2EEENS3_ILS2_1ELi3EEEEEvv:0000000000000000 _ZN3mcu5USART17pin_static_assertILNS_6PeriphE6ENS_4Pin_ILS2_1ELi2EEENS3_ILS2_1ELi3EEEEEvv
     /tmp/ccSySGVh.s:12874  .text._ZN3mcu14make_referenceILNS_6PeriphE9EEENSt9enable_ifIXeqT_LS1_9EERNS_10DMA_streamEE4typeEv:0000000000000000 _ZN3mcu14make_referenceILNS_6PeriphE9EEENSt9enable_ifIXeqT_LS1_9EERNS_10DMA_streamEE4typeEv
     /tmp/ccSySGVh.s:12909  .text._ZN3mcu14make_referenceILNS_6PeriphE10EEENSt9enable_ifIXeqT_LS1_10EERNS_10DMA_streamEE4typeEv:0000000000000000 _ZN3mcu14make_referenceILNS_6PeriphE10EEENSt9enable_ifIXeqT_LS1_10EERNS_10DMA_streamEE4typeEv
     /tmp/ccSySGVh.s:12994  .text._ZN10UART_sizedILj255EEC2ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6PeriphENS6_7ChannelE:0000000000000000 _ZN10UART_sizedILj255EEC1ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6PeriphENS6_7ChannelE
     /tmp/ccSySGVh.s:13086  .text._ZN3mcu3RCC12clock_enableILNS_6PeriphE6EEEvv:0000000000000000 _ZN3mcu3RCC12clock_enableILNS_6PeriphE6EEEvv
     /tmp/ccSySGVh.s:13128  .text._ZN3mcu3RCC12clock_enableILNS_6PeriphE7EEEvv:0000000000000000 _ZN3mcu3RCC12clock_enableILNS_6PeriphE7EEEvv
     /tmp/ccSySGVh.s:9385   .text._ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_1ELi1EEEEERDav:00000000000001b0 $d
     /tmp/ccSySGVh.s:9391   .bss._ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_1ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus:0000000000000000 $d
     /tmp/ccSySGVh.s:9394   .bss._ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_1ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus:0000000000000000 _ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_1ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus
     /tmp/ccSySGVh.s:9397   .bss._ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_1ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus:0000000000000000 $d
     /tmp/ccSySGVh.s:9400   .bss._ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_1ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus:0000000000000000 _ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_1ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus
     /tmp/ccSySGVh.s:9403   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_1ELi1EEEEERDahN10UART_sizedILj255EE8SettingsE:0000000000000000 $t
     /tmp/ccSySGVh.s:9409   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_1ELi1EEEEERDahN10UART_sizedILj255EE8SettingsE:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_1ELi1EEEEERDahN10UART_sizedILj255EE8SettingsE
     /tmp/ccSySGVh.s:13208  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC2EhR10UART_sizedILj255EER9InterruptS7_:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC1EhR10UART_sizedILj255EER9InterruptS7_
     /tmp/ccSySGVh.s:13345  .text._ZN10UART_sizedILj255EE4initERKNS0_8SettingsE:0000000000000000 _ZN10UART_sizedILj255EE4initERKNS0_8SettingsE
     /tmp/ccSySGVh.s:13445  .text._ZN10UART_sizedILj255EE7receiveEv:0000000000000000 _ZN10UART_sizedILj255EE7receiveEv
     /tmp/ccSySGVh.s:9540   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_1ELi1EEEEERDahN10UART_sizedILj255EE8SettingsE:00000000000000b4 $d
     /tmp/ccSySGVh.s:9548   .bss._ZZZ4mainENKUltE_clEtE7unblock:0000000000000000 _ZZZ4mainENKUltE_clEtE7unblock
     /tmp/ccSySGVh.s:9549   .bss._ZZZ4mainENKUltE_clEtE7unblock:0000000000000000 $d
     /tmp/ccSySGVh.s:9551   .text._ZZ4mainENKUltE_clEt:0000000000000000 $t
     /tmp/ccSySGVh.s:9557   .text._ZZ4mainENKUltE_clEt:0000000000000000 _ZZ4mainENKUltE_clEt
     /tmp/ccSySGVh.s:9592   .rodata._ZZ4mainENKUltE_clEt:0000000000000000 $d
     /tmp/ccSySGVh.s:9822   .text._ZZ4mainENKUltE_clEt:0000000000000184 $d
     /tmp/ccSySGVh.s:9828   .text.main:0000000000000000 $t
     /tmp/ccSySGVh.s:9835   .text.main:0000000000000000 main
     /tmp/ccSySGVh.s:11696  .text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2_ILS3_1ELi5EEENS2_ILS3_2ELi5EEENS2_ILS3_2ELi4EEENS2_ILS3_2ELi3EEENS2_ILS3_1ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 _Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2_ILS3_1ELi5EEENS2_ILS3_2ELi5EEENS2_ILS3_2ELi4EEENS2_ILS3_2ELi3EEENS2_ILS3_1ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv
     /tmp/ccSySGVh.s:12551  .text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS2_ILS3_2ELi14EEENS2_ILS3_2ELi13EEENS2_ILS3_2ELi12EEENS2_ILS3_2ELi11EEENS2_ILS3_2ELi10EEENS2_ILS3_2ELi2EEENS2_ILS3_2ELi1EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 _Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS2_ILS3_2ELi14EEENS2_ILS3_2ELi13EEENS2_ILS3_2ELi12EEENS2_ILS3_2ELi11EEENS2_ILS3_2ELi10EEENS2_ILS3_2ELi2EEENS2_ILS3_2ELi1EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv
     /tmp/ccSySGVh.s:13568  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEclIZ4mainEUltE_EEvT_:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEclIZ4mainEUltE_EEvT_
ARM GAS  /tmp/ccSySGVh.s 			page 481


     /tmp/ccSySGVh.s:10331  .text._ZN4ListI10SubscriberE9push_backERS0_:0000000000000000 $t
     /tmp/ccSySGVh.s:10397  .text._ZN4ListI10SubscriberE6removeERS0_:0000000000000000 $t
     /tmp/ccSySGVh.s:10526  .text._ZN4ListI10SubscriberE5beginEv:0000000000000000 $t
     /tmp/ccSySGVh.s:13797  .text._ZN4ListI10SubscriberE8IteratorC2EPS0_:0000000000000000 _ZN4ListI10SubscriberE8IteratorC1EPS0_
     /tmp/ccSySGVh.s:10570  .text._ZN4ListI10SubscriberE8IteratorC2Ev:0000000000000000 $t
     /tmp/ccSySGVh.s:10577  .text._ZN4ListI10SubscriberE8IteratorC2Ev:0000000000000000 _ZN4ListI10SubscriberE8IteratorC2Ev
     /tmp/ccSySGVh.s:10577  .text._ZN4ListI10SubscriberE8IteratorC2Ev:0000000000000000 _ZN4ListI10SubscriberE8IteratorC1Ev
     /tmp/ccSySGVh.s:10613  .text._ZN4ListI10SubscriberE3endEv:0000000000000000 $t
     /tmp/ccSySGVh.s:10656  .text._ZNK4ListI10SubscriberE8IteratorneERKS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:10701  .text._ZN4ListI10SubscriberE8IteratorppEv:0000000000000000 $t
     /tmp/ccSySGVh.s:10744  .text._ZNK4ListI10SubscriberE8IteratordeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:10782  .text._ZN3mcu14make_referenceILNS_6PeriphE13EEENSt9enable_ifIXeqT_LS1_13EERNS_7SysTickEE4typeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:10812  .text._ZN3mcu14make_referenceILNS_6PeriphE13EEENSt9enable_ifIXeqT_LS1_13EERNS_7SysTickEE4typeEv:000000000000000c $d
     /tmp/ccSySGVh.s:10817  .text._ZN3mcu7SysTick13initInterruptILt1EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:10877  .text._ZN3mcu7SysTick13initInterruptILt1EEEvv:0000000000000044 $d
     /tmp/ccSySGVh.s:10882  .text._ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:10912  .text._ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv:000000000000000c $d
     /tmp/ccSySGVh.s:10917  .text._ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:10951  .text._ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv:0000000000000018 $d
     /tmp/ccSySGVh.s:10956  .text._ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4typeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:10986  .text._ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4typeEv:000000000000000c $d
     /tmp/ccSySGVh.s:10991  .text._Z10init_clockILj8000000ELj48000000EENSt9enable_ifIXaaeqT_clL_Zli4_MHzyELy8EEeqT0_clL_Zli4_MHzyELy48EEEvE4typeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:11069  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:11066  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11076  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:11073  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11079  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:11086  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDav
     /tmp/ccSySGVh.s:13841  .text._ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv:0000000000000000 _ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
     /tmp/ccSySGVh.s:13876  .text._ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv:0000000000000000 _ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
     /tmp/ccSySGVh.s:13918  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi0EEELNS_7PinModeE1EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi0EEELNS_7PinModeE1EEEvv
     /tmp/ccSySGVh.s:11137  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:11147  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:11144  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11154  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:11151  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11157  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:11164  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDav
     /tmp/ccSySGVh.s:13958  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi7EEELNS_7PinModeE1EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi7EEELNS_7PinModeE1EEEvv
     /tmp/ccSySGVh.s:11215  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:11225  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:11222  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11232  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:11229  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11235  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:11242  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDav
     /tmp/ccSySGVh.s:13998  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi6EEELNS_7PinModeE1EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi6EEELNS_7PinModeE1EEEvv
     /tmp/ccSySGVh.s:11293  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:11303  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:11300  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11310  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:11307  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11313  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:11320  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDav
     /tmp/ccSySGVh.s:14038  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi5EEELNS_7PinModeE1EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi5EEELNS_7PinModeE1EEEvv
     /tmp/ccSySGVh.s:11371  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:11381  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin
ARM GAS  /tmp/ccSySGVh.s 			page 482


     /tmp/ccSySGVh.s:11378  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11388  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:11385  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11391  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:11398  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDav
     /tmp/ccSySGVh.s:14078  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi5EEELNS_7PinModeE1EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi5EEELNS_7PinModeE1EEEvv
     /tmp/ccSySGVh.s:11449  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi5EEELNS1_7PinModeE1EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:11459  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:11456  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11466  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:11463  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11469  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:11476  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDav
     /tmp/ccSySGVh.s:14118  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi4EEELNS_7PinModeE1EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi4EEELNS_7PinModeE1EEEvv
     /tmp/ccSySGVh.s:11527  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi4EEELNS1_7PinModeE1EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:11537  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:11534  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11544  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:11541  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11547  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:11554  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDav
     /tmp/ccSySGVh.s:14158  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi3EEELNS_7PinModeE1EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi3EEELNS_7PinModeE1EEEvv
     /tmp/ccSySGVh.s:11605  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi3EEELNS1_7PinModeE1EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:11615  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:11612  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11622  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccSySGVh.s:11619  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11625  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:11632  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDav
     /tmp/ccSySGVh.s:14198  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi15EEELNS_7PinModeE1EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi15EEELNS_7PinModeE1EEEvv
     /tmp/ccSySGVh.s:11683  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi15EEELNS1_7PinModeE1EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:11689  .text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2_ILS3_1ELi5EEENS2_ILS3_2ELi5EEENS2_ILS3_2ELi4EEENS2_ILS3_2ELi3EEENS2_ILS3_1ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:14238  .text._ZSt3tieIJ3PinS0_S0_S0_S0_S0_S0_S0_EESt5tupleIJDpRT_EES4_:0000000000000000 _ZSt3tieIJ3PinS0_S0_S0_S0_S0_S0_S0_EESt5tupleIJDpRT_EES4_
     /tmp/ccSySGVh.s:11696  .text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2_ILS3_1ELi5EEENS2_ILS3_2ELi5EEENS2_ILS3_2ELi4EEENS2_ILS3_2ELi3EEENS2_ILS3_1ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 _Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2_ILS3_1ELi5EEENS2_ILS3_2ELi5EEENS2_ILS3_2ELi4EEENS2_ILS3_2ELi3EEENS2_ILS3_1ELi15EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXstDpT0_ENSt18_Build_index_tupleIXstSI_EE6__typeEE6__typeEE4typeEv
     /tmp/ccSySGVh.s:11768  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:11765  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11775  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:11772  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11778  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:11785  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDav
     /tmp/ccSySGVh.s:14293  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi9EEELNS_7PinModeE0EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi9EEELNS_7PinModeE0EEEvv
     /tmp/ccSySGVh.s:11836  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:11846  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:11843  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11853  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:11850  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11856  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:11863  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDav
     /tmp/ccSySGVh.s:14333  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi8EEELNS_7PinModeE0EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi8EEELNS_7PinModeE0EEEvv
     /tmp/ccSySGVh.s:11914  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:11924  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:11921  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11931  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:11928  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:11934  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:11941  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDav
     /tmp/ccSySGVh.s:14373  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi15EEELNS_7PinModeE0EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi15EEELNS_7PinModeE0EEEvv
ARM GAS  /tmp/ccSySGVh.s 			page 483


     /tmp/ccSySGVh.s:11992  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:12002  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:11999  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:12009  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:12006  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:12012  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:12019  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDav
     /tmp/ccSySGVh.s:14413  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi14EEELNS_7PinModeE0EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi14EEELNS_7PinModeE0EEEvv
     /tmp/ccSySGVh.s:12070  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:12080  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:12077  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:12087  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:12084  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:12090  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:12097  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDav
     /tmp/ccSySGVh.s:14453  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi13EEELNS_7PinModeE0EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi13EEELNS_7PinModeE0EEEvv
     /tmp/ccSySGVh.s:12148  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi13EEELNS1_7PinModeE0EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:12158  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:12155  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:12165  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:12162  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:12168  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:12175  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDav
     /tmp/ccSySGVh.s:14493  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi12EEELNS_7PinModeE0EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi12EEELNS_7PinModeE0EEEvv
     /tmp/ccSySGVh.s:12226  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi12EEELNS1_7PinModeE0EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:12236  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:12233  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:12243  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:12240  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:12246  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:12253  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDav
     /tmp/ccSySGVh.s:14533  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi11EEELNS_7PinModeE0EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi11EEELNS_7PinModeE0EEEvv
     /tmp/ccSySGVh.s:12304  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi11EEELNS1_7PinModeE0EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:12314  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:12311  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:12321  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:12318  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:12324  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:12331  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDav
     /tmp/ccSySGVh.s:14573  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi10EEELNS_7PinModeE0EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi10EEELNS_7PinModeE0EEEvv
     /tmp/ccSySGVh.s:12382  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi10EEELNS1_7PinModeE0EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:12392  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:12389  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:12399  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:12396  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:12402  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:12409  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDav
     /tmp/ccSySGVh.s:14613  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi2EEELNS_7PinModeE0EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi2EEELNS_7PinModeE0EEEvv
     /tmp/ccSySGVh.s:12460  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi2EEELNS1_7PinModeE0EEERDav:0000000000000044 $d
     /tmp/ccSySGVh.s:12470  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:12467  .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:12477  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccSySGVh.s:12474  .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccSySGVh.s:12480  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDav:0000000000000000 $t
     /tmp/ccSySGVh.s:12487  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDav
     /tmp/ccSySGVh.s:14653  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi1EEELNS_7PinModeE0EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi1EEELNS_7PinModeE0EEEvv
     /tmp/ccSySGVh.s:12538  .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE0EEERDav:0000000000000044 $d
ARM GAS  /tmp/ccSySGVh.s 			page 484


     /tmp/ccSySGVh.s:12544  .text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS2_ILS3_2ELi14EEENS2_ILS3_2ELi13EEENS2_ILS3_2ELi12EEENS2_ILS3_2ELi11EEENS2_ILS3_2ELi10EEENS2_ILS3_2ELi2EEENS2_ILS3_2ELi1EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:14693  .text._ZSt3tieIJ3PinS0_S0_S0_S0_S0_S0_S0_S0_S0_EESt5tupleIJDpRT_EES4_:0000000000000000 _ZSt3tieIJ3PinS0_S0_S0_S0_S0_S0_S0_S0_S0_EESt5tupleIJDpRT_EES4_
     /tmp/ccSySGVh.s:12551  .text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS2_ILS3_2ELi14EEENS2_ILS3_2ELi13EEENS2_ILS3_2ELi12EEENS2_ILS3_2ELi11EEENS2_ILS3_2ELi10EEENS2_ILS3_2ELi2EEENS2_ILS3_2ELi1EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 _Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS2_ILS3_2ELi14EEENS2_ILS3_2ELi13EEENS2_ILS3_2ELi12EEENS2_ILS3_2ELi11EEENS2_ILS3_2ELi10EEENS2_ILS3_2ELi2EEENS2_ILS3_2ELi1EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXstDpT0_ENSt18_Build_index_tupleIXstSK_EE6__typeEE6__typeEE4typeEv
     /tmp/ccSySGVh.s:12633  .text._ZN3mcu5USART17pin_static_assertILNS_6PeriphE6ENS_4Pin_ILS2_1ELi2EEENS3_ILS2_1ELi3EEEEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:12663  .text._ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:12695  .text._ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:12737  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi2EEELNS_7PinModeE4EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:14752  .text._ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/ccSySGVh.s:14806  .text._ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits3AFR2AFE:0000000000000000 _ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits3AFR2AFE
     /tmp/ccSySGVh.s:12782  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi3EEELNS_7PinModeE4EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:14864  .text._ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/ccSySGVh.s:14918  .text._ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits3AFR2AFE:0000000000000000 _ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits3AFR2AFE
     /tmp/ccSySGVh.s:12827  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi1EEELNS_7PinModeE1EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:14976  .text._ZN3mcu4GPIO3setILj1EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj1EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/ccSySGVh.s:12867  .text._ZN3mcu14make_referenceILNS_6PeriphE9EEENSt9enable_ifIXeqT_LS1_9EERNS_10DMA_streamEE4typeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:12897  .text._ZN3mcu14make_referenceILNS_6PeriphE9EEENSt9enable_ifIXeqT_LS1_9EERNS_10DMA_streamEE4typeEv:000000000000000c $d
     /tmp/ccSySGVh.s:12902  .text._ZN3mcu14make_referenceILNS_6PeriphE10EEENSt9enable_ifIXeqT_LS1_10EERNS_10DMA_streamEE4typeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:12932  .text._ZN3mcu14make_referenceILNS_6PeriphE10EEENSt9enable_ifIXeqT_LS1_10EERNS_10DMA_streamEE4typeEv:000000000000000c $d
     /tmp/ccSySGVh.s:12937  .text._ZN10Net_bufferILj255EEC2Ev:0000000000000000 $t
     /tmp/ccSySGVh.s:12944  .text._ZN10Net_bufferILj255EEC2Ev:0000000000000000 _ZN10Net_bufferILj255EEC2Ev
     /tmp/ccSySGVh.s:12944  .text._ZN10Net_bufferILj255EEC2Ev:0000000000000000 _ZN10Net_bufferILj255EEC1Ev
     /tmp/ccSySGVh.s:12987  .text._ZN10UART_sizedILj255EEC2ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6PeriphENS6_7ChannelE:0000000000000000 $t
     /tmp/ccSySGVh.s:12994  .text._ZN10UART_sizedILj255EEC2ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6PeriphENS6_7ChannelE:0000000000000000 _ZN10UART_sizedILj255EEC2ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6PeriphENS6_7ChannelE
     /tmp/ccSySGVh.s:13079  .text._ZN3mcu3RCC12clock_enableILNS_6PeriphE6EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:13121  .text._ZN3mcu3RCC12clock_enableILNS_6PeriphE7EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:13162  .text._ZNSt5arrayIhLj255EE5beginEv:0000000000000000 $t
     /tmp/ccSySGVh.s:15030  .text._ZNSt5arrayIhLj255EE4dataEv:0000000000000000 _ZNSt5arrayIhLj255EE4dataEv
     /tmp/ccSySGVh.s:13202  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC2EhR10UART_sizedILj255EER9InterruptS7_:0000000000000000 $t
     /tmp/ccSySGVh.s:13208  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC2EhR10UART_sizedILj255EER9InterruptS7_:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC2EhR10UART_sizedILj255EER9InterruptS7_
     /tmp/ccSySGVh.s:15118  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC2ERS2_:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC1ERS2_
     /tmp/ccSySGVh.s:15178  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC2ERS2_:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC1ERS2_
     /tmp/ccSySGVh.s:13332  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC2EhR10UART_sizedILj255EER9InterruptS7_:00000000000000dc $d
     /tmp/ccSySGVh.s:20509  .rodata._ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE:0000000000000000 _ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE
     /tmp/ccSySGVh.s:13338  .text._ZN10UART_sizedILj255EE4initERKNS0_8SettingsE:0000000000000000 $t
     /tmp/ccSySGVh.s:13438  .text._ZN10UART_sizedILj255EE7receiveEv:0000000000000000 $t
     /tmp/ccSySGVh.s:15239  .text._ZN10Net_bufferILj255EE5clearEv:0000000000000000 _ZN10Net_bufferILj255EE5clearEv
     /tmp/ccSySGVh.s:13518  .text._ZN10Net_bufferILj255EE4sizeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:13525  .text._ZN10Net_bufferILj255EE4sizeEv:0000000000000000 _ZN10Net_bufferILj255EE4sizeEv
     /tmp/ccSySGVh.s:13562  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEclIZ4mainEUltE_EEvT_:0000000000000000 $t
     /tmp/ccSySGVh.s:15284  .text._ZN10UART_sizedILj255EE12is_receivingEv:0000000000000000 _ZN10UART_sizedILj255EE12is_receivingEv
     /tmp/ccSySGVh.s:15338  .text._ZN10Net_bufferILj255EE5frontEv:0000000000000000 _ZN10Net_bufferILj255EE5frontEv
     /tmp/ccSySGVh.s:15963  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_CRCEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_CRCEv
     /tmp/ccSySGVh.s:16068  .text._ZN10Net_bufferILj255EE9pop_frontEv:0000000000000000 _ZN10Net_bufferILj255EE9pop_frontEv
     /tmp/ccSySGVh.s:16138  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_03Ev:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_03Ev
     /tmp/ccSySGVh.s:16297  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_16IZ4mainEUltE_EEvT_:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_16IZ4mainEUltE_EEvT_
     /tmp/ccSySGVh.s:16510  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code
     /tmp/ccSySGVh.s:13790  .text._ZN4ListI10SubscriberE8IteratorC2EPS0_:0000000000000000 $t
     /tmp/ccSySGVh.s:13797  .text._ZN4ListI10SubscriberE8IteratorC2EPS0_:0000000000000000 _ZN4ListI10SubscriberE8IteratorC2EPS0_
     /tmp/ccSySGVh.s:13834  .text._ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:13864  .text._ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv:000000000000000c $d
     /tmp/ccSySGVh.s:13869  .text._ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:13911  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi0EEELNS_7PinModeE1EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:16689  .text._ZN3mcu4GPIO3setILj0EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj0EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/ccSySGVh.s:13951  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi7EEELNS_7PinModeE1EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:16742  .text._ZN3mcu4GPIO3setILj7EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj7EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/ccSySGVh.s:13991  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi6EEELNS_7PinModeE1EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:16800  .text._ZN3mcu4GPIO3setILj6EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj6EEERS0_NS_9GPIO_bits5MODER4ModeE
ARM GAS  /tmp/ccSySGVh.s 			page 485


     /tmp/ccSySGVh.s:14031  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi5EEELNS_7PinModeE1EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:16858  .text._ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/ccSySGVh.s:14071  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi5EEELNS_7PinModeE1EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:14111  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi4EEELNS_7PinModeE1EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:16916  .text._ZN3mcu4GPIO3setILj4EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj4EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/ccSySGVh.s:14151  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi3EEELNS_7PinModeE1EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:14191  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi15EEELNS_7PinModeE1EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:16974  .text._ZN3mcu4GPIO3setILj15EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj15EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/ccSySGVh.s:14231  .text._ZSt3tieIJ3PinS0_S0_S0_S0_S0_S0_S0_EESt5tupleIJDpRT_EES4_:0000000000000000 $t
     /tmp/ccSySGVh.s:17026  .text._ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_EEC1IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:14286  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi9EEELNS_7PinModeE0EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:17086  .text._ZN3mcu4GPIO3setILj9EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj9EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/ccSySGVh.s:14326  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi8EEELNS_7PinModeE0EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:17144  .text._ZN3mcu4GPIO3setILj8EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj8EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/ccSySGVh.s:14366  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi15EEELNS_7PinModeE0EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:14406  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi14EEELNS_7PinModeE0EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:17202  .text._ZN3mcu4GPIO3setILj14EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj14EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/ccSySGVh.s:14446  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi13EEELNS_7PinModeE0EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:17260  .text._ZN3mcu4GPIO3setILj13EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj13EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/ccSySGVh.s:14486  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi12EEELNS_7PinModeE0EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:17318  .text._ZN3mcu4GPIO3setILj12EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj12EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/ccSySGVh.s:14526  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi11EEELNS_7PinModeE0EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:17376  .text._ZN3mcu4GPIO3setILj11EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj11EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/ccSySGVh.s:14566  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi10EEELNS_7PinModeE0EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:17434  .text._ZN3mcu4GPIO3setILj10EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj10EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/ccSySGVh.s:14606  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi2EEELNS_7PinModeE0EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:14646  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi1EEELNS_7PinModeE0EEEvv:0000000000000000 $t
     /tmp/ccSySGVh.s:14686  .text._ZSt3tieIJ3PinS0_S0_S0_S0_S0_S0_S0_S0_S0_EESt5tupleIJDpRT_EES4_:0000000000000000 $t
     /tmp/ccSySGVh.s:17492  .text._ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC1IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:14745  .text._ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/ccSySGVh.s:14799  .text._ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits3AFR2AFE:0000000000000000 $t
     /tmp/ccSySGVh.s:14852  .text._ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits3AFR2AFE:0000000000000034 $d
     /tmp/ccSySGVh.s:14857  .text._ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/ccSySGVh.s:14911  .text._ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits3AFR2AFE:0000000000000000 $t
     /tmp/ccSySGVh.s:14964  .text._ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits3AFR2AFE:0000000000000034 $d
     /tmp/ccSySGVh.s:14969  .text._ZN3mcu4GPIO3setILj1EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/ccSySGVh.s:15023  .text._ZNSt5arrayIhLj255EE4dataEv:0000000000000000 $t
     /tmp/ccSySGVh.s:17556  .text._ZNSt14__array_traitsIhLj255EE6_S_ptrERA255_Kh:0000000000000000 _ZNSt14__array_traitsIhLj255EE6_S_ptrERA255_Kh
     /tmp/ccSySGVh.s:15062  .text._ZN12InterruptingC2Ev:0000000000000000 $t
     /tmp/ccSySGVh.s:15069  .text._ZN12InterruptingC2Ev:0000000000000000 _ZN12InterruptingC2Ev
     /tmp/ccSySGVh.s:15105  .text._ZN12InterruptingC2Ev:0000000000000020 $d
     /tmp/ccSySGVh.s:20534  .rodata._ZTV12Interrupting:0000000000000000 _ZTV12Interrupting
     /tmp/ccSySGVh.s:15069  .text._ZN12InterruptingC2Ev:0000000000000000 _ZN12InterruptingC1Ev
     /tmp/ccSySGVh.s:15112  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC2ERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:15118  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC2ERS2_:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC2ERS2_
     /tmp/ccSySGVh.s:15166  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC2ERS2_:0000000000000038 $d
     /tmp/ccSySGVh.s:20525  .rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE:0000000000000000 _ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE
     /tmp/ccSySGVh.s:15172  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC2ERS2_:0000000000000000 $t
     /tmp/ccSySGVh.s:15178  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC2ERS2_:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC2ERS2_
     /tmp/ccSySGVh.s:15226  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC2ERS2_:0000000000000038 $d
     /tmp/ccSySGVh.s:20517  .rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE:0000000000000000 _ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE
     /tmp/ccSySGVh.s:15232  .text._ZN10Net_bufferILj255EE5clearEv:0000000000000000 $t
     /tmp/ccSySGVh.s:15277  .text._ZN10UART_sizedILj255EE12is_receivingEv:0000000000000000 $t
     /tmp/ccSySGVh.s:15331  .text._ZN10Net_bufferILj255EE5frontEv:0000000000000000 $t
     /tmp/ccSySGVh.s:17592  .text._ZNSt5arrayIhLj255EEixEj:0000000000000000 _ZNSt5arrayIhLj255EEixEj
     /tmp/ccSySGVh.s:15376  .text._ZN10Net_bufferILj255EE3endEv:0000000000000000 $t
     /tmp/ccSySGVh.s:15383  .text._ZN10Net_bufferILj255EE3endEv:0000000000000000 _ZN10Net_bufferILj255EE3endEv
ARM GAS  /tmp/ccSySGVh.s 			page 486


     /tmp/ccSySGVh.s:15423  .text._Z5CRC16IPhEDaT_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:15430  .text._Z5CRC16IPhEDaT_S1_:0000000000000000 _Z5CRC16IPhEDaT_S1_
     /tmp/ccSySGVh.s:17742  .text._ZNSt5tupleIJhhEEC2IRhS2_Lb1EEEOT_OT0_:0000000000000000 _ZNSt5tupleIJhhEEC1IRhS2_Lb1EEEOT_OT0_
     /tmp/ccSySGVh.s:15522  .text._Z5CRC16IPhEDaT_S1_:0000000000000078 $d
     /tmp/ccSySGVh.s:15528  .text._ZSt3getILj0EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_:0000000000000000 $t
     /tmp/ccSySGVh.s:15535  .text._ZSt3getILj0EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_:0000000000000000 _ZSt3getILj0EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_
     /tmp/ccSySGVh.s:15574  .text._ZSt12__get_helperILj0EhJhEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE:0000000000000000 _ZSt12__get_helperILj0EhJhEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE
     /tmp/ccSySGVh.s:15567  .text._ZSt12__get_helperILj0EhJhEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:15613  .text._ZNSt11_Tuple_implILj0EJhhEE7_M_headERS0_:0000000000000000 _ZNSt11_Tuple_implILj0EJhhEE7_M_headERS0_
     /tmp/ccSySGVh.s:15606  .text._ZNSt11_Tuple_implILj0EJhhEE7_M_headERS0_:0000000000000000 $t
     /tmp/ccSySGVh.s:15653  .text._ZNSt10_Head_baseILj0EhLb0EE7_M_headERS0_:0000000000000000 _ZNSt10_Head_baseILj0EhLb0EE7_M_headERS0_
     /tmp/ccSySGVh.s:15646  .text._ZNSt10_Head_baseILj0EhLb0EE7_M_headERS0_:0000000000000000 $t
     /tmp/ccSySGVh.s:15682  .text._ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_:0000000000000000 $t
     /tmp/ccSySGVh.s:15689  .text._ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_:0000000000000000 _ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
     /tmp/ccSySGVh.s:15732  .text._ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE:0000000000000000 _ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE
     /tmp/ccSySGVh.s:15725  .text._ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE:0000000000000000 $t
     /tmp/ccSySGVh.s:15761  .text._ZSt3getILj1EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_:0000000000000000 $t
     /tmp/ccSySGVh.s:15768  .text._ZSt3getILj1EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_:0000000000000000 _ZSt3getILj1EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_
     /tmp/ccSySGVh.s:15807  .text._ZSt12__get_helperILj1EhJEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE:0000000000000000 _ZSt12__get_helperILj1EhJEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE
     /tmp/ccSySGVh.s:15800  .text._ZSt12__get_helperILj1EhJEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE:0000000000000000 $t
     /tmp/ccSySGVh.s:15846  .text._ZNSt11_Tuple_implILj1EJhEE7_M_headERS0_:0000000000000000 _ZNSt11_Tuple_implILj1EJhEE7_M_headERS0_
     /tmp/ccSySGVh.s:15839  .text._ZNSt11_Tuple_implILj1EJhEE7_M_headERS0_:0000000000000000 $t
     /tmp/ccSySGVh.s:15885  .text._ZNSt10_Head_baseILj1EhLb0EE7_M_headERS0_:0000000000000000 _ZNSt10_Head_baseILj1EhLb0EE7_M_headERS0_
     /tmp/ccSySGVh.s:15878  .text._ZNSt10_Head_baseILj1EhLb0EE7_M_headERS0_:0000000000000000 $t
     /tmp/ccSySGVh.s:15914  .text._ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_:0000000000000000 $t
     /tmp/ccSySGVh.s:15921  .text._ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_:0000000000000000 _ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
     /tmp/ccSySGVh.s:15957  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_CRCEv:0000000000000000 $t
     /tmp/ccSySGVh.s:17634  .text._ZN10Net_bufferILj255EE8pop_backEv:0000000000000000 _ZN10Net_bufferILj255EE8pop_backEv
     /tmp/ccSySGVh.s:16061  .text._ZN10Net_bufferILj255EE9pop_frontEv:0000000000000000 $t
     /tmp/ccSySGVh.s:16132  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_03Ev:0000000000000000 $t
     /tmp/ccSySGVh.s:17798  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_regEt:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_regEt
     /tmp/ccSySGVh.s:17887  .text._ZN10Net_bufferILj255EElsEh:0000000000000000 _ZN10Net_bufferILj255EElsEh
     /tmp/ccSySGVh.s:18097  .text._ZN10Net_bufferILj255EElsEt:0000000000000000 _ZN10Net_bufferILj255EElsEt
     /tmp/ccSySGVh.s:18169  .text._ZN10UART_sizedILj255EE8transmitEv:0000000000000000 _ZN10UART_sizedILj255EE8transmitEv
     /tmp/ccSySGVh.s:16291  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_16IZ4mainEUltE_EEvT_:0000000000000000 $t
     /tmp/ccSySGVh.s:18257  .text._ZN10Net_bufferILj255EErsERh:0000000000000000 _ZN10Net_bufferILj255EErsERh
     /tmp/ccSySGVh.s:18334  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE11check_valueEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE11check_valueEv
     /tmp/ccSySGVh.s:16504  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code:0000000000000000 $t
     /tmp/ccSySGVh.s:18599  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12set_high_bitEh:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12set_high_bitEh
     /tmp/ccSySGVh.s:16682  .text._ZN3mcu4GPIO3setILj0EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/ccSySGVh.s:16735  .text._ZN3mcu4GPIO3setILj7EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/ccSySGVh.s:16788  .text._ZN3mcu4GPIO3setILj7EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
     /tmp/ccSySGVh.s:16793  .text._ZN3mcu4GPIO3setILj6EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/ccSySGVh.s:16846  .text._ZN3mcu4GPIO3setILj6EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
     /tmp/ccSySGVh.s:16851  .text._ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/ccSySGVh.s:16904  .text._ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
     /tmp/ccSySGVh.s:16909  .text._ZN3mcu4GPIO3setILj4EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/ccSySGVh.s:16962  .text._ZN3mcu4GPIO3setILj4EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
     /tmp/ccSySGVh.s:16967  .text._ZN3mcu4GPIO3setILj15EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/ccSySGVh.s:17019  .text._ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:17026  .text._ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:18644  .text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:17079  .text._ZN3mcu4GPIO3setILj9EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/ccSySGVh.s:17132  .text._ZN3mcu4GPIO3setILj9EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
     /tmp/ccSySGVh.s:17137  .text._ZN3mcu4GPIO3setILj8EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/ccSySGVh.s:17190  .text._ZN3mcu4GPIO3setILj8EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
     /tmp/ccSySGVh.s:17195  .text._ZN3mcu4GPIO3setILj14EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
ARM GAS  /tmp/ccSySGVh.s 			page 487


     /tmp/ccSySGVh.s:17248  .text._ZN3mcu4GPIO3setILj14EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
     /tmp/ccSySGVh.s:17253  .text._ZN3mcu4GPIO3setILj13EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/ccSySGVh.s:17306  .text._ZN3mcu4GPIO3setILj13EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
     /tmp/ccSySGVh.s:17311  .text._ZN3mcu4GPIO3setILj12EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/ccSySGVh.s:17364  .text._ZN3mcu4GPIO3setILj12EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
     /tmp/ccSySGVh.s:17369  .text._ZN3mcu4GPIO3setILj11EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/ccSySGVh.s:17422  .text._ZN3mcu4GPIO3setILj11EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
     /tmp/ccSySGVh.s:17427  .text._ZN3mcu4GPIO3setILj10EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/ccSySGVh.s:17480  .text._ZN3mcu4GPIO3setILj10EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
     /tmp/ccSySGVh.s:17485  .text._ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:17492  .text._ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:18708  .text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:17549  .text._ZNSt14__array_traitsIhLj255EE6_S_ptrERA255_Kh:0000000000000000 $t
     /tmp/ccSySGVh.s:17585  .text._ZNSt5arrayIhLj255EEixEj:0000000000000000 $t
     /tmp/ccSySGVh.s:18776  .text._ZNSt14__array_traitsIhLj255EE6_S_refERA255_Khj:0000000000000000 _ZNSt14__array_traitsIhLj255EE6_S_refERA255_Khj
     /tmp/ccSySGVh.s:17627  .text._ZN10Net_bufferILj255EE8pop_backEv:0000000000000000 $t
     /tmp/ccSySGVh.s:17699  .text._ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE:0000000000000000 $t
     /tmp/ccSySGVh.s:17706  .text._ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE:0000000000000000 _ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
     /tmp/ccSySGVh.s:17735  .text._ZNSt5tupleIJhhEEC2IRhS2_Lb1EEEOT_OT0_:0000000000000000 $t
     /tmp/ccSySGVh.s:17742  .text._ZNSt5tupleIJhhEEC2IRhS2_Lb1EEEOT_OT0_:0000000000000000 _ZNSt5tupleIJhhEEC2IRhS2_Lb1EEEOT_OT0_
     /tmp/ccSySGVh.s:18815  .text._ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2_EvEEOT_DpOT0_:0000000000000000 _ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2_EvEEOT_DpOT0_
     /tmp/ccSySGVh.s:17792  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_regEt:0000000000000000 $t
     /tmp/ccSySGVh.s:18931  .text._ZN10Net_bufferILj255EErsERt:0000000000000000 _ZN10Net_bufferILj255EErsERt
     /tmp/ccSySGVh.s:17880  .text._ZN10Net_bufferILj255EElsEh:0000000000000000 $t
     /tmp/ccSySGVh.s:17948  .text._ZNSt5arrayIhLj2EEixEj:0000000000000000 $t
     /tmp/ccSySGVh.s:17955  .text._ZNSt5arrayIhLj2EEixEj:0000000000000000 _ZNSt5arrayIhLj2EEixEj
     /tmp/ccSySGVh.s:17997  .text._ZNSt14__array_traitsIhLj2EE6_S_refERA2_Khj:0000000000000000 _ZNSt14__array_traitsIhLj2EE6_S_refERA2_Khj
     /tmp/ccSySGVh.s:17990  .text._ZNSt14__array_traitsIhLj2EE6_S_refERA2_Khj:0000000000000000 $t
     /tmp/ccSySGVh.s:18029  .text._ZN10Net_bufferILj255EE8to_bytesEt:0000000000000000 $t
     /tmp/ccSySGVh.s:18036  .text._ZN10Net_bufferILj255EE8to_bytesEt:0000000000000000 _ZN10Net_bufferILj255EE8to_bytesEt
     /tmp/ccSySGVh.s:18090  .text._ZN10Net_bufferILj255EElsEt:0000000000000000 $t
     /tmp/ccSySGVh.s:18162  .text._ZN10UART_sizedILj255EE8transmitEv:0000000000000000 $t
     /tmp/ccSySGVh.s:18250  .text._ZN10Net_bufferILj255EErsERh:0000000000000000 $t
     /tmp/ccSySGVh.s:18328  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE11check_valueEv:0000000000000000 $t
     /tmp/ccSySGVh.s:18593  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12set_high_bitEh:0000000000000000 $t
     /tmp/ccSySGVh.s:18637  .text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:19023  .text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:19085  .text._ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_
     /tmp/ccSySGVh.s:18644  .text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:18701  .text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:19129  .text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:18708  .text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:18769  .text._ZNSt14__array_traitsIhLj255EE6_S_refERA255_Khj:0000000000000000 $t
     /tmp/ccSySGVh.s:18808  .text._ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2_EvEEOT_DpOT0_:0000000000000000 $t
     /tmp/ccSySGVh.s:19195  .text._ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_:0000000000000000 _ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_
     /tmp/ccSySGVh.s:19245  .text._ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_:0000000000000000 _ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_
     /tmp/ccSySGVh.s:18815  .text._ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2_EvEEOT_DpOT0_:0000000000000000 _ZNSt11_Tuple_implILj0EJhhEEC1IRhJS2_EvEEOT_DpOT0_
     /tmp/ccSySGVh.s:18868  .text._ZN10Net_bufferILj255EE10from_bytesEhh:0000000000000000 $t
     /tmp/ccSySGVh.s:18875  .text._ZN10Net_bufferILj255EE10from_bytesEhh:0000000000000000 _ZN10Net_bufferILj255EE10from_bytesEhh
     /tmp/ccSySGVh.s:18924  .text._ZN10Net_bufferILj255EErsERt:0000000000000000 $t
     /tmp/ccSySGVh.s:19016  .text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:19293  .text._ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:19353  .text._ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_
     /tmp/ccSySGVh.s:19023  .text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:19078  .text._ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_:0000000000000000 $t
     /tmp/ccSySGVh.s:19085  .text._ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj0ER3PinLb0EEC1ES1_
     /tmp/ccSySGVh.s:19122  .text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 $t
ARM GAS  /tmp/ccSySGVh.s 			page 488


     /tmp/ccSySGVh.s:19397  .text._ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:19129  .text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:19188  .text._ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_:0000000000000000 $t
     /tmp/ccSySGVh.s:19461  .text._ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_:0000000000000000 _ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_
     /tmp/ccSySGVh.s:19195  .text._ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_:0000000000000000 _ZNSt11_Tuple_implILj1EJhEEC1IRhEEOT_
     /tmp/ccSySGVh.s:19238  .text._ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_:0000000000000000 $t
     /tmp/ccSySGVh.s:19245  .text._ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_:0000000000000000 _ZNSt10_Head_baseILj0EhLb0EEC1IRhEEOT_
     /tmp/ccSySGVh.s:19286  .text._ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:19509  .text._ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:19567  .text._ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_
     /tmp/ccSySGVh.s:19293  .text._ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:19346  .text._ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_:0000000000000000 $t
     /tmp/ccSySGVh.s:19353  .text._ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj1ER3PinLb0EEC1ES1_
     /tmp/ccSySGVh.s:19390  .text._ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:19611  .text._ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:19397  .text._ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:19454  .text._ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_:0000000000000000 $t
     /tmp/ccSySGVh.s:19461  .text._ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_:0000000000000000 _ZNSt10_Head_baseILj1EhLb0EEC1IRhEEOT_
     /tmp/ccSySGVh.s:19502  .text._ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:19673  .text._ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_
     /tmp/ccSySGVh.s:19727  .text._ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_
     /tmp/ccSySGVh.s:19509  .text._ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:19560  .text._ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_:0000000000000000 $t
     /tmp/ccSySGVh.s:19567  .text._ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj2ER3PinLb0EEC1ES1_
     /tmp/ccSySGVh.s:19604  .text._ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:19771  .text._ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:19611  .text._ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:19666  .text._ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:19831  .text._ZNSt11_Tuple_implILj5EJR3PinS1_S1_EEC2ES1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj5EJR3PinS1_S1_EEC2ES1_S1_S1_
     /tmp/ccSySGVh.s:19885  .text._ZNSt10_Head_baseILj4ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj4ER3PinLb0EEC2ES1_
     /tmp/ccSySGVh.s:19673  .text._ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EEC1ES1_S1_S1_S1_
     /tmp/ccSySGVh.s:19720  .text._ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_:0000000000000000 $t
     /tmp/ccSySGVh.s:19727  .text._ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj3ER3PinLb0EEC1ES1_
     /tmp/ccSySGVh.s:19764  .text._ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:19929  .text._ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:19771  .text._ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:19824  .text._ZNSt11_Tuple_implILj5EJR3PinS1_S1_EEC2ES1_S1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:19987  .text._ZNSt11_Tuple_implILj6EJR3PinS1_EEC2ES1_S1_:0000000000000000 _ZNSt11_Tuple_implILj6EJR3PinS1_EEC2ES1_S1_
     /tmp/ccSySGVh.s:20040  .text._ZNSt10_Head_baseILj5ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj5ER3PinLb0EEC2ES1_
     /tmp/ccSySGVh.s:19831  .text._ZNSt11_Tuple_implILj5EJR3PinS1_S1_EEC2ES1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj5EJR3PinS1_S1_EEC1ES1_S1_S1_
     /tmp/ccSySGVh.s:19878  .text._ZNSt10_Head_baseILj4ER3PinLb0EEC2ES1_:0000000000000000 $t
     /tmp/ccSySGVh.s:19885  .text._ZNSt10_Head_baseILj4ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj4ER3PinLb0EEC1ES1_
     /tmp/ccSySGVh.s:19922  .text._ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:20084  .text._ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_
     /tmp/ccSySGVh.s:19929  .text._ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EEC2ES1_S1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EEC1ES1_S1_S1_S1_S1_
     /tmp/ccSySGVh.s:19980  .text._ZNSt11_Tuple_implILj6EJR3PinS1_EEC2ES1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:20138  .text._ZNSt11_Tuple_implILj7EJR3PinEEC2ES1_:0000000000000000 _ZNSt11_Tuple_implILj7EJR3PinEEC2ES1_
     /tmp/ccSySGVh.s:20184  .text._ZNSt10_Head_baseILj6ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj6ER3PinLb0EEC2ES1_
     /tmp/ccSySGVh.s:19987  .text._ZNSt11_Tuple_implILj6EJR3PinS1_EEC2ES1_S1_:0000000000000000 _ZNSt11_Tuple_implILj6EJR3PinS1_EEC1ES1_S1_
     /tmp/ccSySGVh.s:20033  .text._ZNSt10_Head_baseILj5ER3PinLb0EEC2ES1_:0000000000000000 $t
     /tmp/ccSySGVh.s:20040  .text._ZNSt10_Head_baseILj5ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj5ER3PinLb0EEC1ES1_
     /tmp/ccSySGVh.s:20077  .text._ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:20228  .text._ZNSt11_Tuple_implILj7EJR3PinS1_S1_EEC2ES1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj7EJR3PinS1_S1_EEC2ES1_S1_S1_
     /tmp/ccSySGVh.s:20084  .text._ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EEC1ES1_S1_S1_S1_
     /tmp/ccSySGVh.s:20131  .text._ZNSt11_Tuple_implILj7EJR3PinEEC2ES1_:0000000000000000 $t
     /tmp/ccSySGVh.s:20282  .text._ZNSt10_Head_baseILj7ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj7ER3PinLb0EEC2ES1_
     /tmp/ccSySGVh.s:20138  .text._ZNSt11_Tuple_implILj7EJR3PinEEC2ES1_:0000000000000000 _ZNSt11_Tuple_implILj7EJR3PinEEC1ES1_
ARM GAS  /tmp/ccSySGVh.s 			page 489


     /tmp/ccSySGVh.s:20177  .text._ZNSt10_Head_baseILj6ER3PinLb0EEC2ES1_:0000000000000000 $t
     /tmp/ccSySGVh.s:20184  .text._ZNSt10_Head_baseILj6ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj6ER3PinLb0EEC1ES1_
     /tmp/ccSySGVh.s:20221  .text._ZNSt11_Tuple_implILj7EJR3PinS1_S1_EEC2ES1_S1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:20326  .text._ZNSt11_Tuple_implILj8EJR3PinS1_EEC2ES1_S1_:0000000000000000 _ZNSt11_Tuple_implILj8EJR3PinS1_EEC2ES1_S1_
     /tmp/ccSySGVh.s:20228  .text._ZNSt11_Tuple_implILj7EJR3PinS1_S1_EEC2ES1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj7EJR3PinS1_S1_EEC1ES1_S1_S1_
     /tmp/ccSySGVh.s:20275  .text._ZNSt10_Head_baseILj7ER3PinLb0EEC2ES1_:0000000000000000 $t
     /tmp/ccSySGVh.s:20282  .text._ZNSt10_Head_baseILj7ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj7ER3PinLb0EEC1ES1_
     /tmp/ccSySGVh.s:20319  .text._ZNSt11_Tuple_implILj8EJR3PinS1_EEC2ES1_S1_:0000000000000000 $t
     /tmp/ccSySGVh.s:20379  .text._ZNSt11_Tuple_implILj9EJR3PinEEC2ES1_:0000000000000000 _ZNSt11_Tuple_implILj9EJR3PinEEC2ES1_
     /tmp/ccSySGVh.s:20425  .text._ZNSt10_Head_baseILj8ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj8ER3PinLb0EEC2ES1_
     /tmp/ccSySGVh.s:20326  .text._ZNSt11_Tuple_implILj8EJR3PinS1_EEC2ES1_S1_:0000000000000000 _ZNSt11_Tuple_implILj8EJR3PinS1_EEC1ES1_S1_
     /tmp/ccSySGVh.s:20372  .text._ZNSt11_Tuple_implILj9EJR3PinEEC2ES1_:0000000000000000 $t
     /tmp/ccSySGVh.s:20469  .text._ZNSt10_Head_baseILj9ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj9ER3PinLb0EEC2ES1_
     /tmp/ccSySGVh.s:20379  .text._ZNSt11_Tuple_implILj9EJR3PinEEC2ES1_:0000000000000000 _ZNSt11_Tuple_implILj9EJR3PinEEC1ES1_
     /tmp/ccSySGVh.s:20418  .text._ZNSt10_Head_baseILj8ER3PinLb0EEC2ES1_:0000000000000000 $t
     /tmp/ccSySGVh.s:20425  .text._ZNSt10_Head_baseILj8ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj8ER3PinLb0EEC1ES1_
     /tmp/ccSySGVh.s:20462  .text._ZNSt10_Head_baseILj9ER3PinLb0EEC2ES1_:0000000000000000 $t
     /tmp/ccSySGVh.s:20469  .text._ZNSt10_Head_baseILj9ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj9ER3PinLb0EEC1ES1_
     /tmp/ccSySGVh.s:20506  .rodata._ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE:0000000000000000 $d
     /tmp/ccSySGVh.s:20702  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv
     /tmp/ccSySGVh.s:20514  .rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE:0000000000000000 $d
     /tmp/ccSySGVh.s:20742  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv
     /tmp/ccSySGVh.s:20522  .rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE:0000000000000000 $d
     /tmp/ccSySGVh.s:20780  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv
     /tmp/ccSySGVh.s:20531  .rodata._ZTV12Interrupting:0000000000000000 $d
     /tmp/ccSySGVh.s:20543  .rodata._ZTV5Timer:0000000000000000 _ZTV5Timer
     /tmp/ccSySGVh.s:20540  .rodata._ZTV5Timer:0000000000000000 $d
     /tmp/ccSySGVh.s:20549  .rodata._ZTV14TickSubscriber:0000000000000000 $d
     /tmp/ccSySGVh.s:20558  .rodata._ZTV10Subscriber:0000000000000000 $d
     /tmp/ccSySGVh.s:20566  .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $t
     /tmp/ccSySGVh.s:20572  .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 _Z41__static_initialization_and_destruction_0ii
     /tmp/ccSySGVh.s:20644  .text._Z41__static_initialization_and_destruction_0ii:0000000000000064 $d
     /tmp/ccSySGVh.s:20656  .rodata._ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1ELj2ELj3ELj4ELj5EEEE4sizeE:0000000000000000 $d
     /tmp/ccSySGVh.s:20659  .rodata._ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1ELj2ELj3ELj4ELj5EEEE4sizeE:0000000000000000 _ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1ELj2ELj3ELj4ELj5EEEE4sizeE
     /tmp/ccSySGVh.s:20662  .rodata._ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1ELj2ELj3ELj4ELj5EEEE5tableE:0000000000000000 $d
     /tmp/ccSySGVh.s:20665  .rodata._ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1ELj2ELj3ELj4ELj5EEEE5tableE:0000000000000000 _ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1ELj2ELj3ELj4ELj5EEEE5tableE
     /tmp/ccSySGVh.s:20673  .rodata._ZN4metaL8generateIL_ZN12_GLOBAL__N_14fiboEjELj6EEE:0000000000000000 $d
     /tmp/ccSySGVh.s:20676  .rodata._ZN4metaL8generateIL_ZN12_GLOBAL__N_14fiboEjELj6EEE:0000000000000000 _ZN4metaL8generateIL_ZN12_GLOBAL__N_14fiboEjELj6EEE
     /tmp/ccSySGVh.s:20684  .rodata._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE8InRegQtyE:0000000000000000 $d
     /tmp/ccSySGVh.s:20687  .rodata._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE8InRegQtyE:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE8InRegQtyE
     /tmp/ccSySGVh.s:20690  .rodata._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9OutRegQtyE:0000000000000000 $d
     /tmp/ccSySGVh.s:20693  .rodata._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9OutRegQtyE:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9OutRegQtyE
     /tmp/ccSySGVh.s:20696  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv:0000000000000000 $t
     /tmp/ccSySGVh.s:20736  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv:0000000000000000 $t
     /tmp/ccSySGVh.s:20818  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12dmaInterruptEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12dmaInterruptEv
     /tmp/ccSySGVh.s:20774  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv:0000000000000000 $t
     /tmp/ccSySGVh.s:20865  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13uartInterruptEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13uartInterruptEv
     /tmp/ccSySGVh.s:20812  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12dmaInterruptEv:0000000000000000 $t
     /tmp/ccSySGVh.s:20912  .text._ZN10UART_sizedILj255EE14is_tx_completeEv:0000000000000000 _ZN10UART_sizedILj255EE14is_tx_completeEv
     /tmp/ccSySGVh.s:20859  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13uartInterruptEv:0000000000000000 $t
     /tmp/ccSySGVh.s:20959  .text._ZN10UART_sizedILj255EE10is_rx_IDLEEv:0000000000000000 _ZN10UART_sizedILj255EE10is_rx_IDLEEv
     /tmp/ccSySGVh.s:20905  .text._ZN10UART_sizedILj255EE14is_tx_completeEv:0000000000000000 $t
     /tmp/ccSySGVh.s:20952  .text._ZN10UART_sizedILj255EE10is_rx_IDLEEv:0000000000000000 $t
     /tmp/ccSySGVh.s:21047  .text._ZN10Net_bufferILj255EE8set_sizeEj:0000000000000000 _ZN10Net_bufferILj255EE8set_sizeEj
     /tmp/ccSySGVh.s:21040  .text._ZN10Net_bufferILj255EE8set_sizeEj:0000000000000000 $t
     /tmp/ccSySGVh.s:21095  .text._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:0000000000000000 $t
     /tmp/ccSySGVh.s:21101  .text._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:0000000000000000 _GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv
ARM GAS  /tmp/ccSySGVh.s 			page 490


     /tmp/ccSySGVh.s:21126  .text._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:0000000000000014 $d
     /tmp/ccSySGVh.s:21131  .init_array:0000000000000000 $d
                           .group:0000000000000000 _ZN4ListI10SubscriberEC5Ev
                           .group:0000000000000000 _ZN9PublisherC5Ev
                           .group:0000000000000000 _ZN11TickUpdaterC5Ev
                           .group:0000000000000000 _ZN8ListableI10SubscriberEC5Ev
                           .group:0000000000000000 _ZN10SubscriberC5Ev
                           .group:0000000000000000 _ZN14TickSubscriberC5Ev
                           .group:0000000000000000 _ZN3PinC5ERN3mcu4GPIOEi
                           .group:0000000000000000 _ZN9InterruptC5E9IRQn_Type
                           .group:0000000000000000 _ZN4ListI10SubscriberE8IteratorC5Ev
                           .group:0000000000000000 _ZN10Net_bufferILj255EEC5Ev
                           .group:0000000000000000 _ZN10UART_sizedILj255EEC5ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6PeriphENS6_7ChannelE
                           .group:0000000000000000 _ZN4ListI10SubscriberE8IteratorC5EPS0_
                           .group:0000000000000000 _ZN12InterruptingC5Ev
                           .group:0000000000000000 _ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_EEC5IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_
                           .group:0000000000000000 _ZNSt5tupleIJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC5IvLb1EEES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_
                           .group:0000000000000000 _ZNSt5tupleIJhhEEC5IRhS2_Lb1EEEOT_OT0_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC5ES1_S1_S1_S1_S1_S1_S1_S1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_S1_EEC5ES1_S1_S1_S1_S1_S1_S1_S1_S1_S1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj0EJhhEEC5IRhJS2_EvEEOT_DpOT0_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_EEC5ES1_S1_S1_S1_S1_S1_S1_
                           .group:0000000000000000 _ZNSt10_Head_baseILj0ER3PinLb0EEC5ES1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj1EJR3PinS1_S1_S1_S1_S1_S1_S1_S1_EEC5ES1_S1_S1_S1_S1_S1_S1_S1_S1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj1EJhEEC5IRhEEOT_
                           .group:0000000000000000 _ZNSt10_Head_baseILj0EhLb0EEC5IRhEEOT_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_EEC5ES1_S1_S1_S1_S1_S1_
                           .group:0000000000000000 _ZNSt10_Head_baseILj1ER3PinLb0EEC5ES1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj2EJR3PinS1_S1_S1_S1_S1_S1_S1_EEC5ES1_S1_S1_S1_S1_S1_S1_S1_
                           .group:0000000000000000 _ZNSt10_Head_baseILj1EhLb0EEC5IRhEEOT_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_EEC5ES1_S1_S1_S1_S1_
                           .group:0000000000000000 _ZNSt10_Head_baseILj2ER3PinLb0EEC5ES1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj3EJR3PinS1_S1_S1_S1_S1_S1_EEC5ES1_S1_S1_S1_S1_S1_S1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_EEC5ES1_S1_S1_S1_
                           .group:0000000000000000 _ZNSt10_Head_baseILj3ER3PinLb0EEC5ES1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj4EJR3PinS1_S1_S1_S1_S1_EEC5ES1_S1_S1_S1_S1_S1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj5EJR3PinS1_S1_EEC5ES1_S1_S1_
                           .group:0000000000000000 _ZNSt10_Head_baseILj4ER3PinLb0EEC5ES1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj5EJR3PinS1_S1_S1_S1_EEC5ES1_S1_S1_S1_S1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj6EJR3PinS1_EEC5ES1_S1_
                           .group:0000000000000000 _ZNSt10_Head_baseILj5ER3PinLb0EEC5ES1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj6EJR3PinS1_S1_S1_EEC5ES1_S1_S1_S1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj7EJR3PinEEC5ES1_
                           .group:0000000000000000 _ZNSt10_Head_baseILj6ER3PinLb0EEC5ES1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj7EJR3PinS1_S1_EEC5ES1_S1_S1_
                           .group:0000000000000000 _ZNSt10_Head_baseILj7ER3PinLb0EEC5ES1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj8EJR3PinS1_EEC5ES1_S1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj9EJR3PinEEC5ES1_
                           .group:0000000000000000 _ZNSt10_Head_baseILj8ER3PinLb0EEC5ES1_
                           .group:0000000000000000 _ZNSt10_Head_baseILj9ER3PinLb0EEC5ES1_

UNDEFINED SYMBOLS
__aeabi_uidiv
memset
__cxa_pure_virtual
