# TCL File Generated by Component Editor 18.1
# Fri Nov 15 22:13:57 CST 2019
# DO NOT MODIFY


# 
# VGA_Controller "VGA_CONT" v1.0
#  2019.11.15.22:13:57
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module VGA_Controller
# 
set_module_property DESCRIPTION ""
set_module_property NAME VGA_Controller
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP ECE_385_Final
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME VGA_CONT
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL avalon_vga_interface
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avalon_vga_interface.sv SYSTEM_VERILOG PATH avalon_vga_interface.sv TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point CLK
# 
add_interface CLK clock end
set_interface_property CLK clockRate 50000000
set_interface_property CLK ENABLED true
set_interface_property CLK EXPORT_OF ""
set_interface_property CLK PORT_NAME_MAP ""
set_interface_property CLK CMSIS_SVD_VARIABLES ""
set_interface_property CLK SVD_ADDRESS_GROUP ""

add_interface_port CLK CLK clk Input 1


# 
# connection point RESET
# 
add_interface RESET reset end
set_interface_property RESET associatedClock CLK
set_interface_property RESET synchronousEdges DEASSERT
set_interface_property RESET ENABLED true
set_interface_property RESET EXPORT_OF ""
set_interface_property RESET PORT_NAME_MAP ""
set_interface_property RESET CMSIS_SVD_VARIABLES ""
set_interface_property RESET SVD_ADDRESS_GROUP ""

add_interface_port RESET RESET reset Input 1


# 
# connection point VGA_R
# 
add_interface VGA_R conduit end
set_interface_property VGA_R associatedClock ""
set_interface_property VGA_R associatedReset ""
set_interface_property VGA_R ENABLED true
set_interface_property VGA_R EXPORT_OF ""
set_interface_property VGA_R PORT_NAME_MAP ""
set_interface_property VGA_R CMSIS_SVD_VARIABLES ""
set_interface_property VGA_R SVD_ADDRESS_GROUP ""

add_interface_port VGA_R VGA_R vga_r Output 8


# 
# connection point VGA_G
# 
add_interface VGA_G conduit end
set_interface_property VGA_G associatedClock ""
set_interface_property VGA_G associatedReset ""
set_interface_property VGA_G ENABLED true
set_interface_property VGA_G EXPORT_OF ""
set_interface_property VGA_G PORT_NAME_MAP ""
set_interface_property VGA_G CMSIS_SVD_VARIABLES ""
set_interface_property VGA_G SVD_ADDRESS_GROUP ""

add_interface_port VGA_G VGA_G vga_g Output 8


# 
# connection point VGA_SYNC_N
# 
add_interface VGA_SYNC_N conduit end
set_interface_property VGA_SYNC_N associatedClock CLK
set_interface_property VGA_SYNC_N associatedReset ""
set_interface_property VGA_SYNC_N ENABLED true
set_interface_property VGA_SYNC_N EXPORT_OF ""
set_interface_property VGA_SYNC_N PORT_NAME_MAP ""
set_interface_property VGA_SYNC_N CMSIS_SVD_VARIABLES ""
set_interface_property VGA_SYNC_N SVD_ADDRESS_GROUP ""

add_interface_port VGA_SYNC_N VGA_SYNC_N vga_sync_n Output 1


# 
# connection point VGA_BLANK_N
# 
add_interface VGA_BLANK_N conduit end
set_interface_property VGA_BLANK_N associatedClock CLK
set_interface_property VGA_BLANK_N associatedReset ""
set_interface_property VGA_BLANK_N ENABLED true
set_interface_property VGA_BLANK_N EXPORT_OF ""
set_interface_property VGA_BLANK_N PORT_NAME_MAP ""
set_interface_property VGA_BLANK_N CMSIS_SVD_VARIABLES ""
set_interface_property VGA_BLANK_N SVD_ADDRESS_GROUP ""

add_interface_port VGA_BLANK_N VGA_BLANK_N vga_blank_n Output 1


# 
# connection point VGA_VS
# 
add_interface VGA_VS conduit end
set_interface_property VGA_VS associatedClock CLK
set_interface_property VGA_VS associatedReset ""
set_interface_property VGA_VS ENABLED true
set_interface_property VGA_VS EXPORT_OF ""
set_interface_property VGA_VS PORT_NAME_MAP ""
set_interface_property VGA_VS CMSIS_SVD_VARIABLES ""
set_interface_property VGA_VS SVD_ADDRESS_GROUP ""

add_interface_port VGA_VS VGA_VS vga_vs Output 1


# 
# connection point VGA_HS
# 
add_interface VGA_HS conduit end
set_interface_property VGA_HS associatedClock CLK
set_interface_property VGA_HS associatedReset ""
set_interface_property VGA_HS ENABLED true
set_interface_property VGA_HS EXPORT_OF ""
set_interface_property VGA_HS PORT_NAME_MAP ""
set_interface_property VGA_HS CMSIS_SVD_VARIABLES ""
set_interface_property VGA_HS SVD_ADDRESS_GROUP ""

add_interface_port VGA_HS VGA_HS vga_hs Output 1


# 
# connection point DEBUG
# 
add_interface DEBUG conduit end
set_interface_property DEBUG associatedClock CLK
set_interface_property DEBUG associatedReset ""
set_interface_property DEBUG ENABLED true
set_interface_property DEBUG EXPORT_OF ""
set_interface_property DEBUG PORT_NAME_MAP ""
set_interface_property DEBUG CMSIS_SVD_VARIABLES ""
set_interface_property DEBUG SVD_ADDRESS_GROUP ""

add_interface_port DEBUG DEBUG debug Output 8


# 
# connection point VGA_CLK
# 
add_interface VGA_CLK clock end
set_interface_property VGA_CLK clockRate 25000000
set_interface_property VGA_CLK ENABLED true
set_interface_property VGA_CLK EXPORT_OF ""
set_interface_property VGA_CLK PORT_NAME_MAP ""
set_interface_property VGA_CLK CMSIS_SVD_VARIABLES ""
set_interface_property VGA_CLK SVD_ADDRESS_GROUP ""

add_interface_port VGA_CLK VGA_CLK_clk clk Input 1


# 
# connection point VGA_B
# 
add_interface VGA_B conduit end
set_interface_property VGA_B associatedClock ""
set_interface_property VGA_B associatedReset ""
set_interface_property VGA_B ENABLED true
set_interface_property VGA_B EXPORT_OF ""
set_interface_property VGA_B PORT_NAME_MAP ""
set_interface_property VGA_B CMSIS_SVD_VARIABLES ""
set_interface_property VGA_B SVD_ADDRESS_GROUP ""

add_interface_port VGA_B VGA_B vga_b Output 8


# 
# connection point VGA_SLAVE_1
# 
add_interface VGA_SLAVE_1 avalon end
set_interface_property VGA_SLAVE_1 addressUnits WORDS
set_interface_property VGA_SLAVE_1 associatedClock CLK
set_interface_property VGA_SLAVE_1 associatedReset RESET
set_interface_property VGA_SLAVE_1 bitsPerSymbol 8
set_interface_property VGA_SLAVE_1 burstOnBurstBoundariesOnly false
set_interface_property VGA_SLAVE_1 burstcountUnits WORDS
set_interface_property VGA_SLAVE_1 explicitAddressSpan 0
set_interface_property VGA_SLAVE_1 holdTime 0
set_interface_property VGA_SLAVE_1 linewrapBursts false
set_interface_property VGA_SLAVE_1 maximumPendingReadTransactions 0
set_interface_property VGA_SLAVE_1 maximumPendingWriteTransactions 0
set_interface_property VGA_SLAVE_1 readLatency 0
set_interface_property VGA_SLAVE_1 readWaitTime 1
set_interface_property VGA_SLAVE_1 setupTime 0
set_interface_property VGA_SLAVE_1 timingUnits Cycles
set_interface_property VGA_SLAVE_1 writeWaitStates 1
set_interface_property VGA_SLAVE_1 writeWaitTime 1
set_interface_property VGA_SLAVE_1 ENABLED true
set_interface_property VGA_SLAVE_1 EXPORT_OF ""
set_interface_property VGA_SLAVE_1 PORT_NAME_MAP ""
set_interface_property VGA_SLAVE_1 CMSIS_SVD_VARIABLES ""
set_interface_property VGA_SLAVE_1 SVD_ADDRESS_GROUP ""

add_interface_port VGA_SLAVE_1 VGA_ADDR address Input 2
add_interface_port VGA_SLAVE_1 VGA_BYTE_EN byteenable Input 4
add_interface_port VGA_SLAVE_1 VGA_CS chipselect Input 1
add_interface_port VGA_SLAVE_1 VGA_READDATA readdata Output 32
add_interface_port VGA_SLAVE_1 VGA_WRITEDATA writedata Input 32
add_interface_port VGA_SLAVE_1 VGA_READ read Input 1
add_interface_port VGA_SLAVE_1 VGA_WRITE write Input 1
set_interface_assignment VGA_SLAVE_1 embeddedsw.configuration.isFlash 0
set_interface_assignment VGA_SLAVE_1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment VGA_SLAVE_1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment VGA_SLAVE_1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point VGA_MASTER
# 
add_interface VGA_MASTER avalon start
set_interface_property VGA_MASTER addressUnits SYMBOLS
set_interface_property VGA_MASTER associatedClock CLK
set_interface_property VGA_MASTER associatedReset RESET
set_interface_property VGA_MASTER bitsPerSymbol 8
set_interface_property VGA_MASTER burstOnBurstBoundariesOnly false
set_interface_property VGA_MASTER burstcountUnits WORDS
set_interface_property VGA_MASTER doStreamReads false
set_interface_property VGA_MASTER doStreamWrites false
set_interface_property VGA_MASTER holdTime 0
set_interface_property VGA_MASTER linewrapBursts false
set_interface_property VGA_MASTER maximumPendingReadTransactions 0
set_interface_property VGA_MASTER maximumPendingWriteTransactions 0
set_interface_property VGA_MASTER readLatency 0
set_interface_property VGA_MASTER readWaitTime 0
set_interface_property VGA_MASTER setupTime 0
set_interface_property VGA_MASTER timingUnits Cycles
set_interface_property VGA_MASTER writeWaitTime 0
set_interface_property VGA_MASTER ENABLED true
set_interface_property VGA_MASTER EXPORT_OF ""
set_interface_property VGA_MASTER PORT_NAME_MAP ""
set_interface_property VGA_MASTER CMSIS_SVD_VARIABLES ""
set_interface_property VGA_MASTER SVD_ADDRESS_GROUP ""

add_interface_port VGA_MASTER VGA_MASTER_ADDR address Output 32
add_interface_port VGA_MASTER VGA_MASTER_READ read Output 1
add_interface_port VGA_MASTER VGA_MASTER_READDATA readdata Input 32
add_interface_port VGA_MASTER VGA_MASTER_CS chipselect Output 1
add_interface_port VGA_MASTER VGA_MASTER_WAIT_REQUEST waitrequest Input 1
add_interface_port VGA_MASTER VGA_MASTER_READDATAVALID readdatavalid Input 1

