// Seed: 398924975
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5
);
  assign id_1 = id_5;
  type_8 id_6 (
      .id_0(id_2),
      .id_1(id_2)
  );
endmodule
