<!DOCTYPE html>
<html class="writer-html5" lang="zh-CN" data-content_root="./">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>ARM V9 Architecture reference Manual（Based on Version:0487J.a） &mdash; ARMV9_ARCH V1.0 文档</title>
      <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="_static/css/theme.css?v=19f00094" />

  
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="_static/jquery.js?v=5d32c60e"></script>
        <script src="_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="_static/documentation_options.js?v=3f0bcac8"></script>
        <script src="_static/doctools.js?v=888ff710"></script>
        <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
        <script src="_static/translations.js?v=beaddf03"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="索引" href="genindex.html" />
    <link rel="search" title="搜索" href="search.html" />
    <link rel="next" title="Part A Arm Architecture Introduction and Overview" href="Armv9_docs/parta/parta.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="#" class="icon icon-home">
            ARMV9_ARCH
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="搜索文档" aria-label="搜索文档" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="导航菜单">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/parta/parta.html">Part A Arm Architecture Introduction and Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/partb/partb.html">Part B The AArch64 Application Level Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/partc/partc.html">Part C The AArch64 Instruction Set</a></li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/partd/partd.html">Part D The AArch64 System Level Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/parte/parte.html">Part E The AArch32 Application Level Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/partf/partf.html">Part F The AArch32 Instruction Sets</a></li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/partg/partg.html">Part G The AArch32 System Level Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/parth/parth.html">Part H External Debug</a></li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/parti/parti.html">Part I Memory-mapped Components of the Arm Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/partj/partj.html">Part J Architectural Pseudocode</a></li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/partk/partk.html">Part K Appendixes</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="移动版导航菜单" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="#">ARMV9_ARCH</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="页面导航">
  <ul class="wy-breadcrumbs">
      <li><a href="#" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">ARM V9 Architecture reference Manual（Based on Version:0487J.a）</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/index.rst.txt" rel="nofollow"> 查看页面源码</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="arm-v9-architecture-reference-manual-based-on-version-0487j-a">
<h1>ARM V9 Architecture reference Manual（Based on Version:0487J.a）<a class="headerlink" href="#arm-v9-architecture-reference-manual-based-on-version-0487j-a" title="Link to this heading"></a></h1>
<div class="toctree-wrapper compound">
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/parta/parta.html">Part A Arm Architecture Introduction and Overview</a><ul>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parta/ca1/ca1.html">Chapter A1 Introduction to the Arm Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parta/ca2/ca2.html">Chapter A2 Armv8-A Architecture Extensions</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parta/ca3/ca3.html">Chapter A3 Armv9 Architecture Extensions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/partb/partb.html">Part B The AArch64 Application Level Architecture</a><ul>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partb/cb1/cb1.html">Chapter B1 The AArch64 Application Level Programmers’ Model</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partb/cb2/cb2.html">Chapter B2 The AArch64 Application Level Memory Model</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/partc/partc.html">Part C The AArch64 Instruction Set</a><ul>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partc/cc1/cc1.html">Chapter C1 The A64 Instruction Set</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partc/cc2/cc2.html">Chapter C2 About the A64 Instruction Descriptions</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partc/cc3/cc3.html">Chapter C3 A64 Instruction Set Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partc/cc4/cc4.html">Chapter C4 A64 Instruction Set Encoding</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partc/cc5/cc5.html">Chapter C5 The A64 System Instruction Class</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partc/cc6/cc6.html">Chapter C6 A64 Base Instruction Descriptions</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partc/cc7/cc7.html">Chapter C7 A64 Advanced SIMD and Floating-point Instruction Descriptions</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partc/cc8/cc8.html">Chapter C8 SVE Instruction Descriptions</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partc/cc9/cc9.html">Chapter C9 SME Instruction Descriptions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/partd/partd.html">Part D The AArch64 System Level Architecture</a><ul>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd01/cd1.html">Chapter D1 The AArch64 System Level Programmers’ Model</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd02/cd2.html">Chapter D2 AArch64 Self-hosted Debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd03/cd3.html">Chapter D3 AArch64 Self-hosted Trace</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd04/cd4.html">Chapter D4 The Embedded Trace Extension</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd05/cd5.html">Chapter D5 ETE Protocol Descriptions</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd06/cd6.html">Chapter D6 The Trace Buffer Extension</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd07/cd7.html">Chapter D7 The AArch64 System Level Memory Model</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd08/cd8.html">Chapter D8 The AArch64 Virtual Memory System Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd09/cd9.html">Chapter D9 The Granule Protection Check Mechanism</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd10/cd10.html">Chapter D10 The Memory Tagging Extension</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd11/cd11.html">Chapter D11 The Generic Timer in AArch64 state</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd12/cd12.html">Chapter D12 The Performance Monitors Extension</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd13/cd13.html">Chapter D13 The Activity Monitors Extension</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd14/cd14.html">Chapter D14 The Statistical Profiling Extension</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd15/cd15.html">Chapter D15 Statistical Profiling Extension Sample Record Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd16/cd16.html">Chapter D16 The Branch Record Buffer Extension</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd17/cd17.html">Chapter D17 RAS PE Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd18/cd18.html">Chapter D18 AArch64 System Register Encoding</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partd/cd19/cd19.html">Chapter D19 AArch64 System Register Descriptions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/parte/parte.html">Part E The AArch32 Application Level Architecture</a><ul>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parte/ce1/ce1.html">Chapter E1 The AArch32 Application Level Programmers’ Model</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parte/ce2/ce2.html">Chapter E2 The AArch32 Application Level Memory Model</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/partf/partf.html">Part F The AArch32 Instruction Sets</a><ul>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partf/cf01/cf1.html">Chapter F1 About the T32 and A32 Instruction Descriptions</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partf/cf02/cf2.html">Chapter F2 The AArch32 Instruction Sets Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partf/cf03/cf3.html">Chapter F3 T32 Instruction Set Encoding</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partf/cf04/cf4.html">Chapter F4 A32 Instruction Set Encoding</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partf/cf05/cf5.html">Chapter F5 T32 and A32 Base Instruction Set Instruction Descriptions</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partf/cf06/cf6.html">Chapter F6 T32 and A32 Advanced SIMD and Floating-point Instruction Descriptions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/partg/partg.html">Part G The AArch32 System Level Architecture</a><ul>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partg/cg01/cg1.html">Chapter G1 The AArch32 System Level Programmers?? Model</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partg/cg02/cg2.html">Chapter G2 AArch32 Self-hosted Debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partg/cg03/cg3.html">Chapter G3 AArch32 Self-hosted Trace</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partg/cg04/cg4.html">Chapter G4 The AArch32 System Level Memory Model</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partg/cg05/cg5.html">Chapter G5 The AArch32 Virtual Memory System Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partg/cg06/cg6.html">Chapter G6 The Generic Timer in AArch32 state</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partg/cg07/cg7.html">Chapter G7 AArch32 System Register Encoding</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partg/cg08/cg8.html">Chapter G8 AArch32 System Register Descriptions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/parth/parth.html">Part H External Debug</a><ul>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parth/ch01/ch1.html">Chapter H1 About External Debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parth/ch02/ch2.html">Chapter H2 Debug State</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parth/ch03/ch3.html">Chapter H3 Halting Debug Events</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parth/ch04/ch4.html">Chapter H4 The Debug Communication Channel and Instruction Transfer Register</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parth/ch05/ch5.html">Chapter H5 The Embedded Cross-Trigger Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parth/ch06/ch6.html">Chapter H6 Debug Reset and Powerdown Support</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parth/ch07/ch7.html">Chapter H7 The PC Sample-based Profiling Extension</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parth/ch08/ch8.html">Chapter H8 About the External Debug Registers</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parth/ch09/ch9.html">Chapter H9 External Debug Register Descriptions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/parti/parti.html">Part I Memory-mapped Components of the Arm Architecture</a><ul>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parti/ci01/ci1.html">Chapter I1 Requirements for Memory-mapped Components</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parti/ci02/ci2.html">Chapter I2 System Level Implementation of the Generic Timer</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parti/ci03/ci3.html">Chapter I3 Recommended External Interface to the Performance Monitors</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parti/ci04/ci4.html">Chapter I4 Recommended External Interface to the Activity Monitors</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parti/ci05/ci5.html">Chapter I5 RAS System Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/parti/ci06/ci6.html">Chapter I6 External System Control Register Descriptions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/partj/partj.html">Part J Architectural Pseudocode</a><ul>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partj/cj01/cj1.html">Chapter J1 Armv8 Pseudocode</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="Armv9_docs/partk/partk.html">Part K Appendixes</a><ul>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck01/ck1.html">Appendix K1 Architectural Constraints on UNPREDICTABLE Behaviors</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck02/ck2.html">Appendix K2 Recommendations for Reporting Memory Attributes on an Interconnect</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck03/ck3.html">Appendix K3 ETE Recommended Configurations</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck04/ck4.html">Appendix K4 ETE and TRBE Software Usage Examples</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck05/ck5.html">Appendix K5 Stages of Execution</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck06/ck6.html">Appendix K6 Recommended External Debug Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck07/ck7.html">Appendix K7 Additional Information for Implementations of the Generic Timer</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck08/ck8.html">Appendix K8 Legacy Instruction Syntax for AArch32 Instruction Sets</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck09/ck9.html">Appendix K9 Address Translation Examples</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck10/ck10.html">Appendix K10 Example OS Save and Restore Sequences</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck11/ck11.html">Appendix K11 Recommended Upload and Download Processes for External Debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck12/ck12.html">Appendix K12 Software Usage Examples</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck13/ck13.html">Appendix K13 Barrier Litmus Tests</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck14/ck14.html">Appendix K14 Random Number Generation</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck15/ck15.html">Appendix K15 Legacy Feature Naming Convention</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck16/ck16.html">Appendix K16 Arm Pseudocode Definition</a></li>
<li class="toctree-l2"><a class="reference internal" href="Armv9_docs/partk/ck17/ck17.html">Appendix K17 Registers Index</a></li>
</ul>
</li>
</ul>
</div>
</section>
<section id="indices-and-tables">
<h1>Indices and tables<a class="headerlink" href="#indices-and-tables" title="Link to this heading"></a></h1>
<ul class="simple">
<li><p><a class="reference internal" href="genindex.html"><span class="std std-ref">索引</span></a></p></li>
<li><p><a class="reference internal" href="py-modindex.html"><span class="std std-ref">模块索引</span></a></p></li>
<li><p><a class="reference internal" href="search.html"><span class="std std-ref">搜索页面</span></a></p></li>
</ul>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="页脚">
        <a href="Armv9_docs/parta/parta.html" class="btn btn-neutral float-right" title="Part A Arm Architecture Introduction and Overview" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; 版权所有 2023, Wisen.Wang。</p>
  </div>

  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用的 
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    由 <a href="https://readthedocs.org">Read the Docs</a> 开发.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>