Fitter report for turbo_encoder
Tue Mar 26 13:25:24 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter RAM Summary
 23. Routing Usage Summary
 24. I/O Rules Summary
 25. I/O Rules Details
 26. I/O Rules Matrix
 27. Fitter Device Options
 28. Operating Settings and Conditions
 29. Estimated Delay Added for Hold Timing Summary
 30. Estimated Delay Added for Hold Timing Details
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue Mar 26 13:25:24 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; turbo_encoder                               ;
; Top-level Entity Name           ; turbo_encoder                               ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CEBA2F23C7                                 ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 600 / 9,430 ( 6 % )                         ;
; Total registers                 ; 963                                         ;
; Total pins                      ; 43 / 224 ( 19 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 106,496 / 1,802,240 ( 6 % )                 ;
; Total RAM Blocks                ; 13 / 176 ( 7 % )                            ;
; Total DSP Blocks                ; 0 / 25 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 4 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CEBA2F23C7                           ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                        ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                      ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clk~inputCLKENA0                                                                                                                            ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                       ;                  ;                       ;
; rst~inputCLKENA0                                                                                                                            ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                       ;                  ;                       ;
; encoder:encoder2|dffe_ref:D1|q                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; encoder:encoder2|dffe_ref:D1|q~DUPLICATE                                                                                                              ;                  ;                       ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[10]    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[10]~DUPLICATE    ;                  ;                       ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[5]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[5]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[7]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[7]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[8]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[8]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[10] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[10]~DUPLICATE ;                  ;                       ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|rd_ptr_lsb                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|rd_ptr_lsb~DUPLICATE                                 ;                  ;                       ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_0_dff                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_0_dff~DUPLICATE                             ;                  ;                       ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[10]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[10]~DUPLICATE        ;                  ;                       ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[1]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[1]~DUPLICATE             ;                  ;                       ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[3]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[3]~DUPLICATE             ;                  ;                       ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]~DUPLICATE             ;                  ;                       ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]~DUPLICATE             ;                  ;                       ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[2]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[2]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[4]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[4]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[5]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[5]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[7]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[7]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[8]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[8]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[11]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[11]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_1_dff                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_1_dff~DUPLICATE                                 ;                  ;                       ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_2_dff                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_2_dff~DUPLICATE                                 ;                  ;                       ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[0]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[0]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[3]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[3]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[5]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[5]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[6]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[6]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[7]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[7]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[1]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[1]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[3]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[3]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[10]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[10]~DUPLICATE        ;                  ;                       ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[11]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[11]~DUPLICATE        ;                  ;                       ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[2]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[2]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[7]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[7]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[8]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[8]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[11] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[11]~DUPLICATE ;                  ;                       ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]~DUPLICATE ;                  ;                       ;
; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[6]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[6]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[11]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[11]~DUPLICATE        ;                  ;                       ;
; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[0]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[0]~DUPLICATE             ;                  ;                       ;
; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[5]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[5]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[7]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[7]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[11]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[11]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|empty_dff                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|empty_dff~DUPLICATE                                      ;                  ;                       ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[5]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[5]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[8]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[8]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[1]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[1]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[3]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[3]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[0]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[0]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[1]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[1]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[2]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[2]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[3]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[3]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[7]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[7]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[10] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[10]~DUPLICATE ;                  ;                       ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[11] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[11]~DUPLICATE ;                  ;                       ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|empty_dff                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|empty_dff~DUPLICATE                                  ;                  ;                       ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|full_dff                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|full_dff~DUPLICATE                                   ;                  ;                       ;
; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[1]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[1]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[5]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[5]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[7]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[7]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[1]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[1]~DUPLICATE             ;                  ;                       ;
; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]~DUPLICATE             ;                  ;                       ;
; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[12]            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[12]~DUPLICATE            ;                  ;                       ;
; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[2]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[2]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[8]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[8]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|empty_dff                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|empty_dff~DUPLICATE                                      ;                  ;                       ;
; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_0_dff                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_0_dff~DUPLICATE                                 ;                  ;                       ;
; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_1_dff                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_1_dff~DUPLICATE                                 ;                  ;                       ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[8]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[8]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[9]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[9]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[0]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[0]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[4]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[4]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[11]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[11]~DUPLICATE        ;                  ;                       ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[0]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[0]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[1]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[1]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[11] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[11]~DUPLICATE ;                  ;                       ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]~DUPLICATE ;                  ;                       ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_0_dff                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_0_dff~DUPLICATE                             ;                  ;                       ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[5]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[5]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[10]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[10]~DUPLICATE        ;                  ;                       ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[7]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[7]~DUPLICATE             ;                  ;                       ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[0]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[0]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[1]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[1]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[2]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[2]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[3]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[3]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[5]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[5]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[6]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[6]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[7]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[7]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[0]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[0]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[4]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[4]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[12]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[12]~DUPLICATE        ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[3]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[3]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[4]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[4]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[5]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[5]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[7]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[7]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[8]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[8]~DUPLICATE  ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[11] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[11]~DUPLICATE ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|empty_dff                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|empty_dff~DUPLICATE                                  ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|full_dff                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|full_dff~DUPLICATE                                   ;                  ;                       ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_1_dff                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_1_dff~DUPLICATE                             ;                  ;                       ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[1]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[1]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[5]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[5]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[7]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[7]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[8]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[8]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[1]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[1]~DUPLICATE             ;                  ;                       ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[3]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[3]~DUPLICATE             ;                  ;                       ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]~DUPLICATE             ;                  ;                       ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]~DUPLICATE             ;                  ;                       ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[11]            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[11]~DUPLICATE            ;                  ;                       ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[3]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[3]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[5]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[5]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[7]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[7]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[8]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[8]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[11]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[11]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|empty_dff                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|empty_dff~DUPLICATE                                      ;                  ;                       ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[0]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[0]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[1]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[1]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[3]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[3]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[4]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[4]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[6]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[6]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[7]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[7]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[8]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[8]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[10]    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[10]~DUPLICATE    ;                  ;                       ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[11]    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[11]~DUPLICATE    ;                  ;                       ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[0]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[0]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[4]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[4]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]~DUPLICATE         ;                  ;                       ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|empty_dff                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|empty_dff~DUPLICATE                                  ;                  ;                       ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_0_dff                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_0_dff~DUPLICATE                             ;                  ;                       ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[10]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[10]~DUPLICATE        ;                  ;                       ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]~DUPLICATE             ;                  ;                       ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[0]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[0]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[2]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[2]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[3]      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[3]~DUPLICATE      ;                  ;                       ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|empty_dff                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|empty_dff~DUPLICATE                                      ;                  ;                       ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_1_dff                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_1_dff~DUPLICATE                                 ;                  ;                       ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[0]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[0]~DUPLICATE        ;                  ;                       ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[1]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[1]~DUPLICATE        ;                  ;                       ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[4]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[4]~DUPLICATE        ;                  ;                       ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[5]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[5]~DUPLICATE        ;                  ;                       ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[6]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[6]~DUPLICATE        ;                  ;                       ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[7]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb|counter_reg_bit[7]~DUPLICATE        ;                  ;                       ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[4]            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[4]~DUPLICATE            ;                  ;                       ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]~DUPLICATE            ;                  ;                       ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[1]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[1]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[3]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[3]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[7]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[7]~DUPLICATE     ;                  ;                       ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[8]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[8]~DUPLICATE     ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1955 ) ; 0.00 % ( 0 / 1955 )        ; 0.00 % ( 0 / 1955 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1955 ) ; 0.00 % ( 0 / 1955 )        ; 0.00 % ( 0 / 1955 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1955 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/output_files/turbo_encoder.pin.


+-------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                             ;
+-------------------------------------------------------------+---------------------+-------+
; Resource                                                    ; Usage               ; %     ;
+-------------------------------------------------------------+---------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 600 / 9,430         ; 6 %   ;
; ALMs needed [=A-B+C]                                        ; 600                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 606 / 9,430         ; 6 %   ;
;         [a] ALMs used for LUT logic and registers           ; 401                 ;       ;
;         [b] ALMs used for LUT logic                         ; 203                 ;       ;
;         [c] ALMs used for registers                         ; 2                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 6 / 9,430           ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 9,430           ; 0 %   ;
;         [a] Due to location constrained logic               ; 0                   ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                   ;       ;
;         [c] Due to LAB input limits                         ; 0                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                   ;       ;
;                                                             ;                     ;       ;
; Difficulty packing design                                   ; Low                 ;       ;
;                                                             ;                     ;       ;
; Total LABs:  partially or completely used                   ; 79 / 943            ; 8 %   ;
;     -- Logic LABs                                           ; 79                  ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                   ;       ;
;                                                             ;                     ;       ;
; Combinational ALUT usage for logic                          ; 1,049               ;       ;
;     -- 7 input functions                                    ; 2                   ;       ;
;     -- 6 input functions                                    ; 143                 ;       ;
;     -- 5 input functions                                    ; 71                  ;       ;
;     -- 4 input functions                                    ; 196                 ;       ;
;     -- <=3 input functions                                  ; 637                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1                   ;       ;
;                                                             ;                     ;       ;
; Dedicated logic registers                                   ; 963                 ;       ;
;     -- By type:                                             ;                     ;       ;
;         -- Primary logic registers                          ; 805 / 18,860        ; 4 %   ;
;         -- Secondary logic registers                        ; 158 / 18,860        ; < 1 % ;
;     -- By function:                                         ;                     ;       ;
;         -- Design implementation registers                  ; 805                 ;       ;
;         -- Routing optimization registers                   ; 158                 ;       ;
;                                                             ;                     ;       ;
; Virtual pins                                                ; 0                   ;       ;
; I/O pins                                                    ; 43 / 224            ; 19 %  ;
;     -- Clock pins                                           ; 3 / 9               ; 33 %  ;
;     -- Dedicated input pins                                 ; 0 / 11              ; 0 %   ;
;                                                             ;                     ;       ;
; M10K blocks                                                 ; 13 / 176            ; 7 %   ;
; Total MLAB memory bits                                      ; 0                   ;       ;
; Total block memory bits                                     ; 106,496 / 1,802,240 ; 6 %   ;
; Total block memory implementation bits                      ; 133,120 / 1,802,240 ; 7 %   ;
;                                                             ;                     ;       ;
; Total DSP Blocks                                            ; 0 / 25              ; 0 %   ;
;                                                             ;                     ;       ;
; Fractional PLLs                                             ; 0 / 4               ; 0 %   ;
; Global signals                                              ; 2                   ;       ;
;     -- Global clocks                                        ; 2 / 16              ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 88              ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68              ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68              ; 0 %   ;
; JTAGs                                                       ; 0 / 1               ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1               ; 0 %   ;
; CRC blocks                                                  ; 0 / 1               ; 0 %   ;
; Remote update blocks                                        ; 0 / 1               ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1               ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3               ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 0.5% / 0.5% / 0.4%  ;       ;
; Peak interconnect usage (total/H/V)                         ; 3.0% / 3.4% / 2.1%  ;       ;
; Maximum fan-out                                             ; 989                 ;       ;
; Highest non-global fan-out                                  ; 73                  ;       ;
; Total fan-out                                               ; 7447                ;       ;
; Average fan-out                                             ; 3.52                ;       ;
+-------------------------------------------------------------+---------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 600 / 9430 ( 6 % )    ; 0 / 9430 ( 0 % )               ;
; ALMs needed [=A-B+C]                                        ; 600                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 606 / 9430 ( 6 % )    ; 0 / 9430 ( 0 % )               ;
;         [a] ALMs used for LUT logic and registers           ; 401                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 203                   ; 0                              ;
;         [c] ALMs used for registers                         ; 2                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 6 / 9430 ( < 1 % )    ; 0 / 9430 ( 0 % )               ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 9430 ( 0 % )      ; 0 / 9430 ( 0 % )               ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 79 / 943 ( 8 % )      ; 0 / 943 ( 0 % )                ;
;     -- Logic LABs                                           ; 79                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 1049                  ; 0                              ;
;     -- 7 input functions                                    ; 2                     ; 0                              ;
;     -- 6 input functions                                    ; 143                   ; 0                              ;
;     -- 5 input functions                                    ; 71                    ; 0                              ;
;     -- 4 input functions                                    ; 196                   ; 0                              ;
;     -- <=3 input functions                                  ; 637                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1                     ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 805 / 18860 ( 4 % )   ; 0 / 18860 ( 0 % )              ;
;         -- Secondary logic registers                        ; 158 / 18860 ( < 1 % ) ; 0 / 18860 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 805                   ; 0                              ;
;         -- Routing optimization registers                   ; 158                   ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 43                    ; 0                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 106496                ; 0                              ;
; Total block memory implementation bits                      ; 133120                ; 0                              ;
; M10K block                                                  ; 13 / 176 ( 7 % )      ; 0 / 176 ( 0 % )                ;
; Clock enable block                                          ; 2 / 104 ( 1 % )       ; 0 / 104 ( 0 % )                ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 0                     ; 0                              ;
;     -- Registered Input Connections                         ; 0                     ; 0                              ;
;     -- Output Connections                                   ; 0                     ; 0                              ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 7668                  ; 0                              ;
;     -- Registered Connections                               ; 2691                  ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 6                     ; 0                              ;
;     -- Output Ports                                         ; 37                    ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ck         ; V20   ; 4A       ; 44           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; ckp        ; AA20  ; 4A       ; 44           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; clk        ; M16   ; 5B       ; 54           ; 18           ; 60           ; 989                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_valid ; AA19  ; 4A       ; 44           ; 0            ; 51           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; length     ; T17   ; 5A       ; 54           ; 14           ; 60           ; 24                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; rst        ; N16   ; 5B       ; 54           ; 18           ; 43           ; 931                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; current_state[0] ; Y14   ; 4A       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; current_state[1] ; T19   ; 5A       ; 54           ; 14           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; current_state[2] ; V14   ; 4A       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; empty            ; N21   ; 5B       ; 54           ; 18           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; length_delay     ; AB18  ; 4A       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; length_out       ; AB17  ; 4A       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; look_now         ; N19   ; 5B       ; 54           ; 19           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; read_enc_0       ; T20   ; 5A       ; 54           ; 14           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; read_enc_1       ; V15   ; 4A       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; read_trl_0       ; AB20  ; 4A       ; 40           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; read_trl_1       ; T15   ; 5A       ; 54           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; stored[0]        ; P18   ; 5A       ; 54           ; 17           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; stored[10]       ; P16   ; 5A       ; 54           ; 17           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; stored[11]       ; P22   ; 5A       ; 54           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; stored[12]       ; T18   ; 5A       ; 54           ; 14           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; stored[1]        ; L17   ; 5B       ; 54           ; 20           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; stored[2]        ; P19   ; 5A       ; 54           ; 17           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; stored[3]        ; L19   ; 5B       ; 54           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; stored[4]        ; W21   ; 4A       ; 50           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; stored[5]        ; P17   ; 5A       ; 54           ; 17           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; stored[6]        ; Y19   ; 4A       ; 48           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; stored[7]        ; N20   ; 5B       ; 54           ; 18           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; stored[8]        ; R16   ; 5A       ; 54           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; stored[9]        ; Y22   ; 4A       ; 48           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; write_enc_0      ; W22   ; 4A       ; 48           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; write_enc_1      ; AB15  ; 4A       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; write_trl_0      ; Y20   ; 4A       ; 48           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; write_trl_1      ; R17   ; 5A       ; 54           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; xk               ; R15   ; 5A       ; 54           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; xk_enc           ; R21   ; 5A       ; 54           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; xk_trl           ; V16   ; 4A       ; 46           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; zk               ; L22   ; 5B       ; 54           ; 19           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; zk_enc           ; AB21  ; 4A       ; 40           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; zk_trl           ; T22   ; 5A       ; 54           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; zkp              ; Y21   ; 4A       ; 50           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; zkp_enc          ; AB22  ; 4A       ; 46           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; zkp_trl          ; R22   ; 5A       ; 54           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; 2A       ; 0 / 16 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 3A       ; 0 / 16 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 19 / 48 ( 40 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 8 / 16 ( 50 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 48 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 32 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 264        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 273        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 271        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 262        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 260        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 230        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 218        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 216        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 29         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA2      ; 31         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 53         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ; 82         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA9      ; 89         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 111        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 127        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 129        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 130        ; 4A       ; data_valid                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA20     ; 132        ; 4A       ; ckp                             ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 55         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 76         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB6      ; 74         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 81         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 108        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 106        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; write_enc_1                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 119        ; 4A       ; length_out                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB18     ; 121        ; 4A       ; length_delay                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 122        ; 4A       ; read_trl_0                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB21     ; 124        ; 4A       ; zk_enc                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB22     ; 135        ; 4A       ; zkp_enc                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 266        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 268        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 270        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 263        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 250        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 240        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 228        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 225        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 204        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 16         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C2       ; 18         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 292        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 272        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C8       ; 278        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 265        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C11      ; 248        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 223        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 206        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 22         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 274        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 276        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 277        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 247        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 239        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D17      ; 207        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E1       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E2       ; 20         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 282        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E9       ; 275        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 267        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 249        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 231        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 215        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 209        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 291        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 280        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 269        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 253        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 238        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 233        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 226        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 217        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G1       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G2       ; 19         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 287        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 279        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G8       ; 258        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 236        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 245        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 237        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 224        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 210        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 208        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 211        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 286        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 281        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 256        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 261        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 234        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 243        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 235        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 227        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 221        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 219        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 213        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 285        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 255        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 257        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ; 259        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 232        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 229        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 220        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 214        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 212        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 284        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 254        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 246        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 222        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 178        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 205        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 203        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 183        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 185        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ; 21         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L2       ; 23         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 252        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 244        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 180        ; 5B       ; stored[1]                       ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L18      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 182        ; 5B       ; stored[3]                       ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 177        ; 5B       ; zk                              ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 48         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 88         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 172        ; 5B       ; clk                             ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 176        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 179        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 181        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 175        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 24         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N2       ; 26         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 80         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N9       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 170        ; 5B       ; rst                             ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 174        ; 5B       ; look_now                        ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N20      ; 171        ; 5B       ; stored[7]                       ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 173        ; 5B       ; empty                           ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 50         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 78         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 167        ; 5A       ; stored[10]                      ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P17      ; 169        ; 5A       ; stored[5]                       ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P18      ; 168        ; 5A       ; stored[0]                       ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P19      ; 166        ; 5A       ; stored[2]                       ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 164        ; 5A       ; stored[11]                      ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 49         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 161        ; 5A       ; xk                              ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R16      ; 163        ; 5A       ; stored[8]                       ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 165        ; 5A       ; write_trl_1                     ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 162        ; 5A       ; xk_enc                          ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 160        ; 5A       ; zkp_trl                         ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 51         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 83         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 112        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 159        ; 5A       ; read_trl_1                      ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 157        ; 5A       ; length                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T18      ; 155        ; 5A       ; stored[12]                      ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 154        ; 5A       ; current_state[1]                ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 156        ; 5A       ; read_enc_0                      ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 158        ; 5A       ; zk_trl                          ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ; 25         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U2       ; 27         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 56         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 75         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 77         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 107        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 118        ; 4A       ; current_state[2]                ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V15      ; 120        ; 4A       ; read_enc_1                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V16      ; 134        ; 4A       ; xk_trl                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 131        ; 4A       ; ck                              ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V21      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 54         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 145        ; 4A       ; stored[4]                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W22      ; 140        ; 4A       ; write_enc_0                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y14      ; 115        ; 4A       ; current_state[0]                ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y15      ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 123        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 141        ; 4A       ; stored[6]                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y20      ; 139        ; 4A       ; write_trl_0                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y21      ; 143        ; 4A       ; zkp                             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y22      ; 138        ; 4A       ; stored[9]                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+------------------+-------------------------------+
; Pin Name         ; Reason                        ;
+------------------+-------------------------------+
; xk               ; Incomplete set of assignments ;
; zk               ; Incomplete set of assignments ;
; zkp              ; Incomplete set of assignments ;
; look_now         ; Incomplete set of assignments ;
; length_out       ; Incomplete set of assignments ;
; current_state[0] ; Incomplete set of assignments ;
; current_state[1] ; Incomplete set of assignments ;
; current_state[2] ; Incomplete set of assignments ;
; xk_enc           ; Incomplete set of assignments ;
; zk_enc           ; Incomplete set of assignments ;
; zkp_enc          ; Incomplete set of assignments ;
; xk_trl           ; Incomplete set of assignments ;
; zk_trl           ; Incomplete set of assignments ;
; zkp_trl          ; Incomplete set of assignments ;
; write_enc_0      ; Incomplete set of assignments ;
; write_enc_1      ; Incomplete set of assignments ;
; write_trl_0      ; Incomplete set of assignments ;
; write_trl_1      ; Incomplete set of assignments ;
; length_delay     ; Incomplete set of assignments ;
; read_enc_0       ; Incomplete set of assignments ;
; read_enc_1       ; Incomplete set of assignments ;
; read_trl_0       ; Incomplete set of assignments ;
; read_trl_1       ; Incomplete set of assignments ;
; empty            ; Incomplete set of assignments ;
; stored[0]        ; Incomplete set of assignments ;
; stored[1]        ; Incomplete set of assignments ;
; stored[2]        ; Incomplete set of assignments ;
; stored[3]        ; Incomplete set of assignments ;
; stored[4]        ; Incomplete set of assignments ;
; stored[5]        ; Incomplete set of assignments ;
; stored[6]        ; Incomplete set of assignments ;
; stored[7]        ; Incomplete set of assignments ;
; stored[8]        ; Incomplete set of assignments ;
; stored[9]        ; Incomplete set of assignments ;
; stored[10]       ; Incomplete set of assignments ;
; stored[11]       ; Incomplete set of assignments ;
; stored[12]       ; Incomplete set of assignments ;
; ck               ; Incomplete set of assignments ;
; ckp              ; Incomplete set of assignments ;
; clk              ; Incomplete set of assignments ;
; rst              ; Incomplete set of assignments ;
; length           ; Incomplete set of assignments ;
; data_valid       ; Incomplete set of assignments ;
; xk               ; Missing location assignment   ;
; zk               ; Missing location assignment   ;
; zkp              ; Missing location assignment   ;
; look_now         ; Missing location assignment   ;
; length_out       ; Missing location assignment   ;
; current_state[0] ; Missing location assignment   ;
; current_state[1] ; Missing location assignment   ;
; current_state[2] ; Missing location assignment   ;
; xk_enc           ; Missing location assignment   ;
; zk_enc           ; Missing location assignment   ;
; zkp_enc          ; Missing location assignment   ;
; xk_trl           ; Missing location assignment   ;
; zk_trl           ; Missing location assignment   ;
; zkp_trl          ; Missing location assignment   ;
; write_enc_0      ; Missing location assignment   ;
; write_enc_1      ; Missing location assignment   ;
; write_trl_0      ; Missing location assignment   ;
; write_trl_1      ; Missing location assignment   ;
; length_delay     ; Missing location assignment   ;
; read_enc_0       ; Missing location assignment   ;
; read_enc_1       ; Missing location assignment   ;
; read_trl_0       ; Missing location assignment   ;
; read_trl_1       ; Missing location assignment   ;
; empty            ; Missing location assignment   ;
; stored[0]        ; Missing location assignment   ;
; stored[1]        ; Missing location assignment   ;
; stored[2]        ; Missing location assignment   ;
; stored[3]        ; Missing location assignment   ;
; stored[4]        ; Missing location assignment   ;
; stored[5]        ; Missing location assignment   ;
; stored[6]        ; Missing location assignment   ;
; stored[7]        ; Missing location assignment   ;
; stored[8]        ; Missing location assignment   ;
; stored[9]        ; Missing location assignment   ;
; stored[10]       ; Missing location assignment   ;
; stored[11]       ; Missing location assignment   ;
; stored[12]       ; Missing location assignment   ;
; ck               ; Missing location assignment   ;
; ckp              ; Missing location assignment   ;
; clk              ; Missing location assignment   ;
; rst              ; Missing location assignment   ;
; length           ; Missing location assignment   ;
; data_valid       ; Missing location assignment   ;
+------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                     ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Entity Name     ; Library Name ;
+------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |turbo_encoder                                 ; 599.5 (42.0)         ; 605.5 (42.0)                     ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1049 (61)           ; 963 (24)                  ; 0 (0)         ; 106496            ; 13    ; 0          ; 43   ; 0            ; |turbo_encoder                                                                                                                          ; turbo_encoder   ; work         ;
;    |encoder:encoder1|                          ; 2.5 (1.8)            ; 3.0 (2.2)                        ; 0.5 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|encoder:encoder1                                                                                                         ; encoder         ; work         ;
;       |dffe_ref:D0|                            ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|encoder:encoder1|dffe_ref:D0                                                                                             ; dffe_ref        ; work         ;
;       |dffe_ref:D1|                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|encoder:encoder1|dffe_ref:D1                                                                                             ; dffe_ref        ; work         ;
;       |dffe_ref:D2|                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|encoder:encoder1|dffe_ref:D2                                                                                             ; dffe_ref        ; work         ;
;    |encoder:encoder2|                          ; 2.2 (1.4)            ; 2.9 (1.9)                        ; 0.8 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|encoder:encoder2                                                                                                         ; encoder         ; work         ;
;       |dffe_ref:D0|                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|encoder:encoder2|dffe_ref:D0                                                                                             ; dffe_ref        ; work         ;
;       |dffe_ref:D1|                            ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|encoder:encoder2|dffe_ref:D1                                                                                             ; dffe_ref        ; work         ;
;       |dffe_ref:D2|                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|encoder:encoder2|dffe_ref:D2                                                                                             ; dffe_ref        ; work         ;
;    |fsm:control|                               ; 39.5 (39.5)          ; 39.5 (39.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|fsm:control                                                                                                              ; fsm             ; work         ;
;    |trellisterm:termination|                   ; 5.3 (1.0)            ; 5.5 (1.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (4)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|trellisterm:termination                                                                                                  ; trellisterm     ; work         ;
;       |trellshift:shiftd0|                     ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|trellisterm:termination|trellshift:shiftd0                                                                               ; trellshift      ; work         ;
;          |lpm_shiftreg:LPM_SHIFTREG_component| ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|trellisterm:termination|trellshift:shiftd0|lpm_shiftreg:LPM_SHIFTREG_component                                           ; lpm_shiftreg    ; work         ;
;       |trellshift:shiftd1|                     ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|trellisterm:termination|trellshift:shiftd1                                                                               ; trellshift      ; work         ;
;          |lpm_shiftreg:LPM_SHIFTREG_component| ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|trellisterm:termination|trellshift:shiftd1|lpm_shiftreg:LPM_SHIFTREG_component                                           ; lpm_shiftreg    ; work         ;
;       |trellshift:shiftd2|                     ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|trellisterm:termination|trellshift:shiftd2                                                                               ; trellshift      ; work         ;
;          |lpm_shiftreg:LPM_SHIFTREG_component| ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|trellisterm:termination|trellshift:shiftd2|lpm_shiftreg:LPM_SHIFTREG_component                                           ; lpm_shiftreg    ; work         ;
;    |turbo_fifo:fifo1_enc|                      ; 39.0 (0.0)           ; 39.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 70 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_enc                                                                                                     ; turbo_fifo      ; work         ;
;       |scfifo:scfifo_component|                ; 39.0 (0.0)           ; 39.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 70 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_enc|scfifo:scfifo_component                                                                             ; scfifo          ; work         ;
;          |scfifo_f3a1:auto_generated|          ; 39.0 (0.0)           ; 39.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 70 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated                                                  ; scfifo_f3a1     ; work         ;
;             |a_dpfifo_m9a1:dpfifo|             ; 39.0 (20.0)          ; 39.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (32)             ; 70 (21)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo                             ; a_dpfifo_m9a1   ; work         ;
;                |altsyncram_r6i1:FIFOram|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram     ; altsyncram_r6i1 ; work         ;
;                |cntr_0ib:rd_ptr_msb|           ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb         ; cntr_0ib        ; work         ;
;                |cntr_1ib:wr_ptr|               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr             ; cntr_1ib        ; work         ;
;                |cntr_di7:usedw_counter|        ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter      ; cntr_di7        ; work         ;
;    |turbo_fifo:fifo1_enc_alt|                  ; 39.0 (0.0)           ; 39.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 65 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_enc_alt                                                                                                 ; turbo_fifo      ; work         ;
;       |scfifo:scfifo_component|                ; 39.0 (0.0)           ; 39.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 65 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component                                                                         ; scfifo          ; work         ;
;          |scfifo_f3a1:auto_generated|          ; 39.0 (0.0)           ; 39.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 65 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated                                              ; scfifo_f3a1     ; work         ;
;             |a_dpfifo_m9a1:dpfifo|             ; 39.0 (20.0)          ; 39.5 (20.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (32)             ; 65 (21)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo                         ; a_dpfifo_m9a1   ; work         ;
;                |altsyncram_r6i1:FIFOram|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram ; altsyncram_r6i1 ; work         ;
;                |cntr_0ib:rd_ptr_msb|           ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb     ; cntr_0ib        ; work         ;
;                |cntr_1ib:wr_ptr|               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr         ; cntr_1ib        ; work         ;
;                |cntr_di7:usedw_counter|        ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter  ; cntr_di7        ; work         ;
;    |turbo_fifo:fifo1_trl|                      ; 39.0 (0.0)           ; 39.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 65 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_trl                                                                                                     ; turbo_fifo      ; work         ;
;       |scfifo:scfifo_component|                ; 39.0 (0.0)           ; 39.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 65 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_trl|scfifo:scfifo_component                                                                             ; scfifo          ; work         ;
;          |scfifo_f3a1:auto_generated|          ; 39.0 (0.0)           ; 39.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 65 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated                                                  ; scfifo_f3a1     ; work         ;
;             |a_dpfifo_m9a1:dpfifo|             ; 39.0 (20.0)          ; 39.5 (20.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (32)             ; 65 (20)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo                             ; a_dpfifo_m9a1   ; work         ;
;                |altsyncram_r6i1:FIFOram|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram     ; altsyncram_r6i1 ; work         ;
;                |cntr_0ib:rd_ptr_msb|           ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb         ; cntr_0ib        ; work         ;
;                |cntr_1ib:wr_ptr|               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr             ; cntr_1ib        ; work         ;
;                |cntr_di7:usedw_counter|        ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter      ; cntr_di7        ; work         ;
;    |turbo_fifo:fifo1_trl_alt|                  ; 39.0 (0.0)           ; 39.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 73 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_trl_alt                                                                                                 ; turbo_fifo      ; work         ;
;       |scfifo:scfifo_component|                ; 39.0 (0.0)           ; 39.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 73 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component                                                                         ; scfifo          ; work         ;
;          |scfifo_f3a1:auto_generated|          ; 39.0 (0.0)           ; 39.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 73 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated                                              ; scfifo_f3a1     ; work         ;
;             |a_dpfifo_m9a1:dpfifo|             ; 39.0 (20.0)          ; 39.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (32)             ; 73 (19)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo                         ; a_dpfifo_m9a1   ; work         ;
;                |altsyncram_r6i1:FIFOram|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram ; altsyncram_r6i1 ; work         ;
;                |cntr_0ib:rd_ptr_msb|           ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb     ; cntr_0ib        ; work         ;
;                |cntr_1ib:wr_ptr|               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr         ; cntr_1ib        ; work         ;
;                |cntr_di7:usedw_counter|        ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter  ; cntr_di7        ; work         ;
;    |turbo_fifo:fifo2_enc|                      ; 39.0 (0.0)           ; 39.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 68 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_enc                                                                                                     ; turbo_fifo      ; work         ;
;       |scfifo:scfifo_component|                ; 39.0 (0.0)           ; 39.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 68 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_enc|scfifo:scfifo_component                                                                             ; scfifo          ; work         ;
;          |scfifo_f3a1:auto_generated|          ; 39.0 (0.0)           ; 39.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 68 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated                                                  ; scfifo_f3a1     ; work         ;
;             |a_dpfifo_m9a1:dpfifo|             ; 39.0 (20.0)          ; 39.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (32)             ; 68 (22)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo                             ; a_dpfifo_m9a1   ; work         ;
;                |altsyncram_r6i1:FIFOram|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram     ; altsyncram_r6i1 ; work         ;
;                |cntr_0ib:rd_ptr_msb|           ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb         ; cntr_0ib        ; work         ;
;                |cntr_1ib:wr_ptr|               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr             ; cntr_1ib        ; work         ;
;                |cntr_di7:usedw_counter|        ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter      ; cntr_di7        ; work         ;
;    |turbo_fifo:fifo2_enc_alt|                  ; 39.0 (0.0)           ; 39.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 71 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_enc_alt                                                                                                 ; turbo_fifo      ; work         ;
;       |scfifo:scfifo_component|                ; 39.0 (0.0)           ; 39.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 71 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component                                                                         ; scfifo          ; work         ;
;          |scfifo_f3a1:auto_generated|          ; 39.0 (0.0)           ; 39.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 71 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated                                              ; scfifo_f3a1     ; work         ;
;             |a_dpfifo_m9a1:dpfifo|             ; 39.0 (20.0)          ; 39.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (32)             ; 71 (21)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo                         ; a_dpfifo_m9a1   ; work         ;
;                |altsyncram_r6i1:FIFOram|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram ; altsyncram_r6i1 ; work         ;
;                |cntr_0ib:rd_ptr_msb|           ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb     ; cntr_0ib        ; work         ;
;                |cntr_1ib:wr_ptr|               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr         ; cntr_1ib        ; work         ;
;                |cntr_di7:usedw_counter|        ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter  ; cntr_di7        ; work         ;
;    |turbo_fifo:fifo2_trl|                      ; 39.0 (0.0)           ; 40.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 64 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_trl                                                                                                     ; turbo_fifo      ; work         ;
;       |scfifo:scfifo_component|                ; 39.0 (0.0)           ; 40.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 64 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_trl|scfifo:scfifo_component                                                                             ; scfifo          ; work         ;
;          |scfifo_f3a1:auto_generated|          ; 39.0 (0.0)           ; 40.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 64 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated                                                  ; scfifo_f3a1     ; work         ;
;             |a_dpfifo_m9a1:dpfifo|             ; 39.0 (20.0)          ; 40.0 (21.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (32)             ; 64 (19)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo                             ; a_dpfifo_m9a1   ; work         ;
;                |altsyncram_r6i1:FIFOram|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram     ; altsyncram_r6i1 ; work         ;
;                |cntr_0ib:rd_ptr_msb|           ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb         ; cntr_0ib        ; work         ;
;                |cntr_1ib:wr_ptr|               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr             ; cntr_1ib        ; work         ;
;                |cntr_di7:usedw_counter|        ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter      ; cntr_di7        ; work         ;
;    |turbo_fifo:fifo2_trl_alt|                  ; 38.8 (0.0)           ; 40.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 69 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_trl_alt                                                                                                 ; turbo_fifo      ; work         ;
;       |scfifo:scfifo_component|                ; 38.8 (0.0)           ; 40.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 69 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component                                                                         ; scfifo          ; work         ;
;          |scfifo_f3a1:auto_generated|          ; 38.8 (0.0)           ; 40.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 69 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated                                              ; scfifo_f3a1     ; work         ;
;             |a_dpfifo_m9a1:dpfifo|             ; 38.8 (19.8)          ; 40.0 (21.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (32)             ; 69 (20)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo                         ; a_dpfifo_m9a1   ; work         ;
;                |altsyncram_r6i1:FIFOram|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram ; altsyncram_r6i1 ; work         ;
;                |cntr_0ib:rd_ptr_msb|           ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb     ; cntr_0ib        ; work         ;
;                |cntr_1ib:wr_ptr|               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr         ; cntr_1ib        ; work         ;
;                |cntr_di7:usedw_counter|        ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter  ; cntr_di7        ; work         ;
;    |turbo_fifo:fifo3_enc|                      ; 39.3 (0.0)           ; 41.0 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 73 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_enc                                                                                                     ; turbo_fifo      ; work         ;
;       |scfifo:scfifo_component|                ; 39.3 (0.0)           ; 41.0 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 73 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_enc|scfifo:scfifo_component                                                                             ; scfifo          ; work         ;
;          |scfifo_f3a1:auto_generated|          ; 39.3 (0.0)           ; 41.0 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 73 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated                                                  ; scfifo_f3a1     ; work         ;
;             |a_dpfifo_m9a1:dpfifo|             ; 39.3 (20.3)          ; 41.0 (22.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (32)             ; 73 (20)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo                             ; a_dpfifo_m9a1   ; work         ;
;                |altsyncram_r6i1:FIFOram|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram     ; altsyncram_r6i1 ; work         ;
;                |cntr_0ib:rd_ptr_msb|           ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb         ; cntr_0ib        ; work         ;
;                |cntr_1ib:wr_ptr|               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr             ; cntr_1ib        ; work         ;
;                |cntr_di7:usedw_counter|        ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter      ; cntr_di7        ; work         ;
;    |turbo_fifo:fifo3_enc_alt|                  ; 39.0 (0.0)           ; 39.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 74 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_enc_alt                                                                                                 ; turbo_fifo      ; work         ;
;       |scfifo:scfifo_component|                ; 39.0 (0.0)           ; 39.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 74 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component                                                                         ; scfifo          ; work         ;
;          |scfifo_f3a1:auto_generated|          ; 39.0 (0.0)           ; 39.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 74 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated                                              ; scfifo_f3a1     ; work         ;
;             |a_dpfifo_m9a1:dpfifo|             ; 39.0 (20.0)          ; 39.5 (20.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (32)             ; 74 (22)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo                         ; a_dpfifo_m9a1   ; work         ;
;                |altsyncram_r6i1:FIFOram|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram ; altsyncram_r6i1 ; work         ;
;                |cntr_0ib:rd_ptr_msb|           ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb     ; cntr_0ib        ; work         ;
;                |cntr_1ib:wr_ptr|               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr         ; cntr_1ib        ; work         ;
;                |cntr_di7:usedw_counter|        ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter  ; cntr_di7        ; work         ;
;    |turbo_fifo:fifo3_trl|                      ; 39.0 (0.0)           ; 39.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 65 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_trl                                                                                                     ; turbo_fifo      ; work         ;
;       |scfifo:scfifo_component|                ; 39.0 (0.0)           ; 39.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 65 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_trl|scfifo:scfifo_component                                                                             ; scfifo          ; work         ;
;          |scfifo_f3a1:auto_generated|          ; 39.0 (0.0)           ; 39.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 65 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated                                                  ; scfifo_f3a1     ; work         ;
;             |a_dpfifo_m9a1:dpfifo|             ; 39.0 (20.0)          ; 39.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (32)             ; 65 (21)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo                             ; a_dpfifo_m9a1   ; work         ;
;                |altsyncram_r6i1:FIFOram|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram     ; altsyncram_r6i1 ; work         ;
;                |cntr_0ib:rd_ptr_msb|           ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb         ; cntr_0ib        ; work         ;
;                |cntr_1ib:wr_ptr|               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr             ; cntr_1ib        ; work         ;
;                |cntr_di7:usedw_counter|        ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter      ; cntr_di7        ; work         ;
;    |turbo_fifo:fifo3_trl_alt|                  ; 39.0 (0.0)           ; 40.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 72 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_trl_alt                                                                                                 ; turbo_fifo      ; work         ;
;       |scfifo:scfifo_component|                ; 39.0 (0.0)           ; 40.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 72 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component                                                                         ; scfifo          ; work         ;
;          |scfifo_f3a1:auto_generated|          ; 39.0 (0.0)           ; 40.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 72 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated                                              ; scfifo_f3a1     ; work         ;
;             |a_dpfifo_m9a1:dpfifo|             ; 39.0 (20.0)          ; 40.0 (21.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (32)             ; 72 (21)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo                         ; a_dpfifo_m9a1   ; work         ;
;                |altsyncram_r6i1:FIFOram|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram ; altsyncram_r6i1 ; work         ;
;                |cntr_0ib:rd_ptr_msb|           ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb     ; cntr_0ib        ; work         ;
;                |cntr_1ib:wr_ptr|               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr         ; cntr_1ib        ; work         ;
;                |cntr_di7:usedw_counter|        ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter  ; cntr_di7        ; work         ;
;    |turbo_fifo:lengthfifo|                     ; 37.5 (0.0)           ; 38.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 69 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:lengthfifo                                                                                                    ; turbo_fifo      ; work         ;
;       |scfifo:scfifo_component|                ; 37.5 (0.0)           ; 38.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 69 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:lengthfifo|scfifo:scfifo_component                                                                            ; scfifo          ; work         ;
;          |scfifo_f3a1:auto_generated|          ; 37.5 (0.0)           ; 38.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 69 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated                                                 ; scfifo_f3a1     ; work         ;
;             |a_dpfifo_m9a1:dpfifo|             ; 37.5 (18.5)          ; 38.0 (19.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (30)             ; 69 (19)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo                            ; a_dpfifo_m9a1   ; work         ;
;                |altsyncram_r6i1:FIFOram|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram    ; altsyncram_r6i1 ; work         ;
;                |cntr_0ib:rd_ptr_msb|           ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_0ib:rd_ptr_msb        ; cntr_0ib        ; work         ;
;                |cntr_1ib:wr_ptr|               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr            ; cntr_1ib        ; work         ;
;                |cntr_di7:usedw_counter|        ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |turbo_encoder|turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter     ; cntr_di7        ; work         ;
+------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                             ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name             ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; xk               ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; zk               ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; zkp              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; look_now         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; length_out       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; current_state[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; current_state[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; current_state[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; xk_enc           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; zk_enc           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; zkp_enc          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; xk_trl           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; zk_trl           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; zkp_trl          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; write_enc_0      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; write_enc_1      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; write_trl_0      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; write_trl_1      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; length_delay     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; read_enc_0       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; read_enc_1       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; read_trl_0       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; read_trl_1       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; empty            ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; stored[0]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; stored[1]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; stored[2]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; stored[3]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; stored[4]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; stored[5]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; stored[6]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; stored[7]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; stored[8]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; stored[9]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; stored[10]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; stored[11]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; stored[12]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ck               ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ckp              ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; clk              ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rst              ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; length           ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_valid       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                       ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ck                                                                                                                                        ;                   ;         ;
;      - encoder:encoder1|top~0                                                                                                             ; 1                 ; 0       ;
;      - encoder:encoder1|xorGate0~0                                                                                                        ; 1                 ; 0       ;
;      - encoder:encoder1|xorGate2                                                                                                          ; 1                 ; 0       ;
; ckp                                                                                                                                       ;                   ;         ;
;      - encoder:encoder2|xorGate0~0                                                                                                        ; 0                 ; 0       ;
;      - encoder:encoder2|xorGate2                                                                                                          ; 0                 ; 0       ;
; clk                                                                                                                                       ;                   ;         ;
; rst                                                                                                                                       ;                   ;         ;
;      - current_state[0]~reg0                                                                                                              ; 1                 ; 0       ;
;      - current_state[1]~reg0                                                                                                              ; 1                 ; 0       ;
;      - fsm:control|enable                                                                                                                 ; 1                 ; 0       ;
;      - write_alt_enc                                                                                                                      ; 1                 ; 0       ;
;      - write_alt_trl                                                                                                                      ; 1                 ; 0       ;
;      - fsm:control|switch                                                                                                                 ; 1                 ; 0       ;
;      - fsm:control|clr                                                                                                                    ; 1                 ; 0       ;
;      - fsm:control|current_state[2]                                                                                                       ; 1                 ; 0       ;
;      - fsm:control|trellis_enable                                                                                                         ; 1                 ; 0       ;
;      - read_enc_1~5                                                                                                                       ; 1                 ; 0       ;
;      - read_trl_1~0                                                                                                                       ; 1                 ; 0       ;
;      - read_trl_0~0                                                                                                                       ; 1                 ; 0       ;
;      - read_length                                                                                                                        ; 1                 ; 0       ;
;      - Mux0~2                                                                                                                             ; 1                 ; 0       ;
;      - length_counter[4]~1                                                                                                                ; 1                 ; 0       ;
;      - fsm:control|length_counter[3]~2                                                                                                    ; 1                 ; 0       ;
;      - fsm:control|current_state[1]~1                                                                                                     ; 1                 ; 0       ;
;      - fsm:control|current_state[1]~3                                                                                                     ; 1                 ; 0       ;
;      - fsm:control|current_state[1]~5                                                                                                     ; 1                 ; 0       ;
;      - fsm:control|current_state[1]~6                                                                                                     ; 1                 ; 0       ;
;      - fsm:control|current_state[1]~8                                                                                                     ; 1                 ; 0       ;
;      - fsm:control|current_state[0]~9                                                                                                     ; 1                 ; 0       ;
;      - fsm:control|mod_clr~0                                                                                                              ; 1                 ; 0       ;
;      - fsm:control|mod_clr~1                                                                                                              ; 1                 ; 0       ;
;      - fsm:control|trl_clr~0                                                                                                              ; 1                 ; 0       ;
;      - fsm:control|trl_clr~1                                                                                                              ; 1                 ; 0       ;
;      - fsm:control|length_counter[3]~4                                                                                                    ; 1                 ; 0       ;
;      - read_enc_0~1                                                                                                                       ; 1                 ; 0       ;
;      - read_enc_0~2                                                                                                                       ; 1                 ; 0       ;
;      - length_counter[4]~2                                                                                                                ; 1                 ; 0       ;
;      - length_counter[4]~3                                                                                                                ; 1                 ; 0       ;
;      - read_enc_0~5                                                                                                                       ; 1                 ; 0       ;
;      - read_enc_0~6                                                                                                                       ; 1                 ; 0       ;
; length                                                                                                                                    ;                   ;         ;
;      - turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
;      - fsm:control|LessThan0~0                                                                                                            ; 0                 ; 0       ;
;      - fsm:control|LessThan1~2                                                                                                            ; 0                 ; 0       ;
;      - fsm:control|length_counter[3]~0                                                                                                    ; 0                 ; 0       ;
;      - fsm:control|LessThan0~1                                                                                                            ; 0                 ; 0       ;
;      - fsm:control|LessThan1~3                                                                                                            ; 0                 ; 0       ;
;      - fsm:control|Mux21~1                                                                                                                ; 0                 ; 0       ;
;      - fsm:control|Mux15~2                                                                                                                ; 0                 ; 0       ;
;      - fsm:control|Mux15~5                                                                                                                ; 0                 ; 0       ;
;      - turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
;      - turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
;      - turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
;      - turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
;      - turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
;      - turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
;      - turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
;      - turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
;      - turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
;      - turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
;      - turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
;      - turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
;      - turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
;      - turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
;      - turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
; data_valid                                                                                                                                ;                   ;         ;
;      - fsm:control|Mux17~0                                                                                                                ; 1                 ; 0       ;
;      - fsm:control|Mux17~1                                                                                                                ; 1                 ; 0       ;
;      - write_alt_enc~0                                                                                                                    ; 1                 ; 0       ;
;      - fsm:control|current_state[1]~2                                                                                                     ; 1                 ; 0       ;
;      - fsm:control|current_state[1]~6                                                                                                     ; 1                 ; 0       ;
;      - fsm:control|current_state[0]~9                                                                                                     ; 1                 ; 0       ;
;      - fsm:control|mod_clr~1                                                                                                              ; 1                 ; 0       ;
;      - fsm:control|Mux16~0                                                                                                                ; 1                 ; 0       ;
;      - fsm:control|trl_clr~0                                                                                                              ; 1                 ; 0       ;
;      - fsm:control|length_counter[3]~4                                                                                                    ; 1                 ; 0       ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                        ; Location             ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------+----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                         ; PIN_M16              ; 976     ; Clock                                 ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; fsm:control|clr                                                                                             ; FF_X44_Y8_N8         ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; fsm:control|enable                                                                                          ; FF_X43_Y9_N26        ; 73      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fsm:control|length_counter[3]~2                                                                             ; LABCELL_X43_Y9_N48   ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fsm:control|length_counter[3]~3                                                                             ; LABCELL_X43_Y8_N42   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fsm:control|trellis_enable                                                                                  ; FF_X43_Y9_N38        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fsm:control|trl_clr                                                                                         ; FF_X45_Y11_N44       ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; length_counter[4]~0                                                                                         ; MLABCELL_X37_Y13_N42 ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; length_counter[4]~1                                                                                         ; MLABCELL_X42_Y13_N42 ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rst                                                                                                         ; PIN_N16              ; 898     ; Async. clear                          ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; rst                                                                                                         ; PIN_N16              ; 34      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~1        ; MLABCELL_X49_Y13_N0  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~7        ; LABCELL_X52_Y13_N30  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_rreq ; MLABCELL_X49_Y13_N21 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq ; LABCELL_X48_Y13_N48  ; 29      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6            ; LABCELL_X47_Y14_N54  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~7            ; LABCELL_X44_Y13_N12  ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_rreq     ; LABCELL_X44_Y13_N15  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq     ; LABCELL_X43_Y13_N48  ; 32      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6        ; LABCELL_X47_Y12_N36  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~7        ; LABCELL_X41_Y10_N57  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_rreq ; MLABCELL_X42_Y10_N15 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq ; LABCELL_X41_Y10_N51  ; 34      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6            ; LABCELL_X47_Y7_N54   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~7            ; MLABCELL_X42_Y9_N21  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_rreq     ; LABCELL_X43_Y7_N48   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq     ; LABCELL_X41_Y9_N54   ; 29      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6        ; LABCELL_X47_Y8_N45   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~7        ; LABCELL_X44_Y11_N54  ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_rreq ; LABCELL_X44_Y11_N57  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq ; LABCELL_X43_Y11_N42  ; 31      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6            ; LABCELL_X40_Y11_N6   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~7            ; LABCELL_X40_Y11_N33  ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_rreq     ; LABCELL_X40_Y11_N30  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq     ; MLABCELL_X42_Y11_N54 ; 31      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6        ; MLABCELL_X45_Y15_N3  ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~7        ; LABCELL_X44_Y14_N6   ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_rreq ; LABCELL_X44_Y14_N15  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq ; LABCELL_X43_Y14_N51  ; 33      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6            ; LABCELL_X40_Y12_N57  ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~7            ; LABCELL_X43_Y12_N6   ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_rreq     ; LABCELL_X43_Y12_N9   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq     ; MLABCELL_X42_Y12_N45 ; 29      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6        ; MLABCELL_X42_Y5_N33  ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~7        ; MLABCELL_X42_Y5_N39  ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_rreq ; MLABCELL_X42_Y5_N36  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq ; LABCELL_X43_Y5_N48   ; 33      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6            ; LABCELL_X44_Y9_N24   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~7            ; MLABCELL_X42_Y9_N9   ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_rreq     ; LABCELL_X44_Y9_N45   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq     ; LABCELL_X43_Y10_N48  ; 33      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6        ; LABCELL_X43_Y15_N36  ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~7        ; LABCELL_X43_Y15_N39  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_rreq ; LABCELL_X43_Y15_N48  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq ; MLABCELL_X42_Y15_N48 ; 32      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6            ; LABCELL_X39_Y14_N57  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~7            ; LABCELL_X41_Y13_N54  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_rreq     ; LABCELL_X40_Y13_N15  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq     ; LABCELL_X41_Y13_N48  ; 29      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~5           ; MLABCELL_X37_Y11_N3  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6           ; MLABCELL_X37_Y11_N42 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_rreq    ; MLABCELL_X37_Y11_N21 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq    ; MLABCELL_X37_Y9_N48  ; 28      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------+----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                     ;
+------+----------+---------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+----------------------+------------------+---------------------------+
; clk  ; PIN_M16  ; 976     ; Global Clock         ; GCLK10           ; --                        ;
; rst  ; PIN_N16  ; 898     ; Global Clock         ; GCLK8            ; --                        ;
+------+----------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 1            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 8192                        ; 1                           ; 8192                        ; 1                           ; 8192                ; 1           ; 0     ; None ; M10K_X51_Y13_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 1            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 8192                        ; 1                           ; 8192                        ; 1                           ; 8192                ; 1           ; 0     ; None ; M10K_X46_Y14_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 1            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 8192                        ; 1                           ; 8192                        ; 1                           ; 8192                ; 1           ; 0     ; None ; M10K_X46_Y12_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; turbo_fifo:fifo1_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 1            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 8192                        ; 1                           ; 8192                        ; 1                           ; 8192                ; 1           ; 0     ; None ; M10K_X46_Y7_N0  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 1            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 8192                        ; 1                           ; 8192                        ; 1                           ; 8192                ; 1           ; 0     ; None ; M10K_X46_Y8_N0  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; turbo_fifo:fifo2_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 1            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 8192                        ; 1                           ; 8192                        ; 1                           ; 8192                ; 1           ; 0     ; None ; M10K_X38_Y11_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 1            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 8192                        ; 1                           ; 8192                        ; 1                           ; 8192                ; 1           ; 0     ; None ; M10K_X46_Y13_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 1            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 8192                        ; 1                           ; 8192                        ; 1                           ; 8192                ; 1           ; 0     ; None ; M10K_X38_Y12_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 1            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 8192                        ; 1                           ; 8192                        ; 1                           ; 8192                ; 1           ; 0     ; None ; M10K_X46_Y5_N0  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 1            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 8192                        ; 1                           ; 8192                        ; 1                           ; 8192                ; 1           ; 0     ; None ; M10K_X46_Y9_N0  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 1            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 8192                        ; 1                           ; 8192                        ; 1                           ; 8192                ; 1           ; 0     ; None ; M10K_X46_Y15_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 1            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 8192                        ; 1                           ; 8192                        ; 1                           ; 8192                ; 1           ; 0     ; None ; M10K_X38_Y14_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 8192         ; 1            ; 8192         ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 8192                        ; 1                           ; 8192                        ; 1                           ; 8192                ; 1           ; 0     ; None ; M10K_X38_Y13_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 1,353 / 140,056 ( < 1 % ) ;
; C12 interconnects            ; 11 / 6,048 ( < 1 % )      ;
; C2 interconnects             ; 178 / 54,648 ( < 1 % )    ;
; C4 interconnects             ; 108 / 25,920 ( < 1 % )    ;
; DQS bus muxes                ; 0 / 17 ( 0 % )            ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )            ;
; DQS-9 I/O buses              ; 0 / 17 ( 0 % )            ;
; Direct links                 ; 429 / 140,056 ( < 1 % )   ;
; Global clocks                ; 2 / 16 ( 13 % )           ;
; Local interconnects          ; 580 / 36,960 ( 2 % )      ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 11 / 5,984 ( < 1 % )      ;
; R14/C12 interconnect drivers ; 17 / 9,504 ( < 1 % )      ;
; R3 interconnects             ; 551 / 60,192 ( < 1 % )    ;
; R6 interconnects             ; 456 / 127,072 ( < 1 % )   ;
; Spine clocks                 ; 2 / 120 ( 2 % )           ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )         ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 43        ; 0            ; 0            ; 43        ; 43        ; 0            ; 37           ; 0            ; 0            ; 0            ; 0            ; 37           ; 0            ; 0            ; 0            ; 0            ; 37           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 43           ; 43           ; 43           ; 43           ; 43           ; 0         ; 43           ; 43           ; 0         ; 0         ; 43           ; 6            ; 43           ; 43           ; 43           ; 43           ; 6            ; 43           ; 43           ; 43           ; 43           ; 6            ; 43           ; 43           ; 43           ; 43           ; 43           ; 43           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; xk                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zk                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zkp                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; look_now           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; length_out         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; current_state[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; current_state[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; current_state[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; xk_enc             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zk_enc             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zkp_enc            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; xk_trl             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zk_trl             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zkp_trl            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; write_enc_0        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; write_enc_1        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; write_trl_0        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; write_trl_1        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; length_delay       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read_enc_0         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read_enc_1         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read_trl_0         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read_trl_1         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; empty              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; stored[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; stored[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; stored[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; stored[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; stored[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; stored[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; stored[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; stored[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; stored[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; stored[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; stored[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; stored[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; stored[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ck                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ckp                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rst                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; length             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_valid         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 145.9             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                         ; Destination Register                                                                                                                                     ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[1]     ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.462             ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[1]     ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.462             ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[1]     ; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.462             ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]     ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.459             ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]     ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.459             ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[5]     ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.459             ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[2]     ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.459             ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[12]    ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.459             ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]         ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.456             ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]         ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.456             ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[5]         ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.456             ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[2]         ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.456             ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[12]        ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.456             ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]     ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.456             ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]     ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.456             ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[5]     ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.456             ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[2]     ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.456             ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[12]    ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.456             ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]     ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.456             ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]     ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.456             ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[5]     ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.456             ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[2]     ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.456             ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[12]    ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.456             ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]         ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.456             ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]         ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.456             ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[5]         ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.456             ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[2]         ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.456             ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[12]        ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.456             ;
; fsm:control|length_counter[3]                                                                                                           ; fsm:control|current_state[1]                                                                                                                             ; 0.456             ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[11]        ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.455             ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[10]        ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.455             ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[9]         ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.455             ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[7]         ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.455             ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[4]         ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.455             ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[3]         ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.455             ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[11]    ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.455             ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[10]    ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.455             ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[9]     ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.455             ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[7]     ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.455             ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[4]     ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.455             ;
; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[3]     ; turbo_fifo:fifo2_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.455             ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[11]    ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.455             ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[10]    ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.455             ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[9]     ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.455             ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[7]     ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.455             ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[4]     ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.455             ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[3]     ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.455             ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[11]        ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.455             ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[10]        ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.455             ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[9]         ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.455             ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[7]         ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.455             ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[4]         ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.455             ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[3]         ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.455             ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[9]     ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.454             ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[3]     ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.454             ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[0]     ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.454             ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]         ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.454             ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]         ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.454             ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[5]         ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.454             ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[2]         ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.454             ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[12]        ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.454             ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[0]     ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.454             ;
; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[0]     ; turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.454             ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8]         ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.454             ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6]         ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.454             ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[5]         ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.454             ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[2]         ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.454             ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[12]        ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.454             ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[11]    ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.454             ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[10]    ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.454             ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[7]     ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.454             ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[4]     ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0 ; 0.454             ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[11]        ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.451             ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[10]        ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.451             ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[9]         ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.451             ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[7]         ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.451             ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[4]         ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.451             ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[3]         ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.451             ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[11]        ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.451             ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[10]        ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.451             ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[9]         ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.451             ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[7]         ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.451             ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[4]         ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.451             ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[3]         ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_r6i1:FIFOram|ram_block1a0~porta_address_reg0     ; 0.451             ;
; fsm:control|length_counter[8]                                                                                                           ; fsm:control|current_state[1]                                                                                                                             ; 0.448             ;
; fsm:control|length_counter[11]                                                                                                          ; fsm:control|current_state[1]                                                                                                                             ; 0.422             ;
; fsm:control|length_counter[13]                                                                                                          ; fsm:control|current_state[1]                                                                                                                             ; 0.421             ;
; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|full_dff                                   ; turbo_fifo:fifo3_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]                  ; 0.419             ;
; fsm:control|switch                                                                                                                      ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]                  ; 0.408             ;
; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|full_dff                                   ; turbo_fifo:fifo3_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]                  ; 0.407             ;
; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|full_dff                               ; turbo_fifo:fifo3_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]              ; 0.404             ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|full_dff                                  ; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]                 ; 0.404             ;
; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|full_dff                                   ; turbo_fifo:fifo1_enc|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]                  ; 0.401             ;
; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|full_dff                               ; turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]              ; 0.401             ;
; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|full_dff                               ; turbo_fifo:fifo1_enc_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[11]              ; 0.395             ;
; fsm:control|length_counter[6]                                                                                                           ; fsm:control|current_state[1]                                                                                                                             ; 0.393             ;
; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|full_dff                                   ; turbo_fifo:fifo2_trl|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]                  ; 0.390             ;
; fsm:control|length_counter[4]                                                                                                           ; fsm:control|current_state[1]                                                                                                                             ; 0.390             ;
; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|full_dff                               ; turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[12]              ; 0.386             ;
; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_di7:usedw_counter|counter_reg_bit[1] ; turbo_fifo:lengthfifo|scfifo:scfifo_component|scfifo_f3a1:auto_generated|a_dpfifo_m9a1:dpfifo|usedw_is_2_dff                                             ; 0.383             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CEBA2F23C7 for design "turbo_encoder"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 43 pins of 43 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): clk~inputCLKENA0 with 831 fanout uses global clock CLKCTRL_G10
    Info (11162): rst~inputCLKENA0 with 741 fanout uses global clock CLKCTRL_G8
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'turbo_encoder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:07
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:19
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X44_Y11 to location X54_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 2.56 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:07
Info (144001): Generated suppressed messages file C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/output_files/turbo_encoder.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1916 megabytes
    Info: Processing ended: Tue Mar 26 13:25:26 2019
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:01:44


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/output_files/turbo_encoder.fit.smsg.


