{"children":[{"children":[{"data":[469340,938680,2768,1047,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[7490,15614,52,0,0],"details":[{"text":"Global interconnect for 0 global loads and 2 global stores.","type":"text"},{"text":"For 0 global loads and 2 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[15,776,0,0,0],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (ch_exchange1)","type":"resource"},{"data":[15,776,0,0,0],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (ch_exchange2)","type":"resource"},{"data":[15,776,0,0,0],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (ch_exchange3)","type":"resource"},{"data":[15,776,0,0,0],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (ch_exchange4)","type":"resource"},{"data":[2,257,0,0,0],"details":[{"text":"Channel is implemented 256 bits wide by 0 deep.","type":"text"},{"text":"256b wide by 0 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (ch_in_1)","type":"resource"},{"data":[2,257,0,0,0],"details":[{"text":"Channel is implemented 256 bits wide by 0 deep.","type":"text"},{"text":"256b wide by 0 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (ch_in_2)","type":"resource"},{"data":[2,257,0,0,0],"details":[{"text":"Channel is implemented 256 bits wide by 0 deep.","type":"text"},{"text":"256b wide by 0 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (ch_in_3)","type":"resource"},{"data":[2,257,0,0,0],"details":[{"text":"Channel is implemented 256 bits wide by 0 deep.","type":"text"},{"text":"256b wide by 0 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (ch_in_4)","type":"resource"},{"data":[2,257,0,0,0],"details":[{"text":"Channel is implemented 256 bits wide by 0 deep.","type":"text"},{"text":"256b wide by 0 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (ch_out_1)","type":"resource"},{"data":[2,257,0,0,0],"details":[{"text":"Channel is implemented 256 bits wide by 0 deep.","type":"text"},{"text":"256b wide by 0 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (ch_out_2)","type":"resource"},{"data":[2,257,0,0,0],"details":[{"text":"Channel is implemented 256 bits wide by 0 deep.","type":"text"},{"text":"256b wide by 0 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (ch_out_3)","type":"resource"},{"data":[2,257,0,0,0],"details":[{"text":"Channel is implemented 256 bits wide by 0 deep.","type":"text"},{"text":"256b wide by 0 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel's accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"Channel (ch_out_4)","type":"resource"}],"data":[76,5160,0,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[1895,2858,0,0,58],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"children":[{"count":4,"data":[545,2828,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[92,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[64,64,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"signed 32-bit x signed 7-bit to 33-bit Integer Add","type":"resource"},{"count":1,"data":[347,2788,17,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":97,"data":[679,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"8-bit Select","type":"resource"},{"count":2,"data":[6,4,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Write","type":"resource"},{"count":2,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Read","type":"resource"}],"data":[1849,5687,17,0,1],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[3744,8545,17,0,59],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nMax global work dimension: 0\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"recv0","total_kernel_resources":[3744,8545,17,0,59],"total_percent":[0.473988,0.263846,0.228936,0.145039,0],"type":"function"},{"children":[{"data":[1895,2858,0,0,58],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"children":[{"count":4,"data":[545,2828,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[92,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[64,64,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"signed 32-bit x signed 7-bit to 33-bit Integer Add","type":"resource"},{"count":1,"data":[347,2788,17,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":97,"data":[679,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"8-bit Select","type":"resource"},{"count":2,"data":[6,4,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Write","type":"resource"},{"count":2,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Read","type":"resource"}],"data":[1849,5687,17,0,1],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[3744,8545,17,0,59],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nMax global work dimension: 0\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"recv1","total_kernel_resources":[3744,8545,17,0,59],"total_percent":[0.473988,0.263846,0.228936,0.145039,0],"type":"function"},{"children":[{"data":[3989,7272,0,0,81],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"children":[{"count":4,"data":[822,3369,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[92,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[64,64,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"signed 32-bit x signed 7-bit to 33-bit Integer Add","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":64,"data":[448,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"8-bit Select","type":"resource"},{"count":2,"data":[7,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Read","type":"resource"},{"count":2,"data":[7,4,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Write","type":"resource"}],"data":[1553,3439,0,0,1],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[5542,10711,0,0,82],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nMax global work dimension: 0\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"send0","total_kernel_resources":[5542,10711,0,0,82],"total_percent":[0.639698,0.384838,0.286967,0,0],"type":"function"},{"children":[{"data":[3989,7272,0,0,81],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"children":[{"count":4,"data":[822,3369,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[92,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[64,64,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"signed 32-bit x signed 7-bit to 33-bit Integer Add","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":64,"data":[448,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"8-bit Select","type":"resource"},{"count":2,"data":[7,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Read","type":"resource"},{"count":2,"data":[7,4,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Channel Write","type":"resource"}],"data":[1553,3439,0,0,1],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[5542,10711,0,0,82],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nMax global work dimension: 0\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"send1","total_kernel_resources":[5542,10711,0,0,82],"total_percent":[0.639698,0.384838,0.286967,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[26140,59357,88,0,282],"debug_enabled":"false","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[495480,998037,2856,1047,282],"total_percent":[52.0224,26.8519,26.7392,24.3665,18.1771],"type":"module"}