-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "05/12/2024 13:37:43"

-- 
-- Device: Altera 10CL025YE144C6G Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONE10LP;
LIBRARY IEEE;
USE CYCLONE10LP.CYCLONE10LP_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONE10LP;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONE10LP.CYCLONE10LP_COMPONENTS.ALL;
USE IEEE.NUMERIC_STD.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	LSTM_cell IS
    PORT (
	clock : IN std_logic;
	reset : IN std_logic;
	start : IN std_logic;
	input : IN IEEE.NUMERIC_STD.signed(15 DOWNTO 0);
	h_out : OUT IEEE.NUMERIC_STD.signed(15 DOWNTO 0);
	ready : OUT std_logic;
	done : OUT std_logic
	);
END LSTM_cell;

-- Design Ports Information
-- h_out[0]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- h_out[1]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- h_out[2]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- h_out[3]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- h_out[4]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- h_out[5]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- h_out[6]	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- h_out[7]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- h_out[8]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- h_out[9]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- h_out[10]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- h_out[11]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- h_out[12]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- h_out[13]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- h_out[14]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- h_out[15]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ready	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- done	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- start	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[7]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[6]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[4]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[5]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[2]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[3]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[1]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[0]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[13]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[8]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[11]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[10]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[9]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[12]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[15]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input[14]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF LSTM_cell IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_start : std_logic;
SIGNAL ww_input : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_h_out : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_ready : std_logic;
SIGNAL ww_done : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u8|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u8|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u6|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u6|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u6|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \current_state.state_reset~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|current_state.s_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u8|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \h_out[0]~output_o\ : std_logic;
SIGNAL \h_out[1]~output_o\ : std_logic;
SIGNAL \h_out[2]~output_o\ : std_logic;
SIGNAL \h_out[3]~output_o\ : std_logic;
SIGNAL \h_out[4]~output_o\ : std_logic;
SIGNAL \h_out[5]~output_o\ : std_logic;
SIGNAL \h_out[6]~output_o\ : std_logic;
SIGNAL \h_out[7]~output_o\ : std_logic;
SIGNAL \h_out[8]~output_o\ : std_logic;
SIGNAL \h_out[9]~output_o\ : std_logic;
SIGNAL \h_out[10]~output_o\ : std_logic;
SIGNAL \h_out[11]~output_o\ : std_logic;
SIGNAL \h_out[12]~output_o\ : std_logic;
SIGNAL \h_out[13]~output_o\ : std_logic;
SIGNAL \h_out[14]~output_o\ : std_logic;
SIGNAL \h_out[15]~output_o\ : std_logic;
SIGNAL \ready~output_o\ : std_logic;
SIGNAL \done~output_o\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \start~input_o\ : std_logic;
SIGNAL \current_state.state_reset~feeder_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \current_state.state_reset~q\ : std_logic;
SIGNAL \Selector0~0_combout\ : std_logic;
SIGNAL \current_state.state_idle~q\ : std_logic;
SIGNAL \current_state.state_reset~clkctrl_outclk\ : std_logic;
SIGNAL \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \Selector1~0_combout\ : std_logic;
SIGNAL \current_state.state_read~q\ : std_logic;
SIGNAL \current_state.state_load~q\ : std_logic;
SIGNAL \current_state.state_hupd_s~q\ : std_logic;
SIGNAL \current_state.state_cnt~q\ : std_logic;
SIGNAL \Selector4~0_combout\ : std_logic;
SIGNAL \WideOr4~0_combout\ : std_logic;
SIGNAL \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Equal10~0_combout\ : std_logic;
SIGNAL \next_state.state_dense_a~0_combout\ : std_logic;
SIGNAL \current_state.state_dense_a~q\ : std_logic;
SIGNAL \current_state.state_dense_b~feeder_combout\ : std_logic;
SIGNAL \current_state.state_dense_b~q\ : std_logic;
SIGNAL \current_state.state_linear_a~feeder_combout\ : std_logic;
SIGNAL \current_state.state_linear_a~q\ : std_logic;
SIGNAL \current_state.state_linear_b~q\ : std_logic;
SIGNAL \current_state.state_linear_c~feeder_combout\ : std_logic;
SIGNAL \current_state.state_linear_c~q\ : std_logic;
SIGNAL \current_state.state_linear_d~q\ : std_logic;
SIGNAL \current_state.state_linear_e~q\ : std_logic;
SIGNAL \current_state.state_linear_f~feeder_combout\ : std_logic;
SIGNAL \current_state.state_linear_f~q\ : std_logic;
SIGNAL \Selector2~0_combout\ : std_logic;
SIGNAL \current_state.state_start~q\ : std_logic;
SIGNAL \Selector3~0_combout\ : std_logic;
SIGNAL \u0|current_state.s_rst~feeder_combout\ : std_logic;
SIGNAL \u0|current_state.s_rst~q\ : std_logic;
SIGNAL \f0|q~q\ : std_logic;
SIGNAL \f1|q~q\ : std_logic;
SIGNAL \u2|Selector0~0_combout\ : std_logic;
SIGNAL \u2|current_state.s_idl~q\ : std_logic;
SIGNAL \u2|next_state.s_mac~0_combout\ : std_logic;
SIGNAL \u2|current_state.s_mac~q\ : std_logic;
SIGNAL \u2|current_state.s_sum~q\ : std_logic;
SIGNAL \u2|current_state.s_sav~feeder_combout\ : std_logic;
SIGNAL \u2|current_state.s_sav~q\ : std_logic;
SIGNAL \u2|current_state.s_done~feeder_combout\ : std_logic;
SIGNAL \u2|current_state.s_done~q\ : std_logic;
SIGNAL \fth_en~0_combout\ : std_logic;
SIGNAL \f3|q~q\ : std_logic;
SIGNAL \f4|q~q\ : std_logic;
SIGNAL \f5|q~q\ : std_logic;
SIGNAL \f6|q~q\ : std_logic;
SIGNAL \Selector3~1_combout\ : std_logic;
SIGNAL \current_state.state_gate~q\ : std_logic;
SIGNAL \next_state.state_conv~0_combout\ : std_logic;
SIGNAL \current_state.state_conv~q\ : std_logic;
SIGNAL \current_state.state_icmul~feeder_combout\ : std_logic;
SIGNAL \current_state.state_icmul~q\ : std_logic;
SIGNAL \current_state.state_icmul_s~feeder_combout\ : std_logic;
SIGNAL \current_state.state_icmul_s~q\ : std_logic;
SIGNAL \current_state.state_supd~q\ : std_logic;
SIGNAL \current_state.state_supd_s~feeder_combout\ : std_logic;
SIGNAL \current_state.state_supd_s~q\ : std_logic;
SIGNAL \current_state.state_stanh~feeder_combout\ : std_logic;
SIGNAL \current_state.state_stanh~q\ : std_logic;
SIGNAL \current_state.state_stanh_r~q\ : std_logic;
SIGNAL \current_state.state_osmul~q\ : std_logic;
SIGNAL \current_state.state_osmul_s~feeder_combout\ : std_logic;
SIGNAL \current_state.state_osmul_s~q\ : std_logic;
SIGNAL \comb~1_combout\ : std_logic;
SIGNAL \f2|q~feeder_combout\ : std_logic;
SIGNAL \f2|q~q\ : std_logic;
SIGNAL \u3|Selector0~0_combout\ : std_logic;
SIGNAL \u3|current_state.s_idl~q\ : std_logic;
SIGNAL \u3|next_state.s_mac~0_combout\ : std_logic;
SIGNAL \u3|current_state.s_mac~q\ : std_logic;
SIGNAL \u3|current_state.s_sum~feeder_combout\ : std_logic;
SIGNAL \u3|current_state.s_sum~q\ : std_logic;
SIGNAL \u3|current_state.s_sav~q\ : std_logic;
SIGNAL \u3|current_state.s_done~feeder_combout\ : std_logic;
SIGNAL \u3|current_state.s_done~q\ : std_logic;
SIGNAL \lut_ad~0_combout\ : std_logic;
SIGNAL \u1|Selector0~0_combout\ : std_logic;
SIGNAL \u1|current_state.s_idl~q\ : std_logic;
SIGNAL \u1|next_state.s_mac~0_combout\ : std_logic;
SIGNAL \u1|current_state.s_mac~q\ : std_logic;
SIGNAL \u1|current_state.s_sum~feeder_combout\ : std_logic;
SIGNAL \u1|current_state.s_sum~q\ : std_logic;
SIGNAL \u1|current_state.s_sav~feeder_combout\ : std_logic;
SIGNAL \u1|current_state.s_sav~q\ : std_logic;
SIGNAL \u1|current_state.s_done~q\ : std_logic;
SIGNAL \u0|Selector0~0_combout\ : std_logic;
SIGNAL \u0|current_state.s_idl~q\ : std_logic;
SIGNAL \u0|next_state.s_mac~0_combout\ : std_logic;
SIGNAL \u0|current_state.s_mac~q\ : std_logic;
SIGNAL \u0|current_state.s_sum~feeder_combout\ : std_logic;
SIGNAL \u0|current_state.s_sum~q\ : std_logic;
SIGNAL \u0|current_state.s_sav~feeder_combout\ : std_logic;
SIGNAL \u0|current_state.s_sav~q\ : std_logic;
SIGNAL \u0|current_state.s_done~feeder_combout\ : std_logic;
SIGNAL \u0|current_state.s_done~q\ : std_logic;
SIGNAL \Selector7~0_combout\ : std_logic;
SIGNAL \Selector7~1_combout\ : std_logic;
SIGNAL \WideOr7~0_combout\ : std_logic;
SIGNAL \lut_ad~2_combout\ : std_logic;
SIGNAL \lut_ad~1_combout\ : std_logic;
SIGNAL \input[14]~input_o\ : std_logic;
SIGNAL \shf_en~combout\ : std_logic;
SIGNAL \l0|reg[0][14]~q\ : std_logic;
SIGNAL \l0|reg[1][14]~q\ : std_logic;
SIGNAL \x[14]~16_combout\ : std_logic;
SIGNAL \l0|reg[2][14]~q\ : std_logic;
SIGNAL \l0|reg[3][14]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[3][14]~q\ : std_logic;
SIGNAL \l0|reg[4][14]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[4][14]~q\ : std_logic;
SIGNAL \l0|reg[5][14]~q\ : std_logic;
SIGNAL \l0|reg[6][14]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][14]~q\ : std_logic;
SIGNAL \l0|reg[7][14]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[7][14]~q\ : std_logic;
SIGNAL \l0|reg[8][14]~q\ : std_logic;
SIGNAL \l0|reg[9][14]~q\ : std_logic;
SIGNAL \x[14]~119_combout\ : std_logic;
SIGNAL \x[14]~120_combout\ : std_logic;
SIGNAL \x[14]~117_combout\ : std_logic;
SIGNAL \x[14]~118_combout\ : std_logic;
SIGNAL \x[14]~121_combout\ : std_logic;
SIGNAL \x[14]~122_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ : std_logic;
SIGNAL \input[12]~input_o\ : std_logic;
SIGNAL \l0|reg[0][12]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[0][12]~q\ : std_logic;
SIGNAL \l0|reg[1][12]~q\ : std_logic;
SIGNAL \l0|reg[2][12]~q\ : std_logic;
SIGNAL \l0|reg[3][12]~q\ : std_logic;
SIGNAL \l0|reg[4][12]~q\ : std_logic;
SIGNAL \l0|reg[5][12]~q\ : std_logic;
SIGNAL \l0|reg[6][12]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][12]~q\ : std_logic;
SIGNAL \l0|reg[7][12]~q\ : std_logic;
SIGNAL \l0|reg[8][12]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[8][12]~q\ : std_logic;
SIGNAL \l0|reg[9][12]~q\ : std_logic;
SIGNAL \x[12]~107_combout\ : std_logic;
SIGNAL \x[12]~108_combout\ : std_logic;
SIGNAL \x[12]~105_combout\ : std_logic;
SIGNAL \x[12]~106_combout\ : std_logic;
SIGNAL \x[12]~109_combout\ : std_logic;
SIGNAL \x[12]~110_combout\ : std_logic;
SIGNAL \input[13]~input_o\ : std_logic;
SIGNAL \l0|reg[0][13]~q\ : std_logic;
SIGNAL \l0|reg[1][13]~q\ : std_logic;
SIGNAL \l0|reg[2][13]~q\ : std_logic;
SIGNAL \l0|reg[3][13]~q\ : std_logic;
SIGNAL \l0|reg[4][13]~q\ : std_logic;
SIGNAL \l0|reg[5][13]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[5][13]~q\ : std_logic;
SIGNAL \x[13]~75_combout\ : std_logic;
SIGNAL \x[13]~76_combout\ : std_logic;
SIGNAL \l0|reg[6][13]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][13]~q\ : std_logic;
SIGNAL \l0|reg[7][13]~q\ : std_logic;
SIGNAL \l0|reg[8][13]~q\ : std_logic;
SIGNAL \l0|reg[9][13]~q\ : std_logic;
SIGNAL \x[13]~77_combout\ : std_logic;
SIGNAL \x[13]~78_combout\ : std_logic;
SIGNAL \x[13]~79_combout\ : std_logic;
SIGNAL \x[13]~80_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\ : std_logic;
SIGNAL \input[9]~input_o\ : std_logic;
SIGNAL \l0|reg[0][9]~q\ : std_logic;
SIGNAL \l0|reg[1][9]~q\ : std_logic;
SIGNAL \l0|reg[2][9]~q\ : std_logic;
SIGNAL \l0|reg[3][9]~q\ : std_logic;
SIGNAL \l0|reg[4][9]~q\ : std_logic;
SIGNAL \l0|reg[5][9]~q\ : std_logic;
SIGNAL \l0|reg[6][9]~q\ : std_logic;
SIGNAL \l0|reg[7][9]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[7][9]~q\ : std_logic;
SIGNAL \l0|reg[8][9]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[8][9]~q\ : std_logic;
SIGNAL \l0|reg[9][9]~q\ : std_logic;
SIGNAL \x[9]~101_combout\ : std_logic;
SIGNAL \x[9]~102_combout\ : std_logic;
SIGNAL \x[9]~103_combout\ : std_logic;
SIGNAL \x[9]~99_combout\ : std_logic;
SIGNAL \x[9]~100_combout\ : std_logic;
SIGNAL \x[9]~104_combout\ : std_logic;
SIGNAL \x[9]~139_combout\ : std_logic;
SIGNAL \input[10]~input_o\ : std_logic;
SIGNAL \l0|reg[0][10]~q\ : std_logic;
SIGNAL \l0|reg[1][10]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[1][10]~q\ : std_logic;
SIGNAL \l0|reg[2][10]~q\ : std_logic;
SIGNAL \l0|reg[3][10]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[3][10]~q\ : std_logic;
SIGNAL \l0|reg[4][10]~q\ : std_logic;
SIGNAL \l0|reg[5][10]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[5][10]~q\ : std_logic;
SIGNAL \x[10]~93_combout\ : std_logic;
SIGNAL \x[10]~94_combout\ : std_logic;
SIGNAL \l0|reg[6][10]~q\ : std_logic;
SIGNAL \l0|reg[7][10]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[7][10]~q\ : std_logic;
SIGNAL \l0|reg[8][10]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[8][10]~q\ : std_logic;
SIGNAL \l0|reg[9][10]~q\ : std_logic;
SIGNAL \x[10]~95_combout\ : std_logic;
SIGNAL \x[10]~96_combout\ : std_logic;
SIGNAL \x[10]~97_combout\ : std_logic;
SIGNAL \x[10]~98_combout\ : std_logic;
SIGNAL \x[10]~138_combout\ : std_logic;
SIGNAL \input[11]~input_o\ : std_logic;
SIGNAL \l0|reg[0][11]~q\ : std_logic;
SIGNAL \l0|reg[1][11]~q\ : std_logic;
SIGNAL \l0|reg[2][11]~q\ : std_logic;
SIGNAL \l0|reg[3][11]~q\ : std_logic;
SIGNAL \l0|reg[4][11]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[4][11]~q\ : std_logic;
SIGNAL \l0|reg[5][11]~q\ : std_logic;
SIGNAL \x[11]~87_combout\ : std_logic;
SIGNAL \x[11]~88_combout\ : std_logic;
SIGNAL \l0|reg[6][11]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][11]~q\ : std_logic;
SIGNAL \l0|reg[7][11]~q\ : std_logic;
SIGNAL \l0|reg[8][11]~q\ : std_logic;
SIGNAL \l0|reg[9][11]~q\ : std_logic;
SIGNAL \x[11]~89_combout\ : std_logic;
SIGNAL \x[11]~90_combout\ : std_logic;
SIGNAL \x[11]~91_combout\ : std_logic;
SIGNAL \x[11]~92_combout\ : std_logic;
SIGNAL \x[11]~137_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[2][15]~combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\ : std_logic;
SIGNAL \input[8]~input_o\ : std_logic;
SIGNAL \l0|reg[0][8]~q\ : std_logic;
SIGNAL \l0|reg[1][8]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[1][8]~q\ : std_logic;
SIGNAL \l0|reg[2][8]~q\ : std_logic;
SIGNAL \l0|reg[3][8]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[3][8]~q\ : std_logic;
SIGNAL \l0|reg[4][8]~q\ : std_logic;
SIGNAL \l0|reg[5][8]~q\ : std_logic;
SIGNAL \x[8]~81_combout\ : std_logic;
SIGNAL \x[8]~82_combout\ : std_logic;
SIGNAL \l0|reg[6][8]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][8]~q\ : std_logic;
SIGNAL \l0|reg[7][8]~q\ : std_logic;
SIGNAL \l0|reg[8][8]~q\ : std_logic;
SIGNAL \l0|reg[9][8]~q\ : std_logic;
SIGNAL \x[8]~83_combout\ : std_logic;
SIGNAL \x[8]~84_combout\ : std_logic;
SIGNAL \x[8]~85_combout\ : std_logic;
SIGNAL \x[8]~86_combout\ : std_logic;
SIGNAL \x[8]~136_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[2][5]~11_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[2][13]~combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \input[6]~input_o\ : std_logic;
SIGNAL \l0|reg[0][6]~q\ : std_logic;
SIGNAL \l0|reg[1][6]~q\ : std_logic;
SIGNAL \x[6]~25_combout\ : std_logic;
SIGNAL \l0|reg[2][6]~q\ : std_logic;
SIGNAL \l0|reg[3][6]~q\ : std_logic;
SIGNAL \l0|reg[4][6]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[4][6]~q\ : std_logic;
SIGNAL \l0|reg[5][6]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[5][6]~q\ : std_logic;
SIGNAL \l0|reg[6][6]~q\ : std_logic;
SIGNAL \l0|reg[7][6]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[7][6]~q\ : std_logic;
SIGNAL \l0|reg[8][6]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[8][6]~q\ : std_logic;
SIGNAL \l0|reg[9][6]~q\ : std_logic;
SIGNAL \x[6]~28_combout\ : std_logic;
SIGNAL \x[6]~29_combout\ : std_logic;
SIGNAL \x[6]~26_combout\ : std_logic;
SIGNAL \x[6]~27_combout\ : std_logic;
SIGNAL \x[6]~30_combout\ : std_logic;
SIGNAL \x[6]~31_combout\ : std_logic;
SIGNAL \input[4]~input_o\ : std_logic;
SIGNAL \l0|reg[0][4]~q\ : std_logic;
SIGNAL \l0|reg[1][4]~q\ : std_logic;
SIGNAL \x[4]~32_combout\ : std_logic;
SIGNAL \l0|reg[2][4]~q\ : std_logic;
SIGNAL \l0|reg[3][4]~q\ : std_logic;
SIGNAL \l0|reg[4][4]~q\ : std_logic;
SIGNAL \l0|reg[5][4]~q\ : std_logic;
SIGNAL \x[4]~35_combout\ : std_logic;
SIGNAL \x[4]~36_combout\ : std_logic;
SIGNAL \l0|reg[6][4]~q\ : std_logic;
SIGNAL \l0|reg[7][4]~q\ : std_logic;
SIGNAL \l0|reg[8][4]~q\ : std_logic;
SIGNAL \l0|reg[9][4]~q\ : std_logic;
SIGNAL \x[4]~33_combout\ : std_logic;
SIGNAL \x[4]~34_combout\ : std_logic;
SIGNAL \x[4]~37_combout\ : std_logic;
SIGNAL \x[4]~38_combout\ : std_logic;
SIGNAL \input[5]~input_o\ : std_logic;
SIGNAL \l0|reg[0][5]~q\ : std_logic;
SIGNAL \l0|reg[1][5]~q\ : std_logic;
SIGNAL \l0|reg[2][5]~q\ : std_logic;
SIGNAL \l0|reg[3][5]~q\ : std_logic;
SIGNAL \l0|reg[4][5]~q\ : std_logic;
SIGNAL \l0|reg[5][5]~q\ : std_logic;
SIGNAL \l0|reg[6][5]~q\ : std_logic;
SIGNAL \l0|reg[7][5]~q\ : std_logic;
SIGNAL \l0|reg[8][5]~q\ : std_logic;
SIGNAL \l0|reg[9][5]~q\ : std_logic;
SIGNAL \x[5]~44_combout\ : std_logic;
SIGNAL \x[5]~135_combout\ : std_logic;
SIGNAL \x[5]~45_combout\ : std_logic;
SIGNAL \x[5]~39_combout\ : std_logic;
SIGNAL \x[5]~40_combout\ : std_logic;
SIGNAL \x[5]~41_combout\ : std_logic;
SIGNAL \x[5]~42_combout\ : std_logic;
SIGNAL \x[5]~43_combout\ : std_logic;
SIGNAL \x[5]~46_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[1][11]~8_combout\ : std_logic;
SIGNAL \input[1]~input_o\ : std_logic;
SIGNAL \l0|reg[0][1]~q\ : std_logic;
SIGNAL \l0|reg[1][1]~q\ : std_logic;
SIGNAL \x[1]~62_combout\ : std_logic;
SIGNAL \l0|reg[2][1]~q\ : std_logic;
SIGNAL \l0|reg[3][1]~q\ : std_logic;
SIGNAL \l0|reg[4][1]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[4][1]~q\ : std_logic;
SIGNAL \l0|reg[5][1]~q\ : std_logic;
SIGNAL \l0|reg[6][1]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][1]~q\ : std_logic;
SIGNAL \l0|reg[7][1]~q\ : std_logic;
SIGNAL \l0|reg[8][1]~q\ : std_logic;
SIGNAL \l0|reg[9][1]~q\ : std_logic;
SIGNAL \x[1]~65_combout\ : std_logic;
SIGNAL \x[1]~66_combout\ : std_logic;
SIGNAL \x[1]~63_combout\ : std_logic;
SIGNAL \x[1]~64_combout\ : std_logic;
SIGNAL \x[1]~67_combout\ : std_logic;
SIGNAL \x[1]~68_combout\ : std_logic;
SIGNAL \input[2]~input_o\ : std_logic;
SIGNAL \l0|reg[0][2]~q\ : std_logic;
SIGNAL \l0|reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[1][2]~q\ : std_logic;
SIGNAL \l0|reg[2][2]~q\ : std_logic;
SIGNAL \l0|reg[3][2]~q\ : std_logic;
SIGNAL \l0|reg[4][2]~q\ : std_logic;
SIGNAL \l0|reg[5][2]~q\ : std_logic;
SIGNAL \x[2]~51_combout\ : std_logic;
SIGNAL \x[2]~52_combout\ : std_logic;
SIGNAL \l0|reg[6][2]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][2]~q\ : std_logic;
SIGNAL \l0|reg[7][2]~q\ : std_logic;
SIGNAL \l0|reg[8][2]~q\ : std_logic;
SIGNAL \x[2]~49_combout\ : std_logic;
SIGNAL \l0|reg[9][2]~q\ : std_logic;
SIGNAL \x[2]~48_combout\ : std_logic;
SIGNAL \x[2]~50_combout\ : std_logic;
SIGNAL \x[2]~53_combout\ : std_logic;
SIGNAL \x[2]~47_combout\ : std_logic;
SIGNAL \x[2]~54_combout\ : std_logic;
SIGNAL \input[3]~input_o\ : std_logic;
SIGNAL \l0|reg[0][3]~q\ : std_logic;
SIGNAL \l0|reg[1][3]~q\ : std_logic;
SIGNAL \l0|reg[2][3]~q\ : std_logic;
SIGNAL \l0|reg[3][3]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[3][3]~q\ : std_logic;
SIGNAL \l0|reg[4][3]~q\ : std_logic;
SIGNAL \l0|reg[5][3]~q\ : std_logic;
SIGNAL \x[3]~58_combout\ : std_logic;
SIGNAL \x[3]~59_combout\ : std_logic;
SIGNAL \x[3]~60_combout\ : std_logic;
SIGNAL \l0|reg[6][3]~q\ : std_logic;
SIGNAL \l0|reg[7][3]~q\ : std_logic;
SIGNAL \l0|reg[8][3]~q\ : std_logic;
SIGNAL \l0|reg[9][3]~q\ : std_logic;
SIGNAL \x[3]~55_combout\ : std_logic;
SIGNAL \x[3]~56_combout\ : std_logic;
SIGNAL \x[3]~57_combout\ : std_logic;
SIGNAL \x[3]~61_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[0][15]~combout\ : std_logic;
SIGNAL \input[0]~input_o\ : std_logic;
SIGNAL \l0|reg[0][0]~q\ : std_logic;
SIGNAL \l0|reg[1][0]~q\ : std_logic;
SIGNAL \x[0]~74_combout\ : std_logic;
SIGNAL \l0|reg[2][0]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[2][0]~q\ : std_logic;
SIGNAL \l0|reg[3][0]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[3][0]~q\ : std_logic;
SIGNAL \l0|reg[4][0]~q\ : std_logic;
SIGNAL \l0|reg[5][0]~q\ : std_logic;
SIGNAL \x[0]~69_combout\ : std_logic;
SIGNAL \x[0]~70_combout\ : std_logic;
SIGNAL \x[0]~141_combout\ : std_logic;
SIGNAL \l0|reg[6][0]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[6][0]~q\ : std_logic;
SIGNAL \l0|reg[7][0]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[7][0]~q\ : std_logic;
SIGNAL \l0|reg[8][0]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[8][0]~q\ : std_logic;
SIGNAL \x[0]~72_combout\ : std_logic;
SIGNAL \l0|reg[9][0]~q\ : std_logic;
SIGNAL \x[0]~71_combout\ : std_logic;
SIGNAL \x[0]~73_combout\ : std_logic;
SIGNAL \x[0]~142_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[0][14]~10_combout\ : std_logic;
SIGNAL \x[5]~129_combout\ : std_logic;
SIGNAL \x[5]~130_combout\ : std_logic;
SIGNAL \x[5]~131_combout\ : std_logic;
SIGNAL \x[5]~132_combout\ : std_logic;
SIGNAL \x[5]~133_combout\ : std_logic;
SIGNAL \x[5]~134_combout\ : std_logic;
SIGNAL \x[4]~125_combout\ : std_logic;
SIGNAL \x[4]~126_combout\ : std_logic;
SIGNAL \x[4]~123_combout\ : std_logic;
SIGNAL \x[4]~124_combout\ : std_logic;
SIGNAL \x[4]~127_combout\ : std_logic;
SIGNAL \x[4]~128_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[1][10]~9_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[0][13]~1_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[0][12]~2_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[0][11]~3_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[0][10]~4_combout\ : std_logic;
SIGNAL \input[7]~input_o\ : std_logic;
SIGNAL \l0|reg[0][7]~q\ : std_logic;
SIGNAL \l0|reg[1][7]~q\ : std_logic;
SIGNAL \l0|reg[2][7]~q\ : std_logic;
SIGNAL \l0|reg[3][7]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[3][7]~q\ : std_logic;
SIGNAL \l0|reg[4][7]~q\ : std_logic;
SIGNAL \l0|reg[5][7]~q\ : std_logic;
SIGNAL \x[7]~21_combout\ : std_logic;
SIGNAL \x[7]~22_combout\ : std_logic;
SIGNAL \x[7]~23_combout\ : std_logic;
SIGNAL \l0|reg[6][7]~q\ : std_logic;
SIGNAL \l0|reg[7][7]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[7][7]~q\ : std_logic;
SIGNAL \x[7]~17_combout\ : std_logic;
SIGNAL \l0|reg[8][7]~q\ : std_logic;
SIGNAL \l0|reg[9][7]~q\ : std_logic;
SIGNAL \x[7]~18_combout\ : std_logic;
SIGNAL \x[7]~19_combout\ : std_logic;
SIGNAL \x[7]~20_combout\ : std_logic;
SIGNAL \x[7]~24_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[1][15]~combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[1][14]~5_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[1][13]~6_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[1][12]~7_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[2][12]~12_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[2][11]~13_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[2][10]~14_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[0]~16\ : std_logic;
SIGNAL \u2|u0|u1|sum[1]~23\ : std_logic;
SIGNAL \u2|u0|u1|sum[2]~25_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[3][14]~combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[3][13]~combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add1~1\ : std_logic;
SIGNAL \u2|u0|u1|Add1~3\ : std_logic;
SIGNAL \u2|u0|u1|Add1~4_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~5_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~6_combout\ : std_logic;
SIGNAL \input[15]~input_o\ : std_logic;
SIGNAL \l0|reg[0][15]~q\ : std_logic;
SIGNAL \l0|reg[1][15]~q\ : std_logic;
SIGNAL \l0|reg[2][15]~q\ : std_logic;
SIGNAL \l0|reg[3][15]~q\ : std_logic;
SIGNAL \l0|reg[4][15]~q\ : std_logic;
SIGNAL \l0|reg[5][15]~q\ : std_logic;
SIGNAL \l0|reg[6][15]~q\ : std_logic;
SIGNAL \l0|reg[7][15]~feeder_combout\ : std_logic;
SIGNAL \l0|reg[7][15]~q\ : std_logic;
SIGNAL \l0|reg[8][15]~q\ : std_logic;
SIGNAL \l0|reg[9][15]~q\ : std_logic;
SIGNAL \x[15]~113_combout\ : std_logic;
SIGNAL \x[15]~114_combout\ : std_logic;
SIGNAL \x[15]~115_combout\ : std_logic;
SIGNAL \x[15]~111_combout\ : std_logic;
SIGNAL \x[15]~112_combout\ : std_logic;
SIGNAL \x[15]~116_combout\ : std_logic;
SIGNAL \x[15]~140_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[1]~17_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[1]~18_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[1]~19_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[1]~20_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[1]~21_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[3][11]~combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[2][8]~17_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[2][7]~16_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[3][3]~combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[2][6]~15_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[3][1]~22_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[2][5]~10_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[2][4]~11_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[1][15]~16_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[1][10]~14_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[1][9]~combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[1][8]~2_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[0][15]~0_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[1][6]~3_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[1][5]~4_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[0][9]~5_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[0][8]~6_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[1][11]~3_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[0][7]~7_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[1][4]~combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[0][6]~8_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[1][3]~4_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[0][5]~9_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[0][11]~5_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[2][4]~6_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[2][3]~7_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u0|u0|u1|sum[0]~14\ : std_logic;
SIGNAL \u0|u0|u1|sum[1]~16\ : std_logic;
SIGNAL \u0|u0|u1|sum[2]~18\ : std_logic;
SIGNAL \u0|u0|u1|sum[3]~19_combout\ : std_logic;
SIGNAL \u0|u0|u1|Add0~1\ : std_logic;
SIGNAL \u0|u0|u1|Add0~2_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[3][5]~18_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[2][9]~19_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u0|u0|u1|sum[3]~20\ : std_logic;
SIGNAL \u0|u0|u1|sum[4]~21_combout\ : std_logic;
SIGNAL \u0|u0|u1|Add0~3\ : std_logic;
SIGNAL \u0|u0|u1|Add0~4_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[3][6]~combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[2][10]~20_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u0|u0|u1|sum[4]~22\ : std_logic;
SIGNAL \u0|u0|u1|sum[5]~23_combout\ : std_logic;
SIGNAL \u0|u0|u1|Add0~5\ : std_logic;
SIGNAL \u0|u0|u1|Add0~6_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[3][7]~13_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[3][6]~combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[2][10]~21_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[2][9]~22_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[3][5]~combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[2][8]~23_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[2][7]~24_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[2][6]~25_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[2][5]~18_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[1][10]~26_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[0][13]~9_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[1][9]~8_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[1][7]~10_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[0][10]~12_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[1][6]~11_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[1][5]~13_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[0][9]~14_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[0][8]~15_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[0][7]~16_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[0][6]~combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[0][5]~17_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add1~1\ : std_logic;
SIGNAL \u1|u0|u1|Add1~3\ : std_logic;
SIGNAL \u1|u0|u1|Add1~5\ : std_logic;
SIGNAL \u1|u0|u1|Add1~7\ : std_logic;
SIGNAL \u1|u0|u1|Add1~9\ : std_logic;
SIGNAL \u1|u0|u1|Add1~10_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u0|u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u1|u0|u1|LessThan0~1_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[3][10]~12_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[3][9]~19_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|romout[2][13]~20_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u0|u1|LessThan1~0_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u1|u0|u1|LessThan0~2_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add2~1_cout\ : std_logic;
SIGNAL \u1|u0|u1|Add2~3\ : std_logic;
SIGNAL \u1|u0|u1|Add2~5\ : std_logic;
SIGNAL \u1|u0|u1|Add2~7\ : std_logic;
SIGNAL \u1|u0|u1|Add2~9\ : std_logic;
SIGNAL \u1|u0|u1|Add2~11\ : std_logic;
SIGNAL \u1|u0|u1|Add2~12_combout\ : std_logic;
SIGNAL \u1|u0|u1|sum[6]~5_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add0~1\ : std_logic;
SIGNAL \u1|u0|u1|Add0~3\ : std_logic;
SIGNAL \u1|u0|u1|Add0~5\ : std_logic;
SIGNAL \u1|u0|u1|Add0~7\ : std_logic;
SIGNAL \u1|u0|u1|Add0~9\ : std_logic;
SIGNAL \u1|u0|u1|Add0~10_combout\ : std_logic;
SIGNAL \u1|u0|u1|sum[11]~12_combout\ : std_logic;
SIGNAL \u1|u0|u1|sum[11]~13_combout\ : std_logic;
SIGNAL \u1|u0|u1|sum[11]~14_combout\ : std_logic;
SIGNAL \u1|u0|u1|sum[11]~15_combout\ : std_logic;
SIGNAL \u7|u1|sum[12]~4\ : std_logic;
SIGNAL \u7|u1|sum[13]~6\ : std_logic;
SIGNAL \u7|u1|sum[14]~23_combout\ : std_logic;
SIGNAL \u7|u1|Add2~1_cout\ : std_logic;
SIGNAL \u7|u1|Add2~3\ : std_logic;
SIGNAL \u7|u1|Add2~5\ : std_logic;
SIGNAL \u7|u1|Add2~7\ : std_logic;
SIGNAL \u7|u1|Add2~9\ : std_logic;
SIGNAL \u7|u1|Add2~11\ : std_logic;
SIGNAL \u7|u1|Add2~13\ : std_logic;
SIGNAL \u7|u1|Add2~15\ : std_logic;
SIGNAL \u7|u1|Add2~17\ : std_logic;
SIGNAL \u7|u1|Add2~19\ : std_logic;
SIGNAL \u7|u1|Add2~21\ : std_logic;
SIGNAL \u7|u1|Add2~23\ : std_logic;
SIGNAL \u7|u1|Add2~25\ : std_logic;
SIGNAL \u7|u1|Add2~27\ : std_logic;
SIGNAL \u7|u1|Add2~28_combout\ : std_logic;
SIGNAL \u7|u1|sum~25_combout\ : std_logic;
SIGNAL \u7|u1|sgn~0_combout\ : std_logic;
SIGNAL \u7|u1|sgn~q\ : std_logic;
SIGNAL \oth_in[15]~0_combout\ : std_logic;
SIGNAL \u5|u1|sgn~0_combout\ : std_logic;
SIGNAL \u5|u1|sgn~q\ : std_logic;
SIGNAL \ith_in[15]~0_combout\ : std_logic;
SIGNAL \u2|u0|u0|Mult0|mult_core|romout[2][15]~17_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[3][6]~combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[2][11]~21_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u0|u0|u1|sum[5]~24\ : std_logic;
SIGNAL \u0|u0|u1|sum[6]~26\ : std_logic;
SIGNAL \u0|u0|u1|sum[7]~27_combout\ : std_logic;
SIGNAL \u0|u0|u1|Add0~7\ : std_logic;
SIGNAL \u0|u0|u1|Add0~9\ : std_logic;
SIGNAL \u0|u0|u1|Add0~10_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[3][8]~11_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add2~13\ : std_logic;
SIGNAL \u1|u0|u1|Add2~15\ : std_logic;
SIGNAL \u1|u0|u1|Add2~17\ : std_logic;
SIGNAL \u1|u0|u1|Add2~18_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add1~11\ : std_logic;
SIGNAL \u1|u0|u1|Add1~13\ : std_logic;
SIGNAL \u1|u0|u1|Add1~15\ : std_logic;
SIGNAL \u1|u0|u1|Add1~16_combout\ : std_logic;
SIGNAL \u1|u0|u1|sum[9]~8_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add0~11\ : std_logic;
SIGNAL \u1|u0|u1|Add0~13\ : std_logic;
SIGNAL \u1|u0|u1|Add0~15\ : std_logic;
SIGNAL \u1|u0|u1|Add0~16_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[3][11]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[2][15]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[2][14]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[3][9]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[2][13]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[3][8]~1_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[2][11]~2_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[3][7]~11_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[3][4]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[2][10]~3_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|_~7_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[1][15]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[1][14]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[1][13]~4_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[3][12]~6_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|romout[2][15]~0_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[2][14]~3_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[3][12]~12_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[2][13]~4_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[2][11]~10_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[2][4]~7_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|_~3_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|_~2_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[1][11]~7_combout\ : std_logic;
SIGNAL \cth_in[0]~1_combout\ : std_logic;
SIGNAL \cth_in[1]~2_combout\ : std_logic;
SIGNAL \cth_in[2]~3_combout\ : std_logic;
SIGNAL \cth_in[3]~4_combout\ : std_logic;
SIGNAL \cth_in[4]~5_combout\ : std_logic;
SIGNAL \cth_in[5]~6_combout\ : std_logic;
SIGNAL \cth_in[6]~7_combout\ : std_logic;
SIGNAL \cth_in[7]~8_combout\ : std_logic;
SIGNAL \cth_in[8]~9_combout\ : std_logic;
SIGNAL \cth_in[9]~10_combout\ : std_logic;
SIGNAL \cth_in[10]~11_combout\ : std_logic;
SIGNAL \cth_in[11]~12_combout\ : std_logic;
SIGNAL \cth_in[12]~13_combout\ : std_logic;
SIGNAL \cth_in[13]~14_combout\ : std_logic;
SIGNAL \cth_in[14]~15_combout\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \u4|u1|sum[12]~4\ : std_logic;
SIGNAL \u4|u1|sum[13]~6\ : std_logic;
SIGNAL \u4|u1|sum[14]~7_combout\ : std_logic;
SIGNAL \u4|u1|sum[12]~3_combout\ : std_logic;
SIGNAL \u4|u1|Add2~8_combout\ : std_logic;
SIGNAL \u4|u1|sum~21_combout\ : std_logic;
SIGNAL \u4|u1|sgn~0_combout\ : std_logic;
SIGNAL \u4|u1|sgn~q\ : std_logic;
SIGNAL \fth_in[15]~0_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[3][13]~combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \r0|Q~7_combout\ : std_logic;
SIGNAL \r0|Q[4]~1_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[0][14]~2_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[1][9]~8_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[0][11]~9_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|romout[1][7]~0_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|romout[0][15]~0_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[0][9]~combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|romout[0][8]~combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|romout[0][7]~1_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[0]~16\ : std_logic;
SIGNAL \u0|u1|u1|sum[1]~24\ : std_logic;
SIGNAL \u0|u1|u1|sum[2]~26\ : std_logic;
SIGNAL \u0|u1|u1|sum[3]~28\ : std_logic;
SIGNAL \u0|u1|u1|sum[4]~30\ : std_logic;
SIGNAL \u0|u1|u1|sum[5]~32\ : std_logic;
SIGNAL \u0|u1|u1|sum[6]~34\ : std_logic;
SIGNAL \u0|u1|u1|sum[7]~36\ : std_logic;
SIGNAL \u0|u1|u1|sum[8]~38\ : std_logic;
SIGNAL \u0|u1|u1|sum[9]~40\ : std_logic;
SIGNAL \u0|u1|u1|sum[10]~42\ : std_logic;
SIGNAL \u0|u1|u1|sum[11]~44\ : std_logic;
SIGNAL \u0|u1|u1|sum[12]~46\ : std_logic;
SIGNAL \u0|u1|u1|sum[13]~48\ : std_logic;
SIGNAL \u0|u1|u1|sum[14]~49_combout\ : std_logic;
SIGNAL \u0|u1|u1|LessThan0~1_combout\ : std_logic;
SIGNAL \u0|u1|u1|LessThan0~2_combout\ : std_logic;
SIGNAL \u0|u1|u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[8]~17_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[8]~18_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~4_cout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~6\ : std_logic;
SIGNAL \u0|u1|u1|Add2~8\ : std_logic;
SIGNAL \u0|u1|u1|Add2~10\ : std_logic;
SIGNAL \u0|u1|u1|Add2~12\ : std_logic;
SIGNAL \u0|u1|u1|Add2~14\ : std_logic;
SIGNAL \u0|u1|u1|Add2~16\ : std_logic;
SIGNAL \u0|u1|u1|Add2~18\ : std_logic;
SIGNAL \u0|u1|u1|Add2~20\ : std_logic;
SIGNAL \u0|u1|u1|Add2~22\ : std_logic;
SIGNAL \u0|u1|u1|Add2~24\ : std_logic;
SIGNAL \u0|u1|u1|Add2~26\ : std_logic;
SIGNAL \u0|u1|u1|Add2~28\ : std_logic;
SIGNAL \u0|u1|u1|Add2~29_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add1~1\ : std_logic;
SIGNAL \u0|u1|u1|Add1~3\ : std_logic;
SIGNAL \u0|u1|u1|Add1~5\ : std_logic;
SIGNAL \u0|u1|u1|Add1~7\ : std_logic;
SIGNAL \u0|u1|u1|Add1~9\ : std_logic;
SIGNAL \u0|u1|u1|Add1~11\ : std_logic;
SIGNAL \u0|u1|u1|Add1~13\ : std_logic;
SIGNAL \u0|u1|u1|Add1~15\ : std_logic;
SIGNAL \u0|u1|u1|Add1~17\ : std_logic;
SIGNAL \u0|u1|u1|Add1~19\ : std_logic;
SIGNAL \u0|u1|u1|Add1~21\ : std_logic;
SIGNAL \u0|u1|u1|Add1~23\ : std_logic;
SIGNAL \u0|u1|u1|Add1~25\ : std_logic;
SIGNAL \u0|u1|u1|Add1~27\ : std_logic;
SIGNAL \u0|u1|u1|Add1~28_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~31_combout\ : std_logic;
SIGNAL \u9|u0|WideOr0~2_combout\ : std_logic;
SIGNAL \u9|u0|WideOr0~1_combout\ : std_logic;
SIGNAL \u9|u0|WideOr0~3_combout\ : std_logic;
SIGNAL \u9|u0|WideOr0~0_combout\ : std_logic;
SIGNAL \u9|u0|WideOr0~4_combout\ : std_logic;
SIGNAL \hrg_cl~combout\ : std_logic;
SIGNAL \u8|WideOr0~0_combout\ : std_logic;
SIGNAL \u8|WideOr0~3_combout\ : std_logic;
SIGNAL \u8|WideOr0~2_combout\ : std_logic;
SIGNAL \u8|WideOr0~4_combout\ : std_logic;
SIGNAL \u6|WideOr0~0_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[1]~24_combout\ : std_logic;
SIGNAL \u2|u0|u1|sgn~0_combout\ : std_logic;
SIGNAL \u2|u0|u1|sgn~q\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|romout[2][16]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|romout[2][15]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[2][9]~8_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|romout[2][13]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[3][6]~combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[1][16]~8_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|romout[1][15]~combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|romout[1][14]~1_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|romout[1][13]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[0][16]~4_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|romout[0][16]~combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|romout[0][15]~combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|romout[1][10]~2_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|romout[0][14]~combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|romout[0][13]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[0][13]~combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|romout[0][11]~1_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|u1|u1|LessThan0~1_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u2|u1|u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u2|u1|u1|LessThan0~2_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[2][16]~9_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|_~11_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|_~10_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[12]~14_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[12]~15_combout\ : std_logic;
SIGNAL \u2|u1|u1|sgn~2_combout\ : std_logic;
SIGNAL \u2|u1|u1|sgn~q\ : std_logic;
SIGNAL \u0|current_state.s_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u2|u1|u1|sum[1]~21\ : std_logic;
SIGNAL \u2|u1|u1|sum[2]~23\ : std_logic;
SIGNAL \u2|u1|u1|sum[3]~25\ : std_logic;
SIGNAL \u2|u1|u1|sum[4]~27\ : std_logic;
SIGNAL \u2|u1|u1|sum[5]~29\ : std_logic;
SIGNAL \u2|u1|u1|sum[6]~31\ : std_logic;
SIGNAL \u2|u1|u1|sum[7]~33\ : std_logic;
SIGNAL \u2|u1|u1|sum[8]~35\ : std_logic;
SIGNAL \u2|u1|u1|sum[9]~37\ : std_logic;
SIGNAL \u2|u1|u1|sum[10]~39\ : std_logic;
SIGNAL \u2|u1|u1|sum[11]~41\ : std_logic;
SIGNAL \u2|u1|u1|sum[12]~43\ : std_logic;
SIGNAL \u2|u1|u1|sum[13]~45\ : std_logic;
SIGNAL \u2|u1|u1|sum[14]~46_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add2~1_cout\ : std_logic;
SIGNAL \u2|u1|u1|Add2~3\ : std_logic;
SIGNAL \u2|u1|u1|Add2~5\ : std_logic;
SIGNAL \u2|u1|u1|Add2~7\ : std_logic;
SIGNAL \u2|u1|u1|Add2~9\ : std_logic;
SIGNAL \u2|u1|u1|Add2~11\ : std_logic;
SIGNAL \u2|u1|u1|Add2~13\ : std_logic;
SIGNAL \u2|u1|u1|Add2~15\ : std_logic;
SIGNAL \u2|u1|u1|Add2~17\ : std_logic;
SIGNAL \u2|u1|u1|Add2~19\ : std_logic;
SIGNAL \u2|u1|u1|Add2~21\ : std_logic;
SIGNAL \u2|u1|u1|Add2~23\ : std_logic;
SIGNAL \u2|u1|u1|Add2~25\ : std_logic;
SIGNAL \u2|u1|u1|Add2~27\ : std_logic;
SIGNAL \u2|u1|u1|Add2~28_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~1\ : std_logic;
SIGNAL \u2|u1|u1|Add1~3\ : std_logic;
SIGNAL \u2|u1|u1|Add1~5\ : std_logic;
SIGNAL \u2|u1|u1|Add1~7\ : std_logic;
SIGNAL \u2|u1|u1|Add1~9\ : std_logic;
SIGNAL \u2|u1|u1|Add1~11\ : std_logic;
SIGNAL \u2|u1|u1|Add1~13\ : std_logic;
SIGNAL \u2|u1|u1|Add1~15\ : std_logic;
SIGNAL \u2|u1|u1|Add1~17\ : std_logic;
SIGNAL \u2|u1|u1|Add1~19\ : std_logic;
SIGNAL \u2|u1|u1|Add1~21\ : std_logic;
SIGNAL \u2|u1|u1|Add1~23\ : std_logic;
SIGNAL \u2|u1|u1|Add1~25\ : std_logic;
SIGNAL \u2|u1|u1|Add1~26_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~28_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[12]~16_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[12]~17_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[12]~18_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[2]~26\ : std_logic;
SIGNAL \u2|u0|u1|sum[3]~28\ : std_logic;
SIGNAL \u2|u0|u1|sum[4]~30\ : std_logic;
SIGNAL \u2|u0|u1|sum[5]~32\ : std_logic;
SIGNAL \u2|u0|u1|sum[6]~34\ : std_logic;
SIGNAL \u2|u0|u1|sum[7]~36\ : std_logic;
SIGNAL \u2|u0|u1|sum[8]~38\ : std_logic;
SIGNAL \u2|u0|u1|sum[9]~40\ : std_logic;
SIGNAL \u2|u0|u1|sum[10]~42\ : std_logic;
SIGNAL \u2|u0|u1|sum[11]~44\ : std_logic;
SIGNAL \u2|u0|u1|sum[12]~46\ : std_logic;
SIGNAL \u2|u0|u1|sum[13]~48\ : std_logic;
SIGNAL \u2|u0|u1|sum[14]~49_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~26_cout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~28\ : std_logic;
SIGNAL \u2|u0|u1|Add2~31\ : std_logic;
SIGNAL \u2|u0|u1|Add2~34\ : std_logic;
SIGNAL \u2|u0|u1|Add2~35_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add1~5\ : std_logic;
SIGNAL \u2|u0|u1|Add1~7\ : std_logic;
SIGNAL \u2|u0|u1|Add1~9\ : std_logic;
SIGNAL \u2|u0|u1|Add1~11\ : std_logic;
SIGNAL \u2|u0|u1|Add1~13\ : std_logic;
SIGNAL \u2|u0|u1|Add1~15\ : std_logic;
SIGNAL \u2|u0|u1|Add1~17\ : std_logic;
SIGNAL \u2|u0|u1|Add1~19\ : std_logic;
SIGNAL \u2|u0|u1|Add1~21\ : std_logic;
SIGNAL \u2|u0|u1|Add1~23\ : std_logic;
SIGNAL \u2|u0|u1|Add1~25\ : std_logic;
SIGNAL \u2|u0|u1|Add1~27\ : std_logic;
SIGNAL \u2|u0|u1|Add1~28_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~37_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[13]~44_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add2~26_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~24_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~29_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[12]~42_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~22_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add2~24_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~30_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[12]~45_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add1~24_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~30_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~32_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[11]~43_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~27_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add1~22_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~29_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[11]~40_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add2~22_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~20_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~31_combout\ : std_logic;
SIGNAL \u2|r1|Q[11]~feeder_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[10]~41_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add1~20_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~24_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[10]~38_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add2~20_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~18_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~32_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[9]~39_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~21_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add1~18_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~23_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[9]~36_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~16_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add2~18_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~33_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[8]~34_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add2~16_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~14_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~34_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[8]~37_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add1~16_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~19_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~20_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[7]~35_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~16_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add1~14_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~18_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[7]~32_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~12_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add2~14_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~35_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[6]~33_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add1~12_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~14_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~15_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[6]~30_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~10_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add2~12_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~36_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[5]~31_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~11_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add1~10_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~13_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[5]~28_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~8_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add2~10_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~37_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[4]~26_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~6_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add2~8_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~38_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[4]~29_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add1~8_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~9_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~10_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[3]~27_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add1~6_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~7_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~8_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[3]~24_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add2~6_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~4_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~39_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[1]~20_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~0_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add2~2_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~41_combout\ : std_logic;
SIGNAL \u2|r1|Q[1]~feeder_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[1]~22_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~2_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add1~2_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~4_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[0]~19_combout\ : std_logic;
SIGNAL \u2|u2|sum[0]~15_combout\ : std_logic;
SIGNAL \u2|u2|sum[0]~feeder_combout\ : std_logic;
SIGNAL \u2|u2|Add2~0_combout\ : std_logic;
SIGNAL \u2|u2|Add1~0_combout\ : std_logic;
SIGNAL \u2|u2|LessThan0~1_cout\ : std_logic;
SIGNAL \u2|u2|LessThan0~3_cout\ : std_logic;
SIGNAL \u2|u2|LessThan0~5_cout\ : std_logic;
SIGNAL \u2|u2|LessThan0~7_cout\ : std_logic;
SIGNAL \u2|u2|LessThan0~9_cout\ : std_logic;
SIGNAL \u2|u2|LessThan0~11_cout\ : std_logic;
SIGNAL \u2|u2|LessThan0~13_cout\ : std_logic;
SIGNAL \u2|u2|LessThan0~15_cout\ : std_logic;
SIGNAL \u2|u2|LessThan0~17_cout\ : std_logic;
SIGNAL \u2|u2|LessThan0~19_cout\ : std_logic;
SIGNAL \u2|u2|LessThan0~21_cout\ : std_logic;
SIGNAL \u2|u2|LessThan0~23_cout\ : std_logic;
SIGNAL \u2|u2|LessThan0~25_cout\ : std_logic;
SIGNAL \u2|u2|LessThan0~27_cout\ : std_logic;
SIGNAL \u2|u2|LessThan0~28_combout\ : std_logic;
SIGNAL \u2|u2|Add2~2_combout\ : std_logic;
SIGNAL \u2|u2|process_0~0_combout\ : std_logic;
SIGNAL \u2|u2|sum[2]~17_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[0]~15_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add1~0_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~0_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~1_combout\ : std_logic;
SIGNAL \u2|re0_in[0]~0_combout\ : std_logic;
SIGNAL \u2|r0|Q[14]~0_combout\ : std_logic;
SIGNAL \u2|u2|sum[0]~16\ : std_logic;
SIGNAL \u2|u2|sum[1]~18_combout\ : std_logic;
SIGNAL \u2|u2|sum[1]~feeder_combout\ : std_logic;
SIGNAL \u2|u2|Add2~1\ : std_logic;
SIGNAL \u2|u2|Add2~3_combout\ : std_logic;
SIGNAL \u2|u2|Add1~1\ : std_logic;
SIGNAL \u2|u2|Add1~2_combout\ : std_logic;
SIGNAL \u2|u2|Add2~5_combout\ : std_logic;
SIGNAL \u2|re0_in[1]~1_combout\ : std_logic;
SIGNAL \u2|u2|sum[1]~19\ : std_logic;
SIGNAL \u2|u2|sum[2]~21\ : std_logic;
SIGNAL \u2|u2|sum[3]~22_combout\ : std_logic;
SIGNAL \u2|u2|sum[3]~feeder_combout\ : std_logic;
SIGNAL \u2|u2|Add2~4\ : std_logic;
SIGNAL \u2|u2|Add2~7\ : std_logic;
SIGNAL \u2|u2|Add2~9_combout\ : std_logic;
SIGNAL \u2|u2|Add1~3\ : std_logic;
SIGNAL \u2|u2|Add1~5\ : std_logic;
SIGNAL \u2|u2|Add1~6_combout\ : std_logic;
SIGNAL \u2|u2|Add2~11_combout\ : std_logic;
SIGNAL \u2|re0_in[3]~3_combout\ : std_logic;
SIGNAL \u2|u2|sum[3]~23\ : std_logic;
SIGNAL \u2|u2|sum[4]~24_combout\ : std_logic;
SIGNAL \u2|u2|sum[4]~feeder_combout\ : std_logic;
SIGNAL \u2|u2|Add2~10\ : std_logic;
SIGNAL \u2|u2|Add2~12_combout\ : std_logic;
SIGNAL \u2|u2|Add1~7\ : std_logic;
SIGNAL \u2|u2|Add1~8_combout\ : std_logic;
SIGNAL \u2|u2|Add2~14_combout\ : std_logic;
SIGNAL \u2|re0_in[4]~4_combout\ : std_logic;
SIGNAL \u2|u2|sum[4]~25\ : std_logic;
SIGNAL \u2|u2|sum[5]~26_combout\ : std_logic;
SIGNAL \u2|u2|sum[5]~feeder_combout\ : std_logic;
SIGNAL \u2|u2|Add2~13\ : std_logic;
SIGNAL \u2|u2|Add2~15_combout\ : std_logic;
SIGNAL \u2|u2|Add1~9\ : std_logic;
SIGNAL \u2|u2|Add1~10_combout\ : std_logic;
SIGNAL \u2|u2|Add2~17_combout\ : std_logic;
SIGNAL \u2|re0_in[5]~5_combout\ : std_logic;
SIGNAL \u2|u2|sum[5]~27\ : std_logic;
SIGNAL \u2|u2|sum[6]~28_combout\ : std_logic;
SIGNAL \u2|u2|sum[6]~feeder_combout\ : std_logic;
SIGNAL \u2|u2|Add2~16\ : std_logic;
SIGNAL \u2|u2|Add2~18_combout\ : std_logic;
SIGNAL \u2|u2|Add1~11\ : std_logic;
SIGNAL \u2|u2|Add1~12_combout\ : std_logic;
SIGNAL \u2|u2|Add2~20_combout\ : std_logic;
SIGNAL \u2|re0_in[6]~6_combout\ : std_logic;
SIGNAL \u2|u2|sum[6]~29\ : std_logic;
SIGNAL \u2|u2|sum[7]~30_combout\ : std_logic;
SIGNAL \u2|u2|sum[7]~feeder_combout\ : std_logic;
SIGNAL \u2|u2|Add1~13\ : std_logic;
SIGNAL \u2|u2|Add1~14_combout\ : std_logic;
SIGNAL \u2|u2|Add2~19\ : std_logic;
SIGNAL \u2|u2|Add2~21_combout\ : std_logic;
SIGNAL \u2|u2|Add2~23_combout\ : std_logic;
SIGNAL \u2|re0_in[7]~7_combout\ : std_logic;
SIGNAL \u2|u2|sum[7]~31\ : std_logic;
SIGNAL \u2|u2|sum[8]~32_combout\ : std_logic;
SIGNAL \u2|u2|sum[8]~feeder_combout\ : std_logic;
SIGNAL \u2|u2|Add1~15\ : std_logic;
SIGNAL \u2|u2|Add1~16_combout\ : std_logic;
SIGNAL \u2|u2|Add2~22\ : std_logic;
SIGNAL \u2|u2|Add2~24_combout\ : std_logic;
SIGNAL \u2|u2|Add2~26_combout\ : std_logic;
SIGNAL \u2|re0_in[8]~8_combout\ : std_logic;
SIGNAL \u2|u2|sum[8]~33\ : std_logic;
SIGNAL \u2|u2|sum[9]~34_combout\ : std_logic;
SIGNAL \u2|u2|sum[9]~feeder_combout\ : std_logic;
SIGNAL \u2|u2|Add1~17\ : std_logic;
SIGNAL \u2|u2|Add1~18_combout\ : std_logic;
SIGNAL \u2|u2|Add2~25\ : std_logic;
SIGNAL \u2|u2|Add2~27_combout\ : std_logic;
SIGNAL \u2|u2|Add2~29_combout\ : std_logic;
SIGNAL \u2|re0_in[9]~9_combout\ : std_logic;
SIGNAL \u2|u2|sum[9]~35\ : std_logic;
SIGNAL \u2|u2|sum[10]~36_combout\ : std_logic;
SIGNAL \u2|u2|sum[10]~feeder_combout\ : std_logic;
SIGNAL \u2|u2|Add2~28\ : std_logic;
SIGNAL \u2|u2|Add2~30_combout\ : std_logic;
SIGNAL \u2|u2|Add1~19\ : std_logic;
SIGNAL \u2|u2|Add1~20_combout\ : std_logic;
SIGNAL \u2|u2|Add2~32_combout\ : std_logic;
SIGNAL \u2|re0_in[10]~10_combout\ : std_logic;
SIGNAL \u2|u2|sum[10]~37\ : std_logic;
SIGNAL \u2|u2|sum[11]~38_combout\ : std_logic;
SIGNAL \u2|u2|sum[11]~feeder_combout\ : std_logic;
SIGNAL \u2|u2|Add2~31\ : std_logic;
SIGNAL \u2|u2|Add2~33_combout\ : std_logic;
SIGNAL \u2|u2|Add1~21\ : std_logic;
SIGNAL \u2|u2|Add1~22_combout\ : std_logic;
SIGNAL \u2|u2|Add2~35_combout\ : std_logic;
SIGNAL \u2|re0_in[11]~11_combout\ : std_logic;
SIGNAL \u2|u2|sum[11]~39\ : std_logic;
SIGNAL \u2|u2|sum[12]~40_combout\ : std_logic;
SIGNAL \u2|u2|sum[12]~feeder_combout\ : std_logic;
SIGNAL \u2|u2|Add2~34\ : std_logic;
SIGNAL \u2|u2|Add2~36_combout\ : std_logic;
SIGNAL \u2|u2|Add1~23\ : std_logic;
SIGNAL \u2|u2|Add1~24_combout\ : std_logic;
SIGNAL \u2|u2|Add2~38_combout\ : std_logic;
SIGNAL \u2|re0_in[12]~12_combout\ : std_logic;
SIGNAL \u2|u2|sum[12]~41\ : std_logic;
SIGNAL \u2|u2|sum[13]~42_combout\ : std_logic;
SIGNAL \u2|u2|sum[13]~feeder_combout\ : std_logic;
SIGNAL \u2|u2|Add1~25\ : std_logic;
SIGNAL \u2|u2|Add1~26_combout\ : std_logic;
SIGNAL \u2|u2|Add2~37\ : std_logic;
SIGNAL \u2|u2|Add2~39_combout\ : std_logic;
SIGNAL \u2|u2|Add2~44_combout\ : std_logic;
SIGNAL \u2|u0|u1|sum[13]~47_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~33_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add1~26_combout\ : std_logic;
SIGNAL \u2|u0|u1|Add2~38_combout\ : std_logic;
SIGNAL \u2|re0_in[13]~14_combout\ : std_logic;
SIGNAL \u2|u2|sum[13]~43\ : std_logic;
SIGNAL \u2|u2|sum[14]~44_combout\ : std_logic;
SIGNAL \u2|u2|sum[14]~feeder_combout\ : std_logic;
SIGNAL \u2|u2|Add2~40\ : std_logic;
SIGNAL \u2|u2|Add2~41_combout\ : std_logic;
SIGNAL \u2|u2|Add1~27\ : std_logic;
SIGNAL \u2|u2|Add1~28_combout\ : std_logic;
SIGNAL \u2|u2|Add2~43_combout\ : std_logic;
SIGNAL \u2|re0_in[14]~13_combout\ : std_logic;
SIGNAL \u2|u2|LessThan1~1_cout\ : std_logic;
SIGNAL \u2|u2|LessThan1~3_cout\ : std_logic;
SIGNAL \u2|u2|LessThan1~5_cout\ : std_logic;
SIGNAL \u2|u2|LessThan1~7_cout\ : std_logic;
SIGNAL \u2|u2|LessThan1~9_cout\ : std_logic;
SIGNAL \u2|u2|LessThan1~11_cout\ : std_logic;
SIGNAL \u2|u2|LessThan1~13_cout\ : std_logic;
SIGNAL \u2|u2|LessThan1~15_cout\ : std_logic;
SIGNAL \u2|u2|LessThan1~17_cout\ : std_logic;
SIGNAL \u2|u2|LessThan1~19_cout\ : std_logic;
SIGNAL \u2|u2|LessThan1~21_cout\ : std_logic;
SIGNAL \u2|u2|LessThan1~23_cout\ : std_logic;
SIGNAL \u2|u2|LessThan1~25_cout\ : std_logic;
SIGNAL \u2|u2|LessThan1~27_cout\ : std_logic;
SIGNAL \u2|u2|LessThan1~28_combout\ : std_logic;
SIGNAL \u2|u2|sgn~0_combout\ : std_logic;
SIGNAL \u2|u2|sgn~q\ : std_logic;
SIGNAL \u2|re0_in[15]~15_combout\ : std_logic;
SIGNAL \cth_in[15]~0_combout\ : std_logic;
SIGNAL \u6|WideOr0~2_combout\ : std_logic;
SIGNAL \u6|WideOr0~1_combout\ : std_logic;
SIGNAL \u6|WideOr0~4_combout\ : std_logic;
SIGNAL \s_upd|u0|WideOr0~1_combout\ : std_logic;
SIGNAL \s_upd|u0|WideOr0~0_combout\ : std_logic;
SIGNAL \s_upd|u0|WideOr0~2_combout\ : std_logic;
SIGNAL \s_upd|u0|WideOr0~3_combout\ : std_logic;
SIGNAL \s_upd|u0|WideOr0~4_combout\ : std_logic;
SIGNAL \r2|Q[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \u4|u1|Add2~1_cout\ : std_logic;
SIGNAL \u4|u1|Add2~3\ : std_logic;
SIGNAL \u4|u1|Add2~5\ : std_logic;
SIGNAL \u4|u1|Add2~6_combout\ : std_logic;
SIGNAL \u4|u1|sum~22_combout\ : std_logic;
SIGNAL \fth_in[3]~12_combout\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \s_upd|u1|LessThan1~1_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan1~3_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan1~5_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan1~7_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan1~9_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan1~11_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan1~13_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan1~15_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan1~17_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan1~19_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan1~21_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan1~23_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan1~25_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan1~27_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan1~28_combout\ : std_logic;
SIGNAL \s_upd|u1|LessThan0~1_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan0~3_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan0~5_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan0~7_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan0~9_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan0~11_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan0~13_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan0~15_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan0~17_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan0~19_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan0~21_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan0~23_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan0~25_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan0~27_cout\ : std_logic;
SIGNAL \s_upd|u1|LessThan0~28_combout\ : std_logic;
SIGNAL \s_upd|u1|sgn~0_combout\ : std_logic;
SIGNAL \s_upd|u1|sgn~q\ : std_logic;
SIGNAL \r1|Q~0_combout\ : std_logic;
SIGNAL \r0|Q~16_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[8]~19_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[8]~20_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[8]~21_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[8]~22_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[13]~47_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add1~26_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~27_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~32_combout\ : std_logic;
SIGNAL \u0|r1|Q[13]~feeder_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[12]~45_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~25_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add1~24_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~33_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[10]~41_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~21_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add1~20_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~35_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[9]~39_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~19_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add1~18_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~36_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|romout[3][10]~combout\ : std_logic;
SIGNAL \u1|u0|u0|Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|_~2_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u0|u0|u1|sum[7]~28\ : std_logic;
SIGNAL \u0|u0|u1|sum[8]~30\ : std_logic;
SIGNAL \u0|u0|u1|sum[9]~31_combout\ : std_logic;
SIGNAL \u0|u0|u1|Add0~11\ : std_logic;
SIGNAL \u0|u0|u1|Add0~13\ : std_logic;
SIGNAL \u0|u0|u1|Add0~14_combout\ : std_logic;
SIGNAL \u0|u0|u1|sum[8]~29_combout\ : std_logic;
SIGNAL \u0|u0|u1|Add0~12_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[8]~37_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~17_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add1~16_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~37_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[6]~33_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add1~12_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~13_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~39_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[2]~25_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~5_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add1~4_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~43_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[1]~23_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add1~2_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~44_combout\ : std_logic;
SIGNAL \u0|u0|u1|sum[1]~15_combout\ : std_logic;
SIGNAL \u0|u2|sum[0]~16\ : std_logic;
SIGNAL \u0|u2|sum[1]~18_combout\ : std_logic;
SIGNAL \u0|u2|sum[1]~feeder_combout\ : std_logic;
SIGNAL \u0|u2|Add2~1\ : std_logic;
SIGNAL \u0|u2|Add2~3_combout\ : std_logic;
SIGNAL \u0|u2|LessThan0~1_cout\ : std_logic;
SIGNAL \u0|u2|LessThan0~3_cout\ : std_logic;
SIGNAL \u0|u2|LessThan0~5_cout\ : std_logic;
SIGNAL \u0|u2|LessThan0~7_cout\ : std_logic;
SIGNAL \u0|u2|LessThan0~9_cout\ : std_logic;
SIGNAL \u0|u2|LessThan0~11_cout\ : std_logic;
SIGNAL \u0|u2|LessThan0~13_cout\ : std_logic;
SIGNAL \u0|u2|LessThan0~15_cout\ : std_logic;
SIGNAL \u0|u2|LessThan0~17_cout\ : std_logic;
SIGNAL \u0|u2|LessThan0~19_cout\ : std_logic;
SIGNAL \u0|u2|LessThan0~21_cout\ : std_logic;
SIGNAL \u0|u2|LessThan0~23_cout\ : std_logic;
SIGNAL \u0|u2|LessThan0~25_cout\ : std_logic;
SIGNAL \u0|u2|LessThan0~27_cout\ : std_logic;
SIGNAL \u0|u2|LessThan0~28_combout\ : std_logic;
SIGNAL \u0|u2|Add1~1\ : std_logic;
SIGNAL \u0|u2|Add1~2_combout\ : std_logic;
SIGNAL \u0|u2|Add2~5_combout\ : std_logic;
SIGNAL \u0|u1|u1|sgn~2_combout\ : std_logic;
SIGNAL \u0|u1|u1|sgn~q\ : std_logic;
SIGNAL \u0|r1|Q[15]~feeder_combout\ : std_logic;
SIGNAL \u0|u2|process_0~0_combout\ : std_logic;
SIGNAL \u0|u2|sum[14]~17_combout\ : std_logic;
SIGNAL \u0|re0_in[1]~1_combout\ : std_logic;
SIGNAL \u0|r0|Q[9]~0_combout\ : std_logic;
SIGNAL \u0|u2|sum[1]~19\ : std_logic;
SIGNAL \u0|u2|sum[2]~20_combout\ : std_logic;
SIGNAL \u0|u2|sum[2]~feeder_combout\ : std_logic;
SIGNAL \u0|u2|Add2~4\ : std_logic;
SIGNAL \u0|u2|Add2~6_combout\ : std_logic;
SIGNAL \u0|u2|Add1~3\ : std_logic;
SIGNAL \u0|u2|Add1~4_combout\ : std_logic;
SIGNAL \u0|u2|Add2~8_combout\ : std_logic;
SIGNAL \u0|u0|u1|sum[2]~17_combout\ : std_logic;
SIGNAL \u0|u0|u1|Add0~0_combout\ : std_logic;
SIGNAL \u0|re0_in[2]~2_combout\ : std_logic;
SIGNAL \u0|u2|sum[2]~21\ : std_logic;
SIGNAL \u0|u2|sum[3]~23\ : std_logic;
SIGNAL \u0|u2|sum[4]~25\ : std_logic;
SIGNAL \u0|u2|sum[5]~27\ : std_logic;
SIGNAL \u0|u2|sum[6]~28_combout\ : std_logic;
SIGNAL \u0|u2|sum[6]~feeder_combout\ : std_logic;
SIGNAL \u0|u2|Add1~5\ : std_logic;
SIGNAL \u0|u2|Add1~7\ : std_logic;
SIGNAL \u0|u2|Add1~9\ : std_logic;
SIGNAL \u0|u2|Add1~11\ : std_logic;
SIGNAL \u0|u2|Add1~12_combout\ : std_logic;
SIGNAL \u0|u2|Add2~7\ : std_logic;
SIGNAL \u0|u2|Add2~10\ : std_logic;
SIGNAL \u0|u2|Add2~13\ : std_logic;
SIGNAL \u0|u2|Add2~16\ : std_logic;
SIGNAL \u0|u2|Add2~18_combout\ : std_logic;
SIGNAL \u0|u2|Add2~20_combout\ : std_logic;
SIGNAL \u0|u0|u1|sum[6]~25_combout\ : std_logic;
SIGNAL \u0|u0|u1|Add0~8_combout\ : std_logic;
SIGNAL \u0|re0_in[6]~6_combout\ : std_logic;
SIGNAL \u0|u2|sum[6]~29\ : std_logic;
SIGNAL \u0|u2|sum[7]~31\ : std_logic;
SIGNAL \u0|u2|sum[8]~32_combout\ : std_logic;
SIGNAL \u0|u2|Add2~19\ : std_logic;
SIGNAL \u0|u2|Add2~22\ : std_logic;
SIGNAL \u0|u2|Add2~24_combout\ : std_logic;
SIGNAL \u0|u2|Add1~13\ : std_logic;
SIGNAL \u0|u2|Add1~15\ : std_logic;
SIGNAL \u0|u2|Add1~16_combout\ : std_logic;
SIGNAL \u0|u2|Add2~26_combout\ : std_logic;
SIGNAL \u0|re0_in[8]~8_combout\ : std_logic;
SIGNAL \u0|u2|sum[8]~33\ : std_logic;
SIGNAL \u0|u2|sum[9]~34_combout\ : std_logic;
SIGNAL \u0|u2|Add1~17\ : std_logic;
SIGNAL \u0|u2|Add1~18_combout\ : std_logic;
SIGNAL \u0|u2|Add2~25\ : std_logic;
SIGNAL \u0|u2|Add2~27_combout\ : std_logic;
SIGNAL \u0|u2|Add2~29_combout\ : std_logic;
SIGNAL \u0|re0_in[9]~9_combout\ : std_logic;
SIGNAL \u0|u2|sum[9]~35\ : std_logic;
SIGNAL \u0|u2|sum[10]~36_combout\ : std_logic;
SIGNAL \u0|u2|sum[10]~feeder_combout\ : std_logic;
SIGNAL \u0|u2|Add2~28\ : std_logic;
SIGNAL \u0|u2|Add2~30_combout\ : std_logic;
SIGNAL \u0|u2|Add1~19\ : std_logic;
SIGNAL \u0|u2|Add1~20_combout\ : std_logic;
SIGNAL \u0|u2|Add2~32_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|_~3_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u0|u0|u1|sum[9]~32\ : std_logic;
SIGNAL \u0|u0|u1|sum[10]~33_combout\ : std_logic;
SIGNAL \u0|u0|u1|Add0~15\ : std_logic;
SIGNAL \u0|u0|u1|Add0~16_combout\ : std_logic;
SIGNAL \u0|re0_in[10]~10_combout\ : std_logic;
SIGNAL \u0|u2|sum[10]~37\ : std_logic;
SIGNAL \u0|u2|sum[11]~39\ : std_logic;
SIGNAL \u0|u2|sum[12]~40_combout\ : std_logic;
SIGNAL \u0|u2|Add2~31\ : std_logic;
SIGNAL \u0|u2|Add2~34\ : std_logic;
SIGNAL \u0|u2|Add2~36_combout\ : std_logic;
SIGNAL \u0|u2|Add1~21\ : std_logic;
SIGNAL \u0|u2|Add1~23\ : std_logic;
SIGNAL \u0|u2|Add1~24_combout\ : std_logic;
SIGNAL \u0|u2|Add2~38_combout\ : std_logic;
SIGNAL \u0|u0|u1|sum[12]~feeder_combout\ : std_logic;
SIGNAL \u0|u0|u1|Add0~17\ : std_logic;
SIGNAL \u0|u0|u1|Add0~19\ : std_logic;
SIGNAL \u0|u0|u1|Add0~20_combout\ : std_logic;
SIGNAL \u0|re0_in[12]~12_combout\ : std_logic;
SIGNAL \u0|u2|sum[12]~41\ : std_logic;
SIGNAL \u0|u2|sum[13]~42_combout\ : std_logic;
SIGNAL \u0|u2|Add2~37\ : std_logic;
SIGNAL \u0|u2|Add2~39_combout\ : std_logic;
SIGNAL \u0|u2|Add1~25\ : std_logic;
SIGNAL \u0|u2|Add1~26_combout\ : std_logic;
SIGNAL \u0|u2|Add2~44_combout\ : std_logic;
SIGNAL \u0|re0_in[13]~14_combout\ : std_logic;
SIGNAL \u0|u2|sum[13]~43\ : std_logic;
SIGNAL \u0|u2|sum[14]~44_combout\ : std_logic;
SIGNAL \u0|u2|sum[14]~feeder_combout\ : std_logic;
SIGNAL \u0|u2|Add1~27\ : std_logic;
SIGNAL \u0|u2|Add1~28_combout\ : std_logic;
SIGNAL \u0|u2|Add2~40\ : std_logic;
SIGNAL \u0|u2|Add2~41_combout\ : std_logic;
SIGNAL \u0|u2|Add2~43_combout\ : std_logic;
SIGNAL \u0|re0_in[14]~13_combout\ : std_logic;
SIGNAL \u0|u2|LessThan1~1_cout\ : std_logic;
SIGNAL \u0|u2|LessThan1~3_cout\ : std_logic;
SIGNAL \u0|u2|LessThan1~5_cout\ : std_logic;
SIGNAL \u0|u2|LessThan1~7_cout\ : std_logic;
SIGNAL \u0|u2|LessThan1~9_cout\ : std_logic;
SIGNAL \u0|u2|LessThan1~11_cout\ : std_logic;
SIGNAL \u0|u2|LessThan1~13_cout\ : std_logic;
SIGNAL \u0|u2|LessThan1~15_cout\ : std_logic;
SIGNAL \u0|u2|LessThan1~17_cout\ : std_logic;
SIGNAL \u0|u2|LessThan1~19_cout\ : std_logic;
SIGNAL \u0|u2|LessThan1~21_cout\ : std_logic;
SIGNAL \u0|u2|LessThan1~23_cout\ : std_logic;
SIGNAL \u0|u2|LessThan1~25_cout\ : std_logic;
SIGNAL \u0|u2|LessThan1~27_cout\ : std_logic;
SIGNAL \u0|u2|LessThan1~28_combout\ : std_logic;
SIGNAL \u0|u2|sgn~0_combout\ : std_logic;
SIGNAL \u0|u2|sgn~q\ : std_logic;
SIGNAL \u0|re0_in[15]~15_combout\ : std_logic;
SIGNAL \u4|u1|sum[12]~10_combout\ : std_logic;
SIGNAL \fth_in[4]~11_combout\ : std_logic;
SIGNAL \r2|Q[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \u4|u1|Add2~7\ : std_logic;
SIGNAL \u4|u1|Add2~9\ : std_logic;
SIGNAL \u4|u1|Add2~11\ : std_logic;
SIGNAL \u4|u1|Add2~13\ : std_logic;
SIGNAL \u4|u1|Add2~15\ : std_logic;
SIGNAL \u4|u1|Add2~17\ : std_logic;
SIGNAL \u4|u1|Add2~19\ : std_logic;
SIGNAL \u4|u1|Add2~21\ : std_logic;
SIGNAL \u4|u1|Add2~22_combout\ : std_logic;
SIGNAL \u4|u1|sum~14_combout\ : std_logic;
SIGNAL \fth_in[11]~4_combout\ : std_logic;
SIGNAL \r2|Q[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \u4|u1|Add2~20_combout\ : std_logic;
SIGNAL \u4|u1|sum~15_combout\ : std_logic;
SIGNAL \fth_in[10]~5_combout\ : std_logic;
SIGNAL \r2|Q[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \u4|u1|Add2~18_combout\ : std_logic;
SIGNAL \u4|u1|sum~16_combout\ : std_logic;
SIGNAL \fth_in[9]~6_combout\ : std_logic;
SIGNAL \r2|Q[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \u4|u1|Add2~16_combout\ : std_logic;
SIGNAL \u4|u1|sum~17_combout\ : std_logic;
SIGNAL \fth_in[8]~7_combout\ : std_logic;
SIGNAL \r2|Q[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \u4|u1|Add2~14_combout\ : std_logic;
SIGNAL \u4|u1|sum~18_combout\ : std_logic;
SIGNAL \fth_in[7]~8_combout\ : std_logic;
SIGNAL \r2|Q[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \u4|u1|Add2~12_combout\ : std_logic;
SIGNAL \u4|u1|sum~19_combout\ : std_logic;
SIGNAL \fth_in[6]~9_combout\ : std_logic;
SIGNAL \r2|Q[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \u4|u1|Add2~10_combout\ : std_logic;
SIGNAL \u4|u1|sum~20_combout\ : std_logic;
SIGNAL \fth_in[5]~10_combout\ : std_logic;
SIGNAL \r2|Q[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \u4|u1|LessThan0~1_combout\ : std_logic;
SIGNAL \u4|u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u4|u1|LessThan0~2_combout\ : std_logic;
SIGNAL \u4|u1|LessThan0~3_combout\ : std_logic;
SIGNAL \u4|u1|Add2~24_combout\ : std_logic;
SIGNAL \u4|u1|sum~12_combout\ : std_logic;
SIGNAL \fth_in[12]~3_combout\ : std_logic;
SIGNAL \r2|Q[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \u4|u1|Add2~23\ : std_logic;
SIGNAL \u4|u1|Add2~25\ : std_logic;
SIGNAL \u4|u1|Add2~27\ : std_logic;
SIGNAL \u4|u1|Add2~28_combout\ : std_logic;
SIGNAL \u4|u1|sum~9_combout\ : std_logic;
SIGNAL \fth_in[14]~1_combout\ : std_logic;
SIGNAL \r2|Q[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \u4|u1|sum[13]~5_combout\ : std_logic;
SIGNAL \u4|u1|Add2~26_combout\ : std_logic;
SIGNAL \u4|u1|sum~11_combout\ : std_logic;
SIGNAL \fth_in[13]~2_combout\ : std_logic;
SIGNAL \r2|Q[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \u4|u1|sum~13_combout\ : std_logic;
SIGNAL \u4|u1|Add2~4_combout\ : std_logic;
SIGNAL \u4|u1|sum~23_combout\ : std_logic;
SIGNAL \fth_in[2]~13_combout\ : std_logic;
SIGNAL \r2|Q[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \u4|u1|Add2~2_combout\ : std_logic;
SIGNAL \u4|u1|sum~24_combout\ : std_logic;
SIGNAL \fth_in[1]~14_combout\ : std_logic;
SIGNAL \r2|Q[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \fth_in[0]~15_combout\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \s_upd|u1|sum[0]~16\ : std_logic;
SIGNAL \s_upd|u1|sum[1]~19\ : std_logic;
SIGNAL \s_upd|u1|sum[2]~21\ : std_logic;
SIGNAL \s_upd|u1|sum[3]~23\ : std_logic;
SIGNAL \s_upd|u1|sum[4]~25\ : std_logic;
SIGNAL \s_upd|u1|sum[5]~27\ : std_logic;
SIGNAL \s_upd|u1|sum[6]~29\ : std_logic;
SIGNAL \s_upd|u1|sum[7]~31\ : std_logic;
SIGNAL \s_upd|u1|sum[8]~33\ : std_logic;
SIGNAL \s_upd|u1|sum[9]~35\ : std_logic;
SIGNAL \s_upd|u1|sum[10]~37\ : std_logic;
SIGNAL \s_upd|u1|sum[11]~38_combout\ : std_logic;
SIGNAL \s_upd|u1|sum[11]~feeder_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~1\ : std_logic;
SIGNAL \s_upd|u1|Add2~4\ : std_logic;
SIGNAL \s_upd|u1|Add2~7\ : std_logic;
SIGNAL \s_upd|u1|Add2~10\ : std_logic;
SIGNAL \s_upd|u1|Add2~13\ : std_logic;
SIGNAL \s_upd|u1|Add2~16\ : std_logic;
SIGNAL \s_upd|u1|Add2~19\ : std_logic;
SIGNAL \s_upd|u1|Add2~22\ : std_logic;
SIGNAL \s_upd|u1|Add2~25\ : std_logic;
SIGNAL \s_upd|u1|Add2~28\ : std_logic;
SIGNAL \s_upd|u1|Add2~31\ : std_logic;
SIGNAL \s_upd|u1|Add2~33_combout\ : std_logic;
SIGNAL \s_upd|u1|Add1~1\ : std_logic;
SIGNAL \s_upd|u1|Add1~3\ : std_logic;
SIGNAL \s_upd|u1|Add1~5\ : std_logic;
SIGNAL \s_upd|u1|Add1~7\ : std_logic;
SIGNAL \s_upd|u1|Add1~9\ : std_logic;
SIGNAL \s_upd|u1|Add1~11\ : std_logic;
SIGNAL \s_upd|u1|Add1~13\ : std_logic;
SIGNAL \s_upd|u1|Add1~15\ : std_logic;
SIGNAL \s_upd|u1|Add1~17\ : std_logic;
SIGNAL \s_upd|u1|Add1~19\ : std_logic;
SIGNAL \s_upd|u1|Add1~21\ : std_logic;
SIGNAL \s_upd|u1|Add1~22_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~35_combout\ : std_logic;
SIGNAL \s_upd|u1|process_0~0_combout\ : std_logic;
SIGNAL \s_upd|u1|sum[3]~17_combout\ : std_logic;
SIGNAL \r1|Q~13_combout\ : std_logic;
SIGNAL \r1|Q[7]~2_combout\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \s_upd|u1|sum[10]~36_combout\ : std_logic;
SIGNAL \s_upd|u1|sum[10]~feeder_combout\ : std_logic;
SIGNAL \s_upd|u1|Add1~20_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~30_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~32_combout\ : std_logic;
SIGNAL \r1|Q~12_combout\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \s_upd|u1|sum[9]~34_combout\ : std_logic;
SIGNAL \s_upd|u1|sum[9]~feeder_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~27_combout\ : std_logic;
SIGNAL \s_upd|u1|Add1~18_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~29_combout\ : std_logic;
SIGNAL \r1|Q~11_combout\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \s_upd|u1|sum[11]~39\ : std_logic;
SIGNAL \s_upd|u1|sum[12]~40_combout\ : std_logic;
SIGNAL \s_upd|u1|sum[12]~feeder_combout\ : std_logic;
SIGNAL \s_upd|u1|Add1~23\ : std_logic;
SIGNAL \s_upd|u1|Add1~24_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~34\ : std_logic;
SIGNAL \s_upd|u1|Add2~36_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~38_combout\ : std_logic;
SIGNAL \r1|Q~14_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[3][8]~combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|romout[2][15]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[1][9]~6_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|romout[0][15]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[0][9]~7_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|romout[0][13]~combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[0]~16\ : std_logic;
SIGNAL \u1|u1|u1|sum[1]~22\ : std_logic;
SIGNAL \u1|u1|u1|sum[2]~24\ : std_logic;
SIGNAL \u1|u1|u1|sum[3]~26\ : std_logic;
SIGNAL \u1|u1|u1|sum[4]~28\ : std_logic;
SIGNAL \u1|u1|u1|sum[5]~30\ : std_logic;
SIGNAL \u1|u1|u1|sum[6]~32\ : std_logic;
SIGNAL \u1|u1|u1|sum[7]~34\ : std_logic;
SIGNAL \u1|u1|u1|sum[8]~36\ : std_logic;
SIGNAL \u1|u1|u1|sum[9]~38\ : std_logic;
SIGNAL \u1|u1|u1|sum[10]~40\ : std_logic;
SIGNAL \u1|u1|u1|sum[11]~42\ : std_logic;
SIGNAL \u1|u1|u1|sum[12]~43_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~4_cout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~6\ : std_logic;
SIGNAL \u1|u1|u1|Add2~8\ : std_logic;
SIGNAL \u1|u1|u1|Add2~10\ : std_logic;
SIGNAL \u1|u1|u1|Add2~12\ : std_logic;
SIGNAL \u1|u1|u1|Add2~14\ : std_logic;
SIGNAL \u1|u1|u1|Add2~16\ : std_logic;
SIGNAL \u1|u1|u1|Add2~18\ : std_logic;
SIGNAL \u1|u1|u1|Add2~20\ : std_logic;
SIGNAL \u1|u1|u1|Add2~22\ : std_logic;
SIGNAL \u1|u1|u1|Add2~23_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add1~1\ : std_logic;
SIGNAL \u1|u1|u1|Add1~3\ : std_logic;
SIGNAL \u1|u1|u1|Add1~5\ : std_logic;
SIGNAL \u1|u1|u1|Add1~7\ : std_logic;
SIGNAL \u1|u1|u1|Add1~9\ : std_logic;
SIGNAL \u1|u1|u1|Add1~11\ : std_logic;
SIGNAL \u1|u1|u1|Add1~13\ : std_logic;
SIGNAL \u1|u1|u1|Add1~15\ : std_logic;
SIGNAL \u1|u1|u1|Add1~17\ : std_logic;
SIGNAL \u1|u1|u1|Add1~19\ : std_logic;
SIGNAL \u1|u1|u1|Add1~21\ : std_logic;
SIGNAL \u1|u1|u1|Add1~23\ : std_logic;
SIGNAL \u1|u1|u1|Add1~24_combout\ : std_logic;
SIGNAL \u1|u1|u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u1|u1|u1|LessThan0~1_combout\ : std_logic;
SIGNAL \u1|u1|u1|LessThan0~2_combout\ : std_logic;
SIGNAL \u1|u1|u1|LessThan0~3_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~31_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[14]~18_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[14]~19_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[14]~17_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[14]~20_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[11]~41_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~21_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add1~22_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~32_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[10]~39_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~19_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add1~20_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~33_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add1~14_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add2~16_combout\ : std_logic;
SIGNAL \u1|u0|u1|sum[8]~7_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add0~14_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[8]~35_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add1~16_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~15_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~35_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[7]~33_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add1~14_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~13_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~36_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add1~12_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add2~14_combout\ : std_logic;
SIGNAL \u1|u0|u1|sum[7]~6_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add0~12_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[5]~29_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~9_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add1~10_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~38_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[4]~27_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~7_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add1~8_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~39_combout\ : std_logic;
SIGNAL \u1|r1|Q[4]~feeder_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[3]~25_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~5_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add1~6_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~40_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add2~4_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add1~2_combout\ : std_logic;
SIGNAL \u1|u0|u1|sum[2]~1_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add0~2_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[2]~23_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add1~4_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~41_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[1]~21_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add1~2_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~42_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~44_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[0]~15_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~0_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add1~0_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~2_combout\ : std_logic;
SIGNAL \u1|u2|sum[0]~15_combout\ : std_logic;
SIGNAL \u1|u2|sum[0]~feeder_combout\ : std_logic;
SIGNAL \u1|u2|Add1~0_combout\ : std_logic;
SIGNAL \u1|u2|Add2~0_combout\ : std_logic;
SIGNAL \u1|u2|Add2~2_combout\ : std_logic;
SIGNAL \u1|u1|u1|sgn~0_combout\ : std_logic;
SIGNAL \u1|u1|u1|sgn~q\ : std_logic;
SIGNAL \u1|u2|process_0~0_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[12]~44\ : std_logic;
SIGNAL \u1|u1|u1|sum[13]~45_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~24\ : std_logic;
SIGNAL \u1|u1|u1|Add2~25_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add1~25\ : std_logic;
SIGNAL \u1|u1|u1|Add1~26_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~30_combout\ : std_logic;
SIGNAL \u1|u2|sum[12]~41\ : std_logic;
SIGNAL \u1|u2|sum[13]~42_combout\ : std_logic;
SIGNAL \u1|u2|sum[13]~feeder_combout\ : std_logic;
SIGNAL \u1|u2|Add1~1\ : std_logic;
SIGNAL \u1|u2|Add1~3\ : std_logic;
SIGNAL \u1|u2|Add1~5\ : std_logic;
SIGNAL \u1|u2|Add1~7\ : std_logic;
SIGNAL \u1|u2|Add1~9\ : std_logic;
SIGNAL \u1|u2|Add1~11\ : std_logic;
SIGNAL \u1|u2|Add1~13\ : std_logic;
SIGNAL \u1|u2|Add1~15\ : std_logic;
SIGNAL \u1|u2|Add1~17\ : std_logic;
SIGNAL \u1|u2|Add1~19\ : std_logic;
SIGNAL \u1|u2|Add1~21\ : std_logic;
SIGNAL \u1|u2|Add1~23\ : std_logic;
SIGNAL \u1|u2|Add1~25\ : std_logic;
SIGNAL \u1|u2|Add1~26_combout\ : std_logic;
SIGNAL \u1|u2|Add2~1\ : std_logic;
SIGNAL \u1|u2|Add2~4\ : std_logic;
SIGNAL \u1|u2|Add2~7\ : std_logic;
SIGNAL \u1|u2|Add2~10\ : std_logic;
SIGNAL \u1|u2|Add2~13\ : std_logic;
SIGNAL \u1|u2|Add2~16\ : std_logic;
SIGNAL \u1|u2|Add2~19\ : std_logic;
SIGNAL \u1|u2|Add2~22\ : std_logic;
SIGNAL \u1|u2|Add2~25\ : std_logic;
SIGNAL \u1|u2|Add2~28\ : std_logic;
SIGNAL \u1|u2|Add2~31\ : std_logic;
SIGNAL \u1|u2|Add2~34\ : std_logic;
SIGNAL \u1|u2|Add2~37\ : std_logic;
SIGNAL \u1|u2|Add2~39_combout\ : std_logic;
SIGNAL \u1|u2|Add2~44_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add1~17\ : std_logic;
SIGNAL \u1|u0|u1|Add1~19\ : std_logic;
SIGNAL \u1|u0|u1|Add1~21\ : std_logic;
SIGNAL \u1|u0|u1|Add1~23\ : std_logic;
SIGNAL \u1|u0|u1|Add1~24_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add2~19\ : std_logic;
SIGNAL \u1|u0|u1|Add2~21\ : std_logic;
SIGNAL \u1|u0|u1|Add2~23\ : std_logic;
SIGNAL \u1|u0|u1|Add2~25\ : std_logic;
SIGNAL \u1|u0|u1|Add2~26_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add1~26_combout\ : std_logic;
SIGNAL \u1|re0_in[13]~14_combout\ : std_logic;
SIGNAL \u1|r0|Q[7]~0_combout\ : std_logic;
SIGNAL \u1|u2|sum[13]~43\ : std_logic;
SIGNAL \u1|u2|sum[14]~44_combout\ : std_logic;
SIGNAL \u1|u2|sum[14]~feeder_combout\ : std_logic;
SIGNAL \u1|u2|Add1~27\ : std_logic;
SIGNAL \u1|u2|Add1~28_combout\ : std_logic;
SIGNAL \u1|u2|Add2~40\ : std_logic;
SIGNAL \u1|u2|Add2~41_combout\ : std_logic;
SIGNAL \u1|u2|Add2~43_combout\ : std_logic;
SIGNAL \u1|re0_in[14]~13_combout\ : std_logic;
SIGNAL \u1|u2|LessThan1~1_cout\ : std_logic;
SIGNAL \u1|u2|LessThan1~3_cout\ : std_logic;
SIGNAL \u1|u2|LessThan1~5_cout\ : std_logic;
SIGNAL \u1|u2|LessThan1~7_cout\ : std_logic;
SIGNAL \u1|u2|LessThan1~9_cout\ : std_logic;
SIGNAL \u1|u2|LessThan1~11_cout\ : std_logic;
SIGNAL \u1|u2|LessThan1~13_cout\ : std_logic;
SIGNAL \u1|u2|LessThan1~15_cout\ : std_logic;
SIGNAL \u1|u2|LessThan1~17_cout\ : std_logic;
SIGNAL \u1|u2|LessThan1~19_cout\ : std_logic;
SIGNAL \u1|u2|LessThan1~21_cout\ : std_logic;
SIGNAL \u1|u2|LessThan1~23_cout\ : std_logic;
SIGNAL \u1|u2|LessThan1~25_cout\ : std_logic;
SIGNAL \u1|u2|LessThan1~27_cout\ : std_logic;
SIGNAL \u1|u2|LessThan1~28_combout\ : std_logic;
SIGNAL \u1|u2|sum[2]~17_combout\ : std_logic;
SIGNAL \u1|re0_in[0]~0_combout\ : std_logic;
SIGNAL \u1|u2|sum[0]~16\ : std_logic;
SIGNAL \u1|u2|sum[1]~18_combout\ : std_logic;
SIGNAL \u1|u2|sum[1]~feeder_combout\ : std_logic;
SIGNAL \u1|u2|Add2~3_combout\ : std_logic;
SIGNAL \u1|u2|Add1~2_combout\ : std_logic;
SIGNAL \u1|u2|Add2~5_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add1~0_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add2~2_combout\ : std_logic;
SIGNAL \u1|u0|u1|sum[1]~0_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add0~0_combout\ : std_logic;
SIGNAL \u1|re0_in[1]~1_combout\ : std_logic;
SIGNAL \u1|u2|sum[1]~19\ : std_logic;
SIGNAL \u1|u2|sum[2]~20_combout\ : std_logic;
SIGNAL \u1|u2|sum[2]~feeder_combout\ : std_logic;
SIGNAL \u1|u2|Add2~6_combout\ : std_logic;
SIGNAL \u1|u2|Add1~4_combout\ : std_logic;
SIGNAL \u1|u2|Add2~8_combout\ : std_logic;
SIGNAL \u1|re0_in[2]~2_combout\ : std_logic;
SIGNAL \u1|u2|sum[2]~21\ : std_logic;
SIGNAL \u1|u2|sum[3]~22_combout\ : std_logic;
SIGNAL \u1|u2|sum[3]~feeder_combout\ : std_logic;
SIGNAL \u1|u2|Add1~6_combout\ : std_logic;
SIGNAL \u1|u2|Add2~9_combout\ : std_logic;
SIGNAL \u1|u2|Add2~11_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add1~4_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add2~6_combout\ : std_logic;
SIGNAL \u1|u0|u1|sum[3]~2_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add0~4_combout\ : std_logic;
SIGNAL \u1|re0_in[3]~3_combout\ : std_logic;
SIGNAL \u1|u2|sum[3]~23\ : std_logic;
SIGNAL \u1|u2|sum[4]~24_combout\ : std_logic;
SIGNAL \u1|u2|sum[4]~feeder_combout\ : std_logic;
SIGNAL \u1|u2|Add2~12_combout\ : std_logic;
SIGNAL \u1|u2|Add1~8_combout\ : std_logic;
SIGNAL \u1|u2|Add2~14_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add2~8_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add1~6_combout\ : std_logic;
SIGNAL \u1|u0|u1|sum[4]~3_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add0~6_combout\ : std_logic;
SIGNAL \u1|re0_in[4]~4_combout\ : std_logic;
SIGNAL \u1|u2|sum[4]~25\ : std_logic;
SIGNAL \u1|u2|sum[5]~26_combout\ : std_logic;
SIGNAL \u1|u2|sum[5]~feeder_combout\ : std_logic;
SIGNAL \u1|u2|Add1~10_combout\ : std_logic;
SIGNAL \u1|u2|Add2~15_combout\ : std_logic;
SIGNAL \u1|u2|Add2~17_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add1~8_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add2~10_combout\ : std_logic;
SIGNAL \u1|u0|u1|sum[5]~4_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add0~8_combout\ : std_logic;
SIGNAL \u1|re0_in[5]~5_combout\ : std_logic;
SIGNAL \u1|u2|sum[5]~27\ : std_logic;
SIGNAL \u1|u2|sum[6]~29\ : std_logic;
SIGNAL \u1|u2|sum[7]~30_combout\ : std_logic;
SIGNAL \u1|u2|sum[7]~feeder_combout\ : std_logic;
SIGNAL \u1|u2|Add2~21_combout\ : std_logic;
SIGNAL \u1|u2|Add1~14_combout\ : std_logic;
SIGNAL \u1|u2|Add2~23_combout\ : std_logic;
SIGNAL \u1|re0_in[7]~7_combout\ : std_logic;
SIGNAL \u1|u2|sum[7]~31\ : std_logic;
SIGNAL \u1|u2|sum[8]~32_combout\ : std_logic;
SIGNAL \u1|u2|sum[8]~feeder_combout\ : std_logic;
SIGNAL \u1|u2|Add2~24_combout\ : std_logic;
SIGNAL \u1|u2|Add1~16_combout\ : std_logic;
SIGNAL \u1|u2|Add2~26_combout\ : std_logic;
SIGNAL \u1|re0_in[8]~8_combout\ : std_logic;
SIGNAL \u1|u2|sum[8]~33\ : std_logic;
SIGNAL \u1|u2|sum[9]~35\ : std_logic;
SIGNAL \u1|u2|sum[10]~36_combout\ : std_logic;
SIGNAL \u1|u2|sum[10]~feeder_combout\ : std_logic;
SIGNAL \u1|u2|Add2~30_combout\ : std_logic;
SIGNAL \u1|u2|Add1~20_combout\ : std_logic;
SIGNAL \u1|u2|Add2~32_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add1~18_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add2~20_combout\ : std_logic;
SIGNAL \u1|u0|u1|sum[10]~9_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add0~17\ : std_logic;
SIGNAL \u1|u0|u1|Add0~18_combout\ : std_logic;
SIGNAL \u1|re0_in[10]~10_combout\ : std_logic;
SIGNAL \u1|u2|sum[10]~37\ : std_logic;
SIGNAL \u1|u2|sum[11]~38_combout\ : std_logic;
SIGNAL \u1|u2|sum[11]~feeder_combout\ : std_logic;
SIGNAL \u1|u2|Add2~33_combout\ : std_logic;
SIGNAL \u1|u2|Add1~22_combout\ : std_logic;
SIGNAL \u1|u2|Add2~35_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add1~20_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add2~22_combout\ : std_logic;
SIGNAL \u1|u0|u1|sum[11]~10_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add0~19\ : std_logic;
SIGNAL \u1|u0|u1|Add0~20_combout\ : std_logic;
SIGNAL \u1|re0_in[11]~11_combout\ : std_logic;
SIGNAL \u1|u2|sum[11]~39\ : std_logic;
SIGNAL \u1|u2|sum[12]~40_combout\ : std_logic;
SIGNAL \u1|u2|sum[12]~feeder_combout\ : std_logic;
SIGNAL \u1|u2|Add1~24_combout\ : std_logic;
SIGNAL \u1|u2|Add2~36_combout\ : std_logic;
SIGNAL \u1|u2|Add2~38_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add2~24_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add1~22_combout\ : std_logic;
SIGNAL \u1|u0|u1|sum[12]~11_combout\ : std_logic;
SIGNAL \u1|u0|u1|Add0~21\ : std_logic;
SIGNAL \u1|u0|u1|Add0~22_combout\ : std_logic;
SIGNAL \u1|re0_in[12]~12_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|_~5_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|_~4_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|_~6_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[0][15]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[0][14]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[1][9]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[1][10]~5_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[0][9]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[0][8]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[0][10]~6_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[0]~16\ : std_logic;
SIGNAL \u3|u1|u1|sum[1]~18\ : std_logic;
SIGNAL \u3|u1|u1|sum[2]~20\ : std_logic;
SIGNAL \u3|u1|u1|sum[3]~22\ : std_logic;
SIGNAL \u3|u1|u1|sum[4]~24\ : std_logic;
SIGNAL \u3|u1|u1|sum[5]~26\ : std_logic;
SIGNAL \u3|u1|u1|sum[6]~28\ : std_logic;
SIGNAL \u3|u1|u1|sum[7]~30\ : std_logic;
SIGNAL \u3|u1|u1|sum[8]~32\ : std_logic;
SIGNAL \u3|u1|u1|sum[9]~34\ : std_logic;
SIGNAL \u3|u1|u1|sum[10]~36\ : std_logic;
SIGNAL \u3|u1|u1|sum[11]~38\ : std_logic;
SIGNAL \u3|u1|u1|sum[12]~39_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add1~1\ : std_logic;
SIGNAL \u3|u1|u1|Add1~3\ : std_logic;
SIGNAL \u3|u1|u1|Add1~5\ : std_logic;
SIGNAL \u3|u1|u1|Add1~7\ : std_logic;
SIGNAL \u3|u1|u1|Add1~9\ : std_logic;
SIGNAL \u3|u1|u1|Add1~11\ : std_logic;
SIGNAL \u3|u1|u1|Add1~13\ : std_logic;
SIGNAL \u3|u1|u1|Add1~15\ : std_logic;
SIGNAL \u3|u1|u1|Add1~17\ : std_logic;
SIGNAL \u3|u1|u1|Add1~19\ : std_logic;
SIGNAL \u3|u1|u1|Add1~21\ : std_logic;
SIGNAL \u3|u1|u1|Add1~23\ : std_logic;
SIGNAL \u3|u1|u1|Add1~24_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u3|u1|u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u3|u1|u1|LessThan0~1_combout\ : std_logic;
SIGNAL \u3|u1|u1|LessThan0~2_combout\ : std_logic;
SIGNAL \u3|u1|u1|LessThan0~3_combout\ : std_logic;
SIGNAL \u3|u1|u1|LessThan0~4_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~1_cout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~3\ : std_logic;
SIGNAL \u3|u1|u1|Add2~5\ : std_logic;
SIGNAL \u3|u1|u1|Add2~7\ : std_logic;
SIGNAL \u3|u1|u1|Add2~9\ : std_logic;
SIGNAL \u3|u1|u1|Add2~11\ : std_logic;
SIGNAL \u3|u1|u1|Add2~13\ : std_logic;
SIGNAL \u3|u1|u1|Add2~15\ : std_logic;
SIGNAL \u3|u1|u1|Add2~17\ : std_logic;
SIGNAL \u3|u1|u1|Add2~19\ : std_logic;
SIGNAL \u3|u1|u1|Add2~21\ : std_logic;
SIGNAL \u3|u1|u1|Add2~22_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~30_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[7]~47_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[7]~48_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[7]~46_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[7]~45_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[7]~49_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[11]~37_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~20_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add1~22_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~31_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[9]~33_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~16_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add1~18_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~33_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[8]~31_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add1~16_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~14_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~34_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[7]~29_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add1~14_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~12_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~35_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[6]~27_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add1~12_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~10_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~36_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[5]~25_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~8_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add1~10_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~37_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[4]~23_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add1~8_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~6_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~38_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[1][9]~combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[1][8]~0_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[1][7]~1_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[1][6]~combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[0][9]~combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[1][5]~2_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[1][9]~3_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[0][8]~combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[0][7]~4_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[0][6]~combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[0][5]~5_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[0][4]~combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[3][5]~9_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[2][9]~10_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[3][4]~combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[2][8]~8_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[2][7]~7_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[2][6]~combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[2][5]~6_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[2][4]~combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u3|u0|u1|sum[0]~15\ : std_logic;
SIGNAL \u3|u0|u1|sum[1]~17\ : std_logic;
SIGNAL \u3|u0|u1|sum[2]~19\ : std_logic;
SIGNAL \u3|u0|u1|sum[3]~21\ : std_logic;
SIGNAL \u3|u0|u1|sum[4]~22_combout\ : std_logic;
SIGNAL \u3|u0|u1|Add0~1\ : std_logic;
SIGNAL \u3|u0|u1|Add0~3\ : std_logic;
SIGNAL \u3|u0|u1|Add0~4_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[3]~21_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add1~6_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~4_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~39_combout\ : std_logic;
SIGNAL \u3|u0|u1|sum[3]~20_combout\ : std_logic;
SIGNAL \u3|u0|u1|Add0~2_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[2]~19_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~2_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add1~4_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~40_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[0]~15_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~42_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add1~0_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~44_combout\ : std_logic;
SIGNAL \u3|r1|Q[0]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|sum[0]~15_combout\ : std_logic;
SIGNAL \u3|u2|sum[0]~feeder_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[12]~40\ : std_logic;
SIGNAL \u3|u1|u1|sum[13]~41_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~23\ : std_logic;
SIGNAL \u3|u1|u1|Add2~24_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add1~25\ : std_logic;
SIGNAL \u3|u1|u1|Add1~26_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~29_combout\ : std_logic;
SIGNAL \u3|u2|sum[12]~41\ : std_logic;
SIGNAL \u3|u2|sum[13]~42_combout\ : std_logic;
SIGNAL \u3|u2|sum[13]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|Add2~1\ : std_logic;
SIGNAL \u3|u2|Add2~4\ : std_logic;
SIGNAL \u3|u2|Add2~7\ : std_logic;
SIGNAL \u3|u2|Add2~10\ : std_logic;
SIGNAL \u3|u2|Add2~13\ : std_logic;
SIGNAL \u3|u2|Add2~16\ : std_logic;
SIGNAL \u3|u2|Add2~19\ : std_logic;
SIGNAL \u3|u2|Add2~22\ : std_logic;
SIGNAL \u3|u2|Add2~25\ : std_logic;
SIGNAL \u3|u2|Add2~28\ : std_logic;
SIGNAL \u3|u2|Add2~31\ : std_logic;
SIGNAL \u3|u2|Add2~34\ : std_logic;
SIGNAL \u3|u2|Add2~37\ : std_logic;
SIGNAL \u3|u2|Add2~39_combout\ : std_logic;
SIGNAL \u3|u2|Add1~1\ : std_logic;
SIGNAL \u3|u2|Add1~3\ : std_logic;
SIGNAL \u3|u2|Add1~5\ : std_logic;
SIGNAL \u3|u2|Add1~7\ : std_logic;
SIGNAL \u3|u2|Add1~9\ : std_logic;
SIGNAL \u3|u2|Add1~11\ : std_logic;
SIGNAL \u3|u2|Add1~13\ : std_logic;
SIGNAL \u3|u2|Add1~15\ : std_logic;
SIGNAL \u3|u2|Add1~17\ : std_logic;
SIGNAL \u3|u2|Add1~19\ : std_logic;
SIGNAL \u3|u2|Add1~21\ : std_logic;
SIGNAL \u3|u2|Add1~23\ : std_logic;
SIGNAL \u3|u2|Add1~25\ : std_logic;
SIGNAL \u3|u2|Add1~26_combout\ : std_logic;
SIGNAL \u3|u2|Add2~44_combout\ : std_logic;
SIGNAL \u3|u1|u1|sgn~0_combout\ : std_logic;
SIGNAL \u3|u1|u1|sgn~q\ : std_logic;
SIGNAL \u3|r1|Q[15]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|process_0~0_combout\ : std_logic;
SIGNAL \u3|u2|sum[4]~17_combout\ : std_logic;
SIGNAL \u3|u0|u1|sum[13]~feeder_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[3][9]~combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[3][8]~combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u3|u0|u1|Add0~5\ : std_logic;
SIGNAL \u3|u0|u1|Add0~7\ : std_logic;
SIGNAL \u3|u0|u1|Add0~9\ : std_logic;
SIGNAL \u3|u0|u1|Add0~11\ : std_logic;
SIGNAL \u3|u0|u1|Add0~13\ : std_logic;
SIGNAL \u3|u0|u1|Add0~15\ : std_logic;
SIGNAL \u3|u0|u1|Add0~17\ : std_logic;
SIGNAL \u3|u0|u1|Add0~19\ : std_logic;
SIGNAL \u3|u0|u1|Add0~21\ : std_logic;
SIGNAL \u3|u0|u1|Add0~22_combout\ : std_logic;
SIGNAL \u3|re0_in[13]~15_combout\ : std_logic;
SIGNAL \u3|r0|Q[5]~0_combout\ : std_logic;
SIGNAL \u3|u2|LessThan0~1_cout\ : std_logic;
SIGNAL \u3|u2|LessThan0~3_cout\ : std_logic;
SIGNAL \u3|u2|LessThan0~5_cout\ : std_logic;
SIGNAL \u3|u2|LessThan0~7_cout\ : std_logic;
SIGNAL \u3|u2|LessThan0~9_cout\ : std_logic;
SIGNAL \u3|u2|LessThan0~11_cout\ : std_logic;
SIGNAL \u3|u2|LessThan0~13_cout\ : std_logic;
SIGNAL \u3|u2|LessThan0~15_cout\ : std_logic;
SIGNAL \u3|u2|LessThan0~17_cout\ : std_logic;
SIGNAL \u3|u2|LessThan0~19_cout\ : std_logic;
SIGNAL \u3|u2|LessThan0~21_cout\ : std_logic;
SIGNAL \u3|u2|LessThan0~23_cout\ : std_logic;
SIGNAL \u3|u2|LessThan0~25_cout\ : std_logic;
SIGNAL \u3|u2|LessThan0~27_cout\ : std_logic;
SIGNAL \u3|u2|LessThan0~28_combout\ : std_logic;
SIGNAL \u3|u2|Add2~0_combout\ : std_logic;
SIGNAL \u3|u2|Add1~0_combout\ : std_logic;
SIGNAL \u3|u2|Add2~2_combout\ : std_logic;
SIGNAL \u3|u0|u1|sum[0]~14_combout\ : std_logic;
SIGNAL \u3|re0_in[0]~1_combout\ : std_logic;
SIGNAL \u3|u2|sum[0]~16\ : std_logic;
SIGNAL \u3|u2|sum[1]~19\ : std_logic;
SIGNAL \u3|u2|sum[2]~20_combout\ : std_logic;
SIGNAL \u3|u2|sum[2]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|Add2~6_combout\ : std_logic;
SIGNAL \u3|u2|Add1~4_combout\ : std_logic;
SIGNAL \u3|u2|Add2~8_combout\ : std_logic;
SIGNAL \u3|u0|u1|sum[2]~18_combout\ : std_logic;
SIGNAL \u3|u0|u1|Add0~0_combout\ : std_logic;
SIGNAL \u3|re0_in[2]~3_combout\ : std_logic;
SIGNAL \u3|u2|sum[2]~21\ : std_logic;
SIGNAL \u3|u2|sum[3]~22_combout\ : std_logic;
SIGNAL \u3|u2|sum[3]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|Add2~9_combout\ : std_logic;
SIGNAL \u3|u2|Add1~6_combout\ : std_logic;
SIGNAL \u3|u2|Add2~11_combout\ : std_logic;
SIGNAL \u3|re0_in[3]~4_combout\ : std_logic;
SIGNAL \u3|u2|sum[3]~23\ : std_logic;
SIGNAL \u3|u2|sum[4]~24_combout\ : std_logic;
SIGNAL \u3|u2|sum[4]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|Add1~8_combout\ : std_logic;
SIGNAL \u3|u2|Add2~12_combout\ : std_logic;
SIGNAL \u3|u2|Add2~14_combout\ : std_logic;
SIGNAL \u3|re0_in[4]~5_combout\ : std_logic;
SIGNAL \u3|u2|sum[4]~25\ : std_logic;
SIGNAL \u3|u2|sum[5]~26_combout\ : std_logic;
SIGNAL \u3|u2|sum[5]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|Add1~10_combout\ : std_logic;
SIGNAL \u3|u2|Add2~15_combout\ : std_logic;
SIGNAL \u3|u2|Add2~17_combout\ : std_logic;
SIGNAL \u3|u0|u1|sum[4]~23\ : std_logic;
SIGNAL \u3|u0|u1|sum[5]~24_combout\ : std_logic;
SIGNAL \u3|u0|u1|Add0~6_combout\ : std_logic;
SIGNAL \u3|re0_in[5]~6_combout\ : std_logic;
SIGNAL \u3|u2|sum[5]~27\ : std_logic;
SIGNAL \u3|u2|sum[6]~28_combout\ : std_logic;
SIGNAL \u3|u2|sum[6]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|Add1~12_combout\ : std_logic;
SIGNAL \u3|u2|Add2~18_combout\ : std_logic;
SIGNAL \u3|u2|Add2~20_combout\ : std_logic;
SIGNAL \u3|u0|u1|sum[5]~25\ : std_logic;
SIGNAL \u3|u0|u1|sum[6]~26_combout\ : std_logic;
SIGNAL \u3|u0|u1|Add0~8_combout\ : std_logic;
SIGNAL \u3|re0_in[6]~7_combout\ : std_logic;
SIGNAL \u3|u2|sum[6]~29\ : std_logic;
SIGNAL \u3|u2|sum[7]~30_combout\ : std_logic;
SIGNAL \u3|u2|sum[7]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|Add2~21_combout\ : std_logic;
SIGNAL \u3|u2|Add1~14_combout\ : std_logic;
SIGNAL \u3|u2|Add2~23_combout\ : std_logic;
SIGNAL \u3|u0|u1|sum[6]~27\ : std_logic;
SIGNAL \u3|u0|u1|sum[7]~28_combout\ : std_logic;
SIGNAL \u3|u0|u1|Add0~10_combout\ : std_logic;
SIGNAL \u3|re0_in[7]~8_combout\ : std_logic;
SIGNAL \u3|u2|sum[7]~31\ : std_logic;
SIGNAL \u3|u2|sum[8]~32_combout\ : std_logic;
SIGNAL \u3|u2|sum[8]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|Add2~24_combout\ : std_logic;
SIGNAL \u3|u2|Add1~16_combout\ : std_logic;
SIGNAL \u3|u2|Add2~26_combout\ : std_logic;
SIGNAL \u3|u0|u1|sum[7]~29\ : std_logic;
SIGNAL \u3|u0|u1|sum[8]~30_combout\ : std_logic;
SIGNAL \u3|u0|u1|Add0~12_combout\ : std_logic;
SIGNAL \u3|re0_in[8]~9_combout\ : std_logic;
SIGNAL \u3|u2|sum[8]~33\ : std_logic;
SIGNAL \u3|u2|sum[9]~34_combout\ : std_logic;
SIGNAL \u3|u2|sum[9]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|Add1~18_combout\ : std_logic;
SIGNAL \u3|u2|Add2~27_combout\ : std_logic;
SIGNAL \u3|u2|Add2~29_combout\ : std_logic;
SIGNAL \u3|u0|u1|sum[8]~31\ : std_logic;
SIGNAL \u3|u0|u1|sum[9]~32_combout\ : std_logic;
SIGNAL \u3|u0|u1|Add0~14_combout\ : std_logic;
SIGNAL \u3|re0_in[9]~10_combout\ : std_logic;
SIGNAL \u3|u2|sum[9]~35\ : std_logic;
SIGNAL \u3|u2|sum[10]~37\ : std_logic;
SIGNAL \u3|u2|sum[11]~38_combout\ : std_logic;
SIGNAL \u3|u2|sum[11]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|Add2~33_combout\ : std_logic;
SIGNAL \u3|u2|Add1~22_combout\ : std_logic;
SIGNAL \u3|u2|Add2~35_combout\ : std_logic;
SIGNAL \u3|u0|u1|sum[9]~33\ : std_logic;
SIGNAL \u3|u0|u1|sum[10]~35\ : std_logic;
SIGNAL \u3|u0|u1|sum[11]~36_combout\ : std_logic;
SIGNAL \u3|u0|u1|Add0~18_combout\ : std_logic;
SIGNAL \u3|re0_in[11]~12_combout\ : std_logic;
SIGNAL \u3|u2|sum[11]~39\ : std_logic;
SIGNAL \u3|u2|sum[12]~40_combout\ : std_logic;
SIGNAL \u3|u2|sum[12]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|Add2~36_combout\ : std_logic;
SIGNAL \u3|u2|Add1~24_combout\ : std_logic;
SIGNAL \u3|u2|Add2~38_combout\ : std_logic;
SIGNAL \u3|u0|u1|sum[11]~37\ : std_logic;
SIGNAL \u3|u0|u1|sum[12]~38_combout\ : std_logic;
SIGNAL \u3|u0|u1|Add0~20_combout\ : std_logic;
SIGNAL \u3|re0_in[12]~13_combout\ : std_logic;
SIGNAL \lut_ad~27_combout\ : std_logic;
SIGNAL \lut_ad~28_combout\ : std_logic;
SIGNAL \Selector10~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[12]~4_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[12]~5_combout\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \r0|Q~6_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[0][11]~10_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[11]~43_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~23_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add1~22_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~34_combout\ : std_logic;
SIGNAL \u0|u2|sum[11]~38_combout\ : std_logic;
SIGNAL \u0|u2|sum[11]~feeder_combout\ : std_logic;
SIGNAL \u0|u2|Add2~33_combout\ : std_logic;
SIGNAL \u0|u2|Add1~22_combout\ : std_logic;
SIGNAL \u0|u2|Add2~35_combout\ : std_logic;
SIGNAL \u0|u0|u1|sum[10]~34\ : std_logic;
SIGNAL \u0|u0|u1|sum[11]~35_combout\ : std_logic;
SIGNAL \u0|u0|u1|Add0~18_combout\ : std_logic;
SIGNAL \u0|re0_in[11]~11_combout\ : std_logic;
SIGNAL \lut_ad~25_combout\ : std_logic;
SIGNAL \lut_ad~26_combout\ : std_logic;
SIGNAL \Selector11~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[10]~8_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[10]~9_combout\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \r0|Q~5_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|_~8_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[10]~35_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add1~20_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~18_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~32_combout\ : std_logic;
SIGNAL \u3|u2|sum[10]~36_combout\ : std_logic;
SIGNAL \u3|u2|sum[10]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|Add2~30_combout\ : std_logic;
SIGNAL \u3|u2|Add1~20_combout\ : std_logic;
SIGNAL \u3|u2|Add2~32_combout\ : std_logic;
SIGNAL \u3|u0|u1|sum[10]~34_combout\ : std_logic;
SIGNAL \u3|u0|u1|Add0~16_combout\ : std_logic;
SIGNAL \u3|re0_in[10]~11_combout\ : std_logic;
SIGNAL \lut_ad~23_combout\ : std_logic;
SIGNAL \lut_ad~24_combout\ : std_logic;
SIGNAL \Selector12~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \r0|Q~13_combout\ : std_logic;
SIGNAL \r0|Q[11]~feeder_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[9]~37_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~17_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add1~18_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~34_combout\ : std_logic;
SIGNAL \u1|u2|sum[9]~34_combout\ : std_logic;
SIGNAL \u1|u2|sum[9]~feeder_combout\ : std_logic;
SIGNAL \u1|u2|Add2~27_combout\ : std_logic;
SIGNAL \u1|u2|Add1~18_combout\ : std_logic;
SIGNAL \u1|u2|Add2~29_combout\ : std_logic;
SIGNAL \u1|re0_in[9]~9_combout\ : std_logic;
SIGNAL \lut_ad~21_combout\ : std_logic;
SIGNAL \lut_ad~22_combout\ : std_logic;
SIGNAL \Selector13~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\ : std_logic;
SIGNAL \u5|u1|sum[12]~4\ : std_logic;
SIGNAL \u5|u1|sum[13]~6\ : std_logic;
SIGNAL \u5|u1|sum[14]~22_combout\ : std_logic;
SIGNAL \u5|u1|Add2~1_cout\ : std_logic;
SIGNAL \u5|u1|Add2~3\ : std_logic;
SIGNAL \u5|u1|Add2~5\ : std_logic;
SIGNAL \u5|u1|Add2~7\ : std_logic;
SIGNAL \u5|u1|Add2~9\ : std_logic;
SIGNAL \u5|u1|Add2~11\ : std_logic;
SIGNAL \u5|u1|Add2~13\ : std_logic;
SIGNAL \u5|u1|Add2~15\ : std_logic;
SIGNAL \u5|u1|Add2~17\ : std_logic;
SIGNAL \u5|u1|Add2~19\ : std_logic;
SIGNAL \u5|u1|Add2~21\ : std_logic;
SIGNAL \u5|u1|Add2~23\ : std_logic;
SIGNAL \u5|u1|Add2~25\ : std_logic;
SIGNAL \u5|u1|Add2~27\ : std_logic;
SIGNAL \u5|u1|Add2~28_combout\ : std_logic;
SIGNAL \u5|u1|sum~24_combout\ : std_logic;
SIGNAL \u5|u1|sum[14]~8_combout\ : std_logic;
SIGNAL \ith_in[14]~15_combout\ : std_logic;
SIGNAL \comb~2_combout\ : std_logic;
SIGNAL \u5|u1|sum[13]~5_combout\ : std_logic;
SIGNAL \u5|u1|Add2~26_combout\ : std_logic;
SIGNAL \u5|u1|sum~7_combout\ : std_logic;
SIGNAL \ith_in[13]~1_combout\ : std_logic;
SIGNAL \u5|u1|sum[12]~3_combout\ : std_logic;
SIGNAL \u5|u1|Add2~24_combout\ : std_logic;
SIGNAL \u5|u1|sum~10_combout\ : std_logic;
SIGNAL \ith_in[12]~3_combout\ : std_logic;
SIGNAL \u5|u1|Add2~22_combout\ : std_logic;
SIGNAL \u5|u1|sum~11_combout\ : std_logic;
SIGNAL \u5|u1|sum[2]~9_combout\ : std_logic;
SIGNAL \ith_in[11]~4_combout\ : std_logic;
SIGNAL \u5|u1|Add2~20_combout\ : std_logic;
SIGNAL \u5|u1|sum~12_combout\ : std_logic;
SIGNAL \ith_in[10]~5_combout\ : std_logic;
SIGNAL \u5|u1|Add2~18_combout\ : std_logic;
SIGNAL \u5|u1|sum~13_combout\ : std_logic;
SIGNAL \ith_in[9]~6_combout\ : std_logic;
SIGNAL \u5|u1|Add2~16_combout\ : std_logic;
SIGNAL \u5|u1|sum~14_combout\ : std_logic;
SIGNAL \ith_in[8]~7_combout\ : std_logic;
SIGNAL \u5|u1|Add2~14_combout\ : std_logic;
SIGNAL \u5|u1|sum~15_combout\ : std_logic;
SIGNAL \ith_in[7]~8_combout\ : std_logic;
SIGNAL \u5|u1|Add2~12_combout\ : std_logic;
SIGNAL \u5|u1|sum~16_combout\ : std_logic;
SIGNAL \ith_in[6]~9_combout\ : std_logic;
SIGNAL \u5|u1|Add2~10_combout\ : std_logic;
SIGNAL \u5|u1|sum~17_combout\ : std_logic;
SIGNAL \ith_in[5]~10_combout\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \s_upd|u1|sum[7]~30_combout\ : std_logic;
SIGNAL \s_upd|u1|sum[7]~feeder_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~21_combout\ : std_logic;
SIGNAL \s_upd|u1|Add1~14_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~23_combout\ : std_logic;
SIGNAL \r1|Q~9_combout\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \s_upd|u1|sum[6]~28_combout\ : std_logic;
SIGNAL \s_upd|u1|sum[6]~feeder_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~18_combout\ : std_logic;
SIGNAL \s_upd|u1|Add1~12_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~20_combout\ : std_logic;
SIGNAL \r1|Q~8_combout\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \s_upd|u1|sum[5]~26_combout\ : std_logic;
SIGNAL \s_upd|u1|sum[5]~feeder_combout\ : std_logic;
SIGNAL \s_upd|u1|Add1~10_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~15_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~17_combout\ : std_logic;
SIGNAL \r1|Q~7_combout\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \s_upd|u1|sum[4]~24_combout\ : std_logic;
SIGNAL \s_upd|u1|sum[4]~feeder_combout\ : std_logic;
SIGNAL \s_upd|u1|Add1~8_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~12_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~14_combout\ : std_logic;
SIGNAL \r1|Q~6_combout\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \s_upd|u1|sum[8]~32_combout\ : std_logic;
SIGNAL \s_upd|u1|sum[8]~feeder_combout\ : std_logic;
SIGNAL \s_upd|u1|Add1~16_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~24_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~26_combout\ : std_logic;
SIGNAL \r1|Q~10_combout\ : std_logic;
SIGNAL \lut_ad~19_combout\ : std_logic;
SIGNAL \lut_ad~20_combout\ : std_logic;
SIGNAL \Selector14~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \r0|Q~14_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[7]~35_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~15_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add1~14_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~38_combout\ : std_logic;
SIGNAL \u0|u2|sum[7]~30_combout\ : std_logic;
SIGNAL \u0|u2|sum[7]~feeder_combout\ : std_logic;
SIGNAL \u0|u2|Add2~21_combout\ : std_logic;
SIGNAL \u0|u2|Add1~14_combout\ : std_logic;
SIGNAL \u0|u2|Add2~23_combout\ : std_logic;
SIGNAL \u0|re0_in[7]~7_combout\ : std_logic;
SIGNAL \lut_ad~17_combout\ : std_logic;
SIGNAL \lut_ad~18_combout\ : std_logic;
SIGNAL \Selector15~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[4]~20_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[4]~21_combout\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \r0|Q~9_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[13]~46\ : std_logic;
SIGNAL \u1|u1|u1|sum[14]~47_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~26\ : std_logic;
SIGNAL \u1|u1|u1|Add2~27_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add1~27\ : std_logic;
SIGNAL \u1|u1|u1|Add1~28_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~29_combout\ : std_logic;
SIGNAL \u1|u2|LessThan0~1_cout\ : std_logic;
SIGNAL \u1|u2|LessThan0~3_cout\ : std_logic;
SIGNAL \u1|u2|LessThan0~5_cout\ : std_logic;
SIGNAL \u1|u2|LessThan0~7_cout\ : std_logic;
SIGNAL \u1|u2|LessThan0~9_cout\ : std_logic;
SIGNAL \u1|u2|LessThan0~11_cout\ : std_logic;
SIGNAL \u1|u2|LessThan0~13_cout\ : std_logic;
SIGNAL \u1|u2|LessThan0~15_cout\ : std_logic;
SIGNAL \u1|u2|LessThan0~17_cout\ : std_logic;
SIGNAL \u1|u2|LessThan0~19_cout\ : std_logic;
SIGNAL \u1|u2|LessThan0~21_cout\ : std_logic;
SIGNAL \u1|u2|LessThan0~23_cout\ : std_logic;
SIGNAL \u1|u2|LessThan0~25_cout\ : std_logic;
SIGNAL \u1|u2|LessThan0~27_cout\ : std_logic;
SIGNAL \u1|u2|LessThan0~28_combout\ : std_logic;
SIGNAL \u1|u2|sgn~0_combout\ : std_logic;
SIGNAL \u1|u2|sgn~q\ : std_logic;
SIGNAL \u1|u0|u1|sgn~0_combout\ : std_logic;
SIGNAL \u1|u0|u1|sgn~q\ : std_logic;
SIGNAL \u1|re0_in[15]~15_combout\ : std_logic;
SIGNAL \u5|u1|Add2~8_combout\ : std_logic;
SIGNAL \u5|u1|sum~18_combout\ : std_logic;
SIGNAL \ith_in[4]~11_combout\ : std_logic;
SIGNAL \u6|WideOr0~3_combout\ : std_logic;
SIGNAL \u6|WideOr0~5_combout\ : std_logic;
SIGNAL \u5|u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u5|u1|Add2~6_combout\ : std_logic;
SIGNAL \u5|u1|sum~19_combout\ : std_logic;
SIGNAL \ith_in[3]~12_combout\ : std_logic;
SIGNAL \u5|u1|Add2~4_combout\ : std_logic;
SIGNAL \u5|u1|sum~20_combout\ : std_logic;
SIGNAL \ith_in[2]~13_combout\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \s_upd|u1|sum[12]~41\ : std_logic;
SIGNAL \s_upd|u1|sum[13]~43\ : std_logic;
SIGNAL \s_upd|u1|sum[14]~44_combout\ : std_logic;
SIGNAL \s_upd|u1|sum[14]~feeder_combout\ : std_logic;
SIGNAL \s_upd|u1|Add1~25\ : std_logic;
SIGNAL \s_upd|u1|Add1~27\ : std_logic;
SIGNAL \s_upd|u1|Add1~28_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~37\ : std_logic;
SIGNAL \s_upd|u1|Add2~40\ : std_logic;
SIGNAL \s_upd|u1|Add2~41_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~43_combout\ : std_logic;
SIGNAL \r1|Q~15_combout\ : std_logic;
SIGNAL \lut_ad~29_combout\ : std_logic;
SIGNAL \lut_ad~30_combout\ : std_logic;
SIGNAL \Selector8~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|address_reg_a[1]~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[2]~24_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[2]~25_combout\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \r0|Q~10_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|_~9_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[13]~42\ : std_logic;
SIGNAL \u3|u1|u1|sum[14]~43_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add1~27\ : std_logic;
SIGNAL \u3|u1|u1|Add1~28_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~25\ : std_logic;
SIGNAL \u3|u1|u1|Add2~26_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~28_combout\ : std_logic;
SIGNAL \u3|u2|sum[13]~43\ : std_logic;
SIGNAL \u3|u2|sum[14]~44_combout\ : std_logic;
SIGNAL \u3|u2|sum[14]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|Add1~27\ : std_logic;
SIGNAL \u3|u2|Add1~28_combout\ : std_logic;
SIGNAL \u3|u2|Add2~40\ : std_logic;
SIGNAL \u3|u2|Add2~41_combout\ : std_logic;
SIGNAL \u3|u2|Add2~43_combout\ : std_logic;
SIGNAL \u3|re0_in[14]~14_combout\ : std_logic;
SIGNAL \u3|u2|LessThan1~1_cout\ : std_logic;
SIGNAL \u3|u2|LessThan1~3_cout\ : std_logic;
SIGNAL \u3|u2|LessThan1~5_cout\ : std_logic;
SIGNAL \u3|u2|LessThan1~7_cout\ : std_logic;
SIGNAL \u3|u2|LessThan1~9_cout\ : std_logic;
SIGNAL \u3|u2|LessThan1~11_cout\ : std_logic;
SIGNAL \u3|u2|LessThan1~13_cout\ : std_logic;
SIGNAL \u3|u2|LessThan1~15_cout\ : std_logic;
SIGNAL \u3|u2|LessThan1~17_cout\ : std_logic;
SIGNAL \u3|u2|LessThan1~19_cout\ : std_logic;
SIGNAL \u3|u2|LessThan1~21_cout\ : std_logic;
SIGNAL \u3|u2|LessThan1~23_cout\ : std_logic;
SIGNAL \u3|u2|LessThan1~25_cout\ : std_logic;
SIGNAL \u3|u2|LessThan1~27_cout\ : std_logic;
SIGNAL \u3|u2|LessThan1~28_combout\ : std_logic;
SIGNAL \u3|u2|sgn~0_combout\ : std_logic;
SIGNAL \u3|u2|sgn~q\ : std_logic;
SIGNAL \u3|re0_in[15]~0_combout\ : std_logic;
SIGNAL \comb~0_combout\ : std_logic;
SIGNAL \u7|u1|sum[12]~8_combout\ : std_logic;
SIGNAL \oth_in[14]~15_combout\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \r0|Q~4_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|romout[1][15]~combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u1|u1|u1|sum[6]~31_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~11_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add1~12_combout\ : std_logic;
SIGNAL \u1|u1|u1|Add2~37_combout\ : std_logic;
SIGNAL \u1|u2|sum[6]~28_combout\ : std_logic;
SIGNAL \u1|u2|sum[6]~feeder_combout\ : std_logic;
SIGNAL \u1|u2|Add1~12_combout\ : std_logic;
SIGNAL \u1|u2|Add2~18_combout\ : std_logic;
SIGNAL \u1|u2|Add2~20_combout\ : std_logic;
SIGNAL \u1|re0_in[6]~6_combout\ : std_logic;
SIGNAL \lut_ad~15_combout\ : std_logic;
SIGNAL \lut_ad~16_combout\ : std_logic;
SIGNAL \Selector16~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout\ : std_logic;
SIGNAL \u7|u1|sum[13]~5_combout\ : std_logic;
SIGNAL \u7|u1|Add2~26_combout\ : std_logic;
SIGNAL \u7|u1|sum~7_combout\ : std_logic;
SIGNAL \oth_in[13]~1_combout\ : std_logic;
SIGNAL \u7|u1|sum[12]~3_combout\ : std_logic;
SIGNAL \u7|u1|Add2~24_combout\ : std_logic;
SIGNAL \u7|u1|sum~10_combout\ : std_logic;
SIGNAL \oth_in[12]~3_combout\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \r0|Q~2_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[1][14]~0_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[5]~31_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~11_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add1~10_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~40_combout\ : std_logic;
SIGNAL \u0|u2|sum[5]~26_combout\ : std_logic;
SIGNAL \u0|u2|sum[5]~feeder_combout\ : std_logic;
SIGNAL \u0|u2|Add1~10_combout\ : std_logic;
SIGNAL \u0|u2|Add2~15_combout\ : std_logic;
SIGNAL \u0|u2|Add2~17_combout\ : std_logic;
SIGNAL \u0|re0_in[5]~5_combout\ : std_logic;
SIGNAL \lut_ad~13_combout\ : std_logic;
SIGNAL \lut_ad~14_combout\ : std_logic;
SIGNAL \Selector17~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[9]~10_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[9]~11_combout\ : std_logic;
SIGNAL \u7|u1|Add2~18_combout\ : std_logic;
SIGNAL \u7|u1|sum~14_combout\ : std_logic;
SIGNAL \u7|u1|sum[11]~9_combout\ : std_logic;
SIGNAL \oth_in[9]~6_combout\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \r0|Q~0_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[4]~29_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add1~8_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~9_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~41_combout\ : std_logic;
SIGNAL \u0|u2|sum[4]~24_combout\ : std_logic;
SIGNAL \u0|u2|sum[4]~feeder_combout\ : std_logic;
SIGNAL \u0|u2|Add1~8_combout\ : std_logic;
SIGNAL \u0|u2|Add2~12_combout\ : std_logic;
SIGNAL \u0|u2|Add2~14_combout\ : std_logic;
SIGNAL \u0|re0_in[4]~4_combout\ : std_logic;
SIGNAL \lut_ad~11_combout\ : std_logic;
SIGNAL \lut_ad~12_combout\ : std_logic;
SIGNAL \Selector18~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[8]~13_combout\ : std_logic;
SIGNAL \u7|u1|Add2~16_combout\ : std_logic;
SIGNAL \u7|u1|sum~15_combout\ : std_logic;
SIGNAL \oth_in[8]~7_combout\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \r0|Q~12_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|romout[2][5]~combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[3]~27_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add1~6_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~7_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~42_combout\ : std_logic;
SIGNAL \u0|u2|sum[3]~22_combout\ : std_logic;
SIGNAL \u0|u2|sum[3]~feeder_combout\ : std_logic;
SIGNAL \u0|u2|Add2~9_combout\ : std_logic;
SIGNAL \u0|u2|Add1~6_combout\ : std_logic;
SIGNAL \u0|u2|Add2~11_combout\ : std_logic;
SIGNAL \u0|re0_in[3]~3_combout\ : std_logic;
SIGNAL \lut_ad~9_combout\ : std_logic;
SIGNAL \lut_ad~10_combout\ : std_logic;
SIGNAL \Selector19~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\ : std_logic;
SIGNAL \u7|u1|Add2~14_combout\ : std_logic;
SIGNAL \u7|u1|sum~16_combout\ : std_logic;
SIGNAL \oth_in[7]~8_combout\ : std_logic;
SIGNAL \u7|u1|Add2~12_combout\ : std_logic;
SIGNAL \u7|u1|sum~17_combout\ : std_logic;
SIGNAL \oth_in[6]~9_combout\ : std_logic;
SIGNAL \u7|u1|Add2~10_combout\ : std_logic;
SIGNAL \u7|u1|sum~18_combout\ : std_logic;
SIGNAL \oth_in[5]~10_combout\ : std_logic;
SIGNAL \u7|u1|Add2~8_combout\ : std_logic;
SIGNAL \u7|u1|sum~19_combout\ : std_logic;
SIGNAL \oth_in[4]~11_combout\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \r0|Q~11_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u2|u1|u1|sum[2]~22_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~2_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add2~4_combout\ : std_logic;
SIGNAL \u2|u1|u1|Add1~40_combout\ : std_logic;
SIGNAL \u2|u2|sum[2]~20_combout\ : std_logic;
SIGNAL \u2|u2|sum[2]~feeder_combout\ : std_logic;
SIGNAL \u2|u2|Add2~6_combout\ : std_logic;
SIGNAL \u2|u2|Add1~4_combout\ : std_logic;
SIGNAL \u2|u2|Add2~8_combout\ : std_logic;
SIGNAL \u2|re0_in[2]~2_combout\ : std_logic;
SIGNAL \lut_ad~7_combout\ : std_logic;
SIGNAL \lut_ad~8_combout\ : std_logic;
SIGNAL \Selector20~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[3]~22_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout\ : std_logic;
SIGNAL \u7|u1|Add2~6_combout\ : std_logic;
SIGNAL \u7|u1|sum~20_combout\ : std_logic;
SIGNAL \oth_in[3]~12_combout\ : std_logic;
SIGNAL \u7|u1|Add2~4_combout\ : std_logic;
SIGNAL \u7|u1|sum~21_combout\ : std_logic;
SIGNAL \oth_in[2]~13_combout\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \r0|Q~15_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u3|u1|u1|sum[1]~17_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add1~2_combout\ : std_logic;
SIGNAL \u3|u1|u1|Add2~41_combout\ : std_logic;
SIGNAL \u3|r1|Q[1]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|sum[1]~18_combout\ : std_logic;
SIGNAL \u3|u2|sum[1]~feeder_combout\ : std_logic;
SIGNAL \u3|u2|Add1~2_combout\ : std_logic;
SIGNAL \u3|u2|Add2~3_combout\ : std_logic;
SIGNAL \u3|u2|Add2~5_combout\ : std_logic;
SIGNAL \u3|u0|u1|sum[1]~16_combout\ : std_logic;
SIGNAL \u3|re0_in[1]~2_combout\ : std_logic;
SIGNAL \lut_ad~5_combout\ : std_logic;
SIGNAL \lut_ad~6_combout\ : std_logic;
SIGNAL \Selector21~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[11]~6_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\ : std_logic;
SIGNAL \u7|u1|Add2~22_combout\ : std_logic;
SIGNAL \u7|u1|sum~12_combout\ : std_logic;
SIGNAL \oth_in[11]~4_combout\ : std_logic;
SIGNAL \u7|u1|Add2~20_combout\ : std_logic;
SIGNAL \u7|u1|sum~13_combout\ : std_logic;
SIGNAL \oth_in[10]~5_combout\ : std_logic;
SIGNAL \u8|WideOr0~1_combout\ : std_logic;
SIGNAL \u7|u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u7|u1|sum~11_combout\ : std_logic;
SIGNAL \u7|u1|Add2~2_combout\ : std_logic;
SIGNAL \u7|u1|sum~22_combout\ : std_logic;
SIGNAL \oth_in[1]~14_combout\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \r0|Q~8_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[0][13]~combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u0|u1|u1|sum[0]~15_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~0_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add1~0_combout\ : std_logic;
SIGNAL \u0|u1|u1|Add2~2_combout\ : std_logic;
SIGNAL \u0|r1|Q[0]~feeder_combout\ : std_logic;
SIGNAL \u0|u2|sum[0]~15_combout\ : std_logic;
SIGNAL \u0|u2|sum[0]~feeder_combout\ : std_logic;
SIGNAL \u0|u2|Add2~0_combout\ : std_logic;
SIGNAL \u0|u2|Add1~0_combout\ : std_logic;
SIGNAL \u0|u2|Add2~2_combout\ : std_logic;
SIGNAL \u0|u0|u1|sum[0]~13_combout\ : std_logic;
SIGNAL \u0|re0_in[0]~0_combout\ : std_logic;
SIGNAL \lut_ad~3_combout\ : std_logic;
SIGNAL \lut_ad~4_combout\ : std_logic;
SIGNAL \Selector22~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout\ : std_logic;
SIGNAL \u5|u1|Add2~2_combout\ : std_logic;
SIGNAL \u5|u1|sum~21_combout\ : std_logic;
SIGNAL \ith_in[1]~14_combout\ : std_logic;
SIGNAL \ith_in[0]~2_combout\ : std_logic;
SIGNAL \u6|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \s_upd|u1|sum[3]~22_combout\ : std_logic;
SIGNAL \s_upd|u1|sum[3]~feeder_combout\ : std_logic;
SIGNAL \s_upd|u1|Add1~6_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~9_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~11_combout\ : std_logic;
SIGNAL \r1|Q~5_combout\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \s_upd|u1|sum[2]~20_combout\ : std_logic;
SIGNAL \s_upd|u1|sum[2]~feeder_combout\ : std_logic;
SIGNAL \s_upd|u1|Add1~4_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~6_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~8_combout\ : std_logic;
SIGNAL \r1|Q~4_combout\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \s_upd|u1|sum[1]~18_combout\ : std_logic;
SIGNAL \s_upd|u1|sum[1]~feeder_combout\ : std_logic;
SIGNAL \s_upd|u1|Add1~2_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~3_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~5_combout\ : std_logic;
SIGNAL \r1|Q~3_combout\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \s_upd|u1|sum[0]~15_combout\ : std_logic;
SIGNAL \s_upd|u1|sum[0]~feeder_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~0_combout\ : std_logic;
SIGNAL \s_upd|u1|Add1~0_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~2_combout\ : std_logic;
SIGNAL \r1|Q~1_combout\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \s_upd|u1|sum[13]~42_combout\ : std_logic;
SIGNAL \s_upd|u1|sum[13]~feeder_combout\ : std_logic;
SIGNAL \s_upd|u1|Add1~26_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~39_combout\ : std_logic;
SIGNAL \s_upd|u1|Add2~44_combout\ : std_logic;
SIGNAL \r1|Q~16_combout\ : std_logic;
SIGNAL \lut_ad~31_combout\ : std_logic;
SIGNAL \lut_ad~32_combout\ : std_logic;
SIGNAL \Selector9~0_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \m0|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout\ : std_logic;
SIGNAL \u7|u1|sum[0]~feeder_combout\ : std_logic;
SIGNAL \oth_in[0]~2_combout\ : std_logic;
SIGNAL \u8|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \r0|Q~3_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[1][13]~1_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[1][14]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[1][13]~combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[1][12]~2_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[0][8]~combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[0][14]~combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[3][13]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[3][12]~combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[2][14]~combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|romout[2][5]~5_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[2][12]~2_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[3][14]~combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u10|u1|LessThan1~0_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u10|u1|LessThan0~1_combout\ : std_logic;
SIGNAL \u10|u1|LessThan0~2_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u10|u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u10|u1|LessThan0~3_combout\ : std_logic;
SIGNAL \u10|u1|LessThan1~1_combout\ : std_logic;
SIGNAL \u10|u1|sgn~0_combout\ : std_logic;
SIGNAL \u10|u1|sgn~q\ : std_logic;
SIGNAL \u10|u1|Add1~1\ : std_logic;
SIGNAL \u10|u1|Add1~3\ : std_logic;
SIGNAL \u10|u1|Add1~5\ : std_logic;
SIGNAL \u10|u1|Add1~7\ : std_logic;
SIGNAL \u10|u1|Add1~9\ : std_logic;
SIGNAL \u10|u1|Add1~11\ : std_logic;
SIGNAL \u10|u1|Add1~13_combout\ : std_logic;
SIGNAL \u10|u1|Add2~1_cout\ : std_logic;
SIGNAL \u10|u1|Add2~3\ : std_logic;
SIGNAL \u10|u1|Add2~5\ : std_logic;
SIGNAL \u10|u1|Add2~7\ : std_logic;
SIGNAL \u10|u1|Add2~9\ : std_logic;
SIGNAL \u10|u1|Add2~11\ : std_logic;
SIGNAL \u10|u1|Add2~13\ : std_logic;
SIGNAL \u10|u1|Add2~15\ : std_logic;
SIGNAL \u10|u1|Add2~16_combout\ : std_logic;
SIGNAL \u10|u1|sum[8]~6_combout\ : std_logic;
SIGNAL \u10|u1|Add0~1\ : std_logic;
SIGNAL \u10|u1|Add0~3\ : std_logic;
SIGNAL \u10|u1|Add0~5\ : std_logic;
SIGNAL \u10|u1|Add0~7\ : std_logic;
SIGNAL \u10|u1|Add0~9\ : std_logic;
SIGNAL \u10|u1|Add0~11\ : std_logic;
SIGNAL \u10|u1|Add0~12_combout\ : std_logic;
SIGNAL \u10|u1|sum[5]~13_combout\ : std_logic;
SIGNAL \drg.d1[8]~9_combout\ : std_logic;
SIGNAL \u10|u1|Add1~14\ : std_logic;
SIGNAL \u10|u1|Add1~16\ : std_logic;
SIGNAL \u10|u1|Add1~17_combout\ : std_logic;
SIGNAL \u10|u1|Add2~17\ : std_logic;
SIGNAL \u10|u1|Add2~19\ : std_logic;
SIGNAL \u10|u1|Add2~20_combout\ : std_logic;
SIGNAL \u10|u1|sum[10]~8_combout\ : std_logic;
SIGNAL \u10|u1|Add0~13\ : std_logic;
SIGNAL \u10|u1|Add0~15\ : std_logic;
SIGNAL \u10|u1|Add0~16_combout\ : std_logic;
SIGNAL \drg.d1[10]~11_combout\ : std_logic;
SIGNAL \u10|u1|Add2~21\ : std_logic;
SIGNAL \u10|u1|Add2~22_combout\ : std_logic;
SIGNAL \u10|u1|Add1~18\ : std_logic;
SIGNAL \u10|u1|Add1~19_combout\ : std_logic;
SIGNAL \u10|u1|sum[11]~9_combout\ : std_logic;
SIGNAL \u10|u1|Add0~17\ : std_logic;
SIGNAL \u10|u1|Add0~18_combout\ : std_logic;
SIGNAL \drg.d1[11]~8_combout\ : std_logic;
SIGNAL \u10|u1|Add1~15_combout\ : std_logic;
SIGNAL \u10|u1|Add2~18_combout\ : std_logic;
SIGNAL \u10|u1|sum[9]~7_combout\ : std_logic;
SIGNAL \u10|u1|Add0~14_combout\ : std_logic;
SIGNAL \drg.d1[9]~10_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[2][5]~9_combout\ : std_logic;
SIGNAL \u10|u1|Add1~2_combout\ : std_logic;
SIGNAL \u10|u1|Add2~6_combout\ : std_logic;
SIGNAL \u10|u1|sum[3]~1_combout\ : std_logic;
SIGNAL \u10|u1|Add0~2_combout\ : std_logic;
SIGNAL \drg.d1[3]~4_combout\ : std_logic;
SIGNAL \u10|u1|Add2~2_combout\ : std_logic;
SIGNAL \u10|u1|Add1~12_combout\ : std_logic;
SIGNAL \drg.d1[1]~7_combout\ : std_logic;
SIGNAL \u10|u1|Add2~4_combout\ : std_logic;
SIGNAL \u10|u1|Add1~0_combout\ : std_logic;
SIGNAL \u10|u1|sum[2]~0_combout\ : std_logic;
SIGNAL \u10|u1|Add0~0_combout\ : std_logic;
SIGNAL \drg.d1[2]~5_combout\ : std_logic;
SIGNAL \u10|u1|sum[0]~feeder_combout\ : std_logic;
SIGNAL \drg.d1[0]~6_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[0][13]~combout\ : std_logic;
SIGNAL \u10|u1|Add1~6_combout\ : std_logic;
SIGNAL \u10|u1|Add2~10_combout\ : std_logic;
SIGNAL \u10|u1|sum[5]~3_combout\ : std_logic;
SIGNAL \u10|u1|Add0~6_combout\ : std_logic;
SIGNAL \drg.d1[5]~1_combout\ : std_logic;
SIGNAL \u10|u1|Add2~8_combout\ : std_logic;
SIGNAL \u10|u1|Add1~4_combout\ : std_logic;
SIGNAL \u10|u1|sum[4]~2_combout\ : std_logic;
SIGNAL \u10|u1|Add0~4_combout\ : std_logic;
SIGNAL \drg.d1[4]~3_combout\ : std_logic;
SIGNAL \u10|u1|Add2~12_combout\ : std_logic;
SIGNAL \u10|u1|Add1~8_combout\ : std_logic;
SIGNAL \u10|u1|sum[6]~4_combout\ : std_logic;
SIGNAL \u10|u1|Add0~8_combout\ : std_logic;
SIGNAL \drg.d1[6]~0_combout\ : std_logic;
SIGNAL \u10|u1|Add2~14_combout\ : std_logic;
SIGNAL \u10|u1|Add1~10_combout\ : std_logic;
SIGNAL \u10|u1|sum[7]~5_combout\ : std_logic;
SIGNAL \u10|u1|Add0~10_combout\ : std_logic;
SIGNAL \drg.d1[7]~2_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[1][9]~0_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[0][12]~2_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[1][8]~1_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[0][11]~3_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[1][6]~combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[0][9]~5_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[1][5]~4_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[1][4]~6_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[0][8]~7_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[1][3]~8_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[0][6]~combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[2][4]~10_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[2][3]~11_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u10|u1|Add1~20\ : std_logic;
SIGNAL \u10|u1|Add1~22\ : std_logic;
SIGNAL \u10|u1|Add1~24\ : std_logic;
SIGNAL \u10|u1|Add1~25_combout\ : std_logic;
SIGNAL \u10|u1|Add2~23\ : std_logic;
SIGNAL \u10|u1|Add2~25\ : std_logic;
SIGNAL \u10|u1|Add2~27\ : std_logic;
SIGNAL \u10|u1|Add2~28_combout\ : std_logic;
SIGNAL \u10|u1|sum[14]~12_combout\ : std_logic;
SIGNAL \u10|u1|Add0~19\ : std_logic;
SIGNAL \u10|u1|Add0~21\ : std_logic;
SIGNAL \u10|u1|Add0~23\ : std_logic;
SIGNAL \u10|u1|Add0~24_combout\ : std_logic;
SIGNAL \drg.d1[14]~14_combout\ : std_logic;
SIGNAL \u14|u0|WideOr0~2_combout\ : std_logic;
SIGNAL \u14|u0|WideOr0~0_combout\ : std_logic;
SIGNAL \u10|u1|Add2~26_combout\ : std_logic;
SIGNAL \u10|u1|Add1~23_combout\ : std_logic;
SIGNAL \u10|u1|sum[13]~11_combout\ : std_logic;
SIGNAL \u10|u1|Add0~22_combout\ : std_logic;
SIGNAL \drg.d1[13]~13_combout\ : std_logic;
SIGNAL \u10|u1|Add1~21_combout\ : std_logic;
SIGNAL \u10|u1|Add2~24_combout\ : std_logic;
SIGNAL \u10|u1|sum[12]~10_combout\ : std_logic;
SIGNAL \u10|u1|Add0~20_combout\ : std_logic;
SIGNAL \drg.d1[12]~12_combout\ : std_logic;
SIGNAL \u14|u0|WideOr0~1_combout\ : std_logic;
SIGNAL \u14|u0|WideOr0~3_combout\ : std_logic;
SIGNAL \u14|u0|WideOr0~4_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[2][13]~combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[2][12]~25_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[3][7]~23_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[2][11]~24_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[2][10]~21_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[3][6]~combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[3][5]~combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[2][9]~19_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[3][4]~combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[2][8]~18_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[3][3]~16_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[2][6]~combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[1][15]~22_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[1][14]~20_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[1][13]~combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[1][12]~17_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[1][11]~14_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[0][8]~15_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[1][10]~12_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[0][14]~13_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[2][14]~26_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[3][10]~combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[3][12]~combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[3][11]~combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|romout[2][15]~27_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u14|u1|LessThan0~2_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u14|u1|LessThan0~3_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u14|u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u14|u1|LessThan0~1_combout\ : std_logic;
SIGNAL \u14|u1|LessThan0~4_combout\ : std_logic;
SIGNAL \u14|u1|sum~0_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[2][17]~5_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[2][16]~combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[2][15]~6_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[2][14]~7_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[2][13]~8_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[1][17]~9_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[1][15]~combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[1][14]~10_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[0][17]~1_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[0][16]~combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[1][13]~0_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[0][15]~3_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[0][14]~4_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[1][10]~5_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[0][13]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u9|u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u9|u1|LessThan0~1_combout\ : std_logic;
SIGNAL \u9|u1|LessThan0~2_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u9|u1|LessThan0~3_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u9|u1|LessThan0~4_combout\ : std_logic;
SIGNAL \u9|u1|sgn~0_combout\ : std_logic;
SIGNAL \u9|u1|sgn~q\ : std_logic;
SIGNAL \u9|u1|Add1~1\ : std_logic;
SIGNAL \u9|u1|Add1~3\ : std_logic;
SIGNAL \u9|u1|Add1~5\ : std_logic;
SIGNAL \u9|u1|Add1~7\ : std_logic;
SIGNAL \u9|u1|Add1~9\ : std_logic;
SIGNAL \u9|u1|Add1~11\ : std_logic;
SIGNAL \u9|u1|Add1~14\ : std_logic;
SIGNAL \u9|u1|Add1~15_combout\ : std_logic;
SIGNAL \u9|u1|Add2~1_cout\ : std_logic;
SIGNAL \u9|u1|Add2~3\ : std_logic;
SIGNAL \u9|u1|Add2~5\ : std_logic;
SIGNAL \u9|u1|Add2~7\ : std_logic;
SIGNAL \u9|u1|Add2~9\ : std_logic;
SIGNAL \u9|u1|Add2~11\ : std_logic;
SIGNAL \u9|u1|Add2~13\ : std_logic;
SIGNAL \u9|u1|Add2~15\ : std_logic;
SIGNAL \u9|u1|Add2~17\ : std_logic;
SIGNAL \u9|u1|Add2~18_combout\ : std_logic;
SIGNAL \u9|u1|sum[9]~7_combout\ : std_logic;
SIGNAL \u9|u1|Add0~1\ : std_logic;
SIGNAL \u9|u1|Add0~3\ : std_logic;
SIGNAL \u9|u1|Add0~5\ : std_logic;
SIGNAL \u9|u1|Add0~7\ : std_logic;
SIGNAL \u9|u1|Add0~9\ : std_logic;
SIGNAL \u9|u1|Add0~11\ : std_logic;
SIGNAL \u9|u1|Add0~13\ : std_logic;
SIGNAL \u9|u1|Add0~14_combout\ : std_logic;
SIGNAL \u9|u1|sum[13]~15_combout\ : std_logic;
SIGNAL \u9|u1|sum[13]~16_combout\ : std_logic;
SIGNAL \u9|u1|sum[13]~14_combout\ : std_logic;
SIGNAL \u9|u1|sum[13]~13_combout\ : std_logic;
SIGNAL \u9|u1|sum[13]~17_combout\ : std_logic;
SIGNAL \drg.d0[9]~10_combout\ : std_logic;
SIGNAL \u9|u1|Add2~19\ : std_logic;
SIGNAL \u9|u1|Add2~20_combout\ : std_logic;
SIGNAL \u9|u1|Add1~16\ : std_logic;
SIGNAL \u9|u1|Add1~17_combout\ : std_logic;
SIGNAL \u9|u1|sum[10]~8_combout\ : std_logic;
SIGNAL \u9|u1|Add0~15\ : std_logic;
SIGNAL \u9|u1|Add0~16_combout\ : std_logic;
SIGNAL \drg.d0[10]~12_combout\ : std_logic;
SIGNAL \u9|u1|Add2~16_combout\ : std_logic;
SIGNAL \u9|u1|Add1~13_combout\ : std_logic;
SIGNAL \u9|u1|sum[8]~6_combout\ : std_logic;
SIGNAL \u9|u1|Add0~12_combout\ : std_logic;
SIGNAL \drg.d0[8]~11_combout\ : std_logic;
SIGNAL \u9|u1|Add2~21\ : std_logic;
SIGNAL \u9|u1|Add2~22_combout\ : std_logic;
SIGNAL \u9|u1|Add1~18\ : std_logic;
SIGNAL \u9|u1|Add1~19_combout\ : std_logic;
SIGNAL \u9|u1|sum[11]~9_combout\ : std_logic;
SIGNAL \u9|u1|Add0~17\ : std_logic;
SIGNAL \u9|u1|Add0~18_combout\ : std_logic;
SIGNAL \drg.d0[11]~9_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[2][5]~10_combout\ : std_logic;
SIGNAL \u9|u1|Add1~20\ : std_logic;
SIGNAL \u9|u1|Add1~21_combout\ : std_logic;
SIGNAL \u9|u1|Add2~23\ : std_logic;
SIGNAL \u9|u1|Add2~24_combout\ : std_logic;
SIGNAL \u9|u1|sum[12]~10_combout\ : std_logic;
SIGNAL \u9|u1|Add0~19\ : std_logic;
SIGNAL \u9|u1|Add0~20_combout\ : std_logic;
SIGNAL \drg.d0[12]~8_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u9|u1|Add1~4_combout\ : std_logic;
SIGNAL \u9|u1|Add2~8_combout\ : std_logic;
SIGNAL \u9|u1|sum[4]~2_combout\ : std_logic;
SIGNAL \u9|u1|Add0~4_combout\ : std_logic;
SIGNAL \drg.d0[4]~3_combout\ : std_logic;
SIGNAL \u9|u1|Add1~6_combout\ : std_logic;
SIGNAL \u9|u1|Add2~10_combout\ : std_logic;
SIGNAL \u9|u1|sum[5]~3_combout\ : std_logic;
SIGNAL \u9|u1|Add0~6_combout\ : std_logic;
SIGNAL \drg.d0[5]~1_combout\ : std_logic;
SIGNAL \u9|u1|Add1~8_combout\ : std_logic;
SIGNAL \u9|u1|Add2~12_combout\ : std_logic;
SIGNAL \u9|u1|sum[6]~4_combout\ : std_logic;
SIGNAL \u9|u1|Add0~8_combout\ : std_logic;
SIGNAL \drg.d0[6]~2_combout\ : std_logic;
SIGNAL \u9|u1|Add2~14_combout\ : std_logic;
SIGNAL \u9|u1|Add1~10_combout\ : std_logic;
SIGNAL \u9|u1|sum[7]~5_combout\ : std_logic;
SIGNAL \u9|u1|Add0~10_combout\ : std_logic;
SIGNAL \drg.d0[7]~0_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[1][9]~combout\ : std_logic;
SIGNAL \u9|u1|Add2~2_combout\ : std_logic;
SIGNAL \u9|u1|Add1~12_combout\ : std_logic;
SIGNAL \drg.d0[1]~4_combout\ : std_logic;
SIGNAL \u9|u1|Add1~2_combout\ : std_logic;
SIGNAL \u9|u1|Add2~6_combout\ : std_logic;
SIGNAL \u9|u1|sum[3]~1_combout\ : std_logic;
SIGNAL \u9|u1|Add0~2_combout\ : std_logic;
SIGNAL \drg.d0[3]~7_combout\ : std_logic;
SIGNAL \drg.d0[0]~5_combout\ : std_logic;
SIGNAL \u9|u1|Add1~0_combout\ : std_logic;
SIGNAL \u9|u1|Add2~4_combout\ : std_logic;
SIGNAL \u9|u1|sum[2]~0_combout\ : std_logic;
SIGNAL \u9|u1|Add0~0_combout\ : std_logic;
SIGNAL \drg.d0[2]~6_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[0][13]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[1][10]~0_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[1][7]~1_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[0][11]~2_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[1][6]~3_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[0][9]~5_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[1][5]~4_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[0][10]~7_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[1][4]~6_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[1][3]~8_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[0][6]~9_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[0][5]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[2][4]~11_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[2][3]~12_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u13|u1|sum[0]~feeder_combout\ : std_logic;
SIGNAL \u9|u1|Add2~25\ : std_logic;
SIGNAL \u9|u1|Add2~27\ : std_logic;
SIGNAL \u9|u1|Add2~28_combout\ : std_logic;
SIGNAL \u9|u1|Add1~22\ : std_logic;
SIGNAL \u9|u1|Add1~24\ : std_logic;
SIGNAL \u9|u1|Add1~25_combout\ : std_logic;
SIGNAL \u9|u1|sum[14]~12_combout\ : std_logic;
SIGNAL \u9|u1|Add0~21\ : std_logic;
SIGNAL \u9|u1|Add0~23\ : std_logic;
SIGNAL \u9|u1|Add0~24_combout\ : std_logic;
SIGNAL \drg.d0[14]~13_combout\ : std_logic;
SIGNAL \u9|u1|Add2~26_combout\ : std_logic;
SIGNAL \u9|u1|Add1~23_combout\ : std_logic;
SIGNAL \u9|u1|sum[13]~11_combout\ : std_logic;
SIGNAL \u9|u1|Add0~22_combout\ : std_logic;
SIGNAL \drg.d0[13]~14_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[3][15]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|_~2_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[3][13]~13_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[3][12]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[2][16]~14_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[3][11]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[2][15]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[2][14]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[3][8]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[2][13]~15_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[3][4]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[2][11]~17_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[3][7]~16_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[3][6]~18_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[3][5]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[2][10]~19_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[3][8]~20_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[2][7]~21_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[2][6]~22_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|_~3_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[1][16]~23_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[1][15]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[1][14]~24_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|_~4_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[1][13]~25_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[0][16]~26_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[0][15]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[1][11]~27_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[1][10]~28_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|romout[0][14]~combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u13|u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u13|u1|LessThan0~1_combout\ : std_logic;
SIGNAL \u13|u1|LessThan0~2_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u13|u1|LessThan1~0_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u13|u1|LessThan0~3_combout\ : std_logic;
SIGNAL \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u13|u1|LessThan0~4_combout\ : std_logic;
SIGNAL \u13|u1|LessThan1~1_combout\ : std_logic;
SIGNAL \u13|u1|LessThan1~2_combout\ : std_logic;
SIGNAL \u13|u1|LessThan1~3_combout\ : std_logic;
SIGNAL \u13|u1|sum[9]~17_combout\ : std_logic;
SIGNAL \u17|sum[0]~15_combout\ : std_logic;
SIGNAL \u17|sum[0]~feeder_combout\ : std_logic;
SIGNAL \u17|Add1~0_combout\ : std_logic;
SIGNAL \u13|u1|sum[1]~19\ : std_logic;
SIGNAL \u13|u1|sum[2]~21\ : std_logic;
SIGNAL \u13|u1|sum[3]~23\ : std_logic;
SIGNAL \u13|u1|sum[4]~25\ : std_logic;
SIGNAL \u13|u1|sum[5]~27\ : std_logic;
SIGNAL \u13|u1|sum[6]~29\ : std_logic;
SIGNAL \u13|u1|sum[7]~31\ : std_logic;
SIGNAL \u13|u1|sum[8]~33\ : std_logic;
SIGNAL \u13|u1|sum[9]~35\ : std_logic;
SIGNAL \u13|u1|sum[10]~37\ : std_logic;
SIGNAL \u13|u1|sum[11]~39\ : std_logic;
SIGNAL \u13|u1|sum[12]~41\ : std_logic;
SIGNAL \u13|u1|sum[13]~42_combout\ : std_logic;
SIGNAL \u13|u1|Add2~1_cout\ : std_logic;
SIGNAL \u13|u1|Add2~3\ : std_logic;
SIGNAL \u13|u1|Add2~5\ : std_logic;
SIGNAL \u13|u1|Add2~7\ : std_logic;
SIGNAL \u13|u1|Add2~9\ : std_logic;
SIGNAL \u13|u1|Add2~11\ : std_logic;
SIGNAL \u13|u1|Add2~13\ : std_logic;
SIGNAL \u13|u1|Add2~15\ : std_logic;
SIGNAL \u13|u1|Add2~17\ : std_logic;
SIGNAL \u13|u1|Add2~19\ : std_logic;
SIGNAL \u13|u1|Add2~21\ : std_logic;
SIGNAL \u13|u1|Add2~23\ : std_logic;
SIGNAL \u13|u1|Add2~25\ : std_logic;
SIGNAL \u13|u1|Add2~26_combout\ : std_logic;
SIGNAL \u13|u1|sum[12]~40_combout\ : std_logic;
SIGNAL \u13|u1|Add2~24_combout\ : std_logic;
SIGNAL \u13|u1|sum[11]~38_combout\ : std_logic;
SIGNAL \u13|u1|Add2~22_combout\ : std_logic;
SIGNAL \u13|u1|sum[10]~36_combout\ : std_logic;
SIGNAL \u13|u1|Add2~20_combout\ : std_logic;
SIGNAL \u13|u1|sum[9]~34_combout\ : std_logic;
SIGNAL \u13|u1|Add2~18_combout\ : std_logic;
SIGNAL \u13|u1|sum[8]~32_combout\ : std_logic;
SIGNAL \u13|u1|Add2~16_combout\ : std_logic;
SIGNAL \u13|u1|sum[7]~30_combout\ : std_logic;
SIGNAL \u13|u1|Add2~14_combout\ : std_logic;
SIGNAL \u13|u1|sum[6]~28_combout\ : std_logic;
SIGNAL \u13|u1|Add2~12_combout\ : std_logic;
SIGNAL \u13|u1|sum[5]~26_combout\ : std_logic;
SIGNAL \u13|u1|Add2~10_combout\ : std_logic;
SIGNAL \u13|u1|sum[4]~24_combout\ : std_logic;
SIGNAL \u13|u1|Add2~8_combout\ : std_logic;
SIGNAL \u13|u1|sum[3]~22_combout\ : std_logic;
SIGNAL \u13|u1|Add2~6_combout\ : std_logic;
SIGNAL \u13|u1|sum[2]~20_combout\ : std_logic;
SIGNAL \u13|u1|Add2~4_combout\ : std_logic;
SIGNAL \u13|u1|sum[1]~18_combout\ : std_logic;
SIGNAL \u13|u1|Add2~2_combout\ : std_logic;
SIGNAL \u17|LessThan0~1_cout\ : std_logic;
SIGNAL \u17|LessThan0~3_cout\ : std_logic;
SIGNAL \u17|LessThan0~5_cout\ : std_logic;
SIGNAL \u17|LessThan0~7_cout\ : std_logic;
SIGNAL \u17|LessThan0~9_cout\ : std_logic;
SIGNAL \u17|LessThan0~11_cout\ : std_logic;
SIGNAL \u17|LessThan0~13_cout\ : std_logic;
SIGNAL \u17|LessThan0~15_cout\ : std_logic;
SIGNAL \u17|LessThan0~17_cout\ : std_logic;
SIGNAL \u17|LessThan0~19_cout\ : std_logic;
SIGNAL \u17|LessThan0~21_cout\ : std_logic;
SIGNAL \u17|LessThan0~23_cout\ : std_logic;
SIGNAL \u17|LessThan0~25_cout\ : std_logic;
SIGNAL \u17|LessThan0~26_combout\ : std_logic;
SIGNAL \u13|u1|sum[13]~43\ : std_logic;
SIGNAL \u13|u1|sum[14]~44_combout\ : std_logic;
SIGNAL \u13|u1|Add2~27\ : std_logic;
SIGNAL \u13|u1|Add2~28_combout\ : std_logic;
SIGNAL \u17|Add2~0_combout\ : std_logic;
SIGNAL \u17|Add2~2_combout\ : std_logic;
SIGNAL \u14|u1|sgn~0_combout\ : std_logic;
SIGNAL \u14|u1|sgn~q\ : std_logic;
SIGNAL \u13|u1|sgn~0_combout\ : std_logic;
SIGNAL \u13|u1|sgn~q\ : std_logic;
SIGNAL \u17|process_0~0_combout\ : std_logic;
SIGNAL \u17|LessThan1~1_cout\ : std_logic;
SIGNAL \u17|LessThan1~3_cout\ : std_logic;
SIGNAL \u17|LessThan1~5_cout\ : std_logic;
SIGNAL \u17|LessThan1~7_cout\ : std_logic;
SIGNAL \u17|LessThan1~9_cout\ : std_logic;
SIGNAL \u17|LessThan1~11_cout\ : std_logic;
SIGNAL \u17|LessThan1~13_cout\ : std_logic;
SIGNAL \u17|LessThan1~15_cout\ : std_logic;
SIGNAL \u17|LessThan1~17_cout\ : std_logic;
SIGNAL \u17|LessThan1~19_cout\ : std_logic;
SIGNAL \u17|LessThan1~21_cout\ : std_logic;
SIGNAL \u17|LessThan1~23_cout\ : std_logic;
SIGNAL \u17|LessThan1~25_cout\ : std_logic;
SIGNAL \u17|LessThan1~26_combout\ : std_logic;
SIGNAL \u17|sum[3]~17_combout\ : std_logic;
SIGNAL \r17|Q[0]~feeder_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[0][15]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[0][13]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u11|u1|sum[0]~18\ : std_logic;
SIGNAL \u11|u1|sum[1]~20\ : std_logic;
SIGNAL \u11|u1|sum[2]~22\ : std_logic;
SIGNAL \u11|u1|sum[3]~24\ : std_logic;
SIGNAL \u11|u1|sum[4]~26\ : std_logic;
SIGNAL \u11|u1|sum[5]~27_combout\ : std_logic;
SIGNAL \u11|u1|Add2~1_cout\ : std_logic;
SIGNAL \u11|u1|Add2~3\ : std_logic;
SIGNAL \u11|u1|Add2~5\ : std_logic;
SIGNAL \u11|u1|Add2~7\ : std_logic;
SIGNAL \u11|u1|Add2~9_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[3][15]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[2][15]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[1][15]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u11|u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u11|u1|LessThan0~1_combout\ : std_logic;
SIGNAL \u11|u1|LessThan0~2_combout\ : std_logic;
SIGNAL \u11|u1|LessThan0~3_combout\ : std_logic;
SIGNAL \u11|u1|LessThan0~4_combout\ : std_logic;
SIGNAL \u11|u1|Add1~1\ : std_logic;
SIGNAL \u11|u1|Add1~3\ : std_logic;
SIGNAL \u11|u1|Add1~5\ : std_logic;
SIGNAL \u11|u1|Add1~7\ : std_logic;
SIGNAL \u11|u1|Add1~9\ : std_logic;
SIGNAL \u11|u1|Add1~10_combout\ : std_logic;
SIGNAL \u11|u1|Add2~17_combout\ : std_logic;
SIGNAL \u11|u1|LessThan1~0_combout\ : std_logic;
SIGNAL \u11|u1|LessThan1~1_combout\ : std_logic;
SIGNAL \u11|u1|LessThan1~2_combout\ : std_logic;
SIGNAL \u11|u1|LessThan1~3_combout\ : std_logic;
SIGNAL \u11|u1|sum[14]~47_combout\ : std_logic;
SIGNAL \u11|u1|sgn~2_combout\ : std_logic;
SIGNAL \u11|u1|sgn~q\ : std_logic;
SIGNAL \drg.d2[5]~3_combout\ : std_logic;
SIGNAL \u11|u1|sum[5]~28\ : std_logic;
SIGNAL \u11|u1|sum[6]~30\ : std_logic;
SIGNAL \u11|u1|sum[7]~31_combout\ : std_logic;
SIGNAL \u11|u1|Add1~11\ : std_logic;
SIGNAL \u11|u1|Add1~13\ : std_logic;
SIGNAL \u11|u1|Add1~14_combout\ : std_logic;
SIGNAL \u11|u1|Add2~10\ : std_logic;
SIGNAL \u11|u1|Add2~12\ : std_logic;
SIGNAL \u11|u1|Add2~14_combout\ : std_logic;
SIGNAL \u11|u1|Add2~16_combout\ : std_logic;
SIGNAL \drg.d2[7]~2_combout\ : std_logic;
SIGNAL \u11|u1|sum[6]~29_combout\ : std_logic;
SIGNAL \u11|u1|Add1~12_combout\ : std_logic;
SIGNAL \u11|u1|Add2~11_combout\ : std_logic;
SIGNAL \u11|u1|Add2~13_combout\ : std_logic;
SIGNAL \drg.d2[6]~1_combout\ : std_logic;
SIGNAL \u11|u1|sum[4]~25_combout\ : std_logic;
SIGNAL \u11|u1|Add1~8_combout\ : std_logic;
SIGNAL \u11|u1|Add2~6_combout\ : std_logic;
SIGNAL \u11|u1|Add2~8_combout\ : std_logic;
SIGNAL \drg.d2[4]~0_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[1][9]~0_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[1][8]~1_combout\ : std_logic;
SIGNAL \u11|u1|sum[3]~23_combout\ : std_logic;
SIGNAL \u11|u1|Add1~6_combout\ : std_logic;
SIGNAL \u11|u1|Add2~4_combout\ : std_logic;
SIGNAL \u11|u1|Add2~18_combout\ : std_logic;
SIGNAL \drg.d2[3]~4_combout\ : std_logic;
SIGNAL \u11|u1|sum[2]~21_combout\ : std_logic;
SIGNAL \u11|u1|Add2~2_combout\ : std_logic;
SIGNAL \u11|u1|Add1~4_combout\ : std_logic;
SIGNAL \u11|u1|Add2~19_combout\ : std_logic;
SIGNAL \drg.d2[2]~5_combout\ : std_logic;
SIGNAL \u11|u1|sum[1]~19_combout\ : std_logic;
SIGNAL \u11|u1|Add1~2_combout\ : std_logic;
SIGNAL \u11|u1|Add2~20_combout\ : std_logic;
SIGNAL \drg.d2[1]~6_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[0][11]~3_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[1][7]~2_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[1][6]~4_combout\ : std_logic;
SIGNAL \u11|u1|sum[0]~17_combout\ : std_logic;
SIGNAL \u11|u1|Add2~21_combout\ : std_logic;
SIGNAL \u11|u1|Add1~0_combout\ : std_logic;
SIGNAL \u11|u1|Add2~23_combout\ : std_logic;
SIGNAL \drg.d2[0]~7_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[0][10]~5_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[0][9]~6_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u11|u1|sum[7]~32\ : std_logic;
SIGNAL \u11|u1|sum[8]~33_combout\ : std_logic;
SIGNAL \u11|u1|Add1~15\ : std_logic;
SIGNAL \u11|u1|Add1~16_combout\ : std_logic;
SIGNAL \u11|u1|Add2~15\ : std_logic;
SIGNAL \u11|u1|Add2~24_combout\ : std_logic;
SIGNAL \u11|u1|Add2~26_combout\ : std_logic;
SIGNAL \drg.d2[8]~8_combout\ : std_logic;
SIGNAL \u15|u1|sum[0]~10_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \u11|u0|Mult0|mult_core|romout[0][12]~0_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u12|u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u12|u1|LessThan0~1_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u12|u1|LessThan0~2_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u12|u1|LessThan0~3_combout\ : std_logic;
SIGNAL \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u12|u1|LessThan0~4_combout\ : std_logic;
SIGNAL \u12|u1|sgn~0_combout\ : std_logic;
SIGNAL \u12|u1|sgn~q\ : std_logic;
SIGNAL \u12|u1|Add2~1_cout\ : std_logic;
SIGNAL \u12|u1|Add2~3\ : std_logic;
SIGNAL \u12|u1|Add2~5\ : std_logic;
SIGNAL \u12|u1|Add2~7\ : std_logic;
SIGNAL \u12|u1|Add2~9\ : std_logic;
SIGNAL \u12|u1|Add2~11\ : std_logic;
SIGNAL \u12|u1|Add2~13\ : std_logic;
SIGNAL \u12|u1|Add2~15\ : std_logic;
SIGNAL \u12|u1|Add2~17\ : std_logic;
SIGNAL \u12|u1|Add2~19\ : std_logic;
SIGNAL \u12|u1|Add2~20_combout\ : std_logic;
SIGNAL \u12|u1|Add1~1\ : std_logic;
SIGNAL \u12|u1|Add1~3\ : std_logic;
SIGNAL \u12|u1|Add1~5\ : std_logic;
SIGNAL \u12|u1|Add1~7\ : std_logic;
SIGNAL \u12|u1|Add1~9\ : std_logic;
SIGNAL \u12|u1|Add1~11\ : std_logic;
SIGNAL \u12|u1|Add1~13\ : std_logic;
SIGNAL \u12|u1|Add1~15\ : std_logic;
SIGNAL \u12|u1|Add1~17\ : std_logic;
SIGNAL \u12|u1|Add1~18_combout\ : std_logic;
SIGNAL \u12|u1|sum[10]~9_combout\ : std_logic;
SIGNAL \u12|u1|Add0~1\ : std_logic;
SIGNAL \u12|u1|Add0~3\ : std_logic;
SIGNAL \u12|u1|Add0~5\ : std_logic;
SIGNAL \u12|u1|Add0~7\ : std_logic;
SIGNAL \u12|u1|Add0~9\ : std_logic;
SIGNAL \u12|u1|Add0~11\ : std_logic;
SIGNAL \u12|u1|Add0~13\ : std_logic;
SIGNAL \u12|u1|Add0~15\ : std_logic;
SIGNAL \u12|u1|Add0~17\ : std_logic;
SIGNAL \u12|u1|Add0~18_combout\ : std_logic;
SIGNAL \u12|u1|sum[9]~15_combout\ : std_logic;
SIGNAL \u12|u1|sum[9]~14_combout\ : std_logic;
SIGNAL \u12|u1|sum[9]~17_combout\ : std_logic;
SIGNAL \u12|u1|sum[9]~16_combout\ : std_logic;
SIGNAL \u12|u1|sum[9]~18_combout\ : std_logic;
SIGNAL \drg.d3[10]~9_combout\ : std_logic;
SIGNAL \u12|u1|Add1~19\ : std_logic;
SIGNAL \u12|u1|Add1~20_combout\ : std_logic;
SIGNAL \u12|u1|Add2~21\ : std_logic;
SIGNAL \u12|u1|Add2~22_combout\ : std_logic;
SIGNAL \u12|u1|sum[11]~10_combout\ : std_logic;
SIGNAL \u12|u1|Add0~19\ : std_logic;
SIGNAL \u12|u1|Add0~20_combout\ : std_logic;
SIGNAL \drg.d3[11]~12_combout\ : std_logic;
SIGNAL \u12|u1|Add2~16_combout\ : std_logic;
SIGNAL \u12|u1|Add1~14_combout\ : std_logic;
SIGNAL \u12|u1|sum[8]~7_combout\ : std_logic;
SIGNAL \u12|u1|Add0~14_combout\ : std_logic;
SIGNAL \drg.d3[8]~10_combout\ : std_logic;
SIGNAL \u12|u1|Add2~18_combout\ : std_logic;
SIGNAL \u12|u1|Add1~16_combout\ : std_logic;
SIGNAL \u12|u1|sum[9]~8_combout\ : std_logic;
SIGNAL \u12|u1|Add0~16_combout\ : std_logic;
SIGNAL \drg.d3[9]~11_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[2][5]~combout\ : std_logic;
SIGNAL \u12|u1|Add1~21\ : std_logic;
SIGNAL \u12|u1|Add1~23\ : std_logic;
SIGNAL \u12|u1|Add1~24_combout\ : std_logic;
SIGNAL \u12|u1|Add2~23\ : std_logic;
SIGNAL \u12|u1|Add2~25\ : std_logic;
SIGNAL \u12|u1|Add2~26_combout\ : std_logic;
SIGNAL \u12|u1|sum[13]~12_combout\ : std_logic;
SIGNAL \u12|u1|Add0~21\ : std_logic;
SIGNAL \u12|u1|Add0~23\ : std_logic;
SIGNAL \u12|u1|Add0~24_combout\ : std_logic;
SIGNAL \drg.d3[13]~8_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[2][4]~14_combout\ : std_logic;
SIGNAL \u12|u1|Add1~22_combout\ : std_logic;
SIGNAL \u12|u1|Add2~24_combout\ : std_logic;
SIGNAL \u12|u1|sum[12]~11_combout\ : std_logic;
SIGNAL \u12|u1|Add0~22_combout\ : std_logic;
SIGNAL \drg.d3[12]~13_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u12|u1|Add2~12_combout\ : std_logic;
SIGNAL \u12|u1|Add1~10_combout\ : std_logic;
SIGNAL \u12|u1|sum[6]~5_combout\ : std_logic;
SIGNAL \u12|u1|Add0~10_combout\ : std_logic;
SIGNAL \drg.d3[6]~1_combout\ : std_logic;
SIGNAL \u12|u1|Add1~6_combout\ : std_logic;
SIGNAL \u12|u1|Add2~8_combout\ : std_logic;
SIGNAL \u12|u1|sum[4]~3_combout\ : std_logic;
SIGNAL \u12|u1|Add0~6_combout\ : std_logic;
SIGNAL \drg.d3[4]~0_combout\ : std_logic;
SIGNAL \u12|u1|Add2~10_combout\ : std_logic;
SIGNAL \u12|u1|Add1~8_combout\ : std_logic;
SIGNAL \u12|u1|sum[5]~4_combout\ : std_logic;
SIGNAL \u12|u1|Add0~8_combout\ : std_logic;
SIGNAL \drg.d3[5]~2_combout\ : std_logic;
SIGNAL \u12|u1|Add2~14_combout\ : std_logic;
SIGNAL \u12|u1|Add1~12_combout\ : std_logic;
SIGNAL \u12|u1|sum[7]~6_combout\ : std_logic;
SIGNAL \u12|u1|Add0~12_combout\ : std_logic;
SIGNAL \drg.d3[7]~3_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[1][9]~combout\ : std_logic;
SIGNAL \u12|u1|Add2~4_combout\ : std_logic;
SIGNAL \u12|u1|Add1~2_combout\ : std_logic;
SIGNAL \u12|u1|sum[2]~1_combout\ : std_logic;
SIGNAL \u12|u1|Add0~2_combout\ : std_logic;
SIGNAL \drg.d3[2]~7_combout\ : std_logic;
SIGNAL \u12|u1|Add2~2_combout\ : std_logic;
SIGNAL \u12|u1|Add1~0_combout\ : std_logic;
SIGNAL \u12|u1|sum[1]~0_combout\ : std_logic;
SIGNAL \u12|u1|Add0~0_combout\ : std_logic;
SIGNAL \drg.d3[1]~4_combout\ : std_logic;
SIGNAL \drg.d3[0]~5_combout\ : std_logic;
SIGNAL \u12|u1|Add2~6_combout\ : std_logic;
SIGNAL \u12|u1|Add1~4_combout\ : std_logic;
SIGNAL \u12|u1|sum[3]~2_combout\ : std_logic;
SIGNAL \u12|u1|Add0~4_combout\ : std_logic;
SIGNAL \drg.d3[3]~6_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[0][13]~0_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[0][12]~2_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[1][8]~1_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[0][11]~4_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[1][7]~3_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[0][10]~5_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[1][6]~combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[1][5]~combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[0][9]~6_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[0][8]~8_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[1][4]~7_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[1][3]~9_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[0][7]~10_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[0][6]~11_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[0][5]~12_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[0][4]~13_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[2][3]~15_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u16|u1|sum[0]~16_cout\ : std_logic;
SIGNAL \u16|u1|sum[0]~18_cout\ : std_logic;
SIGNAL \u16|u1|sum[0]~20_cout\ : std_logic;
SIGNAL \u16|u1|sum[0]~22_cout\ : std_logic;
SIGNAL \u16|u1|sum[0]~24_cout\ : std_logic;
SIGNAL \u16|u1|sum[0]~25_combout\ : std_logic;
SIGNAL \u18|sum[0]~15_combout\ : std_logic;
SIGNAL \u19|sum[0]~15_combout\ : std_logic;
SIGNAL \u19|sum[0]~feeder_combout\ : std_logic;
SIGNAL \u19|Add1~0_combout\ : std_logic;
SIGNAL \u12|u1|Add2~27\ : std_logic;
SIGNAL \u12|u1|Add2~28_combout\ : std_logic;
SIGNAL \u12|u1|Add1~25\ : std_logic;
SIGNAL \u12|u1|Add1~26_combout\ : std_logic;
SIGNAL \u12|u1|sum[14]~13_combout\ : std_logic;
SIGNAL \u12|u1|Add0~25\ : std_logic;
SIGNAL \u12|u1|Add0~26_combout\ : std_logic;
SIGNAL \drg.d3[14]~14_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[2][16]~16_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[3][11]~combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[2][15]~17_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[2][14]~18_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[3][10]~combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[3][9]~combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[2][13]~19_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[3][10]~20_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[2][12]~21_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[3][7]~combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[3][6]~combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[2][10]~22_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[3][5]~combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[3][4]~23_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[2][8]~24_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[2][7]~25_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[2][6]~combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|_~2_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[1][16]~26_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[1][15]~27_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[1][14]~28_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|_~3_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[1][13]~29_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[0][16]~31_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[1][12]~30_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[0][15]~32_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[1][10]~33_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|romout[0][14]~34_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u16|u1|sum[0]~26\ : std_logic;
SIGNAL \u16|u1|sum[1]~28\ : std_logic;
SIGNAL \u16|u1|sum[2]~30\ : std_logic;
SIGNAL \u16|u1|sum[3]~32\ : std_logic;
SIGNAL \u16|u1|sum[4]~34\ : std_logic;
SIGNAL \u16|u1|sum[5]~36\ : std_logic;
SIGNAL \u16|u1|sum[6]~38\ : std_logic;
SIGNAL \u16|u1|sum[7]~40\ : std_logic;
SIGNAL \u16|u1|sum[8]~42\ : std_logic;
SIGNAL \u16|u1|sum[9]~44\ : std_logic;
SIGNAL \u16|u1|sum[10]~46\ : std_logic;
SIGNAL \u16|u1|sum[11]~48\ : std_logic;
SIGNAL \u16|u1|sum[12]~50\ : std_logic;
SIGNAL \u16|u1|sum[13]~52\ : std_logic;
SIGNAL \u16|u1|sum[14]~53_combout\ : std_logic;
SIGNAL \r16|Q[14]~feeder_combout\ : std_logic;
SIGNAL \u16|u1|sum[13]~51_combout\ : std_logic;
SIGNAL \r16|Q[13]~feeder_combout\ : std_logic;
SIGNAL \u16|u1|sum[12]~49_combout\ : std_logic;
SIGNAL \u16|u1|sum[11]~47_combout\ : std_logic;
SIGNAL \r16|Q[11]~feeder_combout\ : std_logic;
SIGNAL \u16|u1|sum[10]~45_combout\ : std_logic;
SIGNAL \r16|Q[10]~feeder_combout\ : std_logic;
SIGNAL \u16|u1|sum[9]~43_combout\ : std_logic;
SIGNAL \r16|Q[9]~feeder_combout\ : std_logic;
SIGNAL \u11|u1|sum[8]~34\ : std_logic;
SIGNAL \u11|u1|sum[9]~36\ : std_logic;
SIGNAL \u11|u1|sum[10]~38\ : std_logic;
SIGNAL \u11|u1|sum[11]~40\ : std_logic;
SIGNAL \u11|u1|sum[12]~42\ : std_logic;
SIGNAL \u11|u1|sum[13]~44\ : std_logic;
SIGNAL \u11|u1|sum[14]~45_combout\ : std_logic;
SIGNAL \u11|u1|Add2~25\ : std_logic;
SIGNAL \u11|u1|Add2~28\ : std_logic;
SIGNAL \u11|u1|Add2~30\ : std_logic;
SIGNAL \u11|u1|Add2~32\ : std_logic;
SIGNAL \u11|u1|Add2~34\ : std_logic;
SIGNAL \u11|u1|Add2~36\ : std_logic;
SIGNAL \u11|u1|Add2~37_combout\ : std_logic;
SIGNAL \u11|u1|Add1~17\ : std_logic;
SIGNAL \u11|u1|Add1~19\ : std_logic;
SIGNAL \u11|u1|Add1~21\ : std_logic;
SIGNAL \u11|u1|Add1~23\ : std_logic;
SIGNAL \u11|u1|Add1~25\ : std_logic;
SIGNAL \u11|u1|Add1~27\ : std_logic;
SIGNAL \u11|u1|Add1~28_combout\ : std_logic;
SIGNAL \u11|u1|Add2~39_combout\ : std_logic;
SIGNAL \drg.d2[14]~9_combout\ : std_logic;
SIGNAL \u11|u1|sum[13]~43_combout\ : std_logic;
SIGNAL \u11|u1|Add2~35_combout\ : std_logic;
SIGNAL \u11|u1|Add1~26_combout\ : std_logic;
SIGNAL \u11|u1|Add2~40_combout\ : std_logic;
SIGNAL \drg.d2[13]~10_combout\ : std_logic;
SIGNAL \u11|u1|sum[12]~41_combout\ : std_logic;
SIGNAL \u11|u1|Add1~24_combout\ : std_logic;
SIGNAL \u11|u1|Add2~33_combout\ : std_logic;
SIGNAL \u11|u1|Add2~41_combout\ : std_logic;
SIGNAL \drg.d2[12]~11_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[3][10]~7_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[3][9]~combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[3][8]~8_combout\ : std_logic;
SIGNAL \u11|u1|sum[10]~37_combout\ : std_logic;
SIGNAL \u11|u1|Add1~20_combout\ : std_logic;
SIGNAL \u11|u1|Add2~29_combout\ : std_logic;
SIGNAL \u11|u1|Add2~43_combout\ : std_logic;
SIGNAL \drg.d2[10]~13_combout\ : std_logic;
SIGNAL \u11|u1|sum[9]~35_combout\ : std_logic;
SIGNAL \u11|u1|Add2~27_combout\ : std_logic;
SIGNAL \u11|u1|Add1~18_combout\ : std_logic;
SIGNAL \u11|u1|Add2~44_combout\ : std_logic;
SIGNAL \drg.d2[9]~14_combout\ : std_logic;
SIGNAL \u11|u1|sum[11]~39_combout\ : std_logic;
SIGNAL \u11|u1|Add2~31_combout\ : std_logic;
SIGNAL \u11|u1|Add1~22_combout\ : std_logic;
SIGNAL \u11|u1|Add2~42_combout\ : std_logic;
SIGNAL \drg.d2[11]~12_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[2][11]~10_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[3][7]~9_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[3][6]~combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[2][10]~11_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[2][9]~12_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[2][8]~13_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[1][11]~14_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[1][10]~15_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[2][7]~16_combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|romout[2][6]~combout\ : std_logic;
SIGNAL \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u15|u1|sum[0]~11\ : std_logic;
SIGNAL \u15|u1|sum[1]~13\ : std_logic;
SIGNAL \u15|u1|sum[2]~15\ : std_logic;
SIGNAL \u15|u1|sum[3]~17\ : std_logic;
SIGNAL \u15|u1|sum[4]~19\ : std_logic;
SIGNAL \u15|u1|sum[5]~21\ : std_logic;
SIGNAL \u15|u1|sum[6]~23\ : std_logic;
SIGNAL \u15|u1|sum[7]~25\ : std_logic;
SIGNAL \u15|u1|sum[8]~27\ : std_logic;
SIGNAL \u15|u1|sum[9]~28_combout\ : std_logic;
SIGNAL \u15|u1|sum[8]~26_combout\ : std_logic;
SIGNAL \r15|Q[8]~feeder_combout\ : std_logic;
SIGNAL \u16|u1|sum[8]~41_combout\ : std_logic;
SIGNAL \r16|Q[8]~feeder_combout\ : std_logic;
SIGNAL \u16|u1|sum[7]~39_combout\ : std_logic;
SIGNAL \u15|u1|sum[7]~24_combout\ : std_logic;
SIGNAL \r15|Q[7]~feeder_combout\ : std_logic;
SIGNAL \u16|u1|sum[6]~37_combout\ : std_logic;
SIGNAL \u15|u1|sum[6]~22_combout\ : std_logic;
SIGNAL \r15|Q[6]~feeder_combout\ : std_logic;
SIGNAL \u16|u1|sum[5]~35_combout\ : std_logic;
SIGNAL \r16|Q[5]~feeder_combout\ : std_logic;
SIGNAL \u15|u1|sum[5]~20_combout\ : std_logic;
SIGNAL \r15|Q[5]~feeder_combout\ : std_logic;
SIGNAL \u16|u1|sum[4]~33_combout\ : std_logic;
SIGNAL \u15|u1|sum[4]~18_combout\ : std_logic;
SIGNAL \u16|u1|sum[3]~31_combout\ : std_logic;
SIGNAL \r16|Q[3]~feeder_combout\ : std_logic;
SIGNAL \u15|u1|sum[3]~16_combout\ : std_logic;
SIGNAL \r15|Q[3]~feeder_combout\ : std_logic;
SIGNAL \u16|u1|sum[2]~29_combout\ : std_logic;
SIGNAL \u15|u1|sum[2]~14_combout\ : std_logic;
SIGNAL \r15|Q[2]~feeder_combout\ : std_logic;
SIGNAL \u15|u1|sum[1]~12_combout\ : std_logic;
SIGNAL \u16|u1|sum[1]~27_combout\ : std_logic;
SIGNAL \r16|Q[1]~feeder_combout\ : std_logic;
SIGNAL \u18|sum[0]~16\ : std_logic;
SIGNAL \u18|sum[1]~18\ : std_logic;
SIGNAL \u18|sum[2]~20\ : std_logic;
SIGNAL \u18|sum[3]~22\ : std_logic;
SIGNAL \u18|sum[4]~24\ : std_logic;
SIGNAL \u18|sum[5]~26\ : std_logic;
SIGNAL \u18|sum[6]~28\ : std_logic;
SIGNAL \u18|sum[7]~30\ : std_logic;
SIGNAL \u18|sum[8]~32\ : std_logic;
SIGNAL \u18|sum[9]~34\ : std_logic;
SIGNAL \u18|sum[10]~36\ : std_logic;
SIGNAL \u18|sum[11]~38\ : std_logic;
SIGNAL \u18|sum[12]~40\ : std_logic;
SIGNAL \u18|sum[13]~42\ : std_logic;
SIGNAL \u18|sum[14]~43_combout\ : std_logic;
SIGNAL \r18|Q[14]~feeder_combout\ : std_logic;
SIGNAL \u17|sum[0]~16\ : std_logic;
SIGNAL \u17|sum[1]~19\ : std_logic;
SIGNAL \u17|sum[2]~21\ : std_logic;
SIGNAL \u17|sum[3]~23\ : std_logic;
SIGNAL \u17|sum[4]~25\ : std_logic;
SIGNAL \u17|sum[5]~27\ : std_logic;
SIGNAL \u17|sum[6]~29\ : std_logic;
SIGNAL \u17|sum[7]~31\ : std_logic;
SIGNAL \u17|sum[8]~33\ : std_logic;
SIGNAL \u17|sum[9]~35\ : std_logic;
SIGNAL \u17|sum[10]~37\ : std_logic;
SIGNAL \u17|sum[11]~39\ : std_logic;
SIGNAL \u17|sum[12]~41\ : std_logic;
SIGNAL \u17|sum[13]~43\ : std_logic;
SIGNAL \u17|sum[14]~44_combout\ : std_logic;
SIGNAL \u17|sum[14]~feeder_combout\ : std_logic;
SIGNAL \u17|Add2~1\ : std_logic;
SIGNAL \u17|Add2~4\ : std_logic;
SIGNAL \u17|Add2~6\ : std_logic;
SIGNAL \u17|Add2~8\ : std_logic;
SIGNAL \u17|Add2~10\ : std_logic;
SIGNAL \u17|Add2~12\ : std_logic;
SIGNAL \u17|Add2~14\ : std_logic;
SIGNAL \u17|Add2~16\ : std_logic;
SIGNAL \u17|Add2~18\ : std_logic;
SIGNAL \u17|Add2~20\ : std_logic;
SIGNAL \u17|Add2~22\ : std_logic;
SIGNAL \u17|Add2~24\ : std_logic;
SIGNAL \u17|Add2~26\ : std_logic;
SIGNAL \u17|Add2~28\ : std_logic;
SIGNAL \u17|Add2~29_combout\ : std_logic;
SIGNAL \u17|Add1~1\ : std_logic;
SIGNAL \u17|Add1~3\ : std_logic;
SIGNAL \u17|Add1~5\ : std_logic;
SIGNAL \u17|Add1~7\ : std_logic;
SIGNAL \u17|Add1~9\ : std_logic;
SIGNAL \u17|Add1~11\ : std_logic;
SIGNAL \u17|Add1~13\ : std_logic;
SIGNAL \u17|Add1~15\ : std_logic;
SIGNAL \u17|Add1~17\ : std_logic;
SIGNAL \u17|Add1~19\ : std_logic;
SIGNAL \u17|Add1~21\ : std_logic;
SIGNAL \u17|Add1~23\ : std_logic;
SIGNAL \u17|Add1~25\ : std_logic;
SIGNAL \u17|Add1~27\ : std_logic;
SIGNAL \u17|Add1~28_combout\ : std_logic;
SIGNAL \u17|Add2~31_combout\ : std_logic;
SIGNAL \r17|Q[14]~feeder_combout\ : std_logic;
SIGNAL \u18|sum[13]~41_combout\ : std_logic;
SIGNAL \r18|Q[13]~feeder_combout\ : std_logic;
SIGNAL \u17|sum[13]~42_combout\ : std_logic;
SIGNAL \u17|sum[13]~feeder_combout\ : std_logic;
SIGNAL \u17|Add2~27_combout\ : std_logic;
SIGNAL \u17|Add1~26_combout\ : std_logic;
SIGNAL \u17|Add2~32_combout\ : std_logic;
SIGNAL \r17|Q[13]~feeder_combout\ : std_logic;
SIGNAL \u17|sum[12]~40_combout\ : std_logic;
SIGNAL \u17|sum[12]~feeder_combout\ : std_logic;
SIGNAL \u17|Add1~24_combout\ : std_logic;
SIGNAL \u17|Add2~25_combout\ : std_logic;
SIGNAL \u17|Add2~33_combout\ : std_logic;
SIGNAL \r17|Q[12]~feeder_combout\ : std_logic;
SIGNAL \u18|sum[12]~39_combout\ : std_logic;
SIGNAL \r18|Q[12]~feeder_combout\ : std_logic;
SIGNAL \u18|sum[11]~37_combout\ : std_logic;
SIGNAL \r18|Q[11]~feeder_combout\ : std_logic;
SIGNAL \u17|sum[11]~38_combout\ : std_logic;
SIGNAL \u17|Add2~23_combout\ : std_logic;
SIGNAL \u17|Add1~22_combout\ : std_logic;
SIGNAL \u17|Add2~34_combout\ : std_logic;
SIGNAL \r17|Q[11]~feeder_combout\ : std_logic;
SIGNAL \u18|sum[10]~35_combout\ : std_logic;
SIGNAL \r18|Q[10]~feeder_combout\ : std_logic;
SIGNAL \u17|sum[10]~36_combout\ : std_logic;
SIGNAL \u17|Add2~21_combout\ : std_logic;
SIGNAL \u17|Add1~20_combout\ : std_logic;
SIGNAL \u17|Add2~35_combout\ : std_logic;
SIGNAL \r17|Q[10]~feeder_combout\ : std_logic;
SIGNAL \u17|sum[9]~34_combout\ : std_logic;
SIGNAL \u17|sum[9]~feeder_combout\ : std_logic;
SIGNAL \u17|Add2~19_combout\ : std_logic;
SIGNAL \u17|Add1~18_combout\ : std_logic;
SIGNAL \u17|Add2~36_combout\ : std_logic;
SIGNAL \r17|Q[9]~feeder_combout\ : std_logic;
SIGNAL \u18|sum[9]~33_combout\ : std_logic;
SIGNAL \r18|Q[9]~feeder_combout\ : std_logic;
SIGNAL \u17|sum[8]~32_combout\ : std_logic;
SIGNAL \u17|Add2~17_combout\ : std_logic;
SIGNAL \u17|Add1~16_combout\ : std_logic;
SIGNAL \u17|Add2~37_combout\ : std_logic;
SIGNAL \u18|sum[8]~31_combout\ : std_logic;
SIGNAL \r18|Q[8]~feeder_combout\ : std_logic;
SIGNAL \u17|sum[7]~30_combout\ : std_logic;
SIGNAL \u17|sum[7]~feeder_combout\ : std_logic;
SIGNAL \u17|Add1~14_combout\ : std_logic;
SIGNAL \u17|Add2~15_combout\ : std_logic;
SIGNAL \u17|Add2~38_combout\ : std_logic;
SIGNAL \u18|sum[7]~29_combout\ : std_logic;
SIGNAL \r18|Q[7]~feeder_combout\ : std_logic;
SIGNAL \u18|sum[6]~27_combout\ : std_logic;
SIGNAL \r18|Q[6]~feeder_combout\ : std_logic;
SIGNAL \u17|sum[6]~28_combout\ : std_logic;
SIGNAL \u17|sum[6]~feeder_combout\ : std_logic;
SIGNAL \u17|Add2~13_combout\ : std_logic;
SIGNAL \u17|Add1~12_combout\ : std_logic;
SIGNAL \u17|Add2~39_combout\ : std_logic;
SIGNAL \u18|sum[5]~25_combout\ : std_logic;
SIGNAL \r18|Q[5]~feeder_combout\ : std_logic;
SIGNAL \u17|sum[5]~26_combout\ : std_logic;
SIGNAL \u17|sum[5]~feeder_combout\ : std_logic;
SIGNAL \u17|Add1~10_combout\ : std_logic;
SIGNAL \u17|Add2~11_combout\ : std_logic;
SIGNAL \u17|Add2~40_combout\ : std_logic;
SIGNAL \r17|Q[5]~feeder_combout\ : std_logic;
SIGNAL \u18|sum[4]~23_combout\ : std_logic;
SIGNAL \u17|sum[4]~24_combout\ : std_logic;
SIGNAL \u17|sum[4]~feeder_combout\ : std_logic;
SIGNAL \u17|Add1~8_combout\ : std_logic;
SIGNAL \u17|Add2~9_combout\ : std_logic;
SIGNAL \u17|Add2~41_combout\ : std_logic;
SIGNAL \u18|sum[3]~21_combout\ : std_logic;
SIGNAL \u17|sum[3]~22_combout\ : std_logic;
SIGNAL \u17|sum[3]~feeder_combout\ : std_logic;
SIGNAL \u17|Add2~7_combout\ : std_logic;
SIGNAL \u17|Add1~6_combout\ : std_logic;
SIGNAL \u17|Add2~42_combout\ : std_logic;
SIGNAL \u18|sum[2]~19_combout\ : std_logic;
SIGNAL \r18|Q[2]~feeder_combout\ : std_logic;
SIGNAL \u17|sum[2]~20_combout\ : std_logic;
SIGNAL \u17|sum[2]~feeder_combout\ : std_logic;
SIGNAL \u17|Add1~4_combout\ : std_logic;
SIGNAL \u17|Add2~5_combout\ : std_logic;
SIGNAL \u17|Add2~43_combout\ : std_logic;
SIGNAL \u17|sum[1]~18_combout\ : std_logic;
SIGNAL \u17|sum[1]~feeder_combout\ : std_logic;
SIGNAL \u17|Add1~2_combout\ : std_logic;
SIGNAL \u17|Add2~3_combout\ : std_logic;
SIGNAL \u17|Add2~44_combout\ : std_logic;
SIGNAL \u18|sum[1]~17_combout\ : std_logic;
SIGNAL \r18|Q[1]~feeder_combout\ : std_logic;
SIGNAL \u19|LessThan0~1_cout\ : std_logic;
SIGNAL \u19|LessThan0~3_cout\ : std_logic;
SIGNAL \u19|LessThan0~5_cout\ : std_logic;
SIGNAL \u19|LessThan0~7_cout\ : std_logic;
SIGNAL \u19|LessThan0~9_cout\ : std_logic;
SIGNAL \u19|LessThan0~11_cout\ : std_logic;
SIGNAL \u19|LessThan0~13_cout\ : std_logic;
SIGNAL \u19|LessThan0~15_cout\ : std_logic;
SIGNAL \u19|LessThan0~17_cout\ : std_logic;
SIGNAL \u19|LessThan0~19_cout\ : std_logic;
SIGNAL \u19|LessThan0~21_cout\ : std_logic;
SIGNAL \u19|LessThan0~23_cout\ : std_logic;
SIGNAL \u19|LessThan0~25_cout\ : std_logic;
SIGNAL \u19|LessThan0~27_cout\ : std_logic;
SIGNAL \u19|LessThan0~28_combout\ : std_logic;
SIGNAL \u19|Add2~0_combout\ : std_logic;
SIGNAL \u19|Add2~2_combout\ : std_logic;
SIGNAL \u17|sgn~0_combout\ : std_logic;
SIGNAL \u17|sgn~1_combout\ : std_logic;
SIGNAL \u17|sgn~q\ : std_logic;
SIGNAL \r17|Q[15]~feeder_combout\ : std_logic;
SIGNAL \u19|LessThan1~1_cout\ : std_logic;
SIGNAL \u19|LessThan1~3_cout\ : std_logic;
SIGNAL \u19|LessThan1~5_cout\ : std_logic;
SIGNAL \u19|LessThan1~7_cout\ : std_logic;
SIGNAL \u19|LessThan1~9_cout\ : std_logic;
SIGNAL \u19|LessThan1~11_cout\ : std_logic;
SIGNAL \u19|LessThan1~13_cout\ : std_logic;
SIGNAL \u19|LessThan1~15_cout\ : std_logic;
SIGNAL \u19|LessThan1~17_cout\ : std_logic;
SIGNAL \u19|LessThan1~19_cout\ : std_logic;
SIGNAL \u19|LessThan1~21_cout\ : std_logic;
SIGNAL \u19|LessThan1~23_cout\ : std_logic;
SIGNAL \u19|LessThan1~25_cout\ : std_logic;
SIGNAL \u19|LessThan1~27_cout\ : std_logic;
SIGNAL \u19|LessThan1~28_combout\ : std_logic;
SIGNAL \u19|sum[12]~17_combout\ : std_logic;
SIGNAL \r19|Q[0]~feeder_combout\ : std_logic;
SIGNAL \u19|sum[0]~16\ : std_logic;
SIGNAL \u19|sum[1]~18_combout\ : std_logic;
SIGNAL \u19|sum[1]~feeder_combout\ : std_logic;
SIGNAL \u19|Add1~1\ : std_logic;
SIGNAL \u19|Add1~2_combout\ : std_logic;
SIGNAL \u19|Add2~1\ : std_logic;
SIGNAL \u19|Add2~3_combout\ : std_logic;
SIGNAL \u19|Add2~5_combout\ : std_logic;
SIGNAL \r19|Q[1]~feeder_combout\ : std_logic;
SIGNAL \u19|sum[1]~19\ : std_logic;
SIGNAL \u19|sum[2]~20_combout\ : std_logic;
SIGNAL \u19|sum[2]~feeder_combout\ : std_logic;
SIGNAL \u19|Add1~3\ : std_logic;
SIGNAL \u19|Add1~4_combout\ : std_logic;
SIGNAL \u19|Add2~4\ : std_logic;
SIGNAL \u19|Add2~6_combout\ : std_logic;
SIGNAL \u19|Add2~8_combout\ : std_logic;
SIGNAL \r19|Q[2]~feeder_combout\ : std_logic;
SIGNAL \u19|sum[2]~21\ : std_logic;
SIGNAL \u19|sum[3]~22_combout\ : std_logic;
SIGNAL \u19|sum[3]~feeder_combout\ : std_logic;
SIGNAL \u19|Add2~7\ : std_logic;
SIGNAL \u19|Add2~9_combout\ : std_logic;
SIGNAL \u19|Add1~5\ : std_logic;
SIGNAL \u19|Add1~6_combout\ : std_logic;
SIGNAL \u19|Add2~11_combout\ : std_logic;
SIGNAL \r19|Q[3]~feeder_combout\ : std_logic;
SIGNAL \u19|sum[3]~23\ : std_logic;
SIGNAL \u19|sum[4]~24_combout\ : std_logic;
SIGNAL \u19|sum[4]~feeder_combout\ : std_logic;
SIGNAL \u19|Add2~10\ : std_logic;
SIGNAL \u19|Add2~12_combout\ : std_logic;
SIGNAL \u19|Add1~7\ : std_logic;
SIGNAL \u19|Add1~8_combout\ : std_logic;
SIGNAL \u19|Add2~14_combout\ : std_logic;
SIGNAL \r19|Q[4]~feeder_combout\ : std_logic;
SIGNAL \u19|sum[4]~25\ : std_logic;
SIGNAL \u19|sum[5]~26_combout\ : std_logic;
SIGNAL \u19|sum[5]~feeder_combout\ : std_logic;
SIGNAL \u19|Add2~13\ : std_logic;
SIGNAL \u19|Add2~15_combout\ : std_logic;
SIGNAL \u19|Add1~9\ : std_logic;
SIGNAL \u19|Add1~10_combout\ : std_logic;
SIGNAL \u19|Add2~17_combout\ : std_logic;
SIGNAL \r19|Q[5]~feeder_combout\ : std_logic;
SIGNAL \u19|sum[5]~27\ : std_logic;
SIGNAL \u19|sum[6]~28_combout\ : std_logic;
SIGNAL \u19|sum[6]~feeder_combout\ : std_logic;
SIGNAL \u19|Add2~16\ : std_logic;
SIGNAL \u19|Add2~18_combout\ : std_logic;
SIGNAL \u19|Add1~11\ : std_logic;
SIGNAL \u19|Add1~12_combout\ : std_logic;
SIGNAL \u19|Add2~20_combout\ : std_logic;
SIGNAL \r19|Q[6]~feeder_combout\ : std_logic;
SIGNAL \u19|sum[6]~29\ : std_logic;
SIGNAL \u19|sum[7]~30_combout\ : std_logic;
SIGNAL \u19|sum[7]~feeder_combout\ : std_logic;
SIGNAL \u19|Add2~19\ : std_logic;
SIGNAL \u19|Add2~21_combout\ : std_logic;
SIGNAL \u19|Add1~13\ : std_logic;
SIGNAL \u19|Add1~14_combout\ : std_logic;
SIGNAL \u19|Add2~23_combout\ : std_logic;
SIGNAL \r19|Q[7]~feeder_combout\ : std_logic;
SIGNAL \u19|sum[7]~31\ : std_logic;
SIGNAL \u19|sum[8]~32_combout\ : std_logic;
SIGNAL \u19|sum[8]~feeder_combout\ : std_logic;
SIGNAL \u19|Add1~15\ : std_logic;
SIGNAL \u19|Add1~16_combout\ : std_logic;
SIGNAL \u19|Add2~22\ : std_logic;
SIGNAL \u19|Add2~24_combout\ : std_logic;
SIGNAL \u19|Add2~26_combout\ : std_logic;
SIGNAL \r19|Q[8]~feeder_combout\ : std_logic;
SIGNAL \u19|sum[8]~33\ : std_logic;
SIGNAL \u19|sum[9]~34_combout\ : std_logic;
SIGNAL \u19|sum[9]~feeder_combout\ : std_logic;
SIGNAL \u19|Add1~17\ : std_logic;
SIGNAL \u19|Add1~18_combout\ : std_logic;
SIGNAL \u19|Add2~25\ : std_logic;
SIGNAL \u19|Add2~27_combout\ : std_logic;
SIGNAL \u19|Add2~29_combout\ : std_logic;
SIGNAL \r19|Q[9]~feeder_combout\ : std_logic;
SIGNAL \u19|sum[9]~35\ : std_logic;
SIGNAL \u19|sum[10]~36_combout\ : std_logic;
SIGNAL \u19|sum[10]~feeder_combout\ : std_logic;
SIGNAL \u19|Add2~28\ : std_logic;
SIGNAL \u19|Add2~30_combout\ : std_logic;
SIGNAL \u19|Add1~19\ : std_logic;
SIGNAL \u19|Add1~20_combout\ : std_logic;
SIGNAL \u19|Add2~32_combout\ : std_logic;
SIGNAL \r19|Q[10]~feeder_combout\ : std_logic;
SIGNAL \u19|sum[10]~37\ : std_logic;
SIGNAL \u19|sum[11]~38_combout\ : std_logic;
SIGNAL \u19|sum[11]~feeder_combout\ : std_logic;
SIGNAL \u19|Add1~21\ : std_logic;
SIGNAL \u19|Add1~22_combout\ : std_logic;
SIGNAL \u19|Add2~31\ : std_logic;
SIGNAL \u19|Add2~33_combout\ : std_logic;
SIGNAL \u19|Add2~35_combout\ : std_logic;
SIGNAL \r19|Q[11]~feeder_combout\ : std_logic;
SIGNAL \u19|sum[11]~39\ : std_logic;
SIGNAL \u19|sum[12]~40_combout\ : std_logic;
SIGNAL \u19|sum[12]~feeder_combout\ : std_logic;
SIGNAL \u19|Add1~23\ : std_logic;
SIGNAL \u19|Add1~24_combout\ : std_logic;
SIGNAL \u19|Add2~34\ : std_logic;
SIGNAL \u19|Add2~36_combout\ : std_logic;
SIGNAL \u19|Add2~38_combout\ : std_logic;
SIGNAL \r19|Q[12]~feeder_combout\ : std_logic;
SIGNAL \u19|sum[12]~41\ : std_logic;
SIGNAL \u19|sum[13]~42_combout\ : std_logic;
SIGNAL \u19|sum[13]~feeder_combout\ : std_logic;
SIGNAL \u19|Add1~25\ : std_logic;
SIGNAL \u19|Add1~26_combout\ : std_logic;
SIGNAL \u19|Add2~37\ : std_logic;
SIGNAL \u19|Add2~39_combout\ : std_logic;
SIGNAL \u19|Add2~41_combout\ : std_logic;
SIGNAL \r19|Q[13]~feeder_combout\ : std_logic;
SIGNAL \u19|sum[13]~43\ : std_logic;
SIGNAL \u19|sum[14]~44_combout\ : std_logic;
SIGNAL \u19|sum[14]~feeder_combout\ : std_logic;
SIGNAL \u19|Add1~27\ : std_logic;
SIGNAL \u19|Add1~28_combout\ : std_logic;
SIGNAL \u19|Add2~40\ : std_logic;
SIGNAL \u19|Add2~42_combout\ : std_logic;
SIGNAL \u19|Add2~44_combout\ : std_logic;
SIGNAL \r19|Q[14]~feeder_combout\ : std_logic;
SIGNAL \u19|sgn~0_combout\ : std_logic;
SIGNAL \u19|sgn~q\ : std_logic;
SIGNAL \r19|Q[15]~feeder_combout\ : std_logic;
SIGNAL \ready~0_combout\ : std_logic;
SIGNAL \r5|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u19|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|r1|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u16|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u12|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u6|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \r10|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u18|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u17|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u15|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u13|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u11|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u10|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \r2|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u9|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u2|u0|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \r6|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \r8|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u2|r0|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|u2|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u7|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|u0|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \r12|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|u2|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u2|u2|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \r15|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u3|u0|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u1|r1|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u3|u2|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \s_upd|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \m0|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u1|u0|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u2|r1|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \r3|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u3|u1|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u5|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|u1|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u3|r1|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|u1|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u2|u1|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u4|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \r19|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \r18|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \r17|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \s_upd|u0|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \r16|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \r14|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \r13|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u11|u0|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u14|u1|sum\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \r11|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \r9|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u1|r0|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \r0|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \r1|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u8|res\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u3|r0|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|r0|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \r4|Q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u11|u0|ALT_INV_res\ : std_logic_vector(15 DOWNTO 15);
SIGNAL \r0|ALT_INV_Q\ : std_logic_vector(15 DOWNTO 15);
SIGNAL \ALT_INV_reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_current_state.state_reset~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_x[15]~140_combout\ : std_logic;
SIGNAL \r17|ALT_INV_Q\ : std_logic_vector(15 DOWNTO 15);

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clock <= clock;
ww_reset <= reset;
ww_start <= start;
ww_input <= IEEE.STD_LOGIC_1164.STD_LOGIC_VECTOR(input);
h_out <= IEEE.NUMERIC_STD.SIGNED(ww_h_out);
ready <= ww_ready;
done <= ww_done;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u8|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\u8|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT26\ & 
\u8|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\u8|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\u8|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\u8|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\u8|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \u8|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\u8|Mult0|auto_generated|mac_mult1~dataout\ & \u8|Mult0|auto_generated|mac_mult1~5\ & \u8|Mult0|auto_generated|mac_mult1~4\ & \u8|Mult0|auto_generated|mac_mult1~3\ & \u8|Mult0|auto_generated|mac_mult1~2\ & \u8|Mult0|auto_generated|mac_mult1~1\ & 
\u8|Mult0|auto_generated|mac_mult1~0\);

\u8|Mult0|auto_generated|mac_out2~0\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\u8|Mult0|auto_generated|mac_out2~1\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\u8|Mult0|auto_generated|mac_out2~2\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\u8|Mult0|auto_generated|mac_out2~3\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\u8|Mult0|auto_generated|mac_out2~4\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\u8|Mult0|auto_generated|mac_out2~5\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\u8|Mult0|auto_generated|mac_out2~dataout\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\u8|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\u8|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\u8|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\u8|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\u8|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\u8|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\u8|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\u8|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\u8|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\u8|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\u8|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\u8|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\r8|Q\(0) <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\r8|Q\(1) <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\r8|Q\(2) <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\r8|Q\(3) <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\r8|Q\(4) <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\r8|Q\(5) <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\r8|Q\(6) <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\r8|Q\(7) <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\r8|Q\(8) <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\r8|Q\(9) <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\r8|Q\(10) <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\r8|Q\(11) <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\r8|Q\(12) <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\r8|Q\(13) <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\r8|Q\(14) <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\u8|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\u8|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\u8|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\r6|Q\(14) & \r6|Q\(13) & \r6|Q\(12) & \r6|Q\(11) & \r6|Q\(10) & \r6|Q\(9) & \r6|Q\(8) & \r6|Q\(7) & \r6|Q\(6) & \r6|Q\(5) & \r6|Q\(4) & \r6|Q\(3) & \r6|Q\(2) & \r6|Q\(1) & 
\r6|Q\(0) & gnd & gnd & gnd);

\u8|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\m0|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\ & \m0|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout\ & 
\m0|altsyncram_component|auto_generated|mux2|result_node[12]~5_combout\ & \m0|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\ & \m0|altsyncram_component|auto_generated|mux2|result_node[10]~9_combout\ & 
\m0|altsyncram_component|auto_generated|mux2|result_node[9]~11_combout\ & \m0|altsyncram_component|auto_generated|mux2|result_node[8]~13_combout\ & \m0|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\ & 
\m0|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\ & \m0|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\ & \m0|altsyncram_component|auto_generated|mux2|result_node[4]~21_combout\ & 
\m0|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout\ & \m0|altsyncram_component|auto_generated|mux2|result_node[2]~25_combout\ & \m0|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout\ & 
\m0|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout\ & gnd & gnd & gnd);

\u8|Mult0|auto_generated|mac_mult1~0\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\u8|Mult0|auto_generated|mac_mult1~1\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\u8|Mult0|auto_generated|mac_mult1~2\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\u8|Mult0|auto_generated|mac_mult1~3\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\u8|Mult0|auto_generated|mac_mult1~4\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\u8|Mult0|auto_generated|mac_mult1~5\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\u8|Mult0|auto_generated|mac_mult1~dataout\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\u8|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\m0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\m0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \~GND~combout\;

\m0|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Selector10~0_combout\ & \Selector11~0_combout\ & \Selector12~0_combout\ & \Selector13~0_combout\ & \Selector14~0_combout\ & \Selector15~0_combout\ & \Selector16~0_combout\ & 
\Selector17~0_combout\ & \Selector18~0_combout\ & \Selector19~0_combout\ & \Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\);

\m0|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \m0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\s_upd|u0|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~dataout\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~5\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~4\ & 
\s_upd|u0|Mult0|auto_generated|mac_mult1~3\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~2\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~1\ & \s_upd|u0|Mult0|auto_generated|mac_mult1~0\);

\s_upd|u0|Mult0|auto_generated|mac_out2~0\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\s_upd|u0|Mult0|auto_generated|mac_out2~1\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\s_upd|u0|Mult0|auto_generated|mac_out2~2\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\s_upd|u0|Mult0|auto_generated|mac_out2~3\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\s_upd|u0|Mult0|auto_generated|mac_out2~4\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\s_upd|u0|Mult0|auto_generated|mac_out2~5\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\s_upd|u0|Mult0|auto_generated|mac_out2~dataout\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\s_upd|u0|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\r1|Q\(14) & \r1|Q\(13) & \r1|Q\(12) & \r1|Q\(11) & \r1|Q\(10) & \r1|Q\(9) & \r1|Q\(8) & \r1|Q\(7) & \r1|Q\(6) & \r1|Q\(5) & \r1|Q\(4) & \r1|Q\(3) & \r1|Q\(2) & \r1|Q\(1) & 
\r1|Q\(0) & gnd & gnd & gnd);

\s_upd|u0|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\fth_in[14]~1_combout\ & \fth_in[13]~2_combout\ & \fth_in[12]~3_combout\ & \fth_in[11]~4_combout\ & \fth_in[10]~5_combout\ & \fth_in[9]~6_combout\ & \fth_in[8]~7_combout\ & \fth_in[7]~8_combout\ & 
\fth_in[6]~9_combout\ & \fth_in[5]~10_combout\ & \fth_in[4]~11_combout\ & \fth_in[3]~12_combout\ & \fth_in[2]~13_combout\ & \fth_in[1]~14_combout\ & \fth_in[0]~15_combout\ & gnd & gnd & gnd);

\s_upd|u0|Mult0|auto_generated|mac_mult1~0\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\s_upd|u0|Mult0|auto_generated|mac_mult1~1\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\s_upd|u0|Mult0|auto_generated|mac_mult1~2\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\s_upd|u0|Mult0|auto_generated|mac_mult1~3\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\s_upd|u0|Mult0|auto_generated|mac_mult1~4\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\s_upd|u0|Mult0|auto_generated|mac_mult1~5\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\s_upd|u0|Mult0|auto_generated|mac_mult1~dataout\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\s_upd|u0|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\u6|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\u6|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT26\ & 
\u6|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\u6|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\u6|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\u6|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\u6|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \u6|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\u6|Mult0|auto_generated|mac_mult1~dataout\ & \u6|Mult0|auto_generated|mac_mult1~5\ & \u6|Mult0|auto_generated|mac_mult1~4\ & \u6|Mult0|auto_generated|mac_mult1~3\ & \u6|Mult0|auto_generated|mac_mult1~2\ & \u6|Mult0|auto_generated|mac_mult1~1\ & 
\u6|Mult0|auto_generated|mac_mult1~0\);

\u6|Mult0|auto_generated|mac_out2~0\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\u6|Mult0|auto_generated|mac_out2~1\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\u6|Mult0|auto_generated|mac_out2~2\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\u6|Mult0|auto_generated|mac_out2~3\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\u6|Mult0|auto_generated|mac_out2~4\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\u6|Mult0|auto_generated|mac_out2~5\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\u6|Mult0|auto_generated|mac_out2~dataout\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\u6|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\u6|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\u6|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\u6|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\u6|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\u6|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\u6|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\u6|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\u6|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\u6|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\u6|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\u6|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\r5|Q\(0) <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\r5|Q\(1) <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\r5|Q\(2) <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\r5|Q\(3) <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\r5|Q\(4) <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\r5|Q\(5) <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\r5|Q\(6) <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\r5|Q\(7) <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\r5|Q\(8) <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\r5|Q\(9) <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\r5|Q\(10) <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\r5|Q\(11) <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\r5|Q\(12) <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\r5|Q\(13) <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\r5|Q\(14) <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\u6|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\u6|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\u6|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\r3|Q\(14) & \r3|Q\(13) & \r3|Q\(12) & \r3|Q\(11) & \r3|Q\(10) & \r3|Q\(9) & \r3|Q\(8) & \r3|Q\(7) & \r3|Q\(6) & \r3|Q\(5) & \r3|Q\(4) & \r3|Q\(3) & \r3|Q\(2) & \r3|Q\(1) & 
\r3|Q\(0) & gnd & gnd & gnd);

\u6|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\r4|Q\(14) & \r4|Q\(13) & \r4|Q\(12) & \r4|Q\(11) & \r4|Q\(10) & \r4|Q\(9) & \r4|Q\(8) & \r4|Q\(7) & \r4|Q\(6) & \r4|Q\(5) & \r4|Q\(4) & \r4|Q\(3) & \r4|Q\(2) & \r4|Q\(1) & 
\r4|Q\(0) & gnd & gnd & gnd);

\u6|Mult0|auto_generated|mac_mult1~0\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\u6|Mult0|auto_generated|mac_mult1~1\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\u6|Mult0|auto_generated|mac_mult1~2\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\u6|Mult0|auto_generated|mac_mult1~3\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\u6|Mult0|auto_generated|mac_mult1~4\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\u6|Mult0|auto_generated|mac_mult1~5\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\u6|Mult0|auto_generated|mac_mult1~dataout\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\u6|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock~input_o\);

\current_state.state_reset~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \current_state.state_reset~q\);

\u0|current_state.s_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|current_state.s_rst~q\);

\reset~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \reset~input_o\);
\u11|u0|ALT_INV_res\(15) <= NOT \u11|u0|res\(15);
\r0|ALT_INV_Q\(15) <= NOT \r0|Q\(15);
\ALT_INV_reset~inputclkctrl_outclk\ <= NOT \reset~inputclkctrl_outclk\;
\ALT_INV_current_state.state_reset~clkctrl_outclk\ <= NOT \current_state.state_reset~clkctrl_outclk\;
\ALT_INV_x[15]~140_combout\ <= NOT \x[15]~140_combout\;
\r17|ALT_INV_Q\(15) <= NOT \r17|Q\(15);
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X43_Y0_N16
\h_out[0]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r19|Q\(0),
	devoe => ww_devoe,
	o => \h_out[0]~output_o\);

-- Location: IOOBUF_X47_Y0_N23
\h_out[1]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r19|Q\(1),
	devoe => ww_devoe,
	o => \h_out[1]~output_o\);

-- Location: IOOBUF_X0_Y7_N9
\h_out[2]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r19|Q\(2),
	devoe => ww_devoe,
	o => \h_out[2]~output_o\);

-- Location: IOOBUF_X20_Y0_N9
\h_out[3]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r19|Q\(3),
	devoe => ww_devoe,
	o => \h_out[3]~output_o\);

-- Location: IOOBUF_X43_Y0_N23
\h_out[4]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r19|Q\(4),
	devoe => ww_devoe,
	o => \h_out[4]~output_o\);

-- Location: IOOBUF_X45_Y0_N16
\h_out[5]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r19|Q\(5),
	devoe => ww_devoe,
	o => \h_out[5]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\h_out[6]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r19|Q\(6),
	devoe => ww_devoe,
	o => \h_out[6]~output_o\);

-- Location: IOOBUF_X34_Y0_N23
\h_out[7]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r19|Q\(7),
	devoe => ww_devoe,
	o => \h_out[7]~output_o\);

-- Location: IOOBUF_X53_Y6_N23
\h_out[8]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r19|Q\(8),
	devoe => ww_devoe,
	o => \h_out[8]~output_o\);

-- Location: IOOBUF_X36_Y0_N23
\h_out[9]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r19|Q\(9),
	devoe => ww_devoe,
	o => \h_out[9]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\h_out[10]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r19|Q\(10),
	devoe => ww_devoe,
	o => \h_out[10]~output_o\);

-- Location: IOOBUF_X11_Y0_N23
\h_out[11]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r19|Q\(11),
	devoe => ww_devoe,
	o => \h_out[11]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\h_out[12]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r19|Q\(12),
	devoe => ww_devoe,
	o => \h_out[12]~output_o\);

-- Location: IOOBUF_X20_Y0_N2
\h_out[13]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r19|Q\(13),
	devoe => ww_devoe,
	o => \h_out[13]~output_o\);

-- Location: IOOBUF_X34_Y0_N2
\h_out[14]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r19|Q\(14),
	devoe => ww_devoe,
	o => \h_out[14]~output_o\);

-- Location: IOOBUF_X53_Y11_N2
\h_out[15]~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r19|Q\(15),
	devoe => ww_devoe,
	o => \h_out[15]~output_o\);

-- Location: IOOBUF_X20_Y34_N9
\ready~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ready~0_combout\,
	devoe => ww_devoe,
	o => \ready~output_o\);

-- Location: IOOBUF_X53_Y14_N2
\done~output\ : cyclone10lp_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \done~output_o\);

-- Location: IOIBUF_X0_Y16_N1
\clock~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G4
\clock~inputclkctrl\ : cyclone10lp_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~inputclkctrl_outclk\);

-- Location: IOIBUF_X18_Y34_N22
\start~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_start,
	o => \start~input_o\);

-- Location: LCCOMB_X25_Y30_N0
\current_state.state_reset~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \current_state.state_reset~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \current_state.state_reset~feeder_combout\);

-- Location: IOIBUF_X0_Y16_N8
\reset~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: CLKCTRL_G2
\reset~inputclkctrl\ : cyclone10lp_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset~inputclkctrl_outclk\);

-- Location: FF_X25_Y30_N1
\current_state.state_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \current_state.state_reset~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_reset~q\);

-- Location: LCCOMB_X25_Y30_N26
\Selector0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector0~0_combout\ = ((!\start~input_o\ & \current_state.state_idle~q\)) # (!\current_state.state_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \start~input_o\,
	datac => \current_state.state_idle~q\,
	datad => \current_state.state_reset~q\,
	combout => \Selector0~0_combout\);

-- Location: FF_X25_Y30_N27
\current_state.state_idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector0~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_idle~q\);

-- Location: CLKCTRL_G12
\current_state.state_reset~clkctrl\ : cyclone10lp_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \current_state.state_reset~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \current_state.state_reset~clkctrl_outclk\);

-- Location: LCCOMB_X36_Y24_N6
\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout\ = \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) $ (VCC)
-- \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\ = CARRY(\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout\,
	cout => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X30_Y24_N26
\~GND\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X25_Y30_N8
\Selector1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector1~0_combout\ = (\start~input_o\ & ((\current_state.state_idle~q\) # ((\current_state.state_load~q\ & !\Equal10~0_combout\)))) # (!\start~input_o\ & (\current_state.state_load~q\ & ((!\Equal10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \start~input_o\,
	datab => \current_state.state_load~q\,
	datac => \current_state.state_idle~q\,
	datad => \Equal10~0_combout\,
	combout => \Selector1~0_combout\);

-- Location: FF_X25_Y30_N9
\current_state.state_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector1~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_read~q\);

-- Location: FF_X25_Y30_N19
\current_state.state_load\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \current_state.state_read~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_load~q\);

-- Location: FF_X25_Y30_N23
\current_state.state_hupd_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \current_state.state_osmul_s~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_hupd_s~q\);

-- Location: FF_X25_Y30_N7
\current_state.state_cnt\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \current_state.state_hupd_s~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_cnt~q\);

-- Location: LCCOMB_X25_Y30_N6
\Selector4~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector4~0_combout\ = (\Equal10~0_combout\ & ((\current_state.state_load~q\) # (\current_state.state_cnt~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \current_state.state_load~q\,
	datac => \current_state.state_cnt~q\,
	datad => \Equal10~0_combout\,
	combout => \Selector4~0_combout\);

-- Location: LCCOMB_X25_Y30_N18
\WideOr4~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \WideOr4~0_combout\ = (\current_state.state_load~q\) # (\current_state.state_cnt~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \current_state.state_load~q\,
	datad => \current_state.state_cnt~q\,
	combout => \WideOr4~0_combout\);

-- Location: FF_X36_Y24_N7
\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout\,
	asdata => \~GND~combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => \Selector4~0_combout\,
	ena => \WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0));

-- Location: LCCOMB_X36_Y24_N8
\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (!\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\)) # 
-- (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\) # (GND)))
-- \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\ = CARRY((!\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\,
	combout => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout\,
	cout => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X36_Y24_N9
\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout\,
	asdata => \~GND~combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => \Selector4~0_combout\,
	ena => \WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1));

-- Location: LCCOMB_X36_Y24_N10
\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & (\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\ $ (GND))) # 
-- (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & (!\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\ & VCC))
-- \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\ = CARRY((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\,
	combout => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout\,
	cout => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X36_Y24_N11
\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout\,
	asdata => \~GND~combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => \Selector4~0_combout\,
	ena => \WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2));

-- Location: LCCOMB_X36_Y24_N12
\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout\ = \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) $ (\c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	cin => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\,
	combout => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout\);

-- Location: FF_X36_Y24_N13
\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \c0|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout\,
	asdata => \~GND~combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => \Selector4~0_combout\,
	ena => \WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3));

-- Location: LCCOMB_X35_Y26_N0
\Equal10~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Equal10~0_combout\ = (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & 
-- \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \Equal10~0_combout\);

-- Location: LCCOMB_X25_Y30_N28
\next_state.state_dense_a~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \next_state.state_dense_a~0_combout\ = (\Equal10~0_combout\ & \current_state.state_cnt~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal10~0_combout\,
	datad => \current_state.state_cnt~q\,
	combout => \next_state.state_dense_a~0_combout\);

-- Location: FF_X25_Y30_N29
\current_state.state_dense_a\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \next_state.state_dense_a~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_dense_a~q\);

-- Location: LCCOMB_X25_Y30_N30
\current_state.state_dense_b~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \current_state.state_dense_b~feeder_combout\ = \current_state.state_dense_a~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \current_state.state_dense_a~q\,
	combout => \current_state.state_dense_b~feeder_combout\);

-- Location: FF_X25_Y30_N31
\current_state.state_dense_b\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \current_state.state_dense_b~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_dense_b~q\);

-- Location: LCCOMB_X25_Y10_N30
\current_state.state_linear_a~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \current_state.state_linear_a~feeder_combout\ = \current_state.state_dense_b~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \current_state.state_dense_b~q\,
	combout => \current_state.state_linear_a~feeder_combout\);

-- Location: FF_X25_Y10_N31
\current_state.state_linear_a\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \current_state.state_linear_a~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_linear_a~q\);

-- Location: FF_X25_Y10_N29
\current_state.state_linear_b\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \current_state.state_linear_a~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_linear_b~q\);

-- Location: LCCOMB_X26_Y10_N30
\current_state.state_linear_c~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \current_state.state_linear_c~feeder_combout\ = \current_state.state_linear_b~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \current_state.state_linear_b~q\,
	combout => \current_state.state_linear_c~feeder_combout\);

-- Location: FF_X26_Y10_N31
\current_state.state_linear_c\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \current_state.state_linear_c~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_linear_c~q\);

-- Location: FF_X26_Y10_N1
\current_state.state_linear_d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \current_state.state_linear_c~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_linear_d~q\);

-- Location: FF_X25_Y30_N25
\current_state.state_linear_e\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \current_state.state_linear_d~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_linear_e~q\);

-- Location: LCCOMB_X25_Y30_N12
\current_state.state_linear_f~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \current_state.state_linear_f~feeder_combout\ = \current_state.state_linear_e~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \current_state.state_linear_e~q\,
	combout => \current_state.state_linear_f~feeder_combout\);

-- Location: FF_X25_Y30_N13
\current_state.state_linear_f\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \current_state.state_linear_f~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_linear_f~q\);

-- Location: LCCOMB_X25_Y30_N2
\Selector2~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector2~0_combout\ = (\current_state.state_linear_f~q\) # ((!\Equal10~0_combout\ & \current_state.state_cnt~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal10~0_combout\,
	datac => \current_state.state_linear_f~q\,
	datad => \current_state.state_cnt~q\,
	combout => \Selector2~0_combout\);

-- Location: FF_X25_Y30_N3
\current_state.state_start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector2~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_start~q\);

-- Location: LCCOMB_X25_Y30_N14
\Selector3~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector3~0_combout\ = (\current_state.state_start~q\) # ((\Equal10~0_combout\ & \current_state.state_load~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal10~0_combout\,
	datac => \current_state.state_start~q\,
	datad => \current_state.state_load~q\,
	combout => \Selector3~0_combout\);

-- Location: LCCOMB_X25_Y33_N4
\u0|current_state.s_rst~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|current_state.s_rst~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|current_state.s_rst~feeder_combout\);

-- Location: FF_X25_Y33_N5
\u0|current_state.s_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|current_state.s_rst~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|current_state.s_rst~q\);

-- Location: FF_X25_Y30_N15
\f0|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \f0|q~q\);

-- Location: FF_X26_Y26_N3
\f1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \f0|q~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \f1|q~q\);

-- Location: LCCOMB_X26_Y26_N28
\u2|Selector0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|Selector0~0_combout\ = ((\u2|current_state.s_done~q\) # ((\u2|current_state.s_idl~q\ & !\f1|q~q\))) # (!\u0|current_state.s_rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|current_state.s_rst~q\,
	datab => \u2|current_state.s_done~q\,
	datac => \u2|current_state.s_idl~q\,
	datad => \f1|q~q\,
	combout => \u2|Selector0~0_combout\);

-- Location: FF_X26_Y26_N29
\u2|current_state.s_idl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|Selector0~0_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|current_state.s_idl~q\);

-- Location: LCCOMB_X26_Y26_N8
\u2|next_state.s_mac~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|next_state.s_mac~0_combout\ = (\u2|current_state.s_idl~q\ & \f1|q~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|current_state.s_idl~q\,
	datad => \f1|q~q\,
	combout => \u2|next_state.s_mac~0_combout\);

-- Location: FF_X26_Y26_N9
\u2|current_state.s_mac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|next_state.s_mac~0_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|current_state.s_mac~q\);

-- Location: FF_X36_Y21_N19
\u2|current_state.s_sum\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u2|current_state.s_mac~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|current_state.s_sum~q\);

-- Location: LCCOMB_X36_Y21_N10
\u2|current_state.s_sav~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|current_state.s_sav~feeder_combout\ = \u2|current_state.s_sum~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|current_state.s_sum~q\,
	combout => \u2|current_state.s_sav~feeder_combout\);

-- Location: FF_X36_Y21_N11
\u2|current_state.s_sav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|current_state.s_sav~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|current_state.s_sav~q\);

-- Location: LCCOMB_X27_Y26_N30
\u2|current_state.s_done~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|current_state.s_done~feeder_combout\ = \u2|current_state.s_sav~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|current_state.s_sav~q\,
	combout => \u2|current_state.s_done~feeder_combout\);

-- Location: FF_X27_Y26_N31
\u2|current_state.s_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|current_state.s_done~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|current_state.s_done~q\);

-- Location: LCCOMB_X37_Y17_N30
\fth_en~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_en~0_combout\ = (\current_state.state_gate~q\ & \u2|current_state.s_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datac => \u2|current_state.s_done~q\,
	combout => \fth_en~0_combout\);

-- Location: FF_X37_Y17_N31
\f3|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \fth_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \f3|q~q\);

-- Location: FF_X37_Y17_N9
\f4|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \f3|q~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \f4|q~q\);

-- Location: FF_X34_Y18_N5
\f5|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \f4|q~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \f5|q~q\);

-- Location: FF_X34_Y18_N7
\f6|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \f5|q~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \f6|q~q\);

-- Location: LCCOMB_X25_Y30_N20
\Selector3~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector3~1_combout\ = (\Selector3~0_combout\) # ((\current_state.state_gate~q\ & !\f6|q~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Selector3~0_combout\,
	datac => \current_state.state_gate~q\,
	datad => \f6|q~q\,
	combout => \Selector3~1_combout\);

-- Location: FF_X25_Y30_N21
\current_state.state_gate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector3~1_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_gate~q\);

-- Location: LCCOMB_X25_Y30_N4
\next_state.state_conv~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \next_state.state_conv~0_combout\ = (\current_state.state_gate~q\ & \f6|q~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \current_state.state_gate~q\,
	datad => \f6|q~q\,
	combout => \next_state.state_conv~0_combout\);

-- Location: FF_X25_Y30_N5
\current_state.state_conv\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \next_state.state_conv~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_conv~q\);

-- Location: LCCOMB_X37_Y22_N10
\current_state.state_icmul~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \current_state.state_icmul~feeder_combout\ = \current_state.state_conv~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \current_state.state_conv~q\,
	combout => \current_state.state_icmul~feeder_combout\);

-- Location: FF_X37_Y22_N11
\current_state.state_icmul\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \current_state.state_icmul~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_icmul~q\);

-- Location: LCCOMB_X37_Y22_N4
\current_state.state_icmul_s~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \current_state.state_icmul_s~feeder_combout\ = \current_state.state_icmul~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \current_state.state_icmul~q\,
	combout => \current_state.state_icmul_s~feeder_combout\);

-- Location: FF_X37_Y22_N5
\current_state.state_icmul_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \current_state.state_icmul_s~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_icmul_s~q\);

-- Location: FF_X37_Y22_N19
\current_state.state_supd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \current_state.state_icmul_s~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_supd~q\);

-- Location: LCCOMB_X37_Y22_N24
\current_state.state_supd_s~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \current_state.state_supd_s~feeder_combout\ = \current_state.state_supd~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \current_state.state_supd~q\,
	combout => \current_state.state_supd_s~feeder_combout\);

-- Location: FF_X37_Y22_N25
\current_state.state_supd_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \current_state.state_supd_s~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_supd_s~q\);

-- Location: LCCOMB_X30_Y22_N4
\current_state.state_stanh~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \current_state.state_stanh~feeder_combout\ = \current_state.state_supd_s~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \current_state.state_supd_s~q\,
	combout => \current_state.state_stanh~feeder_combout\);

-- Location: FF_X30_Y22_N5
\current_state.state_stanh\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \current_state.state_stanh~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_stanh~q\);

-- Location: FF_X30_Y22_N27
\current_state.state_stanh_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \current_state.state_stanh~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_stanh_r~q\);

-- Location: FF_X30_Y22_N13
\current_state.state_osmul\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \current_state.state_stanh_r~q\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_osmul~q\);

-- Location: LCCOMB_X27_Y22_N24
\current_state.state_osmul_s~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \current_state.state_osmul_s~feeder_combout\ = \current_state.state_osmul~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \current_state.state_osmul~q\,
	combout => \current_state.state_osmul_s~feeder_combout\);

-- Location: FF_X27_Y22_N25
\current_state.state_osmul_s\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \current_state.state_osmul_s~feeder_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \current_state.state_osmul_s~q\);

-- Location: LCCOMB_X38_Y18_N6
\comb~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \comb~1_combout\ = (\current_state.state_conv~q\) # ((\u2|current_state.s_done~q\ & \current_state.state_gate~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_done~q\,
	datab => \current_state.state_gate~q\,
	datad => \current_state.state_conv~q\,
	combout => \comb~1_combout\);

-- Location: LCCOMB_X26_Y26_N24
\f2|q~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \f2|q~feeder_combout\ = \f1|q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \f1|q~q\,
	combout => \f2|q~feeder_combout\);

-- Location: FF_X26_Y26_N25
\f2|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \f2|q~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \f2|q~q\);

-- Location: LCCOMB_X27_Y26_N22
\u3|Selector0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|Selector0~0_combout\ = (\u3|current_state.s_done~q\) # (((\u3|current_state.s_idl~q\ & !\f2|q~q\)) # (!\u0|current_state.s_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|current_state.s_done~q\,
	datab => \u0|current_state.s_rst~q\,
	datac => \u3|current_state.s_idl~q\,
	datad => \f2|q~q\,
	combout => \u3|Selector0~0_combout\);

-- Location: FF_X27_Y26_N23
\u3|current_state.s_idl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|Selector0~0_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|current_state.s_idl~q\);

-- Location: LCCOMB_X27_Y26_N4
\u3|next_state.s_mac~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|next_state.s_mac~0_combout\ = (\u3|current_state.s_idl~q\ & \f2|q~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|current_state.s_idl~q\,
	datad => \f2|q~q\,
	combout => \u3|next_state.s_mac~0_combout\);

-- Location: FF_X27_Y26_N5
\u3|current_state.s_mac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|next_state.s_mac~0_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|current_state.s_mac~q\);

-- Location: LCCOMB_X28_Y24_N30
\u3|current_state.s_sum~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|current_state.s_sum~feeder_combout\ = \u3|current_state.s_mac~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|current_state.s_mac~q\,
	combout => \u3|current_state.s_sum~feeder_combout\);

-- Location: FF_X28_Y24_N31
\u3|current_state.s_sum\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|current_state.s_sum~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|current_state.s_sum~q\);

-- Location: FF_X28_Y24_N5
\u3|current_state.s_sav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u3|current_state.s_sum~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|current_state.s_sav~q\);

-- Location: LCCOMB_X26_Y26_N14
\u3|current_state.s_done~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|current_state.s_done~feeder_combout\ = \u3|current_state.s_sav~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|current_state.s_sav~q\,
	combout => \u3|current_state.s_done~feeder_combout\);

-- Location: FF_X26_Y26_N15
\u3|current_state.s_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|current_state.s_done~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|current_state.s_done~q\);

-- Location: LCCOMB_X27_Y26_N28
\lut_ad~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~0_combout\ = (!\u2|current_state.s_done~q\ & !\u3|current_state.s_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|current_state.s_done~q\,
	datad => \u3|current_state.s_done~q\,
	combout => \lut_ad~0_combout\);

-- Location: LCCOMB_X26_Y26_N18
\u1|Selector0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|Selector0~0_combout\ = (\u1|current_state.s_done~q\) # (((!\f0|q~q\ & \u1|current_state.s_idl~q\)) # (!\u0|current_state.s_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|current_state.s_done~q\,
	datab => \f0|q~q\,
	datac => \u1|current_state.s_idl~q\,
	datad => \u0|current_state.s_rst~q\,
	combout => \u1|Selector0~0_combout\);

-- Location: FF_X26_Y26_N19
\u1|current_state.s_idl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|Selector0~0_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|current_state.s_idl~q\);

-- Location: LCCOMB_X26_Y26_N6
\u1|next_state.s_mac~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|next_state.s_mac~0_combout\ = (\f0|q~q\ & \u1|current_state.s_idl~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \f0|q~q\,
	datad => \u1|current_state.s_idl~q\,
	combout => \u1|next_state.s_mac~0_combout\);

-- Location: FF_X26_Y26_N7
\u1|current_state.s_mac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|next_state.s_mac~0_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|current_state.s_mac~q\);

-- Location: LCCOMB_X27_Y24_N28
\u1|current_state.s_sum~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|current_state.s_sum~feeder_combout\ = \u1|current_state.s_mac~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|current_state.s_mac~q\,
	combout => \u1|current_state.s_sum~feeder_combout\);

-- Location: FF_X27_Y24_N29
\u1|current_state.s_sum\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|current_state.s_sum~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|current_state.s_sum~q\);

-- Location: LCCOMB_X27_Y24_N12
\u1|current_state.s_sav~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|current_state.s_sav~feeder_combout\ = \u1|current_state.s_sum~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|current_state.s_sum~q\,
	combout => \u1|current_state.s_sav~feeder_combout\);

-- Location: FF_X27_Y24_N13
\u1|current_state.s_sav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|current_state.s_sav~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|current_state.s_sav~q\);

-- Location: FF_X27_Y26_N7
\u1|current_state.s_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|current_state.s_sav~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|current_state.s_done~q\);

-- Location: LCCOMB_X26_Y26_N4
\u0|Selector0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|Selector0~0_combout\ = ((\u0|current_state.s_done~q\) # ((\u0|current_state.s_idl~q\ & !\Selector3~0_combout\))) # (!\u0|current_state.s_rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|current_state.s_rst~q\,
	datab => \u0|current_state.s_done~q\,
	datac => \u0|current_state.s_idl~q\,
	datad => \Selector3~0_combout\,
	combout => \u0|Selector0~0_combout\);

-- Location: FF_X26_Y26_N5
\u0|current_state.s_idl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|Selector0~0_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|current_state.s_idl~q\);

-- Location: LCCOMB_X27_Y26_N20
\u0|next_state.s_mac~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|next_state.s_mac~0_combout\ = (\u0|current_state.s_idl~q\ & ((\current_state.state_start~q\) # ((\Equal10~0_combout\ & \current_state.state_load~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_start~q\,
	datab => \u0|current_state.s_idl~q\,
	datac => \Equal10~0_combout\,
	datad => \current_state.state_load~q\,
	combout => \u0|next_state.s_mac~0_combout\);

-- Location: FF_X27_Y26_N21
\u0|current_state.s_mac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|next_state.s_mac~0_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|current_state.s_mac~q\);

-- Location: LCCOMB_X29_Y21_N0
\u0|current_state.s_sum~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|current_state.s_sum~feeder_combout\ = \u0|current_state.s_mac~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|current_state.s_mac~q\,
	combout => \u0|current_state.s_sum~feeder_combout\);

-- Location: FF_X29_Y21_N1
\u0|current_state.s_sum\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|current_state.s_sum~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|current_state.s_sum~q\);

-- Location: LCCOMB_X29_Y21_N22
\u0|current_state.s_sav~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|current_state.s_sav~feeder_combout\ = \u0|current_state.s_sum~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|current_state.s_sum~q\,
	combout => \u0|current_state.s_sav~feeder_combout\);

-- Location: FF_X29_Y21_N23
\u0|current_state.s_sav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|current_state.s_sav~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|current_state.s_sav~q\);

-- Location: LCCOMB_X27_Y26_N24
\u0|current_state.s_done~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|current_state.s_done~feeder_combout\ = \u0|current_state.s_sav~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|current_state.s_sav~q\,
	combout => \u0|current_state.s_done~feeder_combout\);

-- Location: FF_X27_Y26_N25
\u0|current_state.s_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|current_state.s_done~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|current_state.s_done~q\);

-- Location: LCCOMB_X26_Y26_N12
\Selector7~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector7~0_combout\ = (\u1|current_state.s_done~q\) # (\u0|current_state.s_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|current_state.s_done~q\,
	datad => \u0|current_state.s_done~q\,
	combout => \Selector7~0_combout\);

-- Location: LCCOMB_X30_Y22_N22
\Selector7~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector7~1_combout\ = (\current_state.state_stanh~q\) # ((\current_state.state_gate~q\ & ((\Selector7~0_combout\) # (!\lut_ad~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datab => \lut_ad~0_combout\,
	datac => \current_state.state_stanh~q\,
	datad => \Selector7~0_combout\,
	combout => \Selector7~1_combout\);

-- Location: LCCOMB_X30_Y22_N20
\WideOr7~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \WideOr7~0_combout\ = (\current_state.state_stanh_r~q\) # ((\current_state.state_stanh~q\) # (\current_state.state_gate~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_stanh_r~q\,
	datab => \current_state.state_stanh~q\,
	datac => \current_state.state_gate~q\,
	combout => \WideOr7~0_combout\);

-- Location: LCCOMB_X27_Y26_N12
\lut_ad~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~2_combout\ = (\u3|current_state.s_done~q\) # ((!\u2|current_state.s_done~q\ & \u1|current_state.s_done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|current_state.s_done~q\,
	datac => \u2|current_state.s_done~q\,
	datad => \u1|current_state.s_done~q\,
	combout => \lut_ad~2_combout\);

-- Location: LCCOMB_X27_Y26_N14
\lut_ad~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~1_combout\ = (!\u3|current_state.s_done~q\ & (!\u2|current_state.s_done~q\ & ((\u0|current_state.s_done~q\) # (\u1|current_state.s_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|current_state.s_done~q\,
	datab => \u0|current_state.s_done~q\,
	datac => \u2|current_state.s_done~q\,
	datad => \u1|current_state.s_done~q\,
	combout => \lut_ad~1_combout\);

-- Location: IOIBUF_X29_Y34_N15
\input[14]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(14),
	o => \input[14]~input_o\);

-- Location: LCCOMB_X25_Y30_N10
shf_en : cyclone10lp_lcell_comb
-- Equation(s):
-- \shf_en~combout\ = (\current_state.state_linear_f~q\) # (\current_state.state_load~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \current_state.state_linear_f~q\,
	datad => \current_state.state_load~q\,
	combout => \shf_en~combout\);

-- Location: FF_X35_Y28_N23
\l0|reg[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[14]~input_o\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][14]~q\);

-- Location: FF_X35_Y28_N9
\l0|reg[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][14]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][14]~q\);

-- Location: LCCOMB_X36_Y24_N26
\x[14]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[14]~16_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	combout => \x[14]~16_combout\);

-- Location: FF_X35_Y28_N19
\l0|reg[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][14]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][14]~q\);

-- Location: LCCOMB_X35_Y28_N20
\l0|reg[3][14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[3][14]~feeder_combout\ = \l0|reg[2][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[2][14]~q\,
	combout => \l0|reg[3][14]~feeder_combout\);

-- Location: FF_X35_Y28_N21
\l0|reg[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[3][14]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][14]~q\);

-- Location: LCCOMB_X35_Y28_N14
\l0|reg[4][14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[4][14]~feeder_combout\ = \l0|reg[3][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[3][14]~q\,
	combout => \l0|reg[4][14]~feeder_combout\);

-- Location: FF_X35_Y28_N15
\l0|reg[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[4][14]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][14]~q\);

-- Location: FF_X35_Y28_N7
\l0|reg[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][14]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][14]~q\);

-- Location: LCCOMB_X35_Y28_N16
\l0|reg[6][14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][14]~feeder_combout\ = \l0|reg[5][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][14]~q\,
	combout => \l0|reg[6][14]~feeder_combout\);

-- Location: FF_X35_Y28_N17
\l0|reg[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][14]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][14]~q\);

-- Location: LCCOMB_X35_Y28_N26
\l0|reg[7][14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[7][14]~feeder_combout\ = \l0|reg[6][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[6][14]~q\,
	combout => \l0|reg[7][14]~feeder_combout\);

-- Location: FF_X35_Y28_N27
\l0|reg[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[7][14]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][14]~q\);

-- Location: FF_X35_Y28_N13
\l0|reg[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][14]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][14]~q\);

-- Location: FF_X35_Y28_N11
\l0|reg[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][14]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][14]~q\);

-- Location: LCCOMB_X35_Y28_N10
\x[14]~119\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[14]~119_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\l0|reg[8][14]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[9][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][14]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[9][14]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \x[14]~119_combout\);

-- Location: LCCOMB_X35_Y28_N30
\x[14]~120\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[14]~120_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[14]~119_combout\ & ((\l0|reg[6][14]~q\))) # (!\x[14]~119_combout\ & (\l0|reg[7][14]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\x[14]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[7][14]~q\,
	datab => \l0|reg[6][14]~q\,
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datad => \x[14]~119_combout\,
	combout => \x[14]~120_combout\);

-- Location: LCCOMB_X35_Y28_N24
\x[14]~117\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[14]~117_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\l0|reg[3][14]~q\) # (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (\l0|reg[5][14]~q\ & ((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[5][14]~q\,
	datab => \l0|reg[3][14]~q\,
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \x[14]~117_combout\);

-- Location: LCCOMB_X35_Y28_N0
\x[14]~118\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[14]~118_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\x[14]~117_combout\ & (\l0|reg[2][14]~q\)) # (!\x[14]~117_combout\ & ((\l0|reg[4][14]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\x[14]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[2][14]~q\,
	datac => \l0|reg[4][14]~q\,
	datad => \x[14]~117_combout\,
	combout => \x[14]~118_combout\);

-- Location: LCCOMB_X35_Y28_N28
\x[14]~121\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[14]~121_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\x[14]~16_combout\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[14]~16_combout\ & ((\x[14]~118_combout\))) # (!\x[14]~16_combout\ & 
-- (\x[14]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \x[14]~16_combout\,
	datac => \x[14]~120_combout\,
	datad => \x[14]~118_combout\,
	combout => \x[14]~121_combout\);

-- Location: LCCOMB_X35_Y28_N4
\x[14]~122\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[14]~122_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[14]~121_combout\ & (\l0|reg[0][14]~q\)) # (!\x[14]~121_combout\ & ((\l0|reg[1][14]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & 
-- (((\x[14]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[0][14]~q\,
	datab => \l0|reg[1][14]~q\,
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datad => \x[14]~121_combout\,
	combout => \x[14]~122_combout\);

-- Location: LCCOMB_X36_Y24_N0
\u1|u0|u0|Mult0|mult_core|romout[1][2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ = ((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	combout => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\);

-- Location: IOIBUF_X38_Y34_N1
\input[12]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(12),
	o => \input[12]~input_o\);

-- Location: LCCOMB_X35_Y26_N22
\l0|reg[0][12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[0][12]~feeder_combout\ = \input[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \input[12]~input_o\,
	combout => \l0|reg[0][12]~feeder_combout\);

-- Location: FF_X35_Y26_N23
\l0|reg[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[0][12]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][12]~q\);

-- Location: FF_X35_Y26_N5
\l0|reg[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][12]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][12]~q\);

-- Location: FF_X35_Y26_N3
\l0|reg[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][12]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][12]~q\);

-- Location: FF_X35_Y26_N9
\l0|reg[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][12]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][12]~q\);

-- Location: FF_X35_Y26_N29
\l0|reg[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][12]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][12]~q\);

-- Location: FF_X35_Y26_N13
\l0|reg[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][12]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][12]~q\);

-- Location: LCCOMB_X35_Y26_N30
\l0|reg[6][12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][12]~feeder_combout\ = \l0|reg[5][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][12]~q\,
	combout => \l0|reg[6][12]~feeder_combout\);

-- Location: FF_X35_Y26_N31
\l0|reg[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][12]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][12]~q\);

-- Location: FF_X35_Y26_N11
\l0|reg[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][12]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][12]~q\);

-- Location: LCCOMB_X35_Y26_N26
\l0|reg[8][12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[8][12]~feeder_combout\ = \l0|reg[7][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[7][12]~q\,
	combout => \l0|reg[8][12]~feeder_combout\);

-- Location: FF_X35_Y26_N27
\l0|reg[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[8][12]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][12]~q\);

-- Location: FF_X35_Y26_N21
\l0|reg[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][12]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][12]~q\);

-- Location: LCCOMB_X35_Y26_N20
\x[12]~107\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[12]~107_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\l0|reg[8][12]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[9][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][12]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[9][12]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \x[12]~107_combout\);

-- Location: LCCOMB_X35_Y26_N10
\x[12]~108\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[12]~108_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[12]~107_combout\ & (\l0|reg[6][12]~q\)) # (!\x[12]~107_combout\ & ((\l0|reg[7][12]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\x[12]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[6][12]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[7][12]~q\,
	datad => \x[12]~107_combout\,
	combout => \x[12]~108_combout\);

-- Location: LCCOMB_X35_Y26_N28
\x[12]~105\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[12]~105_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\l0|reg[3][12]~q\) # (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (\l0|reg[5][12]~q\ & ((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[5][12]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[3][12]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \x[12]~105_combout\);

-- Location: LCCOMB_X35_Y26_N2
\x[12]~106\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[12]~106_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\x[12]~105_combout\ & ((\l0|reg[2][12]~q\))) # (!\x[12]~105_combout\ & (\l0|reg[4][12]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\x[12]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][12]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[2][12]~q\,
	datad => \x[12]~105_combout\,
	combout => \x[12]~106_combout\);

-- Location: LCCOMB_X35_Y26_N16
\x[12]~109\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[12]~109_combout\ = (\x[14]~16_combout\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3)) # ((\x[12]~106_combout\)))) # (!\x[14]~16_combout\ & (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\x[12]~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~16_combout\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \x[12]~108_combout\,
	datad => \x[12]~106_combout\,
	combout => \x[12]~109_combout\);

-- Location: LCCOMB_X35_Y26_N4
\x[12]~110\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[12]~110_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[12]~109_combout\ & (\l0|reg[0][12]~q\)) # (!\x[12]~109_combout\ & ((\l0|reg[1][12]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & 
-- (((\x[12]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[0][12]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \l0|reg[1][12]~q\,
	datad => \x[12]~109_combout\,
	combout => \x[12]~110_combout\);

-- Location: IOIBUF_X45_Y34_N8
\input[13]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(13),
	o => \input[13]~input_o\);

-- Location: FF_X37_Y25_N9
\l0|reg[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[13]~input_o\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][13]~q\);

-- Location: FF_X37_Y25_N3
\l0|reg[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][13]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][13]~q\);

-- Location: FF_X37_Y25_N11
\l0|reg[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][13]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][13]~q\);

-- Location: FF_X37_Y25_N25
\l0|reg[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][13]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][13]~q\);

-- Location: FF_X37_Y25_N5
\l0|reg[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][13]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][13]~q\);

-- Location: LCCOMB_X37_Y25_N20
\l0|reg[5][13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[5][13]~feeder_combout\ = \l0|reg[4][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[4][13]~q\,
	combout => \l0|reg[5][13]~feeder_combout\);

-- Location: FF_X37_Y25_N21
\l0|reg[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[5][13]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][13]~q\);

-- Location: LCCOMB_X37_Y25_N24
\x[13]~75\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[13]~75_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][13]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[5][13]~q\,
	datac => \l0|reg[3][13]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[13]~75_combout\);

-- Location: LCCOMB_X37_Y25_N4
\x[13]~76\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[13]~76_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\x[13]~75_combout\ & ((\l0|reg[2][13]~q\))) # (!\x[13]~75_combout\ & (\l0|reg[4][13]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (\x[13]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \x[13]~75_combout\,
	datac => \l0|reg[4][13]~q\,
	datad => \l0|reg[2][13]~q\,
	combout => \x[13]~76_combout\);

-- Location: LCCOMB_X37_Y25_N28
\l0|reg[6][13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][13]~feeder_combout\ = \l0|reg[5][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][13]~q\,
	combout => \l0|reg[6][13]~feeder_combout\);

-- Location: FF_X37_Y25_N29
\l0|reg[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][13]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][13]~q\);

-- Location: FF_X37_Y25_N13
\l0|reg[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][13]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][13]~q\);

-- Location: FF_X37_Y25_N1
\l0|reg[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][13]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][13]~q\);

-- Location: FF_X37_Y25_N17
\l0|reg[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][13]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][13]~q\);

-- Location: LCCOMB_X37_Y25_N16
\x[13]~77\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[13]~77_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[8][13]~q\) # ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\l0|reg[9][13]~q\ & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[8][13]~q\,
	datac => \l0|reg[9][13]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[13]~77_combout\);

-- Location: LCCOMB_X37_Y25_N12
\x[13]~78\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[13]~78_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[13]~77_combout\ & (\l0|reg[6][13]~q\)) # (!\x[13]~77_combout\ & ((\l0|reg[7][13]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\x[13]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[6][13]~q\,
	datac => \l0|reg[7][13]~q\,
	datad => \x[13]~77_combout\,
	combout => \x[13]~78_combout\);

-- Location: LCCOMB_X37_Y25_N2
\x[13]~79\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[13]~79_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[14]~16_combout\) # ((\l0|reg[1][13]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (!\x[14]~16_combout\ & ((\x[13]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \x[14]~16_combout\,
	datac => \l0|reg[1][13]~q\,
	datad => \x[13]~78_combout\,
	combout => \x[13]~79_combout\);

-- Location: LCCOMB_X37_Y25_N6
\x[13]~80\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[13]~80_combout\ = (\x[14]~16_combout\ & ((\x[13]~79_combout\ & (\l0|reg[0][13]~q\)) # (!\x[13]~79_combout\ & ((\x[13]~76_combout\))))) # (!\x[14]~16_combout\ & (((\x[13]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~16_combout\,
	datab => \l0|reg[0][13]~q\,
	datac => \x[13]~76_combout\,
	datad => \x[13]~79_combout\,
	combout => \x[13]~80_combout\);

-- Location: LCCOMB_X36_Y26_N0
\u2|u0|u0|Mult0|mult_core|romout[3][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & (!\x[12]~110_combout\ & ((\x[14]~122_combout\) # (\x[13]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~122_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[12]~110_combout\,
	datad => \x[13]~80_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\);

-- Location: IOIBUF_X53_Y22_N8
\input[9]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(9),
	o => \input[9]~input_o\);

-- Location: FF_X38_Y24_N31
\l0|reg[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[9]~input_o\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][9]~q\);

-- Location: FF_X38_Y24_N9
\l0|reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][9]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][9]~q\);

-- Location: FF_X38_Y24_N17
\l0|reg[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][9]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][9]~q\);

-- Location: FF_X37_Y25_N15
\l0|reg[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][9]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][9]~q\);

-- Location: FF_X37_Y25_N27
\l0|reg[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][9]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][9]~q\);

-- Location: FF_X38_Y24_N23
\l0|reg[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][9]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][9]~q\);

-- Location: FF_X38_Y24_N7
\l0|reg[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[5][9]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][9]~q\);

-- Location: LCCOMB_X36_Y24_N24
\l0|reg[7][9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[7][9]~feeder_combout\ = \l0|reg[6][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \l0|reg[6][9]~q\,
	combout => \l0|reg[7][9]~feeder_combout\);

-- Location: FF_X36_Y24_N25
\l0|reg[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[7][9]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][9]~q\);

-- Location: LCCOMB_X39_Y24_N20
\l0|reg[8][9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[8][9]~feeder_combout\ = \l0|reg[7][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[7][9]~q\,
	combout => \l0|reg[8][9]~feeder_combout\);

-- Location: FF_X39_Y24_N21
\l0|reg[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[8][9]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][9]~q\);

-- Location: FF_X38_Y24_N11
\l0|reg[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][9]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][9]~q\);

-- Location: LCCOMB_X38_Y24_N10
\x[9]~101\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[9]~101_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[8][9]~q\) # ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\l0|reg[9][9]~q\ & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][9]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[9][9]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[9]~101_combout\);

-- Location: LCCOMB_X38_Y24_N6
\x[9]~102\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[9]~102_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[9]~101_combout\ & ((\l0|reg[6][9]~q\))) # (!\x[9]~101_combout\ & (\l0|reg[7][9]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\x[9]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[7][9]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[6][9]~q\,
	datad => \x[9]~101_combout\,
	combout => \x[9]~102_combout\);

-- Location: LCCOMB_X38_Y24_N8
\x[9]~103\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[9]~103_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[14]~16_combout\) # ((\l0|reg[1][9]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (!\x[14]~16_combout\ & ((\x[9]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \x[14]~16_combout\,
	datac => \l0|reg[1][9]~q\,
	datad => \x[9]~102_combout\,
	combout => \x[9]~103_combout\);

-- Location: LCCOMB_X38_Y24_N22
\x[9]~99\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[9]~99_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][9]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[5][9]~q\,
	datad => \l0|reg[3][9]~q\,
	combout => \x[9]~99_combout\);

-- Location: LCCOMB_X38_Y24_N16
\x[9]~100\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[9]~100_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\x[9]~99_combout\ & ((\l0|reg[2][9]~q\))) # (!\x[9]~99_combout\ & (\l0|reg[4][9]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\x[9]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][9]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[2][9]~q\,
	datad => \x[9]~99_combout\,
	combout => \x[9]~100_combout\);

-- Location: LCCOMB_X38_Y24_N30
\x[9]~104\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[9]~104_combout\ = (\x[14]~16_combout\ & ((\x[9]~103_combout\ & (\l0|reg[0][9]~q\)) # (!\x[9]~103_combout\ & ((\x[9]~100_combout\))))) # (!\x[14]~16_combout\ & (\x[9]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~16_combout\,
	datab => \x[9]~103_combout\,
	datac => \l0|reg[0][9]~q\,
	datad => \x[9]~100_combout\,
	combout => \x[9]~104_combout\);

-- Location: LCCOMB_X38_Y24_N0
\x[9]~139\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[9]~139_combout\ = (\x[9]~104_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datac => \x[9]~104_combout\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[9]~139_combout\);

-- Location: IOIBUF_X53_Y21_N22
\input[10]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(10),
	o => \input[10]~input_o\);

-- Location: FF_X38_Y24_N21
\l0|reg[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[10]~input_o\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][10]~q\);

-- Location: LCCOMB_X36_Y24_N14
\l0|reg[1][10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[1][10]~feeder_combout\ = \l0|reg[0][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[0][10]~q\,
	combout => \l0|reg[1][10]~feeder_combout\);

-- Location: FF_X36_Y24_N15
\l0|reg[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[1][10]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][10]~q\);

-- Location: FF_X38_Y24_N5
\l0|reg[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][10]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][10]~q\);

-- Location: LCCOMB_X38_Y24_N14
\l0|reg[3][10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[3][10]~feeder_combout\ = \l0|reg[2][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[2][10]~q\,
	combout => \l0|reg[3][10]~feeder_combout\);

-- Location: FF_X38_Y24_N15
\l0|reg[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[3][10]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][10]~q\);

-- Location: FF_X38_Y24_N29
\l0|reg[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][10]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][10]~q\);

-- Location: LCCOMB_X38_Y24_N26
\l0|reg[5][10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[5][10]~feeder_combout\ = \l0|reg[4][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[4][10]~q\,
	combout => \l0|reg[5][10]~feeder_combout\);

-- Location: FF_X38_Y24_N27
\l0|reg[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[5][10]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][10]~q\);

-- Location: LCCOMB_X38_Y24_N28
\x[10]~93\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[10]~93_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][10]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[5][10]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[3][10]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[10]~93_combout\);

-- Location: LCCOMB_X38_Y24_N4
\x[10]~94\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[10]~94_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\x[10]~93_combout\ & ((\l0|reg[2][10]~q\))) # (!\x[10]~93_combout\ & (\l0|reg[4][10]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\x[10]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[4][10]~q\,
	datac => \l0|reg[2][10]~q\,
	datad => \x[10]~93_combout\,
	combout => \x[10]~94_combout\);

-- Location: FF_X38_Y24_N3
\l0|reg[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[5][10]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][10]~q\);

-- Location: LCCOMB_X37_Y25_N30
\l0|reg[7][10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[7][10]~feeder_combout\ = \l0|reg[6][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[6][10]~q\,
	combout => \l0|reg[7][10]~feeder_combout\);

-- Location: FF_X37_Y25_N31
\l0|reg[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[7][10]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][10]~q\);

-- Location: LCCOMB_X34_Y24_N8
\l0|reg[8][10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[8][10]~feeder_combout\ = \l0|reg[7][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[7][10]~q\,
	combout => \l0|reg[8][10]~feeder_combout\);

-- Location: FF_X34_Y24_N9
\l0|reg[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[8][10]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][10]~q\);

-- Location: FF_X38_Y24_N19
\l0|reg[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][10]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][10]~q\);

-- Location: LCCOMB_X38_Y24_N18
\x[10]~95\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[10]~95_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\l0|reg[8][10]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[9][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][10]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[9][10]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \x[10]~95_combout\);

-- Location: LCCOMB_X38_Y24_N2
\x[10]~96\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[10]~96_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[10]~95_combout\ & ((\l0|reg[6][10]~q\))) # (!\x[10]~95_combout\ & (\l0|reg[7][10]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\x[10]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[7][10]~q\,
	datac => \l0|reg[6][10]~q\,
	datad => \x[10]~95_combout\,
	combout => \x[10]~96_combout\);

-- Location: LCCOMB_X38_Y24_N24
\x[10]~97\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[10]~97_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\x[14]~16_combout\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[14]~16_combout\ & (\x[10]~94_combout\)) # (!\x[14]~16_combout\ & 
-- ((\x[10]~96_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \x[14]~16_combout\,
	datac => \x[10]~94_combout\,
	datad => \x[10]~96_combout\,
	combout => \x[10]~97_combout\);

-- Location: LCCOMB_X38_Y24_N20
\x[10]~98\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[10]~98_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[10]~97_combout\ & ((\l0|reg[0][10]~q\))) # (!\x[10]~97_combout\ & (\l0|reg[1][10]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & 
-- (((\x[10]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \l0|reg[1][10]~q\,
	datac => \l0|reg[0][10]~q\,
	datad => \x[10]~97_combout\,
	combout => \x[10]~98_combout\);

-- Location: LCCOMB_X38_Y24_N12
\x[10]~138\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[10]~138_combout\ = (\x[10]~98_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datad => \x[10]~98_combout\,
	combout => \x[10]~138_combout\);

-- Location: IOIBUF_X25_Y34_N22
\input[11]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(11),
	o => \input[11]~input_o\);

-- Location: FF_X37_Y24_N3
\l0|reg[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[11]~input_o\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][11]~q\);

-- Location: FF_X37_Y24_N13
\l0|reg[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][11]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][11]~q\);

-- Location: FF_X37_Y24_N9
\l0|reg[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][11]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][11]~q\);

-- Location: FF_X37_Y24_N29
\l0|reg[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][11]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][11]~q\);

-- Location: LCCOMB_X36_Y24_N16
\l0|reg[4][11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[4][11]~feeder_combout\ = \l0|reg[3][11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[3][11]~q\,
	combout => \l0|reg[4][11]~feeder_combout\);

-- Location: FF_X36_Y24_N17
\l0|reg[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[4][11]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][11]~q\);

-- Location: FF_X37_Y24_N17
\l0|reg[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][11]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][11]~q\);

-- Location: LCCOMB_X37_Y24_N28
\x[11]~87\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[11]~87_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0)) # ((\l0|reg[3][11]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[5][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[3][11]~q\,
	datad => \l0|reg[5][11]~q\,
	combout => \x[11]~87_combout\);

-- Location: LCCOMB_X37_Y24_N8
\x[11]~88\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[11]~88_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\x[11]~87_combout\ & ((\l0|reg[2][11]~q\))) # (!\x[11]~87_combout\ & (\l0|reg[4][11]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\x[11]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][11]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[2][11]~q\,
	datad => \x[11]~87_combout\,
	combout => \x[11]~88_combout\);

-- Location: LCCOMB_X37_Y24_N4
\l0|reg[6][11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][11]~feeder_combout\ = \l0|reg[5][11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][11]~q\,
	combout => \l0|reg[6][11]~feeder_combout\);

-- Location: FF_X37_Y24_N5
\l0|reg[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][11]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][11]~q\);

-- Location: FF_X37_Y24_N31
\l0|reg[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][11]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][11]~q\);

-- Location: FF_X37_Y24_N11
\l0|reg[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][11]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][11]~q\);

-- Location: FF_X37_Y24_N21
\l0|reg[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][11]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][11]~q\);

-- Location: LCCOMB_X37_Y24_N20
\x[11]~89\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[11]~89_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[8][11]~q\) # ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\l0|reg[9][11]~q\ & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][11]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[9][11]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[11]~89_combout\);

-- Location: LCCOMB_X37_Y24_N30
\x[11]~90\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[11]~90_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[11]~89_combout\ & (\l0|reg[6][11]~q\)) # (!\x[11]~89_combout\ & ((\l0|reg[7][11]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\x[11]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[6][11]~q\,
	datac => \l0|reg[7][11]~q\,
	datad => \x[11]~89_combout\,
	combout => \x[11]~90_combout\);

-- Location: LCCOMB_X37_Y24_N12
\x[11]~91\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[11]~91_combout\ = (\x[14]~16_combout\ & (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))) # (!\x[14]~16_combout\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\l0|reg[1][11]~q\)) # 
-- (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[11]~90_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~16_combout\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \l0|reg[1][11]~q\,
	datad => \x[11]~90_combout\,
	combout => \x[11]~91_combout\);

-- Location: LCCOMB_X37_Y24_N2
\x[11]~92\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[11]~92_combout\ = (\x[14]~16_combout\ & ((\x[11]~91_combout\ & ((\l0|reg[0][11]~q\))) # (!\x[11]~91_combout\ & (\x[11]~88_combout\)))) # (!\x[14]~16_combout\ & (((\x[11]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~16_combout\,
	datab => \x[11]~88_combout\,
	datac => \l0|reg[0][11]~q\,
	datad => \x[11]~91_combout\,
	combout => \x[11]~92_combout\);

-- Location: LCCOMB_X37_Y24_N18
\x[11]~137\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[11]~137_combout\ = (\x[11]~92_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datad => \x[11]~92_combout\,
	combout => \x[11]~137_combout\);

-- Location: LCCOMB_X38_Y26_N30
\u2|u0|u0|Mult0|mult_core|romout[2][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[2][15]~combout\ = (\x[11]~137_combout\ & ((\x[9]~139_combout\) # (\x[10]~138_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \x[9]~139_combout\,
	datac => \x[10]~138_combout\,
	datad => \x[11]~137_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[2][15]~combout\);

-- Location: LCCOMB_X36_Y26_N18
\u2|u0|u0|Mult0|mult_core|romout[3][11]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & (\x[14]~122_combout\ $ (((\x[12]~110_combout\) # (\x[13]~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datab => \x[12]~110_combout\,
	datac => \x[14]~122_combout\,
	datad => \x[13]~80_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\);

-- Location: IOIBUF_X25_Y34_N15
\input[8]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(8),
	o => \input[8]~input_o\);

-- Location: FF_X39_Y24_N29
\l0|reg[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[8]~input_o\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][8]~q\);

-- Location: LCCOMB_X39_Y24_N22
\l0|reg[1][8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[1][8]~feeder_combout\ = \l0|reg[0][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[0][8]~q\,
	combout => \l0|reg[1][8]~feeder_combout\);

-- Location: FF_X39_Y24_N23
\l0|reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[1][8]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][8]~q\);

-- Location: FF_X39_Y24_N27
\l0|reg[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][8]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][8]~q\);

-- Location: LCCOMB_X39_Y24_N8
\l0|reg[3][8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[3][8]~feeder_combout\ = \l0|reg[2][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[2][8]~q\,
	combout => \l0|reg[3][8]~feeder_combout\);

-- Location: FF_X39_Y24_N9
\l0|reg[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[3][8]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][8]~q\);

-- Location: FF_X39_Y24_N19
\l0|reg[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][8]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][8]~q\);

-- Location: FF_X39_Y24_N11
\l0|reg[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][8]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][8]~q\);

-- Location: LCCOMB_X39_Y24_N18
\x[8]~81\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[8]~81_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][8]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[5][8]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[3][8]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[8]~81_combout\);

-- Location: LCCOMB_X39_Y24_N26
\x[8]~82\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[8]~82_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\x[8]~81_combout\ & ((\l0|reg[2][8]~q\))) # (!\x[8]~81_combout\ & (\l0|reg[4][8]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\x[8]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][8]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[2][8]~q\,
	datad => \x[8]~81_combout\,
	combout => \x[8]~82_combout\);

-- Location: LCCOMB_X39_Y24_N4
\l0|reg[6][8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][8]~feeder_combout\ = \l0|reg[5][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][8]~q\,
	combout => \l0|reg[6][8]~feeder_combout\);

-- Location: FF_X39_Y24_N5
\l0|reg[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][8]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][8]~q\);

-- Location: FF_X39_Y24_N17
\l0|reg[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][8]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][8]~q\);

-- Location: FF_X39_Y24_N31
\l0|reg[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][8]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][8]~q\);

-- Location: FF_X39_Y24_N3
\l0|reg[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][8]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][8]~q\);

-- Location: LCCOMB_X39_Y24_N2
\x[8]~83\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[8]~83_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[8][8]~q\) # ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\l0|reg[9][8]~q\ & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][8]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[9][8]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[8]~83_combout\);

-- Location: LCCOMB_X39_Y24_N16
\x[8]~84\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[8]~84_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[8]~83_combout\ & (\l0|reg[6][8]~q\)) # (!\x[8]~83_combout\ & ((\l0|reg[7][8]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\x[8]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[6][8]~q\,
	datac => \l0|reg[7][8]~q\,
	datad => \x[8]~83_combout\,
	combout => \x[8]~84_combout\);

-- Location: LCCOMB_X39_Y24_N6
\x[8]~85\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[8]~85_combout\ = (\x[14]~16_combout\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3)) # ((\x[8]~82_combout\)))) # (!\x[14]~16_combout\ & (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[8]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~16_combout\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \x[8]~82_combout\,
	datad => \x[8]~84_combout\,
	combout => \x[8]~85_combout\);

-- Location: LCCOMB_X39_Y24_N28
\x[8]~86\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[8]~86_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[8]~85_combout\ & ((\l0|reg[0][8]~q\))) # (!\x[8]~85_combout\ & (\l0|reg[1][8]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & 
-- (((\x[8]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[1][8]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \l0|reg[0][8]~q\,
	datad => \x[8]~85_combout\,
	combout => \x[8]~86_combout\);

-- Location: LCCOMB_X39_Y24_N24
\x[8]~136\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[8]~136_combout\ = (\x[8]~86_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datad => \x[8]~86_combout\,
	combout => \x[8]~136_combout\);

-- Location: LCCOMB_X37_Y26_N14
\u2|u0|u0|Mult0|mult_core|romout[2][5]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[2][5]~11_combout\ = (\x[11]~137_combout\ & ((\x[9]~139_combout\ $ (!\x[10]~138_combout\)))) # (!\x[11]~137_combout\ & (\x[10]~138_combout\ & ((\x[8]~136_combout\) # (\x[9]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datab => \x[11]~137_combout\,
	datac => \x[9]~139_combout\,
	datad => \x[10]~138_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[2][5]~11_combout\);

-- Location: LCCOMB_X36_Y26_N10
\u2|u0|u0|Mult0|mult_core|romout[3][1]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & (\x[12]~110_combout\ $ (\x[13]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[12]~110_combout\,
	datad => \x[13]~80_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\);

-- Location: LCCOMB_X35_Y26_N24
\u1|u0|u0|Mult0|mult_core|romout[3][1]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ = (\x[12]~110_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # 
-- (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \x[12]~110_combout\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\);

-- Location: LCCOMB_X37_Y26_N4
\u2|u0|u0|Mult0|mult_core|romout[2][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[2][13]~combout\ = (\x[8]~136_combout\ & (\x[11]~137_combout\ $ ((\x[9]~139_combout\)))) # (!\x[8]~136_combout\ & (!\x[9]~139_combout\ & ((\x[11]~137_combout\) # (\x[10]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datab => \x[11]~137_combout\,
	datac => \x[9]~139_combout\,
	datad => \x[10]~138_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[2][13]~combout\);

-- Location: LCCOMB_X38_Y26_N0
\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & (\u2|u0|u0|Mult0|mult_core|romout[2][13]~combout\ $ (VCC))) # (!\u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & 
-- (\u2|u0|u0|Mult0|mult_core|romout[2][13]~combout\ & VCC))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & \u2|u0|u0|Mult0|mult_core|romout[2][13]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[2][13]~combout\,
	datad => VCC,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X38_Y26_N2
\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[2][5]~11_combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) 
-- # (!\u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u2|u0|u0|Mult0|mult_core|romout[2][5]~11_combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[2][5]~11_combout\ & (!\u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[2][5]~11_combout\ & ((!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[2][5]~11_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X38_Y26_N4
\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u2|u0|u0|Mult0|mult_core|romout[2][15]~combout\ $ (\u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\ $ (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # 
-- (GND)
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[2][15]~combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[2][15]~combout\ & (\u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[2][15]~combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X38_Y26_N6
\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: IOIBUF_X53_Y24_N22
\input[6]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(6),
	o => \input[6]~input_o\);

-- Location: FF_X32_Y24_N5
\l0|reg[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[6]~input_o\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][6]~q\);

-- Location: FF_X32_Y24_N25
\l0|reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][6]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][6]~q\);

-- Location: LCCOMB_X32_Y24_N22
\x[6]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[6]~25_combout\ = (\x[14]~16_combout\ & (\l0|reg[0][6]~q\)) # (!\x[14]~16_combout\ & ((\l0|reg[1][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \l0|reg[0][6]~q\,
	datac => \l0|reg[1][6]~q\,
	datad => \x[14]~16_combout\,
	combout => \x[6]~25_combout\);

-- Location: FF_X32_Y24_N31
\l0|reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][6]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][6]~q\);

-- Location: FF_X32_Y24_N11
\l0|reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][6]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][6]~q\);

-- Location: LCCOMB_X32_Y24_N20
\l0|reg[4][6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[4][6]~feeder_combout\ = \l0|reg[3][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[3][6]~q\,
	combout => \l0|reg[4][6]~feeder_combout\);

-- Location: FF_X32_Y24_N21
\l0|reg[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[4][6]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][6]~q\);

-- Location: LCCOMB_X32_Y24_N12
\l0|reg[5][6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[5][6]~feeder_combout\ = \l0|reg[4][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[4][6]~q\,
	combout => \l0|reg[5][6]~feeder_combout\);

-- Location: FF_X32_Y24_N13
\l0|reg[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[5][6]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][6]~q\);

-- Location: FF_X32_Y24_N15
\l0|reg[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[5][6]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][6]~q\);

-- Location: LCCOMB_X32_Y24_N26
\l0|reg[7][6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[7][6]~feeder_combout\ = \l0|reg[6][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[6][6]~q\,
	combout => \l0|reg[7][6]~feeder_combout\);

-- Location: FF_X32_Y24_N27
\l0|reg[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[7][6]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][6]~q\);

-- Location: LCCOMB_X32_Y24_N8
\l0|reg[8][6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[8][6]~feeder_combout\ = \l0|reg[7][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[7][6]~q\,
	combout => \l0|reg[8][6]~feeder_combout\);

-- Location: FF_X32_Y24_N9
\l0|reg[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[8][6]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][6]~q\);

-- Location: FF_X32_Y24_N19
\l0|reg[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][6]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][6]~q\);

-- Location: LCCOMB_X32_Y24_N28
\x[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[6]~28_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\l0|reg[6][6]~q\) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (\l0|reg[7][6]~q\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[7][6]~q\,
	datab => \l0|reg[6][6]~q\,
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[6]~28_combout\);

-- Location: LCCOMB_X32_Y24_N18
\x[6]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[6]~29_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\x[6]~28_combout\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[6]~28_combout\ & (\l0|reg[8][6]~q\)) # (!\x[6]~28_combout\ & 
-- ((\l0|reg[9][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[8][6]~q\,
	datac => \l0|reg[9][6]~q\,
	datad => \x[6]~28_combout\,
	combout => \x[6]~29_combout\);

-- Location: LCCOMB_X32_Y24_N6
\x[6]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[6]~26_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\l0|reg[4][6]~q\) # (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (\l0|reg[5][6]~q\ & ((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[5][6]~q\,
	datab => \l0|reg[4][6]~q\,
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[6]~26_combout\);

-- Location: LCCOMB_X32_Y24_N2
\x[6]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[6]~27_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[6]~26_combout\ & ((\l0|reg[2][6]~q\))) # (!\x[6]~26_combout\ & (\l0|reg[3][6]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\x[6]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[3][6]~q\,
	datab => \l0|reg[2][6]~q\,
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datad => \x[6]~26_combout\,
	combout => \x[6]~27_combout\);

-- Location: LCCOMB_X32_Y24_N24
\x[6]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[6]~30_combout\ = (\x[14]~16_combout\ & ((\x[6]~27_combout\))) # (!\x[14]~16_combout\ & (\x[6]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~16_combout\,
	datab => \x[6]~29_combout\,
	datad => \x[6]~27_combout\,
	combout => \x[6]~30_combout\);

-- Location: LCCOMB_X32_Y24_N16
\x[6]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[6]~31_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\x[6]~25_combout\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[6]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[6]~25_combout\,
	datad => \x[6]~30_combout\,
	combout => \x[6]~31_combout\);

-- Location: IOIBUF_X45_Y34_N1
\input[4]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(4),
	o => \input[4]~input_o\);

-- Location: FF_X37_Y27_N9
\l0|reg[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[4]~input_o\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][4]~q\);

-- Location: FF_X37_Y27_N15
\l0|reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][4]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][4]~q\);

-- Location: LCCOMB_X37_Y27_N14
\x[4]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[4]~32_combout\ = (\x[14]~16_combout\ & (\l0|reg[0][4]~q\)) # (!\x[14]~16_combout\ & ((\l0|reg[1][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \l0|reg[0][4]~q\,
	datac => \l0|reg[1][4]~q\,
	datad => \x[14]~16_combout\,
	combout => \x[4]~32_combout\);

-- Location: FF_X37_Y27_N7
\l0|reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][4]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][4]~q\);

-- Location: FF_X37_Y27_N29
\l0|reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][4]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][4]~q\);

-- Location: FF_X37_Y27_N5
\l0|reg[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][4]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][4]~q\);

-- Location: FF_X37_Y27_N25
\l0|reg[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][4]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][4]~q\);

-- Location: LCCOMB_X37_Y27_N28
\x[4]~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[4]~35_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[2][4]~q\) # ((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\l0|reg[3][4]~q\ & \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[2][4]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[3][4]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[4]~35_combout\);

-- Location: LCCOMB_X37_Y27_N4
\x[4]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[4]~36_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\x[4]~35_combout\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[4]~35_combout\ & ((\l0|reg[4][4]~q\))) # (!\x[4]~35_combout\ & 
-- (\l0|reg[5][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[5][4]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[4][4]~q\,
	datad => \x[4]~35_combout\,
	combout => \x[4]~36_combout\);

-- Location: FF_X37_Y27_N31
\l0|reg[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[5][4]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][4]~q\);

-- Location: FF_X37_Y27_N27
\l0|reg[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][4]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][4]~q\);

-- Location: FF_X37_Y27_N23
\l0|reg[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][4]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][4]~q\);

-- Location: FF_X37_Y27_N3
\l0|reg[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][4]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][4]~q\);

-- Location: LCCOMB_X37_Y27_N22
\x[4]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[4]~33_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[6][4]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (\l0|reg[8][4]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[8][4]~q\,
	datad => \l0|reg[6][4]~q\,
	combout => \x[4]~33_combout\);

-- Location: LCCOMB_X37_Y27_N26
\x[4]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[4]~34_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\x[4]~33_combout\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\x[4]~33_combout\ & ((\l0|reg[7][4]~q\))) # (!\x[4]~33_combout\ & 
-- (\l0|reg[9][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[9][4]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[7][4]~q\,
	datad => \x[4]~33_combout\,
	combout => \x[4]~34_combout\);

-- Location: LCCOMB_X37_Y27_N10
\x[4]~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[4]~37_combout\ = (\x[14]~16_combout\ & (\x[4]~36_combout\)) # (!\x[14]~16_combout\ & ((\x[4]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \x[4]~36_combout\,
	datac => \x[4]~34_combout\,
	datad => \x[14]~16_combout\,
	combout => \x[4]~37_combout\);

-- Location: LCCOMB_X37_Y27_N12
\x[4]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[4]~38_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\x[4]~32_combout\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[4]~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \x[4]~32_combout\,
	datad => \x[4]~37_combout\,
	combout => \x[4]~38_combout\);

-- Location: IOIBUF_X45_Y34_N15
\input[5]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(5),
	o => \input[5]~input_o\);

-- Location: FF_X36_Y27_N29
\l0|reg[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[5]~input_o\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][5]~q\);

-- Location: FF_X36_Y27_N11
\l0|reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][5]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][5]~q\);

-- Location: FF_X36_Y27_N5
\l0|reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][5]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][5]~q\);

-- Location: FF_X36_Y27_N15
\l0|reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][5]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][5]~q\);

-- Location: FF_X36_Y27_N1
\l0|reg[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][5]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][5]~q\);

-- Location: FF_X36_Y27_N31
\l0|reg[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][5]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][5]~q\);

-- Location: FF_X36_Y27_N9
\l0|reg[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[5][5]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][5]~q\);

-- Location: FF_X36_Y27_N23
\l0|reg[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][5]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][5]~q\);

-- Location: FF_X36_Y27_N27
\l0|reg[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][5]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][5]~q\);

-- Location: FF_X36_Y27_N17
\l0|reg[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][5]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][5]~q\);

-- Location: LCCOMB_X36_Y27_N0
\x[5]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[5]~44_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)) # ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[4][5]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (\l0|reg[9][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[9][5]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[4][5]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \x[5]~44_combout\);

-- Location: LCCOMB_X36_Y27_N2
\x[5]~135\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[5]~135_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[5]~44_combout\) # 
-- (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) $ (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \x[5]~44_combout\,
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	combout => \x[5]~135_combout\);

-- Location: LCCOMB_X36_Y27_N28
\x[5]~45\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[5]~45_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[5]~135_combout\ & ((\l0|reg[0][5]~q\))) # (!\x[5]~135_combout\ & (\l0|reg[1][5]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & 
-- (((\x[5]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \l0|reg[1][5]~q\,
	datac => \l0|reg[0][5]~q\,
	datad => \x[5]~135_combout\,
	combout => \x[5]~45_combout\);

-- Location: LCCOMB_X36_Y27_N26
\x[5]~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[5]~39_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[6][5]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[8][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[8][5]~q\,
	datad => \l0|reg[6][5]~q\,
	combout => \x[5]~39_combout\);

-- Location: LCCOMB_X36_Y27_N22
\x[5]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[5]~40_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\x[5]~39_combout\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\l0|reg[7][5]~q\)) # 
-- (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[7][5]~q\,
	datad => \x[5]~39_combout\,
	combout => \x[5]~40_combout\);

-- Location: LCCOMB_X36_Y27_N30
\x[5]~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[5]~41_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[3][5]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[5][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[5][5]~q\,
	datad => \l0|reg[3][5]~q\,
	combout => \x[5]~41_combout\);

-- Location: LCCOMB_X36_Y27_N4
\x[5]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[5]~42_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\l0|reg[2][5]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\x[5]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[2][5]~q\,
	datad => \x[5]~41_combout\,
	combout => \x[5]~42_combout\);

-- Location: LCCOMB_X36_Y27_N6
\x[5]~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[5]~43_combout\ = (\x[14]~16_combout\ & ((\x[5]~42_combout\))) # (!\x[14]~16_combout\ & (\x[5]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[5]~40_combout\,
	datab => \x[14]~16_combout\,
	datad => \x[5]~42_combout\,
	combout => \x[5]~43_combout\);

-- Location: LCCOMB_X36_Y27_N24
\x[5]~46\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[5]~46_combout\ = (\x[5]~45_combout\ & (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3)) # (\x[5]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \x[5]~45_combout\,
	datac => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datad => \x[5]~43_combout\,
	combout => \x[5]~46_combout\);

-- Location: LCCOMB_X35_Y27_N16
\u2|u0|u0|Mult0|mult_core|romout[1][11]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[1][11]~8_combout\ = \x[6]~31_combout\ $ (((\x[4]~38_combout\) # (\x[5]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[6]~31_combout\,
	datac => \x[4]~38_combout\,
	datad => \x[5]~46_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[1][11]~8_combout\);

-- Location: IOIBUF_X25_Y34_N1
\input[1]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(1),
	o => \input[1]~input_o\);

-- Location: FF_X34_Y24_N7
\l0|reg[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[1]~input_o\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][1]~q\);

-- Location: FF_X35_Y24_N27
\l0|reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][1]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][1]~q\);

-- Location: LCCOMB_X35_Y24_N26
\x[1]~62\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[1]~62_combout\ = (\x[14]~16_combout\ & (\l0|reg[0][1]~q\)) # (!\x[14]~16_combout\ & ((\l0|reg[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \l0|reg[0][1]~q\,
	datac => \l0|reg[1][1]~q\,
	datad => \x[14]~16_combout\,
	combout => \x[1]~62_combout\);

-- Location: FF_X35_Y24_N17
\l0|reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][1]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][1]~q\);

-- Location: FF_X35_Y24_N3
\l0|reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][1]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][1]~q\);

-- Location: LCCOMB_X36_Y24_N30
\l0|reg[4][1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[4][1]~feeder_combout\ = \l0|reg[3][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[3][1]~q\,
	combout => \l0|reg[4][1]~feeder_combout\);

-- Location: FF_X36_Y24_N31
\l0|reg[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[4][1]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][1]~q\);

-- Location: FF_X35_Y24_N11
\l0|reg[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][1]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][1]~q\);

-- Location: LCCOMB_X36_Y24_N20
\l0|reg[6][1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][1]~feeder_combout\ = \l0|reg[5][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][1]~q\,
	combout => \l0|reg[6][1]~feeder_combout\);

-- Location: FF_X36_Y24_N21
\l0|reg[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][1]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][1]~q\);

-- Location: FF_X35_Y24_N29
\l0|reg[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][1]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][1]~q\);

-- Location: FF_X35_Y24_N1
\l0|reg[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][1]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][1]~q\);

-- Location: FF_X35_Y24_N7
\l0|reg[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][1]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][1]~q\);

-- Location: LCCOMB_X35_Y24_N6
\x[1]~65\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[1]~65_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)) # ((\l0|reg[8][1]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[9][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[9][1]~q\,
	datad => \l0|reg[8][1]~q\,
	combout => \x[1]~65_combout\);

-- Location: LCCOMB_X35_Y24_N28
\x[1]~66\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[1]~66_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[1]~65_combout\ & (\l0|reg[6][1]~q\)) # (!\x[1]~65_combout\ & ((\l0|reg[7][1]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\x[1]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[6][1]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[7][1]~q\,
	datad => \x[1]~65_combout\,
	combout => \x[1]~66_combout\);

-- Location: LCCOMB_X35_Y24_N2
\x[1]~63\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[1]~63_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\l0|reg[2][1]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\l0|reg[3][1]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[2][1]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[3][1]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \x[1]~63_combout\);

-- Location: LCCOMB_X35_Y24_N10
\x[1]~64\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[1]~64_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\x[1]~63_combout\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[1]~63_combout\ & (\l0|reg[4][1]~q\)) # (!\x[1]~63_combout\ & 
-- ((\l0|reg[5][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][1]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[5][1]~q\,
	datad => \x[1]~63_combout\,
	combout => \x[1]~64_combout\);

-- Location: LCCOMB_X35_Y24_N22
\x[1]~67\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[1]~67_combout\ = (\x[14]~16_combout\ & ((\x[1]~64_combout\))) # (!\x[14]~16_combout\ & (\x[1]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~16_combout\,
	datab => \x[1]~66_combout\,
	datad => \x[1]~64_combout\,
	combout => \x[1]~67_combout\);

-- Location: LCCOMB_X35_Y24_N18
\x[1]~68\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[1]~68_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\x[1]~62_combout\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[1]~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[1]~62_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[1]~67_combout\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	combout => \x[1]~68_combout\);

-- Location: IOIBUF_X18_Y34_N1
\input[2]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(2),
	o => \input[2]~input_o\);

-- Location: FF_X34_Y24_N19
\l0|reg[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[2]~input_o\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][2]~q\);

-- Location: LCCOMB_X34_Y24_N20
\l0|reg[1][2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[1][2]~feeder_combout\ = \l0|reg[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[0][2]~q\,
	combout => \l0|reg[1][2]~feeder_combout\);

-- Location: FF_X34_Y24_N21
\l0|reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[1][2]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][2]~q\);

-- Location: FF_X35_Y24_N31
\l0|reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][2]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][2]~q\);

-- Location: FF_X35_Y24_N9
\l0|reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][2]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][2]~q\);

-- Location: FF_X35_Y24_N23
\l0|reg[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][2]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][2]~q\);

-- Location: FF_X35_Y24_N13
\l0|reg[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][2]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][2]~q\);

-- Location: LCCOMB_X35_Y24_N30
\x[2]~51\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[2]~51_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[2][2]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- ((\l0|reg[4][2]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[2][2]~q\,
	datad => \l0|reg[4][2]~q\,
	combout => \x[2]~51_combout\);

-- Location: LCCOMB_X35_Y24_N12
\x[2]~52\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[2]~52_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\x[2]~51_combout\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\x[2]~51_combout\ & (\l0|reg[3][2]~q\)) # (!\x[2]~51_combout\ & 
-- ((\l0|reg[5][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[3][2]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[5][2]~q\,
	datad => \x[2]~51_combout\,
	combout => \x[2]~52_combout\);

-- Location: LCCOMB_X36_Y24_N28
\l0|reg[6][2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][2]~feeder_combout\ = \l0|reg[5][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][2]~q\,
	combout => \l0|reg[6][2]~feeder_combout\);

-- Location: FF_X36_Y24_N29
\l0|reg[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][2]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][2]~q\);

-- Location: FF_X35_Y24_N5
\l0|reg[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][2]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][2]~q\);

-- Location: FF_X35_Y24_N15
\l0|reg[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][2]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][2]~q\);

-- Location: LCCOMB_X35_Y24_N14
\x[2]~49\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[2]~49_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[6][2]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (\l0|reg[8][2]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[8][2]~q\,
	datad => \l0|reg[6][2]~q\,
	combout => \x[2]~49_combout\);

-- Location: FF_X35_Y24_N21
\l0|reg[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][2]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][2]~q\);

-- Location: LCCOMB_X35_Y24_N4
\x[2]~48\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[2]~48_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) $ (((!\l0|reg[1][2]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & 
-- (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[7][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[7][2]~q\,
	datad => \l0|reg[1][2]~q\,
	combout => \x[2]~48_combout\);

-- Location: LCCOMB_X35_Y24_N20
\x[2]~50\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[2]~50_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\x[2]~49_combout\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\x[2]~49_combout\ & ((\x[2]~48_combout\))) # (!\x[2]~49_combout\ & 
-- (\l0|reg[9][2]~q\ & !\x[2]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \x[2]~49_combout\,
	datac => \l0|reg[9][2]~q\,
	datad => \x[2]~48_combout\,
	combout => \x[2]~50_combout\);

-- Location: LCCOMB_X35_Y24_N8
\x[2]~53\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[2]~53_combout\ = (\x[14]~16_combout\ & (\x[2]~52_combout\)) # (!\x[14]~16_combout\ & ((\x[2]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[2]~52_combout\,
	datab => \x[14]~16_combout\,
	datad => \x[2]~50_combout\,
	combout => \x[2]~53_combout\);

-- Location: LCCOMB_X34_Y24_N12
\x[2]~47\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[2]~47_combout\ = (\x[14]~16_combout\ & ((\l0|reg[0][2]~q\))) # (!\x[14]~16_combout\ & (\l0|reg[1][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \l0|reg[1][2]~q\,
	datac => \x[14]~16_combout\,
	datad => \l0|reg[0][2]~q\,
	combout => \x[2]~47_combout\);

-- Location: LCCOMB_X35_Y24_N24
\x[2]~54\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[2]~54_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[2]~47_combout\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\x[2]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[2]~53_combout\,
	datad => \x[2]~47_combout\,
	combout => \x[2]~54_combout\);

-- Location: IOIBUF_X38_Y34_N15
\input[3]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(3),
	o => \input[3]~input_o\);

-- Location: FF_X35_Y25_N15
\l0|reg[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[3]~input_o\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][3]~q\);

-- Location: FF_X35_Y25_N21
\l0|reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][3]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][3]~q\);

-- Location: FF_X35_Y25_N13
\l0|reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][3]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][3]~q\);

-- Location: LCCOMB_X35_Y25_N30
\l0|reg[3][3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[3][3]~feeder_combout\ = \l0|reg[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[2][3]~q\,
	combout => \l0|reg[3][3]~feeder_combout\);

-- Location: FF_X35_Y25_N31
\l0|reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[3][3]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][3]~q\);

-- Location: FF_X35_Y25_N9
\l0|reg[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][3]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][3]~q\);

-- Location: FF_X35_Y25_N27
\l0|reg[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][3]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][3]~q\);

-- Location: LCCOMB_X35_Y25_N8
\x[3]~58\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[3]~58_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\l0|reg[2][3]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\l0|reg[3][3]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[2][3]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[3][3]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \x[3]~58_combout\);

-- Location: LCCOMB_X35_Y25_N24
\x[3]~59\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[3]~59_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\x[3]~58_combout\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[3]~58_combout\ & (\l0|reg[4][3]~q\)) # (!\x[3]~58_combout\ & 
-- ((\l0|reg[5][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][3]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[5][3]~q\,
	datad => \x[3]~58_combout\,
	combout => \x[3]~59_combout\);

-- Location: LCCOMB_X35_Y25_N14
\x[3]~60\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[3]~60_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\l0|reg[0][3]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[3]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \l0|reg[0][3]~q\,
	datad => \x[3]~59_combout\,
	combout => \x[3]~60_combout\);

-- Location: FF_X35_Y25_N25
\l0|reg[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[5][3]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][3]~q\);

-- Location: FF_X35_Y25_N23
\l0|reg[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[6][3]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][3]~q\);

-- Location: FF_X35_Y25_N5
\l0|reg[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][3]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][3]~q\);

-- Location: FF_X35_Y25_N17
\l0|reg[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][3]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][3]~q\);

-- Location: LCCOMB_X35_Y25_N16
\x[3]~55\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[3]~55_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[7][3]~q\) # ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\l0|reg[9][3]~q\ & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[7][3]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[9][3]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \x[3]~55_combout\);

-- Location: LCCOMB_X35_Y25_N4
\x[3]~56\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[3]~56_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\x[3]~55_combout\ & (\l0|reg[6][3]~q\)) # (!\x[3]~55_combout\ & ((\l0|reg[8][3]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\x[3]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[6][3]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[8][3]~q\,
	datad => \x[3]~55_combout\,
	combout => \x[3]~56_combout\);

-- Location: LCCOMB_X35_Y25_N20
\x[3]~57\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[3]~57_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\l0|reg[1][3]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[3]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \l0|reg[1][3]~q\,
	datad => \x[3]~56_combout\,
	combout => \x[3]~57_combout\);

-- Location: LCCOMB_X35_Y25_N28
\x[3]~61\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[3]~61_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & ((\x[14]~16_combout\ & (\x[3]~60_combout\)) # (!\x[14]~16_combout\ & ((\x[3]~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~16_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[3]~60_combout\,
	datad => \x[3]~57_combout\,
	combout => \x[3]~61_combout\);

-- Location: LCCOMB_X35_Y24_N16
\u2|u0|u0|Mult0|mult_core|romout[0][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[0][15]~combout\ = (\x[3]~61_combout\ & ((\x[1]~68_combout\) # (\x[2]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[1]~68_combout\,
	datab => \x[2]~54_combout\,
	datad => \x[3]~61_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[0][15]~combout\);

-- Location: IOIBUF_X25_Y34_N8
\input[0]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(0),
	o => \input[0]~input_o\);

-- Location: FF_X37_Y24_N15
\l0|reg[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[0]~input_o\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][0]~q\);

-- Location: FF_X37_Y24_N23
\l0|reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][0]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][0]~q\);

-- Location: LCCOMB_X37_Y24_N14
\x[0]~74\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[0]~74_combout\ = ((\x[14]~16_combout\ & ((\l0|reg[0][0]~q\))) # (!\x[14]~16_combout\ & (\l0|reg[1][0]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~16_combout\,
	datab => \l0|reg[1][0]~q\,
	datac => \l0|reg[0][0]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	combout => \x[0]~74_combout\);

-- Location: LCCOMB_X37_Y24_N6
\l0|reg[2][0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[2][0]~feeder_combout\ = \l0|reg[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[1][0]~q\,
	combout => \l0|reg[2][0]~feeder_combout\);

-- Location: FF_X37_Y24_N7
\l0|reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[2][0]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][0]~q\);

-- Location: LCCOMB_X37_Y24_N26
\l0|reg[3][0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[3][0]~feeder_combout\ = \l0|reg[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[2][0]~q\,
	combout => \l0|reg[3][0]~feeder_combout\);

-- Location: FF_X37_Y24_N27
\l0|reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[3][0]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][0]~q\);

-- Location: FF_X37_Y24_N1
\l0|reg[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][0]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][0]~q\);

-- Location: FF_X37_Y24_N25
\l0|reg[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][0]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][0]~q\);

-- Location: LCCOMB_X37_Y24_N0
\x[0]~69\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[0]~69_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[2][0]~q\) # ((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\l0|reg[3][0]~q\ & \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[2][0]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[3][0]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[0]~69_combout\);

-- Location: LCCOMB_X37_Y24_N24
\x[0]~70\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[0]~70_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\x[0]~69_combout\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[0]~69_combout\ & (\l0|reg[4][0]~q\)) # (!\x[0]~69_combout\ & 
-- ((\l0|reg[5][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][0]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[5][0]~q\,
	datad => \x[0]~69_combout\,
	combout => \x[0]~70_combout\);

-- Location: LCCOMB_X36_Y24_N4
\x[0]~141\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[0]~141_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2)))) # 
-- (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (((\x[0]~70_combout\) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datad => \x[0]~70_combout\,
	combout => \x[0]~141_combout\);

-- Location: LCCOMB_X34_Y24_N30
\l0|reg[6][0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[6][0]~feeder_combout\ = \l0|reg[5][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[5][0]~q\,
	combout => \l0|reg[6][0]~feeder_combout\);

-- Location: FF_X34_Y24_N31
\l0|reg[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[6][0]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][0]~q\);

-- Location: LCCOMB_X31_Y24_N0
\l0|reg[7][0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[7][0]~feeder_combout\ = \l0|reg[6][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[6][0]~q\,
	combout => \l0|reg[7][0]~feeder_combout\);

-- Location: FF_X31_Y24_N1
\l0|reg[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[7][0]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][0]~q\);

-- Location: LCCOMB_X34_Y24_N24
\l0|reg[8][0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[8][0]~feeder_combout\ = \l0|reg[7][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[7][0]~q\,
	combout => \l0|reg[8][0]~feeder_combout\);

-- Location: FF_X34_Y24_N25
\l0|reg[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[8][0]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][0]~q\);

-- Location: LCCOMB_X34_Y24_N22
\x[0]~72\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[0]~72_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[6][0]~q\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[8][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \l0|reg[8][0]~q\,
	datac => \l0|reg[6][0]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[0]~72_combout\);

-- Location: FF_X31_Y24_N7
\l0|reg[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][0]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][0]~q\);

-- Location: LCCOMB_X31_Y24_N6
\x[0]~71\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[0]~71_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[7][0]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[9][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \l0|reg[7][0]~q\,
	datac => \l0|reg[9][0]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[0]~71_combout\);

-- Location: LCCOMB_X36_Y24_N18
\x[0]~73\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[0]~73_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3)) # ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\x[0]~72_combout\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\x[0]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \x[0]~72_combout\,
	datad => \x[0]~71_combout\,
	combout => \x[0]~73_combout\);

-- Location: LCCOMB_X36_Y24_N2
\x[0]~142\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[0]~142_combout\ = (\x[0]~141_combout\ & ((\x[0]~73_combout\ & ((\x[0]~74_combout\))) # (!\x[0]~73_combout\ & (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \x[0]~74_combout\,
	datac => \x[0]~141_combout\,
	datad => \x[0]~73_combout\,
	combout => \x[0]~142_combout\);

-- Location: LCCOMB_X36_Y27_N12
\u2|u0|u0|Mult0|mult_core|romout[0][14]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[0][14]~10_combout\ = (\x[2]~54_combout\ & ((\x[1]~68_combout\) # ((!\x[3]~61_combout\ & \x[0]~142_combout\)))) # (!\x[2]~54_combout\ & (!\x[1]~68_combout\ & (\x[3]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[2]~54_combout\,
	datab => \x[1]~68_combout\,
	datac => \x[3]~61_combout\,
	datad => \x[0]~142_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[0][14]~10_combout\);

-- Location: LCCOMB_X36_Y27_N14
\x[5]~129\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[5]~129_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\l0|reg[3][5]~q\) # (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (\l0|reg[5][5]~q\ & ((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[5][5]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[3][5]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \x[5]~129_combout\);

-- Location: LCCOMB_X36_Y27_N20
\x[5]~130\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[5]~130_combout\ = (\x[5]~129_combout\ & (((\l0|reg[2][5]~q\) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\x[5]~129_combout\ & (\l0|reg[4][5]~q\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][5]~q\,
	datab => \l0|reg[2][5]~q\,
	datac => \x[5]~129_combout\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \x[5]~130_combout\);

-- Location: LCCOMB_X36_Y27_N16
\x[5]~131\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[5]~131_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\l0|reg[8][5]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[9][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][5]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[9][5]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \x[5]~131_combout\);

-- Location: LCCOMB_X36_Y27_N8
\x[5]~132\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[5]~132_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[5]~131_combout\ & ((\l0|reg[6][5]~q\))) # (!\x[5]~131_combout\ & (\l0|reg[7][5]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\x[5]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[7][5]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \l0|reg[6][5]~q\,
	datad => \x[5]~131_combout\,
	combout => \x[5]~132_combout\);

-- Location: LCCOMB_X36_Y27_N10
\x[5]~133\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[5]~133_combout\ = (\x[14]~16_combout\ & (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))) # (!\x[14]~16_combout\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\l0|reg[1][5]~q\)) # 
-- (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[5]~132_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~16_combout\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \l0|reg[1][5]~q\,
	datad => \x[5]~132_combout\,
	combout => \x[5]~133_combout\);

-- Location: LCCOMB_X35_Y27_N26
\x[5]~134\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[5]~134_combout\ = (\x[5]~133_combout\ & (((\l0|reg[0][5]~q\) # (!\x[14]~16_combout\)))) # (!\x[5]~133_combout\ & (\x[5]~130_combout\ & ((\x[14]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[5]~130_combout\,
	datab => \l0|reg[0][5]~q\,
	datac => \x[5]~133_combout\,
	datad => \x[14]~16_combout\,
	combout => \x[5]~134_combout\);

-- Location: LCCOMB_X37_Y27_N2
\x[4]~125\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[4]~125_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[8][4]~q\) # ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\l0|reg[9][4]~q\ & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[8][4]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[9][4]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[4]~125_combout\);

-- Location: LCCOMB_X37_Y27_N30
\x[4]~126\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[4]~126_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[4]~125_combout\ & ((\l0|reg[6][4]~q\))) # (!\x[4]~125_combout\ & (\l0|reg[7][4]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\x[4]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[7][4]~q\,
	datac => \l0|reg[6][4]~q\,
	datad => \x[4]~125_combout\,
	combout => \x[4]~126_combout\);

-- Location: LCCOMB_X37_Y27_N24
\x[4]~123\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[4]~123_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[3][4]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\l0|reg[5][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[3][4]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[5][4]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[4]~123_combout\);

-- Location: LCCOMB_X37_Y27_N6
\x[4]~124\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[4]~124_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\x[4]~123_combout\ & ((\l0|reg[2][4]~q\))) # (!\x[4]~123_combout\ & (\l0|reg[4][4]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\x[4]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][4]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[2][4]~q\,
	datad => \x[4]~123_combout\,
	combout => \x[4]~124_combout\);

-- Location: LCCOMB_X37_Y27_N16
\x[4]~127\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[4]~127_combout\ = (\x[14]~16_combout\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3)) # ((\x[4]~124_combout\)))) # (!\x[14]~16_combout\ & (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\x[4]~126_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~16_combout\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \x[4]~126_combout\,
	datad => \x[4]~124_combout\,
	combout => \x[4]~127_combout\);

-- Location: LCCOMB_X37_Y27_N8
\x[4]~128\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[4]~128_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[4]~127_combout\ & ((\l0|reg[0][4]~q\))) # (!\x[4]~127_combout\ & (\l0|reg[1][4]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & 
-- (((\x[4]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[1][4]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \l0|reg[0][4]~q\,
	datad => \x[4]~127_combout\,
	combout => \x[4]~128_combout\);

-- Location: LCCOMB_X35_Y27_N0
\u2|u0|u0|Mult0|mult_core|romout[1][10]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[1][10]~9_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & (\x[5]~134_combout\ $ (\x[4]~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[5]~134_combout\,
	datad => \x[4]~128_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[1][10]~9_combout\);

-- Location: LCCOMB_X36_Y27_N18
\u2|u0|u0|Mult0|mult_core|romout[0][13]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[0][13]~1_combout\ = (\x[1]~68_combout\ & (((!\x[3]~61_combout\ & \x[0]~142_combout\)))) # (!\x[1]~68_combout\ & ((\x[3]~61_combout\) # ((\x[2]~54_combout\ & !\x[0]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[2]~54_combout\,
	datab => \x[1]~68_combout\,
	datac => \x[3]~61_combout\,
	datad => \x[0]~142_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[0][13]~1_combout\);

-- Location: LCCOMB_X35_Y27_N2
\u2|u0|u0|Mult0|mult_core|romout[0][12]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[0][12]~2_combout\ = \x[3]~61_combout\ $ (((!\x[0]~142_combout\ & ((\x[1]~68_combout\) # (\x[2]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[1]~68_combout\,
	datab => \x[2]~54_combout\,
	datac => \x[3]~61_combout\,
	datad => \x[0]~142_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[0][12]~2_combout\);

-- Location: LCCOMB_X37_Y27_N0
\u2|u0|u0|Mult0|mult_core|romout[0][11]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[0][11]~3_combout\ = \x[2]~54_combout\ $ (((\x[1]~68_combout\) # (\x[0]~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[1]~68_combout\,
	datab => \x[2]~54_combout\,
	datad => \x[0]~142_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[0][11]~3_combout\);

-- Location: LCCOMB_X37_Y24_N16
\u2|u0|u0|Mult0|mult_core|romout[0][10]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[0][10]~4_combout\ = \x[1]~68_combout\ $ (\x[0]~142_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[1]~68_combout\,
	datad => \x[0]~142_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[0][10]~4_combout\);

-- Location: IOIBUF_X20_Y34_N15
\input[7]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(7),
	o => \input[7]~input_o\);

-- Location: FF_X31_Y24_N5
\l0|reg[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[7]~input_o\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][7]~q\);

-- Location: FF_X31_Y24_N23
\l0|reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][7]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][7]~q\);

-- Location: FF_X31_Y24_N11
\l0|reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][7]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][7]~q\);

-- Location: LCCOMB_X31_Y24_N2
\l0|reg[3][7]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[3][7]~feeder_combout\ = \l0|reg[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[2][7]~q\,
	combout => \l0|reg[3][7]~feeder_combout\);

-- Location: FF_X31_Y24_N3
\l0|reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[3][7]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][7]~q\);

-- Location: FF_X31_Y24_N17
\l0|reg[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][7]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][7]~q\);

-- Location: FF_X31_Y24_N9
\l0|reg[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][7]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][7]~q\);

-- Location: LCCOMB_X31_Y24_N16
\x[7]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[7]~21_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[2][7]~q\) # ((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\l0|reg[3][7]~q\ & \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[2][7]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[3][7]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[7]~21_combout\);

-- Location: LCCOMB_X31_Y24_N12
\x[7]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[7]~22_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\x[7]~21_combout\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[7]~21_combout\ & (\l0|reg[4][7]~q\)) # (!\x[7]~21_combout\ & 
-- ((\l0|reg[5][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[4][7]~q\,
	datab => \l0|reg[5][7]~q\,
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datad => \x[7]~21_combout\,
	combout => \x[7]~22_combout\);

-- Location: LCCOMB_X31_Y24_N4
\x[7]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[7]~23_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\l0|reg[0][7]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[7]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \l0|reg[0][7]~q\,
	datad => \x[7]~22_combout\,
	combout => \x[7]~23_combout\);

-- Location: FF_X31_Y24_N31
\l0|reg[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[5][7]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][7]~q\);

-- Location: LCCOMB_X31_Y24_N26
\l0|reg[7][7]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[7][7]~feeder_combout\ = \l0|reg[6][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \l0|reg[6][7]~q\,
	combout => \l0|reg[7][7]~feeder_combout\);

-- Location: FF_X31_Y24_N27
\l0|reg[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[7][7]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][7]~q\);

-- Location: LCCOMB_X31_Y24_N22
\x[7]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[7]~17_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\l0|reg[7][7]~q\ & 
-- \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[7][7]~q\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[7]~17_combout\);

-- Location: FF_X31_Y24_N15
\l0|reg[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][7]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][7]~q\);

-- Location: FF_X31_Y24_N21
\l0|reg[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][7]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][7]~q\);

-- Location: LCCOMB_X31_Y24_N28
\x[7]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[7]~18_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (\l0|reg[6][7]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- ((\l0|reg[8][7]~q\))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[6][7]~q\,
	datab => \l0|reg[8][7]~q\,
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \x[7]~18_combout\);

-- Location: LCCOMB_X31_Y24_N20
\x[7]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[7]~19_combout\ = (\x[7]~17_combout\ & (((\x[7]~18_combout\)))) # (!\x[7]~17_combout\ & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\x[7]~18_combout\))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (\l0|reg[9][7]~q\ & !\x[7]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[7]~17_combout\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[9][7]~q\,
	datad => \x[7]~18_combout\,
	combout => \x[7]~19_combout\);

-- Location: LCCOMB_X31_Y24_N18
\x[7]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[7]~20_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\l0|reg[1][7]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\x[7]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \l0|reg[1][7]~q\,
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datad => \x[7]~19_combout\,
	combout => \x[7]~20_combout\);

-- Location: LCCOMB_X31_Y24_N24
\x[7]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[7]~24_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & ((\x[14]~16_combout\ & (\x[7]~23_combout\)) # (!\x[14]~16_combout\ & ((\x[7]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~16_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[7]~23_combout\,
	datad => \x[7]~20_combout\,
	combout => \x[7]~24_combout\);

-- Location: LCCOMB_X37_Y27_N18
\u2|u0|u0|Mult0|mult_core|romout[1][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[1][15]~combout\ = (\x[7]~24_combout\ & ((\x[6]~31_combout\) # (\x[5]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[6]~31_combout\,
	datab => \x[5]~46_combout\,
	datad => \x[7]~24_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[1][15]~combout\);

-- Location: LCCOMB_X35_Y27_N24
\u2|u0|u0|Mult0|mult_core|romout[1][14]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[1][14]~5_combout\ = (\x[6]~31_combout\ & ((\x[5]~46_combout\) # ((\x[4]~38_combout\ & !\x[7]~24_combout\)))) # (!\x[6]~31_combout\ & (!\x[5]~46_combout\ & ((\x[7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[6]~31_combout\,
	datab => \x[5]~46_combout\,
	datac => \x[4]~38_combout\,
	datad => \x[7]~24_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[1][14]~5_combout\);

-- Location: LCCOMB_X39_Y27_N0
\u2|u0|u0|Mult0|mult_core|romout[1][13]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[1][13]~6_combout\ = (\x[5]~46_combout\ & (\x[4]~38_combout\ & ((!\x[7]~24_combout\)))) # (!\x[5]~46_combout\ & ((\x[7]~24_combout\) # ((!\x[4]~38_combout\ & \x[6]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[5]~46_combout\,
	datab => \x[4]~38_combout\,
	datac => \x[6]~31_combout\,
	datad => \x[7]~24_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[1][13]~6_combout\);

-- Location: LCCOMB_X35_Y27_N22
\u2|u0|u0|Mult0|mult_core|romout[1][12]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[1][12]~7_combout\ = \x[7]~24_combout\ $ (((!\x[4]~38_combout\ & ((\x[6]~31_combout\) # (\x[5]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[6]~31_combout\,
	datab => \x[5]~46_combout\,
	datac => \x[4]~38_combout\,
	datad => \x[7]~24_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[1][12]~7_combout\);

-- Location: LCCOMB_X38_Y27_N0
\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[0][13]~1_combout\ & \x[4]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[0][13]~1_combout\,
	datab => \x[4]~38_combout\,
	datad => VCC,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X38_Y27_N2
\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[0][14]~10_combout\ & (!\u2|u0|u0|Mult0|mult_core|romout[1][10]~9_combout\ & 
-- !\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\u2|u0|u0|Mult0|mult_core|romout[0][14]~10_combout\ & ((!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[1][10]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[0][14]~10_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[1][10]~9_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X38_Y27_N4
\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[1][11]~8_combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[0][15]~combout\) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # (!\u2|u0|u0|Mult0|mult_core|romout[1][11]~8_combout\ & (\u2|u0|u0|Mult0|mult_core|romout[0][15]~combout\ & 
-- !\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[1][11]~8_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[0][15]~combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X38_Y27_N6
\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u2|u0|u0|Mult0|mult_core|romout[1][12]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[1][12]~7_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X38_Y27_N8
\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[1][13]~6_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ $ (GND))) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[1][13]~6_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ & VCC))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[1][13]~6_combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|romout[1][13]~6_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X38_Y27_N10
\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[1][14]~5_combout\ & ((\x[0]~142_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\x[0]~142_combout\ & 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u2|u0|u0|Mult0|mult_core|romout[1][14]~5_combout\ & ((\x[0]~142_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\x[0]~142_combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[1][14]~5_combout\ & (!\x[0]~142_combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[1][14]~5_combout\ & ((!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\x[0]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[1][14]~5_combout\,
	datab => \x[0]~142_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X38_Y27_N12
\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|u0|u0|Mult0|mult_core|romout[0][10]~4_combout\ $ (\u2|u0|u0|Mult0|mult_core|romout[1][15]~combout\ $ (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) 
-- # (GND)
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[0][10]~4_combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[1][15]~combout\) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[0][10]~4_combout\ & (\u2|u0|u0|Mult0|mult_core|romout[1][15]~combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[0][10]~4_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[1][15]~combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X38_Y27_N14
\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[0][11]~3_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u2|u0|u0|Mult0|mult_core|romout[0][11]~3_combout\ 
-- & ((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u2|u0|u0|Mult0|mult_core|romout[0][11]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[0][11]~3_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X38_Y27_N16
\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[0][12]~2_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ $ (GND))) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[0][12]~2_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ & VCC))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[0][12]~2_combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|romout[0][12]~2_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X38_Y27_N18
\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[0][13]~1_combout\ & ((\x[4]~38_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\x[4]~38_combout\ & 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u2|u0|u0|Mult0|mult_core|romout[0][13]~1_combout\ & ((\x[4]~38_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\x[4]~38_combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[0][13]~1_combout\ & (!\x[4]~38_combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[0][13]~1_combout\ & ((!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\x[4]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[0][13]~1_combout\,
	datab => \x[4]~38_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X38_Y27_N20
\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|u0|u0|Mult0|mult_core|romout[0][14]~10_combout\ $ (\u2|u0|u0|Mult0|mult_core|romout[1][10]~9_combout\ $ 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[0][14]~10_combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[1][10]~9_combout\) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) 
-- # (!\u2|u0|u0|Mult0|mult_core|romout[0][14]~10_combout\ & (\u2|u0|u0|Mult0|mult_core|romout[1][10]~9_combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[0][14]~10_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[1][10]~9_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X38_Y27_N22
\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[1][11]~8_combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[0][15]~combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ & 
-- VCC)) # (!\u2|u0|u0|Mult0|mult_core|romout[0][15]~combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u2|u0|u0|Mult0|mult_core|romout[1][11]~8_combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[0][15]~combout\ & 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u2|u0|u0|Mult0|mult_core|romout[0][15]~combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[1][11]~8_combout\ & (!\u2|u0|u0|Mult0|mult_core|romout[0][15]~combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[1][11]~8_combout\ & ((!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u2|u0|u0|Mult0|mult_core|romout[0][15]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[1][11]~8_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[0][15]~combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X39_Y26_N24
\u2|u0|u0|Mult0|mult_core|romout[2][12]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[2][12]~12_combout\ = \x[11]~137_combout\ $ (((!\x[8]~136_combout\ & ((\x[10]~138_combout\) # (\x[9]~139_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[10]~138_combout\,
	datab => \x[11]~137_combout\,
	datac => \x[9]~139_combout\,
	datad => \x[8]~136_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[2][12]~12_combout\);

-- Location: LCCOMB_X37_Y26_N22
\u2|u0|u0|Mult0|mult_core|romout[2][11]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[2][11]~13_combout\ = \x[10]~138_combout\ $ (((\x[8]~136_combout\) # (\x[9]~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datac => \x[9]~139_combout\,
	datad => \x[10]~138_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[2][11]~13_combout\);

-- Location: LCCOMB_X39_Y24_N14
\u2|u0|u0|Mult0|mult_core|romout[2][10]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[2][10]~14_combout\ = \x[9]~139_combout\ $ (\x[8]~136_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[9]~139_combout\,
	datad => \x[8]~136_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[2][10]~14_combout\);

-- Location: LCCOMB_X39_Y27_N14
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \x[8]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \x[8]~136_combout\,
	datad => VCC,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X39_Y27_N16
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u2|u0|u0|Mult0|mult_core|romout[2][10]~14_combout\ & 
-- !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[2][10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[2][10]~14_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X39_Y27_N18
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[2][11]~13_combout\) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\u2|u0|u0|Mult0|mult_core|romout[2][11]~13_combout\ & 
-- !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[2][11]~13_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X39_Y27_N20
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u2|u0|u0|Mult0|mult_core|romout[2][12]~12_combout\ & 
-- !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[2][12]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[2][12]~12_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X39_Y27_N22
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\))) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X39_Y27_N24
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\ & VCC)) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\)))) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\)) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\) # 
-- (GND)))))
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\)) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X39_Y27_N26
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X39_Y27_N28
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X40_Y25_N2
\u2|u0|u1|sum[0]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[0]~15_combout\ = \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (VCC)
-- \u2|u0|u1|sum[0]~16\ = CARRY(\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u2|u0|u1|sum[0]~15_combout\,
	cout => \u2|u0|u1|sum[0]~16\);

-- Location: LCCOMB_X40_Y25_N4
\u2|u0|u1|sum[1]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[1]~22_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u2|u0|u1|sum[0]~16\ & VCC)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\u2|u0|u1|sum[0]~16\))
-- \u2|u0|u1|sum[1]~23\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u2|u0|u1|sum[0]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u2|u0|u1|sum[0]~16\,
	combout => \u2|u0|u1|sum[1]~22_combout\,
	cout => \u2|u0|u1|sum[1]~23\);

-- Location: LCCOMB_X40_Y25_N6
\u2|u0|u1|sum[2]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[2]~25_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # (!\u2|u0|u1|sum[1]~23\))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u2|u0|u1|sum[1]~23\ $ (GND)))
-- \u2|u0|u1|sum[2]~26\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u2|u0|u1|sum[1]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u2|u0|u1|sum[1]~23\,
	combout => \u2|u0|u1|sum[2]~25_combout\,
	cout => \u2|u0|u1|sum[2]~26\);

-- Location: LCCOMB_X37_Y26_N2
\u2|u0|u0|Mult0|mult_core|romout[3][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[3][14]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & (\x[14]~122_combout\ & ((\x[12]~110_combout\) # (\x[13]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datab => \x[14]~122_combout\,
	datac => \x[12]~110_combout\,
	datad => \x[13]~80_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[3][14]~combout\);

-- Location: LCCOMB_X37_Y26_N8
\u2|u0|u0|Mult0|mult_core|romout[3][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[3][13]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & ((\x[12]~110_combout\ & ((\x[13]~80_combout\))) # (!\x[12]~110_combout\ & (\x[14]~122_combout\ & !\x[13]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datab => \x[14]~122_combout\,
	datac => \x[12]~110_combout\,
	datad => \x[13]~80_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[3][13]~combout\);

-- Location: LCCOMB_X38_Y26_N8
\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[3][13]~combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ $ (GND))) # (!\u2|u0|u0|Mult0|mult_core|romout[3][13]~combout\ 
-- & (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ & VCC))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[3][13]~combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[3][13]~combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X38_Y26_N10
\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[3][14]~combout\ & ((\x[8]~136_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # (!\x[8]~136_combout\ & 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u2|u0|u0|Mult0|mult_core|romout[3][14]~combout\ & ((\x[8]~136_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\x[8]~136_combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[3][14]~combout\ & (!\x[8]~136_combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[3][14]~combout\ & ((!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\x[8]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[3][14]~combout\,
	datab => \x[8]~136_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X38_Y26_N12
\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[2][10]~14_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ $ (GND))) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[2][10]~14_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ & VCC))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[2][10]~14_combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[2][10]~14_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X38_Y26_N14
\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[2][11]~13_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[2][11]~13_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u2|u0|u0|Mult0|mult_core|romout[2][11]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|romout[2][11]~13_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X38_Y26_N16
\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[2][12]~12_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ $ (GND))) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[2][12]~12_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ & VCC))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[2][12]~12_combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[2][12]~12_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X38_Y26_N18
\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[2][13]~combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) 
-- # (!\u2|u0|u0|Mult0|mult_core|romout[2][13]~combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[2][13]~combout\ & 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u2|u0|u0|Mult0|mult_core|romout[2][13]~combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & (!\u2|u0|u0|Mult0|mult_core|romout[2][13]~combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & ((!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u2|u0|u0|Mult0|mult_core|romout[2][13]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[2][13]~combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X38_Y26_N20
\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u2|u0|u0|Mult0|mult_core|romout[2][5]~11_combout\ $ (\u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\ $ (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # 
-- (GND)
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[2][5]~11_combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[2][5]~11_combout\ & (\u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[2][5]~11_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X38_Y26_N22
\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[2][15]~combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ & 
-- VCC)) # (!\u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u2|u0|u0|Mult0|mult_core|romout[2][15]~combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\ & 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[2][15]~combout\ & (!\u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[2][15]~combout\ & ((!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[2][15]~combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X38_Y26_N24
\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ & VCC))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X38_Y26_N26
\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[3][13]~combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\u2|u0|u0|Mult0|mult_core|romout[3][13]~combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND)))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (!\u2|u0|u0|Mult0|mult_core|romout[3][13]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[3][13]~combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X38_Y26_N28
\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ $ (!\u2|u0|u0|Mult0|mult_core|romout[3][14]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|u0|u0|Mult0|mult_core|romout[3][14]~combout\,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X38_Y27_N24
\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[1][12]~7_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[1][12]~7_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[1][12]~7_combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[1][12]~7_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X38_Y27_N26
\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[1][13]~6_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u2|u0|u0|Mult0|mult_core|romout[1][13]~6_combout\ 
-- & ((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u2|u0|u0|Mult0|mult_core|romout[1][13]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|romout[1][13]~6_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X38_Y27_N28
\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[1][14]~5_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[1][14]~5_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[1][14]~5_combout\ & !\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[1][14]~5_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X38_Y27_N30
\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ $ (\u2|u0|u0|Mult0|mult_core|romout[1][15]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|u0|u0|Mult0|mult_core|romout[1][15]~combout\,
	cin => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X39_Y27_N30
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ 
-- (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & 
-- !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X39_Y26_N0
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X39_Y26_N2
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ 
-- (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & 
-- !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X39_Y26_N4
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & 
-- !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X39_Y26_N6
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X39_Y26_N8
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X39_Y26_N10
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X39_Y26_N12
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X39_Y26_N14
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (GND))) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X39_Y26_N16
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X39_Y26_N18
\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ $ (!\u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	cin => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: LCCOMB_X40_Y27_N2
\u2|u0|u1|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add1~0_combout\ = \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (VCC)
-- \u2|u0|u1|Add1~1\ = CARRY(\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u2|u0|u1|Add1~0_combout\,
	cout => \u2|u0|u1|Add1~1\);

-- Location: LCCOMB_X40_Y27_N4
\u2|u0|u1|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add1~2_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u2|u0|u1|Add1~1\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\u2|u0|u1|Add1~1\) # 
-- (GND)))
-- \u2|u0|u1|Add1~3\ = CARRY((!\u2|u0|u1|Add1~1\) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u2|u0|u1|Add1~1\,
	combout => \u2|u0|u1|Add1~2_combout\,
	cout => \u2|u0|u1|Add1~3\);

-- Location: LCCOMB_X40_Y27_N6
\u2|u0|u1|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add1~4_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u2|u0|u1|Add1~3\ $ (GND))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\u2|u0|u1|Add1~3\ & VCC))
-- \u2|u0|u1|Add1~5\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u2|u0|u1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u2|u0|u1|Add1~3\,
	combout => \u2|u0|u1|Add1~4_combout\,
	cout => \u2|u0|u1|Add1~5\);

-- Location: LCCOMB_X39_Y25_N24
\u2|u0|u1|Add2~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~5_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (((\u2|u0|u1|Add1~4_combout\)))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((\u2|u0|u1|Add1~4_combout\))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datac => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => \u2|u0|u1|Add1~4_combout\,
	combout => \u2|u0|u1|Add2~5_combout\);

-- Location: LCCOMB_X39_Y25_N30
\u2|u0|u1|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~6_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & (\u2|u0|u1|Add1~4_combout\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (\u2|u0|u1|Add1~4_combout\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((\u2|u0|u1|Add2~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datab => \u2|u0|u1|Add1~4_combout\,
	datac => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => \u2|u0|u1|Add2~5_combout\,
	combout => \u2|u0|u1|Add2~6_combout\);

-- Location: IOIBUF_X34_Y34_N1
\input[15]~input\ : cyclone10lp_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input(15),
	o => \input[15]~input_o\);

-- Location: FF_X35_Y26_N15
\l0|reg[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \input[15]~input_o\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[0][15]~q\);

-- Location: FF_X35_Y26_N19
\l0|reg[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[0][15]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[1][15]~q\);

-- Location: FF_X36_Y27_N7
\l0|reg[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[1][15]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[2][15]~q\);

-- Location: FF_X37_Y27_N1
\l0|reg[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[2][15]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[3][15]~q\);

-- Location: FF_X37_Y27_N19
\l0|reg[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[3][15]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[4][15]~q\);

-- Location: FF_X37_Y27_N21
\l0|reg[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[4][15]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[5][15]~q\);

-- Location: FF_X39_Y24_N1
\l0|reg[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[5][15]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[6][15]~q\);

-- Location: LCCOMB_X36_Y24_N22
\l0|reg[7][15]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \l0|reg[7][15]~feeder_combout\ = \l0|reg[6][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \l0|reg[6][15]~q\,
	combout => \l0|reg[7][15]~feeder_combout\);

-- Location: FF_X36_Y24_N23
\l0|reg[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \l0|reg[7][15]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[7][15]~q\);

-- Location: FF_X39_Y24_N15
\l0|reg[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[7][15]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[8][15]~q\);

-- Location: FF_X39_Y24_N13
\l0|reg[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \l0|reg[8][15]~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \shf_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \l0|reg[9][15]~q\);

-- Location: LCCOMB_X39_Y24_N12
\x[15]~113\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[15]~113_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\l0|reg[8][15]~q\)) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\l0|reg[9][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[8][15]~q\,
	datac => \l0|reg[9][15]~q\,
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	combout => \x[15]~113_combout\);

-- Location: LCCOMB_X39_Y24_N0
\x[15]~114\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[15]~114_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\x[15]~113_combout\ & ((\l0|reg[6][15]~q\))) # (!\x[15]~113_combout\ & (\l0|reg[7][15]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (((\x[15]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \l0|reg[7][15]~q\,
	datac => \l0|reg[6][15]~q\,
	datad => \x[15]~113_combout\,
	combout => \x[15]~114_combout\);

-- Location: LCCOMB_X35_Y26_N18
\x[15]~115\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[15]~115_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (((\l0|reg[1][15]~q\) # (\x[14]~16_combout\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (\x[15]~114_combout\ & ((!\x[14]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[15]~114_combout\,
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \l0|reg[1][15]~q\,
	datad => \x[14]~16_combout\,
	combout => \x[15]~115_combout\);

-- Location: LCCOMB_X37_Y27_N20
\x[15]~111\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[15]~111_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0)) # ((\l0|reg[3][15]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & 
-- (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & (\l0|reg[5][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \l0|reg[5][15]~q\,
	datad => \l0|reg[3][15]~q\,
	combout => \x[15]~111_combout\);

-- Location: LCCOMB_X32_Y27_N0
\x[15]~112\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[15]~112_combout\ = (\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & ((\x[15]~111_combout\ & ((\l0|reg[2][15]~q\))) # (!\x[15]~111_combout\ & (\l0|reg[4][15]~q\)))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) & 
-- (((\x[15]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datab => \l0|reg[4][15]~q\,
	datac => \l0|reg[2][15]~q\,
	datad => \x[15]~111_combout\,
	combout => \x[15]~112_combout\);

-- Location: LCCOMB_X35_Y26_N14
\x[15]~116\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[15]~116_combout\ = (\x[14]~16_combout\ & ((\x[15]~115_combout\ & (\l0|reg[0][15]~q\)) # (!\x[15]~115_combout\ & ((\x[15]~112_combout\))))) # (!\x[14]~16_combout\ & (\x[15]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~16_combout\,
	datab => \x[15]~115_combout\,
	datac => \l0|reg[0][15]~q\,
	datad => \x[15]~112_combout\,
	combout => \x[15]~116_combout\);

-- Location: LCCOMB_X35_Y26_N6
\x[15]~140\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \x[15]~140_combout\ = (\x[15]~116_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datab => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datad => \x[15]~116_combout\,
	combout => \x[15]~140_combout\);

-- Location: LCCOMB_X39_Y27_N10
\u2|u0|u1|sum[1]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[1]~17_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datac => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	combout => \u2|u0|u1|sum[1]~17_combout\);

-- Location: LCCOMB_X39_Y26_N22
\u2|u0|u1|sum[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[1]~18_combout\ = (\x[15]~140_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- \u2|u0|u1|sum[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[15]~140_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datac => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => \u2|u0|u1|sum[1]~17_combout\,
	combout => \u2|u0|u1|sum[1]~18_combout\);

-- Location: LCCOMB_X39_Y26_N28
\u2|u0|u1|sum[1]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[1]~19_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u2|u0|u1|sum[1]~18_combout\ & 
-- \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datac => \u2|u0|u1|sum[1]~18_combout\,
	datad => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	combout => \u2|u0|u1|sum[1]~19_combout\);

-- Location: LCCOMB_X39_Y26_N30
\u2|u0|u1|sum[1]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[1]~20_combout\ = (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & \u2|u0|u1|sum[1]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datac => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => \u2|u0|u1|sum[1]~19_combout\,
	combout => \u2|u0|u1|sum[1]~20_combout\);

-- Location: LCCOMB_X40_Y25_N0
\u2|u0|u1|sum[1]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[1]~21_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\) # ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\) # 
-- ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\) # (!\u2|u0|u1|sum[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datac => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => \u2|u0|u1|sum[1]~20_combout\,
	combout => \u2|u0|u1|sum[1]~21_combout\);

-- Location: FF_X40_Y25_N7
\u2|u0|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u0|u1|sum[2]~25_combout\,
	asdata => \u2|u0|u1|Add2~6_combout\,
	sload => \x[15]~140_combout\,
	ena => \u2|u0|u1|sum[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u0|u1|sum\(2));

-- Location: LCCOMB_X34_Y26_N30
\u1|u0|u0|Mult0|mult_core|romout[3][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[3][11]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & (\x[14]~122_combout\ & ((!\x[13]~80_combout\) # (!\x[12]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[12]~110_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[14]~122_combout\,
	datad => \x[13]~80_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[3][11]~combout\);

-- Location: LCCOMB_X32_Y26_N4
\u0|u0|u0|Mult0|mult_core|romout[2][8]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[2][8]~17_combout\ = (\x[10]~138_combout\ & ((\x[8]~136_combout\ & (!\x[11]~137_combout\ & \x[9]~139_combout\)) # (!\x[8]~136_combout\ & (\x[11]~137_combout\ $ (!\x[9]~139_combout\))))) # (!\x[10]~138_combout\ & 
-- (\x[11]~137_combout\ $ (((\x[8]~136_combout\ & !\x[9]~139_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[10]~138_combout\,
	datab => \x[8]~136_combout\,
	datac => \x[11]~137_combout\,
	datad => \x[9]~139_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[2][8]~17_combout\);

-- Location: LCCOMB_X32_Y26_N6
\u0|u0|u0|Mult0|mult_core|romout[2][7]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[2][7]~16_combout\ = (\x[8]~136_combout\ & (\x[10]~138_combout\ $ (((\x[11]~137_combout\ & !\x[9]~139_combout\))))) # (!\x[8]~136_combout\ & ((\x[10]~138_combout\ & ((\x[11]~137_combout\) # (!\x[9]~139_combout\))) # 
-- (!\x[10]~138_combout\ & ((\x[9]~139_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[10]~138_combout\,
	datab => \x[8]~136_combout\,
	datac => \x[11]~137_combout\,
	datad => \x[9]~139_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[2][7]~16_combout\);

-- Location: LCCOMB_X36_Y26_N28
\u1|u0|u0|Mult0|mult_core|romout[3][4]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & (\x[13]~80_combout\ $ (((\x[14]~122_combout\ & \x[12]~110_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~122_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[12]~110_combout\,
	datad => \x[13]~80_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\);

-- Location: LCCOMB_X36_Y26_N20
\u1|u0|u0|Mult0|mult_core|romout[3][3]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[3][3]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & (\x[14]~122_combout\ $ (\x[12]~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~122_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[12]~110_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[3][3]~combout\);

-- Location: LCCOMB_X37_Y26_N16
\u0|u0|u0|Mult0|mult_core|romout[2][6]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[2][6]~15_combout\ = (\x[11]~137_combout\ & (\x[9]~139_combout\ & ((\x[8]~136_combout\) # (!\x[10]~138_combout\)))) # (!\x[11]~137_combout\ & ((\x[8]~136_combout\ & ((\x[10]~138_combout\) # (!\x[9]~139_combout\))) # 
-- (!\x[8]~136_combout\ & (\x[9]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[11]~137_combout\,
	datab => \x[8]~136_combout\,
	datac => \x[9]~139_combout\,
	datad => \x[10]~138_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[2][6]~15_combout\);

-- Location: LCCOMB_X36_Y26_N26
\u0|u0|u0|Mult0|mult_core|romout[3][1]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[3][1]~22_combout\ = (\x[13]~80_combout\ & (((!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1))) # 
-- (!\c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datab => \x[13]~80_combout\,
	datac => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datad => \c0|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	combout => \u0|u0|u0|Mult0|mult_core|romout[3][1]~22_combout\);

-- Location: LCCOMB_X37_Y26_N12
\u0|u0|u0|Mult0|mult_core|romout[2][5]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[2][5]~10_combout\ = (\x[11]~137_combout\ & ((\x[8]~136_combout\ & ((\x[10]~138_combout\))) # (!\x[8]~136_combout\ & ((!\x[10]~138_combout\) # (!\x[9]~139_combout\))))) # (!\x[11]~137_combout\ & (\x[8]~136_combout\ & 
-- ((!\x[10]~138_combout\) # (!\x[9]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[11]~137_combout\,
	datab => \x[8]~136_combout\,
	datac => \x[9]~139_combout\,
	datad => \x[10]~138_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[2][5]~10_combout\);

-- Location: LCCOMB_X32_Y26_N0
\u0|u0|u0|Mult0|mult_core|romout[2][4]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[2][4]~11_combout\ = (\x[10]~138_combout\ & ((\x[8]~136_combout\ & ((\x[11]~137_combout\) # (\x[9]~139_combout\))) # (!\x[8]~136_combout\ & (\x[11]~137_combout\ & \x[9]~139_combout\)))) # (!\x[10]~138_combout\ & 
-- (((!\x[9]~139_combout\) # (!\x[11]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[10]~138_combout\,
	datab => \x[8]~136_combout\,
	datac => \x[11]~137_combout\,
	datad => \x[9]~139_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[2][4]~11_combout\);

-- Location: LCCOMB_X32_Y26_N8
\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & (\u0|u0|u0|Mult0|mult_core|romout[2][4]~11_combout\ $ (GND))) # (!\u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & 
-- (!\u0|u0|u0|Mult0|mult_core|romout[2][4]~11_combout\ & VCC))
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & !\u0|u0|u0|Mult0|mult_core|romout[2][4]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\,
	datab => \u0|u0|u0|Mult0|mult_core|romout[2][4]~11_combout\,
	datad => VCC,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X32_Y26_N10
\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u0|u0|u0|Mult0|mult_core|romout[3][1]~22_combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[2][5]~10_combout\ & (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & 
-- VCC)) # (!\u0|u0|u0|Mult0|mult_core|romout[2][5]~10_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u0|u0|u0|Mult0|mult_core|romout[3][1]~22_combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[2][5]~10_combout\ & 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u0|u0|u0|Mult0|mult_core|romout[2][5]~10_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u0|u0|u0|Mult0|mult_core|romout[3][1]~22_combout\ & (!\u0|u0|u0|Mult0|mult_core|romout[2][5]~10_combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\u0|u0|u0|Mult0|mult_core|romout[3][1]~22_combout\ & ((!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u0|u0|u0|Mult0|mult_core|romout[2][5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[3][1]~22_combout\,
	datab => \u0|u0|u0|Mult0|mult_core|romout[2][5]~10_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X32_Y26_N12
\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u1|u0|u0|Mult0|mult_core|romout[3][3]~combout\ $ (\u0|u0|u0|Mult0|mult_core|romout[2][6]~15_combout\ $ (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # 
-- (GND)
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[3][3]~combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[2][6]~15_combout\) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[3][3]~combout\ & (\u0|u0|u0|Mult0|mult_core|romout[2][6]~15_combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[3][3]~combout\,
	datab => \u0|u0|u0|Mult0|mult_core|romout[2][6]~15_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X32_Y26_N14
\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u0|u0|u0|Mult0|mult_core|romout[2][7]~16_combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\ & (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) 
-- # (!\u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u0|u0|u0|Mult0|mult_core|romout[2][7]~16_combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\ & 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u0|u0|u0|Mult0|mult_core|romout[2][7]~16_combout\ & (!\u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u0|u0|u0|Mult0|mult_core|romout[2][7]~16_combout\ & ((!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[2][7]~16_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X32_Y26_N16
\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u1|u0|u0|Mult0|mult_core|romout[3][11]~combout\ $ (\u0|u0|u0|Mult0|mult_core|romout[2][8]~17_combout\ $ (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # 
-- (GND)
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[3][11]~combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[2][8]~17_combout\) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[3][11]~combout\ & (\u0|u0|u0|Mult0|mult_core|romout[2][8]~17_combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[3][11]~combout\,
	datab => \u0|u0|u0|Mult0|mult_core|romout[2][8]~17_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X31_Y27_N24
\u2|u0|u0|Mult0|mult_core|romout[1][15]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[1][15]~16_combout\ = (!\x[6]~31_combout\) # (!\x[7]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[7]~24_combout\,
	datad => \x[6]~31_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[1][15]~16_combout\);

-- Location: LCCOMB_X31_Y27_N22
\u0|u0|u0|Mult0|mult_core|romout[1][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[1][11]~combout\ = (\x[7]~24_combout\ & ((!\x[6]~31_combout\))) # (!\x[7]~24_combout\ & (\x[5]~46_combout\ & \x[6]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[7]~24_combout\,
	datac => \x[5]~46_combout\,
	datad => \x[6]~31_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X32_Y27_N28
\u0|u0|u0|Mult0|mult_core|romout[1][10]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[1][10]~14_combout\ = (\x[7]~24_combout\ & ((\x[6]~31_combout\ & (\x[5]~46_combout\ & \x[4]~38_combout\)) # (!\x[6]~31_combout\ & ((\x[5]~46_combout\) # (\x[4]~38_combout\))))) # (!\x[7]~24_combout\ & ((\x[6]~31_combout\ & 
-- (!\x[5]~46_combout\)) # (!\x[6]~31_combout\ & (\x[5]~46_combout\ & \x[4]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[7]~24_combout\,
	datab => \x[6]~31_combout\,
	datac => \x[5]~46_combout\,
	datad => \x[4]~38_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[1][10]~14_combout\);

-- Location: LCCOMB_X31_Y27_N4
\u0|u0|u0|Mult0|mult_core|romout[1][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[1][9]~combout\ = (\x[7]~24_combout\ & (\x[5]~46_combout\ $ (\x[4]~38_combout\ $ (!\x[6]~31_combout\)))) # (!\x[7]~24_combout\ & ((\x[5]~46_combout\ & (!\x[4]~38_combout\ & !\x[6]~31_combout\)) # (!\x[5]~46_combout\ & 
-- (\x[4]~38_combout\ & \x[6]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[5]~46_combout\,
	datab => \x[7]~24_combout\,
	datac => \x[4]~38_combout\,
	datad => \x[6]~31_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[1][9]~combout\);

-- Location: LCCOMB_X31_Y27_N14
\u0|u0|u0|Mult0|mult_core|romout[1][8]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[1][8]~2_combout\ = (\x[5]~46_combout\ & (\x[7]~24_combout\ $ (((\x[4]~38_combout\ & \x[6]~31_combout\))))) # (!\x[5]~46_combout\ & ((\x[7]~24_combout\ & (!\x[4]~38_combout\ & !\x[6]~31_combout\)) # (!\x[7]~24_combout\ & 
-- (\x[4]~38_combout\ $ (\x[6]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[5]~46_combout\,
	datab => \x[7]~24_combout\,
	datac => \x[4]~38_combout\,
	datad => \x[6]~31_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[1][8]~2_combout\);

-- Location: LCCOMB_X35_Y24_N0
\u2|u0|u0|Mult0|mult_core|romout[0][15]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[0][15]~0_combout\ = (!\x[3]~61_combout\) # (!\x[2]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \x[2]~54_combout\,
	datad => \x[3]~61_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[0][15]~0_combout\);

-- Location: LCCOMB_X34_Y24_N0
\u3|u0|u0|Mult0|mult_core|romout[0][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[0][12]~combout\ = (\x[3]~61_combout\ & ((!\x[2]~54_combout\))) # (!\x[3]~61_combout\ & (\x[1]~68_combout\ & \x[2]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \x[1]~68_combout\,
	datac => \x[3]~61_combout\,
	datad => \x[2]~54_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X32_Y27_N8
\u0|u0|u0|Mult0|mult_core|romout[1][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[1][7]~combout\ = (\x[4]~38_combout\ & (\x[6]~31_combout\ $ (((\x[7]~24_combout\ & !\x[5]~46_combout\))))) # (!\x[4]~38_combout\ & ((\x[6]~31_combout\ & ((\x[7]~24_combout\) # (!\x[5]~46_combout\))) # (!\x[6]~31_combout\ & 
-- ((\x[5]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[6]~31_combout\,
	datab => \x[7]~24_combout\,
	datac => \x[4]~38_combout\,
	datad => \x[5]~46_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X35_Y27_N4
\u3|u0|u0|Mult0|mult_core|romout[0][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[0][11]~combout\ = (\x[1]~68_combout\ & ((\x[0]~142_combout\ & ((\x[3]~61_combout\) # (!\x[2]~54_combout\))) # (!\x[0]~142_combout\ & (\x[3]~61_combout\ & !\x[2]~54_combout\)))) # (!\x[1]~68_combout\ & ((\x[3]~61_combout\ & 
-- (\x[0]~142_combout\ & !\x[2]~54_combout\)) # (!\x[3]~61_combout\ & ((\x[2]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[0]~142_combout\,
	datab => \x[1]~68_combout\,
	datac => \x[3]~61_combout\,
	datad => \x[2]~54_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X32_Y23_N0
\u0|u0|u0|Mult0|mult_core|romout[1][6]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[1][6]~3_combout\ = (\x[5]~46_combout\ & ((\x[7]~24_combout\ & ((\x[4]~38_combout\) # (!\x[6]~31_combout\))) # (!\x[7]~24_combout\ & ((\x[6]~31_combout\) # (!\x[4]~38_combout\))))) # (!\x[5]~46_combout\ & 
-- (!\x[7]~24_combout\ & ((\x[4]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[5]~46_combout\,
	datab => \x[7]~24_combout\,
	datac => \x[6]~31_combout\,
	datad => \x[4]~38_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[1][6]~3_combout\);

-- Location: LCCOMB_X32_Y27_N6
\u0|u0|u0|Mult0|mult_core|romout[1][5]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[1][5]~4_combout\ = (\x[6]~31_combout\ & ((\x[7]~24_combout\ & ((\x[4]~38_combout\) # (!\x[5]~46_combout\))) # (!\x[7]~24_combout\ & (!\x[5]~46_combout\ & \x[4]~38_combout\)))) # (!\x[6]~31_combout\ & (\x[7]~24_combout\ $ 
-- (((\x[4]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[6]~31_combout\,
	datab => \x[7]~24_combout\,
	datac => \x[5]~46_combout\,
	datad => \x[4]~38_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[1][5]~4_combout\);

-- Location: LCCOMB_X35_Y23_N8
\u0|u0|u0|Mult0|mult_core|romout[0][9]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[0][9]~5_combout\ = (\x[3]~61_combout\ & (\x[1]~68_combout\ $ (\x[2]~54_combout\ $ (!\x[0]~142_combout\)))) # (!\x[3]~61_combout\ & ((\x[1]~68_combout\ & (!\x[2]~54_combout\ & !\x[0]~142_combout\)) # (!\x[1]~68_combout\ & 
-- (\x[2]~54_combout\ & \x[0]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[1]~68_combout\,
	datab => \x[2]~54_combout\,
	datac => \x[3]~61_combout\,
	datad => \x[0]~142_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[0][9]~5_combout\);

-- Location: LCCOMB_X32_Y23_N30
\u0|u0|u0|Mult0|mult_core|romout[0][8]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[0][8]~6_combout\ = (\x[1]~68_combout\ & (\x[3]~61_combout\ $ (((\x[2]~54_combout\ & \x[0]~142_combout\))))) # (!\x[1]~68_combout\ & ((\x[2]~54_combout\ & (!\x[0]~142_combout\ & !\x[3]~61_combout\)) # (!\x[2]~54_combout\ & 
-- (\x[0]~142_combout\ $ (\x[3]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[1]~68_combout\,
	datab => \x[2]~54_combout\,
	datac => \x[0]~142_combout\,
	datad => \x[3]~61_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[0][8]~6_combout\);

-- Location: LCCOMB_X31_Y27_N28
\u1|u0|u0|Mult0|mult_core|romout[1][11]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[1][11]~3_combout\ = (\x[7]~24_combout\ & ((\x[5]~46_combout\ & ((\x[6]~31_combout\))) # (!\x[5]~46_combout\ & ((\x[4]~38_combout\) # (!\x[6]~31_combout\))))) # (!\x[7]~24_combout\ & (((\x[4]~38_combout\ & 
-- \x[5]~46_combout\)) # (!\x[6]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[7]~24_combout\,
	datab => \x[4]~38_combout\,
	datac => \x[5]~46_combout\,
	datad => \x[6]~31_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[1][11]~3_combout\);

-- Location: LCCOMB_X35_Y23_N10
\u0|u0|u0|Mult0|mult_core|romout[0][7]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[0][7]~7_combout\ = (\x[1]~68_combout\ & ((\x[2]~54_combout\ & ((\x[3]~61_combout\) # (\x[0]~142_combout\))) # (!\x[2]~54_combout\ & ((!\x[0]~142_combout\))))) # (!\x[1]~68_combout\ & (\x[2]~54_combout\ $ 
-- (((\x[3]~61_combout\ & \x[0]~142_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[1]~68_combout\,
	datab => \x[2]~54_combout\,
	datac => \x[3]~61_combout\,
	datad => \x[0]~142_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[0][7]~7_combout\);

-- Location: LCCOMB_X32_Y27_N16
\u1|u0|u0|Mult0|mult_core|romout[1][4]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[1][4]~combout\ = \x[7]~24_combout\ $ (\x[5]~46_combout\ $ (((\x[6]~31_combout\ & \x[4]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[7]~24_combout\,
	datab => \x[6]~31_combout\,
	datac => \x[5]~46_combout\,
	datad => \x[4]~38_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[1][4]~combout\);

-- Location: LCCOMB_X35_Y23_N4
\u0|u0|u0|Mult0|mult_core|romout[0][6]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[0][6]~8_combout\ = (\x[1]~68_combout\ & ((\x[2]~54_combout\ & ((\x[0]~142_combout\) # (!\x[3]~61_combout\))) # (!\x[2]~54_combout\ & ((\x[3]~61_combout\) # (!\x[0]~142_combout\))))) # (!\x[1]~68_combout\ & 
-- (((!\x[3]~61_combout\ & \x[0]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[1]~68_combout\,
	datab => \x[2]~54_combout\,
	datac => \x[3]~61_combout\,
	datad => \x[0]~142_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[0][6]~8_combout\);

-- Location: LCCOMB_X32_Y27_N22
\u1|u0|u0|Mult0|mult_core|romout[1][3]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[1][3]~4_combout\ = \x[6]~31_combout\ $ (\x[4]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[6]~31_combout\,
	datad => \x[4]~38_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[1][3]~4_combout\);

-- Location: LCCOMB_X32_Y23_N2
\u0|u0|u0|Mult0|mult_core|romout[0][5]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[0][5]~9_combout\ = (\x[2]~54_combout\ & ((\x[1]~68_combout\ & (\x[0]~142_combout\ & \x[3]~61_combout\)) # (!\x[1]~68_combout\ & ((\x[0]~142_combout\) # (\x[3]~61_combout\))))) # (!\x[2]~54_combout\ & ((\x[0]~142_combout\ $ 
-- (\x[3]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[1]~68_combout\,
	datab => \x[2]~54_combout\,
	datac => \x[0]~142_combout\,
	datad => \x[3]~61_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[0][5]~9_combout\);

-- Location: LCCOMB_X35_Y23_N2
\u1|u0|u0|Mult0|mult_core|romout[0][11]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[0][11]~5_combout\ = (\x[1]~68_combout\ & ((\x[2]~54_combout\ & ((\x[3]~61_combout\) # (\x[0]~142_combout\))) # (!\x[2]~54_combout\ & (!\x[3]~61_combout\)))) # (!\x[1]~68_combout\ & (((\x[3]~61_combout\ & 
-- \x[0]~142_combout\)) # (!\x[2]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101110010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[1]~68_combout\,
	datab => \x[2]~54_combout\,
	datac => \x[3]~61_combout\,
	datad => \x[0]~142_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[0][11]~5_combout\);

-- Location: LCCOMB_X32_Y23_N4
\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((!\u1|u0|u0|Mult0|mult_core|romout[0][11]~5_combout\ & \x[4]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[0][11]~5_combout\,
	datab => \x[4]~38_combout\,
	datad => VCC,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X32_Y23_N6
\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\x[5]~46_combout\ & (!\u0|u0|u0|Mult0|mult_core|romout[0][5]~9_combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\x[5]~46_combout\ & 
-- ((!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u0|u0|u0|Mult0|mult_core|romout[0][5]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x[5]~46_combout\,
	datab => \u0|u0|u0|Mult0|mult_core|romout[0][5]~9_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X32_Y23_N8
\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u0|u0|u0|Mult0|mult_core|romout[0][6]~8_combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[1][3]~4_combout\) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # (!\u0|u0|u0|Mult0|mult_core|romout[0][6]~8_combout\ & (\u1|u0|u0|Mult0|mult_core|romout[1][3]~4_combout\ & 
-- !\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[0][6]~8_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][3]~4_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X32_Y23_N10
\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u0|u0|u0|Mult0|mult_core|romout[0][7]~7_combout\ & (!\u1|u0|u0|Mult0|mult_core|romout[1][4]~combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) 
-- # (!\u0|u0|u0|Mult0|mult_core|romout[0][7]~7_combout\ & ((!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u1|u0|u0|Mult0|mult_core|romout[1][4]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[0][7]~7_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][4]~combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X32_Y23_N12
\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u0|u0|u0|Mult0|mult_core|romout[0][8]~6_combout\ $ (\u1|u0|u0|Mult0|mult_core|romout[1][11]~3_combout\ $ 
-- (\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u0|u0|u0|Mult0|mult_core|romout[0][8]~6_combout\ & ((!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[1][11]~3_combout\))) # (!\u0|u0|u0|Mult0|mult_core|romout[0][8]~6_combout\ & (!\u1|u0|u0|Mult0|mult_core|romout[1][11]~3_combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[0][8]~6_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][11]~3_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X32_Y23_N14
\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u0|u0|u0|Mult0|mult_core|romout[1][5]~4_combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[0][9]~5_combout\ & (\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & 
-- VCC)) # (!\u0|u0|u0|Mult0|mult_core|romout[0][9]~5_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u0|u0|u0|Mult0|mult_core|romout[1][5]~4_combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[0][9]~5_combout\ & 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u0|u0|u0|Mult0|mult_core|romout[0][9]~5_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u0|u0|u0|Mult0|mult_core|romout[1][5]~4_combout\ & (!\u0|u0|u0|Mult0|mult_core|romout[0][9]~5_combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u0|u0|u0|Mult0|mult_core|romout[1][5]~4_combout\ & ((!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u0|u0|u0|Mult0|mult_core|romout[0][9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[1][5]~4_combout\,
	datab => \u0|u0|u0|Mult0|mult_core|romout[0][9]~5_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X32_Y23_N16
\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u3|u0|u0|Mult0|mult_core|romout[0][11]~combout\ $ (\u0|u0|u0|Mult0|mult_core|romout[1][6]~3_combout\ $ (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # 
-- (GND)
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[0][11]~combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[1][6]~3_combout\) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[0][11]~combout\ & (\u0|u0|u0|Mult0|mult_core|romout[1][6]~3_combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[0][11]~combout\,
	datab => \u0|u0|u0|Mult0|mult_core|romout[1][6]~3_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X32_Y23_N18
\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u3|u0|u0|Mult0|mult_core|romout[0][12]~combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[1][7]~combout\ & (\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) 
-- # (!\u0|u0|u0|Mult0|mult_core|romout[1][7]~combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u3|u0|u0|Mult0|mult_core|romout[0][12]~combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[1][7]~combout\ & 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u0|u0|u0|Mult0|mult_core|romout[1][7]~combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[0][12]~combout\ & (!\u0|u0|u0|Mult0|mult_core|romout[1][7]~combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[0][12]~combout\ & ((!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u0|u0|u0|Mult0|mult_core|romout[1][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[0][12]~combout\,
	datab => \u0|u0|u0|Mult0|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X32_Y23_N20
\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u0|u0|u0|Mult0|mult_core|romout[1][8]~2_combout\ $ (\u2|u0|u0|Mult0|mult_core|romout[0][15]~0_combout\ $ (\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) 
-- # (GND)
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u0|u0|u0|Mult0|mult_core|romout[1][8]~2_combout\ & ((!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\) # (!\u2|u0|u0|Mult0|mult_core|romout[0][15]~0_combout\))) 
-- # (!\u0|u0|u0|Mult0|mult_core|romout[1][8]~2_combout\ & (!\u2|u0|u0|Mult0|mult_core|romout[0][15]~0_combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[1][8]~2_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[0][15]~0_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X32_Y23_N22
\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u0|u0|u0|Mult0|mult_core|romout[1][9]~combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u0|u0|u0|Mult0|mult_core|romout[1][9]~combout\ & 
-- ((\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u0|u0|u0|Mult0|mult_core|romout[1][9]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[1][9]~combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X32_Y23_N24
\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\u0|u0|u0|Mult0|mult_core|romout[1][10]~14_combout\ & (\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # 
-- (!\u0|u0|u0|Mult0|mult_core|romout[1][10]~14_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u0|u0|u0|Mult0|mult_core|romout[1][10]~14_combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[1][10]~14_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X32_Y23_N26
\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u0|u0|u0|Mult0|mult_core|romout[1][11]~combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u0|u0|u0|Mult0|mult_core|romout[1][11]~combout\ & 
-- ((\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u0|u0|u0|Mult0|mult_core|romout[1][11]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X32_Y23_N28
\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (\u2|u0|u0|Mult0|mult_core|romout[1][15]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|u0|u0|Mult0|mult_core|romout[1][15]~16_combout\,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X32_Y24_N0
\u1|u0|u0|Mult0|mult_core|romout[2][4]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[2][4]~6_combout\ = \x[11]~137_combout\ $ (\x[9]~139_combout\ $ (((\x[10]~138_combout\ & \x[8]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[10]~138_combout\,
	datab => \x[8]~136_combout\,
	datac => \x[11]~137_combout\,
	datad => \x[9]~139_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[2][4]~6_combout\);

-- Location: LCCOMB_X32_Y24_N4
\u1|u0|u0|Mult0|mult_core|romout[2][3]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[2][3]~7_combout\ = \x[8]~136_combout\ $ (\x[10]~138_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \x[8]~136_combout\,
	datad => \x[10]~138_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[2][3]~7_combout\);

-- Location: LCCOMB_X31_Y23_N0
\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\x[8]~136_combout\ & \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datab => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X31_Y23_N2
\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\x[9]~139_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\x[9]~139_combout\ & ((!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x[9]~139_combout\,
	datab => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X31_Y23_N4
\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[2][3]~7_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u1|u0|u0|Mult0|mult_core|romout[2][3]~7_combout\ & (\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[2][3]~7_combout\,
	datab => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X31_Y23_N6
\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[2][4]~6_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u1|u0|u0|Mult0|mult_core|romout[2][4]~6_combout\ & ((!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[2][4]~6_combout\,
	datab => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X31_Y23_N8
\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\))) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X31_Y23_N10
\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\ & VCC)) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\)))) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\)) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\) # 
-- (GND)))))
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\)) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X31_Y23_N12
\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X31_Y23_N14
\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X31_Y23_N16
\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datab => \u0|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X29_Y23_N0
\u0|u0|u1|sum[0]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|sum[0]~13_combout\ = \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (GND)
-- \u0|u0|u1|sum[0]~14\ = CARRY(!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u0|u0|u1|sum[0]~13_combout\,
	cout => \u0|u0|u1|sum[0]~14\);

-- Location: LCCOMB_X29_Y23_N2
\u0|u0|u1|sum[1]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|sum[1]~15_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\u0|u0|u1|sum[0]~14\) # (GND))) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\u0|u0|u1|sum[0]~14\))
-- \u0|u0|u1|sum[1]~16\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # (!\u0|u0|u1|sum[0]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u0|u0|u1|sum[0]~14\,
	combout => \u0|u0|u1|sum[1]~15_combout\,
	cout => \u0|u0|u1|sum[1]~16\);

-- Location: LCCOMB_X29_Y23_N4
\u0|u0|u1|sum[2]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|sum[2]~17_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u0|u0|u1|sum[1]~16\ $ (GND))) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # 
-- (!\u0|u0|u1|sum[1]~16\)))
-- \u0|u0|u1|sum[2]~18\ = CARRY((!\u0|u0|u1|sum[1]~16\) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u0|u0|u1|sum[1]~16\,
	combout => \u0|u0|u1|sum[2]~17_combout\,
	cout => \u0|u0|u1|sum[2]~18\);

-- Location: LCCOMB_X29_Y23_N6
\u0|u0|u1|sum[3]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|sum[3]~19_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u0|u0|u1|sum[2]~18\) # (GND))) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\u0|u0|u1|sum[2]~18\))
-- \u0|u0|u1|sum[3]~20\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\) # (!\u0|u0|u1|sum[2]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u0|u0|u1|sum[2]~18\,
	combout => \u0|u0|u1|sum[3]~19_combout\,
	cout => \u0|u0|u1|sum[3]~20\);

-- Location: LCCOMB_X30_Y23_N8
\u0|u0|u1|Add0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|Add0~0_combout\ = \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (VCC)
-- \u0|u0|u1|Add0~1\ = CARRY(\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	combout => \u0|u0|u1|Add0~0_combout\,
	cout => \u0|u0|u1|Add0~1\);

-- Location: LCCOMB_X30_Y23_N10
\u0|u0|u1|Add0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|Add0~2_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u0|u0|u1|Add0~1\)) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u0|u0|u1|Add0~1\) # 
-- (GND)))
-- \u0|u0|u1|Add0~3\ = CARRY((!\u0|u0|u1|Add0~1\) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u0|u0|u1|Add0~1\,
	combout => \u0|u0|u1|Add0~2_combout\,
	cout => \u0|u0|u1|Add0~3\);

-- Location: FF_X29_Y23_N7
\u0|u0|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|u1|sum[3]~19_combout\,
	asdata => \u0|u0|u1|Add0~2_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|u1|sum\(3));

-- Location: LCCOMB_X36_Y26_N12
\u0|u0|u0|Mult0|mult_core|romout[3][5]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[3][5]~18_combout\ = (((\x[14]~122_combout\ & \x[13]~80_combout\)) # (!\x[12]~110_combout\)) # (!\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~122_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[12]~110_combout\,
	datad => \x[13]~80_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[3][5]~18_combout\);

-- Location: LCCOMB_X32_Y26_N2
\u0|u0|u0|Mult0|mult_core|romout[2][9]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[2][9]~19_combout\ = (\x[11]~137_combout\ & (\x[10]~138_combout\ $ (\x[8]~136_combout\ $ (!\x[9]~139_combout\)))) # (!\x[11]~137_combout\ & ((\x[10]~138_combout\ & (\x[8]~136_combout\ & !\x[9]~139_combout\)) # 
-- (!\x[10]~138_combout\ & (!\x[8]~136_combout\ & \x[9]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[10]~138_combout\,
	datab => \x[8]~136_combout\,
	datac => \x[11]~137_combout\,
	datad => \x[9]~139_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[2][9]~19_combout\);

-- Location: LCCOMB_X32_Y26_N18
\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u0|u0|u0|Mult0|mult_core|romout[3][5]~18_combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[2][9]~19_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u0|u0|u0|Mult0|mult_core|romout[2][9]~19_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND))))) # (!\u0|u0|u0|Mult0|mult_core|romout[3][5]~18_combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[2][9]~19_combout\ & 
-- (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # (!\u0|u0|u0|Mult0|mult_core|romout[2][9]~19_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\))))
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u0|u0|u0|Mult0|mult_core|romout[3][5]~18_combout\ & ((!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u0|u0|u0|Mult0|mult_core|romout[2][9]~19_combout\))) 
-- # (!\u0|u0|u0|Mult0|mult_core|romout[3][5]~18_combout\ & (!\u0|u0|u0|Mult0|mult_core|romout[2][9]~19_combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[3][5]~18_combout\,
	datab => \u0|u0|u0|Mult0|mult_core|romout[2][9]~19_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X31_Y23_N18
\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X29_Y23_N8
\u0|u0|u1|sum[4]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|sum[4]~21_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u0|u0|u1|sum[3]~20\ & VCC)) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u0|u0|u1|sum[3]~20\ $ (GND)))
-- \u0|u0|u1|sum[4]~22\ = CARRY((!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u0|u0|u1|sum[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u0|u0|u1|sum[3]~20\,
	combout => \u0|u0|u1|sum[4]~21_combout\,
	cout => \u0|u0|u1|sum[4]~22\);

-- Location: LCCOMB_X30_Y23_N12
\u0|u0|u1|Add0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|Add0~4_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u0|u0|u1|Add0~3\ $ (GND))) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u0|u0|u1|Add0~3\ & VCC))
-- \u0|u0|u1|Add0~5\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u0|u0|u1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u0|u0|u1|Add0~3\,
	combout => \u0|u0|u1|Add0~4_combout\,
	cout => \u0|u0|u1|Add0~5\);

-- Location: FF_X29_Y23_N9
\u0|u0|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|u1|sum[4]~21_combout\,
	asdata => \u0|u0|u1|Add0~4_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|u1|sum\(4));

-- Location: LCCOMB_X34_Y26_N0
\u0|u0|u0|Mult0|mult_core|romout[3][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[3][6]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & ((\x[12]~110_combout\ & ((\x[14]~122_combout\) # (!\x[13]~80_combout\))) # (!\x[12]~110_combout\ & ((\x[13]~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[12]~110_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[14]~122_combout\,
	datad => \x[13]~80_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[3][6]~combout\);

-- Location: LCCOMB_X36_Y26_N4
\u0|u0|u0|Mult0|mult_core|romout[2][10]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[2][10]~20_combout\ = (\x[11]~137_combout\ & ((\x[8]~136_combout\ & ((\x[9]~139_combout\) # (!\x[10]~138_combout\))) # (!\x[8]~136_combout\ & (\x[9]~139_combout\ & !\x[10]~138_combout\)))) # (!\x[11]~137_combout\ & 
-- ((\x[9]~139_combout\ & (\x[8]~136_combout\ & !\x[10]~138_combout\)) # (!\x[9]~139_combout\ & ((\x[10]~138_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datab => \x[11]~137_combout\,
	datac => \x[9]~139_combout\,
	datad => \x[10]~138_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[2][10]~20_combout\);

-- Location: LCCOMB_X32_Y26_N20
\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u0|u0|u0|Mult0|mult_core|romout[3][6]~combout\ $ (\u0|u0|u0|Mult0|mult_core|romout[2][10]~20_combout\ $ (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) 
-- # (GND)
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u0|u0|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[2][10]~20_combout\) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # 
-- (!\u0|u0|u0|Mult0|mult_core|romout[3][6]~combout\ & (\u0|u0|u0|Mult0|mult_core|romout[2][10]~20_combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[3][6]~combout\,
	datab => \u0|u0|u0|Mult0|mult_core|romout[2][10]~20_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X31_Y23_N20
\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ $ (GND))) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & !\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X29_Y23_N10
\u0|u0|u1|sum[5]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|sum[5]~23_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\u0|u0|u1|sum[4]~22\) # (GND))) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\u0|u0|u1|sum[4]~22\))
-- \u0|u0|u1|sum[5]~24\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\) # (!\u0|u0|u1|sum[4]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u0|u0|u1|sum[4]~22\,
	combout => \u0|u0|u1|sum[5]~23_combout\,
	cout => \u0|u0|u1|sum[5]~24\);

-- Location: LCCOMB_X30_Y23_N14
\u0|u0|u1|Add0~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|Add0~6_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u0|u0|u1|Add0~5\)) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\u0|u0|u1|Add0~5\) # 
-- (GND)))
-- \u0|u0|u1|Add0~7\ = CARRY((!\u0|u0|u1|Add0~5\) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u0|u0|u1|Add0~5\,
	combout => \u0|u0|u1|Add0~6_combout\,
	cout => \u0|u0|u1|Add0~7\);

-- Location: FF_X29_Y23_N11
\u0|u0|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|u1|sum[5]~23_combout\,
	asdata => \u0|u0|u1|Add0~6_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|u1|sum\(5));

-- Location: LCCOMB_X36_Y26_N16
\u0|u0|u0|Mult0|mult_core|romout[3][7]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[3][7]~13_combout\ = ((\x[14]~122_combout\ & (\x[12]~110_combout\ $ (\x[13]~80_combout\))) # (!\x[14]~122_combout\ & ((\x[12]~110_combout\) # (!\x[13]~80_combout\)))) # (!\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~122_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[12]~110_combout\,
	datad => \x[13]~80_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[3][7]~13_combout\);

-- Location: LCCOMB_X36_Y25_N2
\u1|u0|u0|Mult0|mult_core|romout[2][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[2][11]~combout\ = (\x[11]~137_combout\ & ((\x[10]~138_combout\ $ (\x[9]~139_combout\)))) # (!\x[11]~137_combout\ & (\x[10]~138_combout\ & ((!\x[9]~139_combout\) # (!\x[8]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datab => \x[11]~137_combout\,
	datac => \x[10]~138_combout\,
	datad => \x[9]~139_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X36_Y26_N6
\u1|u0|u0|Mult0|mult_core|romout[3][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[3][6]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & (\x[13]~80_combout\ $ (((!\x[14]~122_combout\ & \x[12]~110_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~122_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[12]~110_combout\,
	datad => \x[13]~80_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[3][6]~combout\);

-- Location: LCCOMB_X36_Y25_N4
\u1|u0|u0|Mult0|mult_core|romout[2][10]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[2][10]~21_combout\ = (\x[11]~137_combout\ & ((\x[8]~136_combout\ & ((\x[10]~138_combout\) # (!\x[9]~139_combout\))) # (!\x[8]~136_combout\ & (\x[10]~138_combout\ & !\x[9]~139_combout\)))) # (!\x[11]~137_combout\ & 
-- (\x[9]~139_combout\ $ (((\x[8]~136_combout\ & \x[10]~138_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datab => \x[11]~137_combout\,
	datac => \x[10]~138_combout\,
	datad => \x[9]~139_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[2][10]~21_combout\);

-- Location: LCCOMB_X38_Y25_N22
\u1|u0|u0|Mult0|mult_core|romout[2][9]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[2][9]~22_combout\ = (\x[8]~136_combout\ & (\x[10]~138_combout\ $ (((\x[9]~139_combout\) # (!\x[11]~137_combout\))))) # (!\x[8]~136_combout\ & ((\x[9]~139_combout\ & (\x[10]~138_combout\ & !\x[11]~137_combout\)) # 
-- (!\x[9]~139_combout\ & (!\x[10]~138_combout\ & \x[11]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[9]~139_combout\,
	datab => \x[8]~136_combout\,
	datac => \x[10]~138_combout\,
	datad => \x[11]~137_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[2][9]~22_combout\);

-- Location: LCCOMB_X35_Y25_N18
\u1|u0|u0|Mult0|mult_core|romout[3][5]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[3][5]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & ((\x[12]~110_combout\ & ((\x[13]~80_combout\) # (!\x[14]~122_combout\))) # (!\x[12]~110_combout\ & (\x[14]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[12]~110_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[14]~122_combout\,
	datad => \x[13]~80_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[3][5]~combout\);

-- Location: LCCOMB_X36_Y25_N30
\u1|u0|u0|Mult0|mult_core|romout[2][8]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[2][8]~23_combout\ = (\x[11]~137_combout\ & (\x[9]~139_combout\ $ (((\x[8]~136_combout\) # (!\x[10]~138_combout\))))) # (!\x[11]~137_combout\ & ((\x[8]~136_combout\ & (!\x[10]~138_combout\ & \x[9]~139_combout\)) # 
-- (!\x[8]~136_combout\ & (\x[10]~138_combout\ & !\x[9]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datab => \x[11]~137_combout\,
	datac => \x[10]~138_combout\,
	datad => \x[9]~139_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[2][8]~23_combout\);

-- Location: LCCOMB_X37_Y25_N22
\u1|u0|u0|Mult0|mult_core|romout[2][7]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[2][7]~24_combout\ = (\x[8]~136_combout\ & ((\x[10]~138_combout\ & (\x[9]~139_combout\ & !\x[11]~137_combout\)) # (!\x[10]~138_combout\ & ((\x[11]~137_combout\))))) # (!\x[8]~136_combout\ & (\x[10]~138_combout\ $ 
-- (((\x[9]~139_combout\ & !\x[11]~137_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datab => \x[9]~139_combout\,
	datac => \x[10]~138_combout\,
	datad => \x[11]~137_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[2][7]~24_combout\);

-- Location: LCCOMB_X37_Y25_N18
\u1|u0|u0|Mult0|mult_core|romout[2][6]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[2][6]~25_combout\ = (\x[9]~139_combout\ & ((\x[8]~136_combout\ & (\x[10]~138_combout\ & !\x[11]~137_combout\)) # (!\x[8]~136_combout\ & ((\x[10]~138_combout\) # (!\x[11]~137_combout\))))) # (!\x[9]~139_combout\ & 
-- (\x[11]~137_combout\ $ (((\x[8]~136_combout\ & !\x[10]~138_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datab => \x[9]~139_combout\,
	datac => \x[10]~138_combout\,
	datad => \x[11]~137_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[2][6]~25_combout\);

-- Location: LCCOMB_X38_Y25_N12
\u1|u0|u0|Mult0|mult_core|romout[2][5]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[2][5]~18_combout\ = (\x[8]~136_combout\ & ((\x[9]~139_combout\ & ((\x[10]~138_combout\) # (!\x[11]~137_combout\))) # (!\x[9]~139_combout\ & ((\x[11]~137_combout\) # (!\x[10]~138_combout\))))) # (!\x[8]~136_combout\ & 
-- (\x[10]~138_combout\ $ (((\x[9]~139_combout\ & \x[11]~137_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[9]~139_combout\,
	datab => \x[8]~136_combout\,
	datac => \x[10]~138_combout\,
	datad => \x[11]~137_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[2][5]~18_combout\);

-- Location: LCCOMB_X36_Y25_N6
\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & (\u1|u0|u0|Mult0|mult_core|romout[2][5]~18_combout\ $ (VCC))) # (!\u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & 
-- (\u1|u0|u0|Mult0|mult_core|romout[2][5]~18_combout\ & VCC))
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & \u1|u0|u0|Mult0|mult_core|romout[2][5]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[2][5]~18_combout\,
	datad => VCC,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X36_Y25_N8
\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[2][6]~25_combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[3][1]~22_combout\ & (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & 
-- VCC)) # (!\u0|u0|u0|Mult0|mult_core|romout[3][1]~22_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u1|u0|u0|Mult0|mult_core|romout[2][6]~25_combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[3][1]~22_combout\ & 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u0|u0|u0|Mult0|mult_core|romout[3][1]~22_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[2][6]~25_combout\ & (!\u0|u0|u0|Mult0|mult_core|romout[3][1]~22_combout\ & !\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[2][6]~25_combout\ & ((!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u0|u0|u0|Mult0|mult_core|romout[3][1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[2][6]~25_combout\,
	datab => \u0|u0|u0|Mult0|mult_core|romout[3][1]~22_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X36_Y25_N10
\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u1|u0|u0|Mult0|mult_core|romout[3][3]~combout\ $ (\u1|u0|u0|Mult0|mult_core|romout[2][7]~24_combout\ $ (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # 
-- (GND)
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[3][3]~combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[2][7]~24_combout\) # (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[3][3]~combout\ & (\u1|u0|u0|Mult0|mult_core|romout[2][7]~24_combout\ & !\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[3][3]~combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[2][7]~24_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X36_Y25_N12
\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[2][8]~23_combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\ & (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) 
-- # (!\u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u1|u0|u0|Mult0|mult_core|romout[2][8]~23_combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\ & 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[2][8]~23_combout\ & (!\u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\ & !\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[2][8]~23_combout\ & ((!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[2][8]~23_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X36_Y25_N14
\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u1|u0|u0|Mult0|mult_core|romout[2][9]~22_combout\ $ (\u1|u0|u0|Mult0|mult_core|romout[3][5]~combout\ $ (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # 
-- (GND)
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[2][9]~22_combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[3][5]~combout\) # (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[2][9]~22_combout\ & (\u1|u0|u0|Mult0|mult_core|romout[3][5]~combout\ & !\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[2][9]~22_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[3][5]~combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X36_Y25_N16
\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[2][10]~21_combout\ & (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & 
-- VCC)) # (!\u1|u0|u0|Mult0|mult_core|romout[2][10]~21_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u1|u0|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[2][10]~21_combout\ & 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u1|u0|u0|Mult0|mult_core|romout[2][10]~21_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[3][6]~combout\ & (!\u1|u0|u0|Mult0|mult_core|romout[2][10]~21_combout\ & !\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[3][6]~combout\ & ((!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u1|u0|u0|Mult0|mult_core|romout[2][10]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[3][6]~combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[2][10]~21_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X36_Y25_N18
\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u0|u0|u0|Mult0|mult_core|romout[3][7]~13_combout\ $ (\u1|u0|u0|Mult0|mult_core|romout[2][11]~combout\ $ (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # 
-- (GND)
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u0|u0|u0|Mult0|mult_core|romout[3][7]~13_combout\ & (\u1|u0|u0|Mult0|mult_core|romout[2][11]~combout\ & !\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)) # 
-- (!\u0|u0|u0|Mult0|mult_core|romout[3][7]~13_combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[2][11]~combout\) # (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[3][7]~13_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[2][11]~combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X31_Y27_N6
\u0|u0|u0|Mult0|mult_core|_~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|_~1_combout\ = (\x[7]~24_combout\ & (!\x[4]~38_combout\ & (\x[5]~46_combout\ & \x[6]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[7]~24_combout\,
	datab => \x[4]~38_combout\,
	datac => \x[5]~46_combout\,
	datad => \x[6]~31_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|_~1_combout\);

-- Location: LCCOMB_X31_Y27_N12
\u1|u0|u0|Mult0|mult_core|_~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|_~0_combout\ = (\x[7]~24_combout\ & (\x[4]~38_combout\ & (\x[5]~46_combout\ & \x[6]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[7]~24_combout\,
	datab => \x[4]~38_combout\,
	datac => \x[5]~46_combout\,
	datad => \x[6]~31_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X32_Y27_N20
\u1|u0|u0|Mult0|mult_core|romout[1][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[1][12]~combout\ = (\x[7]~24_combout\ & (((!\x[5]~46_combout\) # (!\x[6]~31_combout\)))) # (!\x[7]~24_combout\ & (\x[4]~38_combout\ & (\x[6]~31_combout\ & \x[5]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[4]~38_combout\,
	datab => \x[7]~24_combout\,
	datac => \x[6]~31_combout\,
	datad => \x[5]~46_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X32_Y27_N14
\u1|u0|u0|Mult0|mult_core|romout[1][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[1][11]~combout\ = (\x[7]~24_combout\ & ((\x[6]~31_combout\ $ (\x[5]~46_combout\)))) # (!\x[7]~24_combout\ & (\x[6]~31_combout\ & ((!\x[5]~46_combout\) # (!\x[4]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[4]~38_combout\,
	datab => \x[7]~24_combout\,
	datac => \x[6]~31_combout\,
	datad => \x[5]~46_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X32_Y27_N4
\u1|u0|u0|Mult0|mult_core|romout[1][10]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[1][10]~26_combout\ = (\x[7]~24_combout\ & ((\x[6]~31_combout\ & ((\x[4]~38_combout\) # (!\x[5]~46_combout\))) # (!\x[6]~31_combout\ & (!\x[5]~46_combout\ & \x[4]~38_combout\)))) # (!\x[7]~24_combout\ & (\x[5]~46_combout\ $ 
-- (((\x[6]~31_combout\ & \x[4]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[6]~31_combout\,
	datab => \x[7]~24_combout\,
	datac => \x[5]~46_combout\,
	datad => \x[4]~38_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[1][10]~26_combout\);

-- Location: LCCOMB_X35_Y25_N26
\u1|u0|u0|Mult0|mult_core|romout[0][13]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[0][13]~9_combout\ = ((!\x[2]~54_combout\) # (!\x[3]~61_combout\)) # (!\x[1]~68_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[1]~68_combout\,
	datab => \x[3]~61_combout\,
	datad => \x[2]~54_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[0][13]~9_combout\);

-- Location: LCCOMB_X32_Y27_N18
\u1|u0|u0|Mult0|mult_core|romout[1][9]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[1][9]~8_combout\ = (\x[6]~31_combout\ & ((\x[7]~24_combout\ & (!\x[5]~46_combout\ & \x[4]~38_combout\)) # (!\x[7]~24_combout\ & (\x[5]~46_combout\ & !\x[4]~38_combout\)))) # (!\x[6]~31_combout\ & (\x[4]~38_combout\ $ 
-- (((\x[7]~24_combout\ & !\x[5]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[6]~31_combout\,
	datab => \x[7]~24_combout\,
	datac => \x[5]~46_combout\,
	datad => \x[4]~38_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[1][9]~8_combout\);

-- Location: LCCOMB_X35_Y25_N6
\u1|u0|u0|Mult0|mult_core|romout[0][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[0][12]~combout\ = (\x[1]~68_combout\ & ((\x[3]~61_combout\ & ((!\x[2]~54_combout\))) # (!\x[3]~61_combout\ & (\x[0]~142_combout\ & \x[2]~54_combout\)))) # (!\x[1]~68_combout\ & (\x[3]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[1]~68_combout\,
	datab => \x[3]~61_combout\,
	datac => \x[0]~142_combout\,
	datad => \x[2]~54_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X32_Y27_N24
\u1|u0|u0|Mult0|mult_core|romout[1][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[1][8]~combout\ = (\x[7]~24_combout\ & (\x[5]~46_combout\ $ (((\x[4]~38_combout\) # (!\x[6]~31_combout\))))) # (!\x[7]~24_combout\ & ((\x[6]~31_combout\ & (!\x[5]~46_combout\ & !\x[4]~38_combout\)) # (!\x[6]~31_combout\ & 
-- (\x[5]~46_combout\ & \x[4]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[7]~24_combout\,
	datab => \x[6]~31_combout\,
	datac => \x[5]~46_combout\,
	datad => \x[4]~38_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X35_Y25_N2
\u1|u0|u0|Mult0|mult_core|romout[0][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[0][11]~combout\ = (\x[1]~68_combout\ & ((\x[3]~61_combout\ & ((!\x[2]~54_combout\))) # (!\x[3]~61_combout\ & (!\x[0]~142_combout\ & \x[2]~54_combout\)))) # (!\x[1]~68_combout\ & (((\x[2]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[1]~68_combout\,
	datab => \x[3]~61_combout\,
	datac => \x[0]~142_combout\,
	datad => \x[2]~54_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X32_Y27_N2
\u1|u0|u0|Mult0|mult_core|romout[1][7]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[1][7]~10_combout\ = (\x[7]~24_combout\ & (\x[6]~31_combout\ $ (((\x[4]~38_combout\))))) # (!\x[7]~24_combout\ & ((\x[6]~31_combout\ & (\x[5]~46_combout\ $ (!\x[4]~38_combout\))) # (!\x[6]~31_combout\ & (\x[5]~46_combout\ & 
-- !\x[4]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[7]~24_combout\,
	datab => \x[6]~31_combout\,
	datac => \x[5]~46_combout\,
	datad => \x[4]~38_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[1][7]~10_combout\);

-- Location: LCCOMB_X34_Y25_N20
\u1|u0|u0|Mult0|mult_core|romout[0][10]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[0][10]~12_combout\ = (\x[3]~61_combout\ & ((\x[2]~54_combout\ & ((\x[0]~142_combout\) # (!\x[1]~68_combout\))) # (!\x[2]~54_combout\ & (\x[0]~142_combout\ & !\x[1]~68_combout\)))) # (!\x[3]~61_combout\ & (\x[1]~68_combout\ 
-- $ (((\x[2]~54_combout\ & \x[0]~142_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[3]~61_combout\,
	datab => \x[2]~54_combout\,
	datac => \x[0]~142_combout\,
	datad => \x[1]~68_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[0][10]~12_combout\);

-- Location: LCCOMB_X32_Y27_N12
\u1|u0|u0|Mult0|mult_core|romout[1][6]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[1][6]~11_combout\ = (\x[7]~24_combout\ & ((\x[6]~31_combout\ & ((!\x[4]~38_combout\) # (!\x[5]~46_combout\))) # (!\x[6]~31_combout\ & (!\x[5]~46_combout\ & !\x[4]~38_combout\)))) # (!\x[7]~24_combout\ & (\x[5]~46_combout\ 
-- $ (((!\x[6]~31_combout\ & \x[4]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[7]~24_combout\,
	datab => \x[6]~31_combout\,
	datac => \x[5]~46_combout\,
	datad => \x[4]~38_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[1][6]~11_combout\);

-- Location: LCCOMB_X32_Y27_N10
\u1|u0|u0|Mult0|mult_core|romout[1][5]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[1][5]~13_combout\ = (\x[6]~31_combout\ & ((\x[7]~24_combout\ & ((\x[4]~38_combout\) # (!\x[5]~46_combout\))) # (!\x[7]~24_combout\ & ((\x[5]~46_combout\) # (!\x[4]~38_combout\))))) # (!\x[6]~31_combout\ & 
-- (\x[4]~38_combout\ $ (((\x[7]~24_combout\ & \x[5]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[6]~31_combout\,
	datab => \x[7]~24_combout\,
	datac => \x[5]~46_combout\,
	datad => \x[4]~38_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[1][5]~13_combout\);

-- Location: LCCOMB_X32_Y25_N4
\u1|u0|u0|Mult0|mult_core|romout[0][9]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[0][9]~14_combout\ = (\x[0]~142_combout\ & (\x[2]~54_combout\ $ (((\x[1]~68_combout\) # (!\x[3]~61_combout\))))) # (!\x[0]~142_combout\ & ((\x[3]~61_combout\ & (!\x[1]~68_combout\ & !\x[2]~54_combout\)) # 
-- (!\x[3]~61_combout\ & (\x[1]~68_combout\ & \x[2]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[0]~142_combout\,
	datab => \x[3]~61_combout\,
	datac => \x[1]~68_combout\,
	datad => \x[2]~54_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[0][9]~14_combout\);

-- Location: LCCOMB_X35_Y25_N10
\u1|u0|u0|Mult0|mult_core|romout[0][8]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[0][8]~15_combout\ = (\x[1]~68_combout\ & ((\x[3]~61_combout\ & (!\x[0]~142_combout\ & \x[2]~54_combout\)) # (!\x[3]~61_combout\ & (\x[0]~142_combout\ & !\x[2]~54_combout\)))) # (!\x[1]~68_combout\ & (\x[3]~61_combout\ $ 
-- (((!\x[0]~142_combout\ & \x[2]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[1]~68_combout\,
	datab => \x[3]~61_combout\,
	datac => \x[0]~142_combout\,
	datad => \x[2]~54_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[0][8]~15_combout\);

-- Location: LCCOMB_X32_Y25_N2
\u1|u0|u0|Mult0|mult_core|romout[0][7]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[0][7]~16_combout\ = (\x[0]~142_combout\ & ((\x[3]~61_combout\ & ((!\x[2]~54_combout\))) # (!\x[3]~61_combout\ & (\x[1]~68_combout\ & \x[2]~54_combout\)))) # (!\x[0]~142_combout\ & (\x[2]~54_combout\ $ (((!\x[3]~61_combout\ 
-- & \x[1]~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[0]~142_combout\,
	datab => \x[3]~61_combout\,
	datac => \x[1]~68_combout\,
	datad => \x[2]~54_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[0][7]~16_combout\);

-- Location: LCCOMB_X32_Y25_N0
\u1|u0|u0|Mult0|mult_core|romout[0][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[0][6]~combout\ = (\x[3]~61_combout\ & ((\x[0]~142_combout\ & (!\x[1]~68_combout\ & \x[2]~54_combout\)) # (!\x[0]~142_combout\ & ((\x[2]~54_combout\) # (!\x[1]~68_combout\))))) # (!\x[3]~61_combout\ & (\x[1]~68_combout\ $ 
-- (((\x[0]~142_combout\ & !\x[2]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[0]~142_combout\,
	datab => \x[3]~61_combout\,
	datac => \x[1]~68_combout\,
	datad => \x[2]~54_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[0][6]~combout\);

-- Location: LCCOMB_X34_Y25_N14
\u1|u0|u0|Mult0|mult_core|romout[0][5]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[0][5]~17_combout\ = (\x[2]~54_combout\ & ((\x[3]~61_combout\ & ((\x[0]~142_combout\) # (!\x[1]~68_combout\))) # (!\x[3]~61_combout\ & ((\x[1]~68_combout\) # (!\x[0]~142_combout\))))) # (!\x[2]~54_combout\ & 
-- (\x[0]~142_combout\ $ (((\x[3]~61_combout\ & \x[1]~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[3]~61_combout\,
	datab => \x[2]~54_combout\,
	datac => \x[0]~142_combout\,
	datad => \x[1]~68_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[0][5]~17_combout\);

-- Location: LCCOMB_X32_Y25_N6
\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[0][5]~17_combout\ & \x[4]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[0][5]~17_combout\,
	datab => \x[4]~38_combout\,
	datad => VCC,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X32_Y25_N8
\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\x[5]~46_combout\ & (!\u1|u0|u0|Mult0|mult_core|romout[0][6]~combout\ & !\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\x[5]~46_combout\ & 
-- ((!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u1|u0|u0|Mult0|mult_core|romout[0][6]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x[5]~46_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[0][6]~combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X32_Y25_N10
\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[1][3]~4_combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[0][7]~16_combout\) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # (!\u1|u0|u0|Mult0|mult_core|romout[1][3]~4_combout\ & (\u1|u0|u0|Mult0|mult_core|romout[0][7]~16_combout\ & 
-- !\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[1][3]~4_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[0][7]~16_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X32_Y25_N12
\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[0][8]~15_combout\ & (!\u1|u0|u0|Mult0|mult_core|romout[1][4]~combout\ & 
-- !\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # (!\u1|u0|u0|Mult0|mult_core|romout[0][8]~15_combout\ & ((!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[1][4]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[0][8]~15_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][4]~combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X32_Y25_N14
\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u0|u0|Mult0|mult_core|romout[1][5]~13_combout\ $ (\u1|u0|u0|Mult0|mult_core|romout[0][9]~14_combout\ $ 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[1][5]~13_combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[0][9]~14_combout\) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # (!\u1|u0|u0|Mult0|mult_core|romout[1][5]~13_combout\ & (\u1|u0|u0|Mult0|mult_core|romout[0][9]~14_combout\ & 
-- !\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[1][5]~13_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[0][9]~14_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X32_Y25_N16
\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[0][10]~12_combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[1][6]~11_combout\ & (\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & 
-- VCC)) # (!\u1|u0|u0|Mult0|mult_core|romout[1][6]~11_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u1|u0|u0|Mult0|mult_core|romout[0][10]~12_combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[1][6]~11_combout\ & 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u1|u0|u0|Mult0|mult_core|romout[1][6]~11_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[0][10]~12_combout\ & (!\u1|u0|u0|Mult0|mult_core|romout[1][6]~11_combout\ & !\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[0][10]~12_combout\ & ((!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u1|u0|u0|Mult0|mult_core|romout[1][6]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[0][10]~12_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][6]~11_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X32_Y25_N18
\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u0|u0|Mult0|mult_core|romout[0][11]~combout\ $ (\u1|u0|u0|Mult0|mult_core|romout[1][7]~10_combout\ $ (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) 
-- # (GND)
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[0][11]~combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[1][7]~10_combout\) # (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[0][11]~combout\ & (\u1|u0|u0|Mult0|mult_core|romout[1][7]~10_combout\ & !\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[0][11]~combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][7]~10_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X32_Y25_N20
\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[0][12]~combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[1][8]~combout\ & (\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) 
-- # (!\u1|u0|u0|Mult0|mult_core|romout[1][8]~combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u1|u0|u0|Mult0|mult_core|romout[0][12]~combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[1][8]~combout\ & 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u1|u0|u0|Mult0|mult_core|romout[1][8]~combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[0][12]~combout\ & (!\u1|u0|u0|Mult0|mult_core|romout[1][8]~combout\ & !\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[0][12]~combout\ & ((!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u1|u0|u0|Mult0|mult_core|romout[1][8]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[0][12]~combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][8]~combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X32_Y25_N22
\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u0|u0|Mult0|mult_core|romout[0][13]~9_combout\ $ (\u1|u0|u0|Mult0|mult_core|romout[1][9]~8_combout\ $ (\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) 
-- # (GND)
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[0][13]~9_combout\ & (\u1|u0|u0|Mult0|mult_core|romout[1][9]~8_combout\ & !\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[0][13]~9_combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[1][9]~8_combout\) # (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[0][13]~9_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][9]~8_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X32_Y25_N24
\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][10]~26_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[1][10]~26_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u1|u0|u0|Mult0|mult_core|romout[1][10]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][10]~26_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X32_Y25_N26
\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][11]~combout\ & (\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[1][11]~combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[1][11]~combout\ & !\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X32_Y25_N28
\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][12]~combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u1|u0|u0|Mult0|mult_core|romout[1][12]~combout\ & 
-- ((\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u1|u0|u0|Mult0|mult_core|romout[1][12]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][12]~combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X32_Y25_N30
\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (((!\u0|u0|u0|Mult0|mult_core|_~1_combout\ & !\u1|u0|u0|Mult0|mult_core|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|_~1_combout\,
	datad => \u1|u0|u0|Mult0|mult_core|_~0_combout\,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X31_Y25_N0
\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\x[8]~136_combout\ & \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X31_Y25_N2
\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\x[9]~139_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\x[9]~139_combout\ & ((!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x[9]~139_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X31_Y25_N4
\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[2][3]~7_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u1|u0|u0|Mult0|mult_core|romout[2][3]~7_combout\ & (\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[2][3]~7_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X31_Y25_N6
\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u1|u0|u0|Mult0|mult_core|romout[2][4]~6_combout\ & 
-- !\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[2][4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[2][4]~6_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X31_Y25_N8
\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\))) # (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X31_Y25_N10
\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X31_Y25_N12
\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X31_Y25_N14
\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X31_Y25_N16
\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ 
-- (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & 
-- !\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X31_Y25_N18
\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X31_Y25_N20
\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ $ (GND))) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & !\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X30_Y25_N0
\u1|u0|u1|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add1~0_combout\ = \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (VCC)
-- \u1|u0|u1|Add1~1\ = CARRY(\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u1|u0|u1|Add1~0_combout\,
	cout => \u1|u0|u1|Add1~1\);

-- Location: LCCOMB_X30_Y25_N2
\u1|u0|u1|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add1~2_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u1|u0|u1|Add1~1\ & VCC)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\u1|u0|u1|Add1~1\))
-- \u1|u0|u1|Add1~3\ = CARRY((!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u1|u0|u1|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add1~1\,
	combout => \u1|u0|u1|Add1~2_combout\,
	cout => \u1|u0|u1|Add1~3\);

-- Location: LCCOMB_X30_Y25_N4
\u1|u0|u1|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add1~4_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u1|u0|u1|Add1~3\ $ (GND))) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\u1|u0|u1|Add1~3\ & VCC))
-- \u1|u0|u1|Add1~5\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u1|u0|u1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add1~3\,
	combout => \u1|u0|u1|Add1~4_combout\,
	cout => \u1|u0|u1|Add1~5\);

-- Location: LCCOMB_X30_Y25_N6
\u1|u0|u1|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add1~6_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u1|u0|u1|Add1~5\)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u1|u0|u1|Add1~5\) # 
-- (GND)))
-- \u1|u0|u1|Add1~7\ = CARRY((!\u1|u0|u1|Add1~5\) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add1~5\,
	combout => \u1|u0|u1|Add1~6_combout\,
	cout => \u1|u0|u1|Add1~7\);

-- Location: LCCOMB_X30_Y25_N8
\u1|u0|u1|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add1~8_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((GND) # (!\u1|u0|u1|Add1~7\))) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u1|u0|u1|Add1~7\ $ (GND)))
-- \u1|u0|u1|Add1~9\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (!\u1|u0|u1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add1~7\,
	combout => \u1|u0|u1|Add1~8_combout\,
	cout => \u1|u0|u1|Add1~9\);

-- Location: LCCOMB_X30_Y25_N10
\u1|u0|u1|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add1~10_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u1|u0|u1|Add1~9\ & VCC)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\u1|u0|u1|Add1~9\))
-- \u1|u0|u1|Add1~11\ = CARRY((!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u1|u0|u1|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add1~9\,
	combout => \u1|u0|u1|Add1~10_combout\,
	cout => \u1|u0|u1|Add1~11\);

-- Location: LCCOMB_X28_Y25_N2
\u1|u0|u1|LessThan0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|LessThan0~0_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # 
-- ((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datac => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	combout => \u1|u0|u1|LessThan0~0_combout\);

-- Location: LCCOMB_X28_Y25_N12
\u1|u0|u1|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|LessThan0~1_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # ((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\) # 
-- ((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & \u1|u0|u1|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u1|u0|u1|LessThan0~0_combout\,
	datac => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \u1|u0|u1|LessThan0~1_combout\);

-- Location: LCCOMB_X35_Y25_N0
\u0|u0|u0|Mult0|mult_core|romout[3][10]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[3][10]~12_combout\ = ((\x[12]~110_combout\ & ((\x[14]~122_combout\) # (!\x[13]~80_combout\))) # (!\x[12]~110_combout\ & ((\x[13]~80_combout\) # (!\x[14]~122_combout\)))) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[12]~110_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[14]~122_combout\,
	datad => \x[13]~80_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[3][10]~12_combout\);

-- Location: LCCOMB_X36_Y25_N0
\u1|u0|u0|Mult0|mult_core|romout[2][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[2][12]~combout\ = (\x[11]~137_combout\ & (((!\x[9]~139_combout\) # (!\x[10]~138_combout\)))) # (!\x[11]~137_combout\ & (\x[8]~136_combout\ & (\x[10]~138_combout\ & \x[9]~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datab => \x[11]~137_combout\,
	datac => \x[10]~138_combout\,
	datad => \x[9]~139_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X36_Y25_N20
\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u0|u0|u0|Mult0|mult_core|romout[3][10]~12_combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[2][12]~combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[2][12]~combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND))))) # (!\u0|u0|u0|Mult0|mult_core|romout[3][10]~12_combout\ & ((\u1|u0|u0|Mult0|mult_core|romout[2][12]~combout\ & 
-- (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # (!\u1|u0|u0|Mult0|mult_core|romout[2][12]~combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\))))
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u0|u0|u0|Mult0|mult_core|romout[3][10]~12_combout\ & ((!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u1|u0|u0|Mult0|mult_core|romout[2][12]~combout\))) 
-- # (!\u0|u0|u0|Mult0|mult_core|romout[3][10]~12_combout\ & (!\u1|u0|u0|Mult0|mult_core|romout[2][12]~combout\ & !\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[3][10]~12_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[2][12]~combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X31_Y25_N22
\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X36_Y26_N30
\u1|u0|u0|Mult0|mult_core|romout[3][9]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[3][9]~19_combout\ = ((\x[14]~122_combout\ & ((\x[12]~110_combout\) # (!\x[13]~80_combout\))) # (!\x[14]~122_combout\ & (!\x[12]~110_combout\))) # (!\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~122_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[12]~110_combout\,
	datad => \x[13]~80_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[3][9]~19_combout\);

-- Location: LCCOMB_X37_Y25_N10
\u1|u0|u0|Mult0|mult_core|romout[2][13]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|romout[2][13]~20_combout\ = ((!\x[9]~139_combout\) # (!\x[10]~138_combout\)) # (!\x[11]~137_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[11]~137_combout\,
	datab => \x[10]~138_combout\,
	datad => \x[9]~139_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|romout[2][13]~20_combout\);

-- Location: LCCOMB_X36_Y25_N22
\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u1|u0|u0|Mult0|mult_core|romout[3][9]~19_combout\ $ (\u1|u0|u0|Mult0|mult_core|romout[2][13]~20_combout\ $ 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[3][9]~19_combout\ & (!\u1|u0|u0|Mult0|mult_core|romout[2][13]~20_combout\ & !\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[3][9]~19_combout\ & ((!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\) # (!\u1|u0|u0|Mult0|mult_core|romout[2][13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[3][9]~19_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[2][13]~20_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X31_Y25_N24
\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X36_Y25_N24
\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\ & 
-- ((\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|romout[3][4]~combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X31_Y25_N26
\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X36_Y25_N26
\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[3][11]~combout\ & (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ $ (GND))) # 
-- (!\u1|u0|u0|Mult0|mult_core|romout[3][11]~combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ & VCC))
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[3][11]~combout\ & !\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[3][11]~combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X31_Y25_N28
\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X28_Y25_N30
\u1|u0|u1|LessThan1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|LessThan1~0_combout\ = (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datac => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	combout => \u1|u0|u1|LessThan1~0_combout\);

-- Location: LCCOMB_X34_Y26_N8
\u0|u0|u0|Mult0|mult_core|_~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|_~0_combout\ = (\x[12]~110_combout\ & (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & (\x[14]~122_combout\ & \x[13]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[12]~110_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[14]~122_combout\,
	datad => \x[13]~80_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X36_Y25_N28
\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ $ (\u0|u0|u0|Mult0|mult_core|_~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|u0|u0|Mult0|mult_core|_~0_combout\,
	cin => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\);

-- Location: LCCOMB_X31_Y25_N30
\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ $ (\u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u1|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cin => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X28_Y25_N24
\u1|u0|u1|LessThan0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|LessThan0~2_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (((\u1|u0|u1|LessThan0~1_combout\ & \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\)) # 
-- (!\u1|u0|u1|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u1|LessThan0~1_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datac => \u1|u0|u1|LessThan1~0_combout\,
	datad => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	combout => \u1|u0|u1|LessThan0~2_combout\);

-- Location: LCCOMB_X29_Y25_N2
\u1|u0|u1|Add2~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add2~1_cout\ = CARRY(!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u1|u0|u1|Add2~1_cout\);

-- Location: LCCOMB_X29_Y25_N4
\u1|u0|u1|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add2~2_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u1|u0|u1|Add2~1_cout\)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\u1|u0|u1|Add2~1_cout\ & VCC))
-- \u1|u0|u1|Add2~3\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\u1|u0|u1|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add2~1_cout\,
	combout => \u1|u0|u1|Add2~2_combout\,
	cout => \u1|u0|u1|Add2~3\);

-- Location: LCCOMB_X29_Y25_N6
\u1|u0|u1|Add2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add2~4_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u1|u0|u1|Add2~3\ & VCC)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u1|u0|u1|Add2~3\ 
-- $ (GND)))
-- \u1|u0|u1|Add2~5\ = CARRY((!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u1|u0|u1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add2~3\,
	combout => \u1|u0|u1|Add2~4_combout\,
	cout => \u1|u0|u1|Add2~5\);

-- Location: LCCOMB_X29_Y25_N8
\u1|u0|u1|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add2~6_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\u1|u0|u1|Add2~5\)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u1|u0|u1|Add2~5\ & 
-- VCC))
-- \u1|u0|u1|Add2~7\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u1|u0|u1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add2~5\,
	combout => \u1|u0|u1|Add2~6_combout\,
	cout => \u1|u0|u1|Add2~7\);

-- Location: LCCOMB_X29_Y25_N10
\u1|u0|u1|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add2~8_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u1|u0|u1|Add2~7\ $ (GND))) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((GND) # 
-- (!\u1|u0|u1|Add2~7\)))
-- \u1|u0|u1|Add2~9\ = CARRY((!\u1|u0|u1|Add2~7\) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add2~7\,
	combout => \u1|u0|u1|Add2~8_combout\,
	cout => \u1|u0|u1|Add2~9\);

-- Location: LCCOMB_X29_Y25_N12
\u1|u0|u1|Add2~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add2~10_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\u1|u0|u1|Add2~9\) # (GND))) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u1|u0|u1|Add2~9\))
-- \u1|u0|u1|Add2~11\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (!\u1|u0|u1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add2~9\,
	combout => \u1|u0|u1|Add2~10_combout\,
	cout => \u1|u0|u1|Add2~11\);

-- Location: LCCOMB_X29_Y25_N14
\u1|u0|u1|Add2~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add2~12_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u1|u0|u1|Add2~11\ & VCC)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (\u1|u0|u1|Add2~11\ $ (GND)))
-- \u1|u0|u1|Add2~13\ = CARRY((!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u1|u0|u1|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add2~11\,
	combout => \u1|u0|u1|Add2~12_combout\,
	cout => \u1|u0|u1|Add2~13\);

-- Location: LCCOMB_X30_Y25_N30
\u1|u0|u1|sum[6]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sum[6]~5_combout\ = (\u1|u0|u1|LessThan0~2_combout\ & (\u1|u0|u1|Add1~10_combout\)) # (!\u1|u0|u1|LessThan0~2_combout\ & ((\u1|u0|u1|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u1|Add1~10_combout\,
	datab => \u1|u0|u1|LessThan0~2_combout\,
	datad => \u1|u0|u1|Add2~12_combout\,
	combout => \u1|u0|u1|sum[6]~5_combout\);

-- Location: LCCOMB_X27_Y25_N0
\u1|u0|u1|Add0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add0~0_combout\ = \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (VCC)
-- \u1|u0|u1|Add0~1\ = CARRY(\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u1|u0|u1|Add0~0_combout\,
	cout => \u1|u0|u1|Add0~1\);

-- Location: LCCOMB_X27_Y25_N2
\u1|u0|u1|Add0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add0~2_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u1|u0|u1|Add0~1\)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\u1|u0|u1|Add0~1\) # 
-- (GND)))
-- \u1|u0|u1|Add0~3\ = CARRY((!\u1|u0|u1|Add0~1\) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add0~1\,
	combout => \u1|u0|u1|Add0~2_combout\,
	cout => \u1|u0|u1|Add0~3\);

-- Location: LCCOMB_X27_Y25_N4
\u1|u0|u1|Add0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add0~4_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # (!\u1|u0|u1|Add0~3\))) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u1|u0|u1|Add0~3\ $ (GND)))
-- \u1|u0|u1|Add0~5\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u1|u0|u1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add0~3\,
	combout => \u1|u0|u1|Add0~4_combout\,
	cout => \u1|u0|u1|Add0~5\);

-- Location: LCCOMB_X27_Y25_N6
\u1|u0|u1|Add0~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add0~6_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u1|u0|u1|Add0~5\ & VCC)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\u1|u0|u1|Add0~5\))
-- \u1|u0|u1|Add0~7\ = CARRY((!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u1|u0|u1|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add0~5\,
	combout => \u1|u0|u1|Add0~6_combout\,
	cout => \u1|u0|u1|Add0~7\);

-- Location: LCCOMB_X27_Y25_N8
\u1|u0|u1|Add0~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add0~8_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u1|u0|u1|Add0~7\ $ (GND))) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u1|u0|u1|Add0~7\ & VCC))
-- \u1|u0|u1|Add0~9\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u1|u0|u1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add0~7\,
	combout => \u1|u0|u1|Add0~8_combout\,
	cout => \u1|u0|u1|Add0~9\);

-- Location: LCCOMB_X27_Y25_N10
\u1|u0|u1|Add0~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add0~10_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u1|u0|u1|Add0~9\)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\u1|u0|u1|Add0~9\) # 
-- (GND)))
-- \u1|u0|u1|Add0~11\ = CARRY((!\u1|u0|u1|Add0~9\) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add0~9\,
	combout => \u1|u0|u1|Add0~10_combout\,
	cout => \u1|u0|u1|Add0~11\);

-- Location: LCCOMB_X28_Y25_N20
\u1|u0|u1|sum[11]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sum[11]~12_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # 
-- (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datac => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	combout => \u1|u0|u1|sum[11]~12_combout\);

-- Location: LCCOMB_X28_Y25_N14
\u1|u0|u1|sum[11]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sum[11]~13_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # ((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & \u1|u0|u1|sum[11]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datac => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => \u1|u0|u1|sum[11]~12_combout\,
	combout => \u1|u0|u1|sum[11]~13_combout\);

-- Location: LCCOMB_X28_Y25_N16
\u1|u0|u1|sum[11]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sum[11]~14_combout\ = (\x[15]~140_combout\ & (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\u1|u0|u1|sum[11]~13_combout\) # 
-- (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[15]~140_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datac => \u1|u0|u1|sum[11]~13_combout\,
	datad => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \u1|u0|u1|sum[11]~14_combout\);

-- Location: LCCOMB_X28_Y25_N22
\u1|u0|u1|sum[11]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sum[11]~15_combout\ = (\u1|u0|u1|LessThan0~1_combout\) # (((!\u1|u0|u1|sum[11]~14_combout\) # (!\u1|u0|u1|LessThan1~0_combout\)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u1|LessThan0~1_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datac => \u1|u0|u1|LessThan1~0_combout\,
	datad => \u1|u0|u1|sum[11]~14_combout\,
	combout => \u1|u0|u1|sum[11]~15_combout\);

-- Location: FF_X30_Y25_N31
\u1|u0|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u0|u1|sum[6]~5_combout\,
	asdata => \u1|u0|u1|Add0~10_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	ena => \u1|u0|u1|sum[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u0|u1|sum\(6));

-- Location: LCCOMB_X15_Y18_N26
\u7|u1|sum[12]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum[12]~3_combout\ = \r6|Q\(13) $ (VCC)
-- \u7|u1|sum[12]~4\ = CARRY(\r6|Q\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r6|Q\(13),
	datad => VCC,
	combout => \u7|u1|sum[12]~3_combout\,
	cout => \u7|u1|sum[12]~4\);

-- Location: LCCOMB_X15_Y18_N28
\u7|u1|sum[13]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum[13]~5_combout\ = (\r6|Q\(14) & (!\u7|u1|sum[12]~4\)) # (!\r6|Q\(14) & ((\u7|u1|sum[12]~4\) # (GND)))
-- \u7|u1|sum[13]~6\ = CARRY((!\u7|u1|sum[12]~4\) # (!\r6|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r6|Q\(14),
	datad => VCC,
	cin => \u7|u1|sum[12]~4\,
	combout => \u7|u1|sum[13]~5_combout\,
	cout => \u7|u1|sum[13]~6\);

-- Location: LCCOMB_X15_Y18_N30
\u7|u1|sum[14]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum[14]~23_combout\ = !\u7|u1|sum[13]~6\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u7|u1|sum[13]~6\,
	combout => \u7|u1|sum[14]~23_combout\);

-- Location: LCCOMB_X11_Y18_N2
\u7|u1|Add2~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|Add2~1_cout\ = CARRY(!\r6|Q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r6|Q\(1),
	datad => VCC,
	cout => \u7|u1|Add2~1_cout\);

-- Location: LCCOMB_X11_Y18_N4
\u7|u1|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|Add2~2_combout\ = (\r6|Q\(2) & ((\u7|u1|Add2~1_cout\) # (GND))) # (!\r6|Q\(2) & (!\u7|u1|Add2~1_cout\))
-- \u7|u1|Add2~3\ = CARRY((\r6|Q\(2)) # (!\u7|u1|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r6|Q\(2),
	datad => VCC,
	cin => \u7|u1|Add2~1_cout\,
	combout => \u7|u1|Add2~2_combout\,
	cout => \u7|u1|Add2~3\);

-- Location: LCCOMB_X11_Y18_N6
\u7|u1|Add2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|Add2~4_combout\ = (\r6|Q\(3) & (!\u7|u1|Add2~3\ & VCC)) # (!\r6|Q\(3) & (\u7|u1|Add2~3\ $ (GND)))
-- \u7|u1|Add2~5\ = CARRY((!\r6|Q\(3) & !\u7|u1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r6|Q\(3),
	datad => VCC,
	cin => \u7|u1|Add2~3\,
	combout => \u7|u1|Add2~4_combout\,
	cout => \u7|u1|Add2~5\);

-- Location: LCCOMB_X11_Y18_N8
\u7|u1|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|Add2~6_combout\ = (\r6|Q\(4) & ((\u7|u1|Add2~5\) # (GND))) # (!\r6|Q\(4) & (!\u7|u1|Add2~5\))
-- \u7|u1|Add2~7\ = CARRY((\r6|Q\(4)) # (!\u7|u1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r6|Q\(4),
	datad => VCC,
	cin => \u7|u1|Add2~5\,
	combout => \u7|u1|Add2~6_combout\,
	cout => \u7|u1|Add2~7\);

-- Location: LCCOMB_X11_Y18_N10
\u7|u1|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|Add2~8_combout\ = (\r6|Q\(5) & (!\u7|u1|Add2~7\ & VCC)) # (!\r6|Q\(5) & (\u7|u1|Add2~7\ $ (GND)))
-- \u7|u1|Add2~9\ = CARRY((!\r6|Q\(5) & !\u7|u1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r6|Q\(5),
	datad => VCC,
	cin => \u7|u1|Add2~7\,
	combout => \u7|u1|Add2~8_combout\,
	cout => \u7|u1|Add2~9\);

-- Location: LCCOMB_X11_Y18_N12
\u7|u1|Add2~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|Add2~10_combout\ = (\r6|Q\(6) & ((\u7|u1|Add2~9\) # (GND))) # (!\r6|Q\(6) & (!\u7|u1|Add2~9\))
-- \u7|u1|Add2~11\ = CARRY((\r6|Q\(6)) # (!\u7|u1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r6|Q\(6),
	datad => VCC,
	cin => \u7|u1|Add2~9\,
	combout => \u7|u1|Add2~10_combout\,
	cout => \u7|u1|Add2~11\);

-- Location: LCCOMB_X11_Y18_N14
\u7|u1|Add2~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|Add2~12_combout\ = (\r6|Q\(7) & (!\u7|u1|Add2~11\ & VCC)) # (!\r6|Q\(7) & (\u7|u1|Add2~11\ $ (GND)))
-- \u7|u1|Add2~13\ = CARRY((!\r6|Q\(7) & !\u7|u1|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r6|Q\(7),
	datad => VCC,
	cin => \u7|u1|Add2~11\,
	combout => \u7|u1|Add2~12_combout\,
	cout => \u7|u1|Add2~13\);

-- Location: LCCOMB_X11_Y18_N16
\u7|u1|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|Add2~14_combout\ = (\r6|Q\(8) & ((\u7|u1|Add2~13\) # (GND))) # (!\r6|Q\(8) & (!\u7|u1|Add2~13\))
-- \u7|u1|Add2~15\ = CARRY((\r6|Q\(8)) # (!\u7|u1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r6|Q\(8),
	datad => VCC,
	cin => \u7|u1|Add2~13\,
	combout => \u7|u1|Add2~14_combout\,
	cout => \u7|u1|Add2~15\);

-- Location: LCCOMB_X11_Y18_N18
\u7|u1|Add2~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|Add2~16_combout\ = (\r6|Q\(9) & (!\u7|u1|Add2~15\ & VCC)) # (!\r6|Q\(9) & (\u7|u1|Add2~15\ $ (GND)))
-- \u7|u1|Add2~17\ = CARRY((!\r6|Q\(9) & !\u7|u1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r6|Q\(9),
	datad => VCC,
	cin => \u7|u1|Add2~15\,
	combout => \u7|u1|Add2~16_combout\,
	cout => \u7|u1|Add2~17\);

-- Location: LCCOMB_X11_Y18_N20
\u7|u1|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|Add2~18_combout\ = (\r6|Q\(10) & ((\u7|u1|Add2~17\) # (GND))) # (!\r6|Q\(10) & (!\u7|u1|Add2~17\))
-- \u7|u1|Add2~19\ = CARRY((\r6|Q\(10)) # (!\u7|u1|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r6|Q\(10),
	datad => VCC,
	cin => \u7|u1|Add2~17\,
	combout => \u7|u1|Add2~18_combout\,
	cout => \u7|u1|Add2~19\);

-- Location: LCCOMB_X11_Y18_N22
\u7|u1|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|Add2~20_combout\ = (\r6|Q\(11) & (!\u7|u1|Add2~19\ & VCC)) # (!\r6|Q\(11) & (\u7|u1|Add2~19\ $ (GND)))
-- \u7|u1|Add2~21\ = CARRY((!\r6|Q\(11) & !\u7|u1|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r6|Q\(11),
	datad => VCC,
	cin => \u7|u1|Add2~19\,
	combout => \u7|u1|Add2~20_combout\,
	cout => \u7|u1|Add2~21\);

-- Location: LCCOMB_X11_Y18_N24
\u7|u1|Add2~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|Add2~22_combout\ = (\r6|Q\(12) & ((\u7|u1|Add2~21\) # (GND))) # (!\r6|Q\(12) & (!\u7|u1|Add2~21\))
-- \u7|u1|Add2~23\ = CARRY((\r6|Q\(12)) # (!\u7|u1|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r6|Q\(12),
	datad => VCC,
	cin => \u7|u1|Add2~21\,
	combout => \u7|u1|Add2~22_combout\,
	cout => \u7|u1|Add2~23\);

-- Location: LCCOMB_X11_Y18_N26
\u7|u1|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|Add2~24_combout\ = (\r6|Q\(13) & (\u7|u1|Add2~23\ $ (GND))) # (!\r6|Q\(13) & ((GND) # (!\u7|u1|Add2~23\)))
-- \u7|u1|Add2~25\ = CARRY((!\u7|u1|Add2~23\) # (!\r6|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r6|Q\(13),
	datad => VCC,
	cin => \u7|u1|Add2~23\,
	combout => \u7|u1|Add2~24_combout\,
	cout => \u7|u1|Add2~25\);

-- Location: LCCOMB_X11_Y18_N28
\u7|u1|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|Add2~26_combout\ = (\r6|Q\(14) & ((\u7|u1|Add2~25\) # (GND))) # (!\r6|Q\(14) & (!\u7|u1|Add2~25\))
-- \u7|u1|Add2~27\ = CARRY((\r6|Q\(14)) # (!\u7|u1|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r6|Q\(14),
	datad => VCC,
	cin => \u7|u1|Add2~25\,
	combout => \u7|u1|Add2~26_combout\,
	cout => \u7|u1|Add2~27\);

-- Location: LCCOMB_X11_Y18_N30
\u7|u1|Add2~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|Add2~28_combout\ = \u7|u1|Add2~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u7|u1|Add2~27\,
	combout => \u7|u1|Add2~28_combout\);

-- Location: LCCOMB_X15_Y18_N8
\u7|u1|sum~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum~25_combout\ = (!\u7|u1|LessThan0~0_combout\ & (\u7|u1|Add2~28_combout\ & !\r6|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|LessThan0~0_combout\,
	datab => \u7|u1|Add2~28_combout\,
	datad => \r6|Q\(14),
	combout => \u7|u1|sum~25_combout\);

-- Location: LCCOMB_X15_Y18_N6
\u7|u1|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sgn~0_combout\ = (\r6|Q\(15) & ((\u7|u1|LessThan0~0_combout\) # (\r6|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|LessThan0~0_combout\,
	datac => \r6|Q\(15),
	datad => \r6|Q\(14),
	combout => \u7|u1|sgn~0_combout\);

-- Location: FF_X15_Y18_N7
\u7|u1|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u7|u1|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|u1|sgn~q\);

-- Location: LCCOMB_X14_Y18_N8
\oth_in[15]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \oth_in[15]~0_combout\ = (\current_state.state_conv~q\ & \u7|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datad => \u7|u1|sgn~q\,
	combout => \oth_in[15]~0_combout\);

-- Location: LCCOMB_X39_Y17_N24
\u5|u1|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sgn~0_combout\ = (\r3|Q\(15) & !\u5|u1|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r3|Q\(15),
	datad => \u5|u1|LessThan0~0_combout\,
	combout => \u5|u1|sgn~0_combout\);

-- Location: FF_X39_Y17_N25
\u5|u1|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u5|u1|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|u1|sgn~q\);

-- Location: LCCOMB_X38_Y17_N28
\ith_in[15]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ith_in[15]~0_combout\ = (\current_state.state_conv~q\ & \u5|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \current_state.state_conv~q\,
	datad => \u5|u1|sgn~q\,
	combout => \ith_in[15]~0_combout\);

-- Location: LCCOMB_X36_Y26_N24
\u2|u0|u0|Mult0|mult_core|romout[2][15]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u0|Mult0|mult_core|romout[2][15]~17_combout\ = (!\x[10]~138_combout\) # (!\x[11]~137_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[11]~137_combout\,
	datad => \x[10]~138_combout\,
	combout => \u2|u0|u0|Mult0|mult_core|romout[2][15]~17_combout\);

-- Location: LCCOMB_X34_Y26_N10
\u3|u0|u0|Mult0|mult_core|romout[3][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[3][6]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & ((\x[12]~110_combout\ & (\x[14]~122_combout\ $ (!\x[13]~80_combout\))) # (!\x[12]~110_combout\ & (\x[14]~122_combout\ & !\x[13]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[12]~110_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[14]~122_combout\,
	datad => \x[13]~80_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[3][6]~combout\);

-- Location: LCCOMB_X36_Y26_N14
\u0|u0|u0|Mult0|mult_core|romout[3][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[3][7]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & (\x[14]~122_combout\ $ (((!\x[12]~110_combout\ & \x[13]~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[14]~122_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[12]~110_combout\,
	datad => \x[13]~80_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X37_Y26_N20
\u0|u0|u0|Mult0|mult_core|romout[2][11]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[2][11]~21_combout\ = (\x[11]~137_combout\ & ((!\x[10]~138_combout\))) # (!\x[11]~137_combout\ & (\x[9]~139_combout\ & \x[10]~138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \x[9]~139_combout\,
	datac => \x[11]~137_combout\,
	datad => \x[10]~138_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[2][11]~21_combout\);

-- Location: LCCOMB_X32_Y26_N22
\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u0|u0|u0|Mult0|mult_core|romout[3][7]~combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[2][11]~21_combout\ & (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & 
-- VCC)) # (!\u0|u0|u0|Mult0|mult_core|romout[2][11]~21_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u0|u0|u0|Mult0|mult_core|romout[3][7]~combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[2][11]~21_combout\ & 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u0|u0|u0|Mult0|mult_core|romout[2][11]~21_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u0|u0|u0|Mult0|mult_core|romout[3][7]~combout\ & (!\u0|u0|u0|Mult0|mult_core|romout[2][11]~21_combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u0|u0|u0|Mult0|mult_core|romout[3][7]~combout\ & ((!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u0|u0|u0|Mult0|mult_core|romout[2][11]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[3][7]~combout\,
	datab => \u0|u0|u0|Mult0|mult_core|romout[2][11]~21_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X32_Y26_N24
\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u2|u0|u0|Mult0|mult_core|romout[2][15]~17_combout\ $ (\u3|u0|u0|Mult0|mult_core|romout[3][6]~combout\ $ (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # 
-- (GND)
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[2][15]~17_combout\ & (\u3|u0|u0|Mult0|mult_core|romout[3][6]~combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[2][15]~17_combout\ & ((\u3|u0|u0|Mult0|mult_core|romout[3][6]~combout\) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[2][15]~17_combout\,
	datab => \u3|u0|u0|Mult0|mult_core|romout[3][6]~combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X31_Y23_N22
\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X31_Y23_N24
\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X29_Y23_N12
\u0|u0|u1|sum[6]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|sum[6]~25_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u0|u0|u1|sum[5]~24\ & VCC)) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u0|u0|u1|sum[5]~24\ $ (GND)))
-- \u0|u0|u1|sum[6]~26\ = CARRY((!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u0|u0|u1|sum[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u0|u0|u1|sum[5]~24\,
	combout => \u0|u0|u1|sum[6]~25_combout\,
	cout => \u0|u0|u1|sum[6]~26\);

-- Location: LCCOMB_X29_Y23_N14
\u0|u0|u1|sum[7]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|sum[7]~27_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\u0|u0|u1|sum[6]~26\) # (GND))) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\u0|u0|u1|sum[6]~26\))
-- \u0|u0|u1|sum[7]~28\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\) # (!\u0|u0|u1|sum[6]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u0|u0|u1|sum[6]~26\,
	combout => \u0|u0|u1|sum[7]~27_combout\,
	cout => \u0|u0|u1|sum[7]~28\);

-- Location: LCCOMB_X30_Y23_N16
\u0|u0|u1|Add0~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|Add0~8_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u0|u0|u1|Add0~7\ $ (GND))) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\u0|u0|u1|Add0~7\ & VCC))
-- \u0|u0|u1|Add0~9\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u0|u0|u1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u0|u0|u1|Add0~7\,
	combout => \u0|u0|u1|Add0~8_combout\,
	cout => \u0|u0|u1|Add0~9\);

-- Location: LCCOMB_X30_Y23_N18
\u0|u0|u1|Add0~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|Add0~10_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u0|u0|u1|Add0~9\)) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\u0|u0|u1|Add0~9\) # 
-- (GND)))
-- \u0|u0|u1|Add0~11\ = CARRY((!\u0|u0|u1|Add0~9\) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u0|u0|u1|Add0~9\,
	combout => \u0|u0|u1|Add0~10_combout\,
	cout => \u0|u0|u1|Add0~11\);

-- Location: FF_X29_Y23_N15
\u0|u0|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|u1|sum[7]~27_combout\,
	asdata => \u0|u0|u1|Add0~10_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|u1|sum\(7));

-- Location: LCCOMB_X20_Y16_N16
\u10|u0|Mult0|mult_core|romout[3][8]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[3][8]~11_combout\ = \r0|Q\(13) $ (((\r0|Q\(12) & !\r0|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(13),
	datac => \r0|Q\(12),
	datad => \r0|Q\(14),
	combout => \u10|u0|Mult0|mult_core|romout[3][8]~11_combout\);

-- Location: LCCOMB_X29_Y25_N16
\u1|u0|u1|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add2~14_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u0|u1|Add2~13\)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u1|u0|u1|Add2~13\ & 
-- VCC))
-- \u1|u0|u1|Add2~15\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u1|u0|u1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add2~13\,
	combout => \u1|u0|u1|Add2~14_combout\,
	cout => \u1|u0|u1|Add2~15\);

-- Location: LCCOMB_X29_Y25_N18
\u1|u0|u1|Add2~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add2~16_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u1|u0|u1|Add2~15\ & VCC)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (\u1|u0|u1|Add2~15\ $ (GND)))
-- \u1|u0|u1|Add2~17\ = CARRY((!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u1|u0|u1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add2~15\,
	combout => \u1|u0|u1|Add2~16_combout\,
	cout => \u1|u0|u1|Add2~17\);

-- Location: LCCOMB_X29_Y25_N20
\u1|u0|u1|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add2~18_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((\u1|u0|u1|Add2~17\) # (GND))) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (!\u1|u0|u1|Add2~17\))
-- \u1|u0|u1|Add2~19\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u1|u0|u1|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add2~17\,
	combout => \u1|u0|u1|Add2~18_combout\,
	cout => \u1|u0|u1|Add2~19\);

-- Location: LCCOMB_X30_Y25_N12
\u1|u0|u1|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add1~12_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u1|u0|u1|Add1~11\ $ (GND))) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\u1|u0|u1|Add1~11\ & VCC))
-- \u1|u0|u1|Add1~13\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u1|u0|u1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add1~11\,
	combout => \u1|u0|u1|Add1~12_combout\,
	cout => \u1|u0|u1|Add1~13\);

-- Location: LCCOMB_X30_Y25_N14
\u1|u0|u1|Add1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add1~14_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u1|u0|u1|Add1~13\ & VCC)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\u1|u0|u1|Add1~13\))
-- \u1|u0|u1|Add1~15\ = CARRY((!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u1|u0|u1|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add1~13\,
	combout => \u1|u0|u1|Add1~14_combout\,
	cout => \u1|u0|u1|Add1~15\);

-- Location: LCCOMB_X30_Y25_N16
\u1|u0|u1|Add1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add1~16_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # (!\u1|u0|u1|Add1~15\))) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u1|u0|u1|Add1~15\ $ (GND)))
-- \u1|u0|u1|Add1~17\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u1|u0|u1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add1~15\,
	combout => \u1|u0|u1|Add1~16_combout\,
	cout => \u1|u0|u1|Add1~17\);

-- Location: LCCOMB_X28_Y25_N8
\u1|u0|u1|sum[9]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sum[9]~8_combout\ = (\u1|u0|u1|LessThan0~2_combout\ & ((\u1|u0|u1|Add1~16_combout\))) # (!\u1|u0|u1|LessThan0~2_combout\ & (\u1|u0|u1|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u1|Add2~18_combout\,
	datab => \u1|u0|u1|LessThan0~2_combout\,
	datad => \u1|u0|u1|Add1~16_combout\,
	combout => \u1|u0|u1|sum[9]~8_combout\);

-- Location: LCCOMB_X27_Y25_N12
\u1|u0|u1|Add0~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add0~12_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((GND) # (!\u1|u0|u1|Add0~11\))) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u1|u0|u1|Add0~11\ $ (GND)))
-- \u1|u0|u1|Add0~13\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u1|u0|u1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add0~11\,
	combout => \u1|u0|u1|Add0~12_combout\,
	cout => \u1|u0|u1|Add0~13\);

-- Location: LCCOMB_X27_Y25_N14
\u1|u0|u1|Add0~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add0~14_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u1|u0|u1|Add0~13\)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\u1|u0|u1|Add0~13\) 
-- # (GND)))
-- \u1|u0|u1|Add0~15\ = CARRY((!\u1|u0|u1|Add0~13\) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add0~13\,
	combout => \u1|u0|u1|Add0~14_combout\,
	cout => \u1|u0|u1|Add0~15\);

-- Location: LCCOMB_X27_Y25_N16
\u1|u0|u1|Add0~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add0~16_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u1|u0|u1|Add0~15\ $ (GND))) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (!\u1|u0|u1|Add0~15\ & VCC))
-- \u1|u0|u1|Add0~17\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u1|u0|u1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add0~15\,
	combout => \u1|u0|u1|Add0~16_combout\,
	cout => \u1|u0|u1|Add0~17\);

-- Location: FF_X28_Y25_N9
\u1|u0|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u0|u1|sum[9]~8_combout\,
	asdata => \u1|u0|u1|Add0~16_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	ena => \u1|u0|u1|sum[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u0|u1|sum\(9));

-- Location: LCCOMB_X19_Y17_N24
\u3|u1|u0|Mult0|mult_core|romout[3][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[3][11]~combout\ = (\r0|Q\(13) & (!\r0|Q\(14) & !\r0|Q\(12))) # (!\r0|Q\(13) & (\r0|Q\(14) & \r0|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(14),
	datad => \r0|Q\(12),
	combout => \u3|u1|u0|Mult0|mult_core|romout[3][11]~combout\);

-- Location: LCCOMB_X20_Y16_N8
\u3|u1|u0|Mult0|mult_core|romout[2][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[2][15]~combout\ = (\r0|Q\(10) & (\r0|Q\(9) & !\r0|Q\(11))) # (!\r0|Q\(10) & ((\r0|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datac => \r0|Q\(10),
	datad => \r0|Q\(11),
	combout => \u3|u1|u0|Mult0|mult_core|romout[2][15]~combout\);

-- Location: LCCOMB_X23_Y16_N4
\u3|u1|u0|Mult0|mult_core|romout[2][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[2][14]~combout\ = (\r0|Q\(9) & ((\r0|Q\(8) & ((\r0|Q\(11)) # (!\r0|Q\(10)))) # (!\r0|Q\(8) & (!\r0|Q\(10) & \r0|Q\(11))))) # (!\r0|Q\(9) & ((\r0|Q\(10) & ((!\r0|Q\(11)))) # (!\r0|Q\(10) & (\r0|Q\(8) & \r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(8),
	datac => \r0|Q\(10),
	datad => \r0|Q\(11),
	combout => \u3|u1|u0|Mult0|mult_core|romout[2][14]~combout\);

-- Location: LCCOMB_X20_Y16_N14
\u3|u1|u0|Mult0|mult_core|romout[3][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[3][7]~combout\ = (\r0|Q\(13) & (\r0|Q\(12) & \r0|Q\(14))) # (!\r0|Q\(13) & ((\r0|Q\(12)) # (\r0|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(13),
	datac => \r0|Q\(12),
	datad => \r0|Q\(14),
	combout => \u3|u1|u0|Mult0|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X19_Y17_N14
\u3|u1|u0|Mult0|mult_core|romout[3][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[3][9]~combout\ = (\r0|Q\(13) & ((\r0|Q\(14)) # (!\r0|Q\(12)))) # (!\r0|Q\(13) & (\r0|Q\(14) & !\r0|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(14),
	datad => \r0|Q\(12),
	combout => \u3|u1|u0|Mult0|mult_core|romout[3][9]~combout\);

-- Location: LCCOMB_X20_Y16_N12
\u3|u1|u0|Mult0|mult_core|romout[2][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[2][13]~combout\ = (\r0|Q\(9) & ((\r0|Q\(8) & (!\r0|Q\(10) & \r0|Q\(11))) # (!\r0|Q\(8) & (\r0|Q\(10) $ (!\r0|Q\(11)))))) # (!\r0|Q\(9) & ((\r0|Q\(8) & (\r0|Q\(10) & !\r0|Q\(11))) # (!\r0|Q\(8) & (!\r0|Q\(10) & 
-- \r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(8),
	datac => \r0|Q\(10),
	datad => \r0|Q\(11),
	combout => \u3|u1|u0|Mult0|mult_core|romout[2][13]~combout\);

-- Location: LCCOMB_X19_Y17_N16
\u3|u1|u0|Mult0|mult_core|romout[3][8]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[3][8]~1_combout\ = (\r0|Q\(13) & ((\r0|Q\(12)) # (!\r0|Q\(14)))) # (!\r0|Q\(13) & (!\r0|Q\(14) & \r0|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(14),
	datad => \r0|Q\(12),
	combout => \u3|u1|u0|Mult0|mult_core|romout[3][8]~1_combout\);

-- Location: LCCOMB_X20_Y17_N26
\u3|u1|u0|Mult0|mult_core|romout[2][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[2][12]~combout\ = (\r0|Q\(10) & ((\r0|Q\(8) & (\r0|Q\(11) $ (\r0|Q\(9)))) # (!\r0|Q\(8) & (!\r0|Q\(11) & !\r0|Q\(9))))) # (!\r0|Q\(10) & ((\r0|Q\(8) & (!\r0|Q\(11) & !\r0|Q\(9))) # (!\r0|Q\(8) & (\r0|Q\(11) & \r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u3|u1|u0|Mult0|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X20_Y16_N6
\u3|u1|u0|Mult0|mult_core|romout[2][11]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[2][11]~2_combout\ = (\r0|Q\(9) & ((\r0|Q\(8) & (!\r0|Q\(10) & \r0|Q\(11))) # (!\r0|Q\(8) & ((\r0|Q\(11)) # (!\r0|Q\(10)))))) # (!\r0|Q\(9) & ((\r0|Q\(8) & (\r0|Q\(10))) # (!\r0|Q\(8) & (!\r0|Q\(10) & \r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(8),
	datac => \r0|Q\(10),
	datad => \r0|Q\(11),
	combout => \u3|u1|u0|Mult0|mult_core|romout[2][11]~2_combout\);

-- Location: LCCOMB_X21_Y16_N30
\u11|u0|Mult0|mult_core|romout[3][7]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[3][7]~11_combout\ = (\r0|Q\(14) & (\r0|Q\(13) $ (\r0|Q\(12)))) # (!\r0|Q\(14) & ((\r0|Q\(12)) # (!\r0|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(14),
	datac => \r0|Q\(13),
	datad => \r0|Q\(12),
	combout => \u11|u0|Mult0|mult_core|romout[3][7]~11_combout\);

-- Location: LCCOMB_X19_Y16_N28
\u3|u1|u0|Mult0|mult_core|romout[2][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[2][10]~combout\ = (\r0|Q\(8) & ((\r0|Q\(9) & ((\r0|Q\(10)) # (\r0|Q\(11)))) # (!\r0|Q\(9) & ((!\r0|Q\(11)))))) # (!\r0|Q\(8) & ((\r0|Q\(10) & ((\r0|Q\(11)) # (!\r0|Q\(9)))) # (!\r0|Q\(10) & (!\r0|Q\(9) & \r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \r0|Q\(10),
	datac => \r0|Q\(9),
	datad => \r0|Q\(11),
	combout => \u3|u1|u0|Mult0|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X20_Y19_N10
\u3|u1|u0|Mult0|mult_core|romout[2][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[2][9]~combout\ = (\r0|Q\(11) & (\r0|Q\(8) $ (((\r0|Q\(9) & \r0|Q\(10)))))) # (!\r0|Q\(11) & ((\r0|Q\(9) & ((\r0|Q\(10)) # (!\r0|Q\(8)))) # (!\r0|Q\(9) & (\r0|Q\(10) & !\r0|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(10),
	datac => \r0|Q\(11),
	datad => \r0|Q\(8),
	combout => \u3|u1|u0|Mult0|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X20_Y16_N30
\u3|u1|u0|Mult0|mult_core|romout[2][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[2][8]~combout\ = (\r0|Q\(9) & ((\r0|Q\(8) & ((\r0|Q\(10)) # (!\r0|Q\(11)))) # (!\r0|Q\(8) & ((\r0|Q\(11)) # (!\r0|Q\(10)))))) # (!\r0|Q\(9) & (!\r0|Q\(10) & ((\r0|Q\(8)) # (\r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(8),
	datac => \r0|Q\(10),
	datad => \r0|Q\(11),
	combout => \u3|u1|u0|Mult0|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X20_Y16_N24
\u3|u1|u0|Mult0|mult_core|romout[3][4]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[3][4]~combout\ = \r0|Q\(12) $ (\r0|Q\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r0|Q\(12),
	datad => \r0|Q\(14),
	combout => \u3|u1|u0|Mult0|mult_core|romout[3][4]~combout\);

-- Location: LCCOMB_X19_Y16_N30
\u3|u1|u0|Mult0|mult_core|romout[2][10]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[2][10]~3_combout\ = (\r0|Q\(9) & ((\r0|Q\(8) & (!\r0|Q\(10) & !\r0|Q\(11))) # (!\r0|Q\(8) & ((!\r0|Q\(11)) # (!\r0|Q\(10)))))) # (!\r0|Q\(9) & (\r0|Q\(11) $ (((!\r0|Q\(8) & !\r0|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \r0|Q\(10),
	datac => \r0|Q\(9),
	datad => \r0|Q\(11),
	combout => \u3|u1|u0|Mult0|mult_core|romout[2][10]~3_combout\);

-- Location: LCCOMB_X19_Y16_N0
\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u10|u0|Mult0|mult_core|romout[2][9]~combout\ & (\r0|Q\(12) $ (VCC))) # (!\u10|u0|Mult0|mult_core|romout[2][9]~combout\ & (\r0|Q\(12) & VCC))
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u10|u0|Mult0|mult_core|romout[2][9]~combout\ & \r0|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[2][9]~combout\,
	datab => \r0|Q\(12),
	datad => VCC,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X19_Y16_N2
\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u3|u1|u0|Mult0|mult_core|romout[2][10]~3_combout\ & ((\r0|Q\(13) & (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\r0|Q\(13) & 
-- ((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND))))) # (!\u3|u1|u0|Mult0|mult_core|romout[2][10]~3_combout\ & ((\r0|Q\(13) & (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\r0|Q\(13) & 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\))))
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[2][10]~3_combout\ & ((!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\r0|Q\(13)))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[2][10]~3_combout\ & (!\r0|Q\(13) & !\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[2][10]~3_combout\,
	datab => \r0|Q\(13),
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X19_Y16_N4
\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u3|u1|u0|Mult0|mult_core|romout[2][8]~combout\ $ (\u3|u1|u0|Mult0|mult_core|romout[3][4]~combout\ $ (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # 
-- (GND)
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[2][8]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[3][4]~combout\) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[2][8]~combout\ & (\u3|u1|u0|Mult0|mult_core|romout[3][4]~combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[2][8]~combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[3][4]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X19_Y16_N6
\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u3|u1|u0|Mult0|mult_core|romout[2][9]~combout\ & ((\u10|u0|Mult0|mult_core|romout[3][8]~11_combout\ & (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u10|u0|Mult0|mult_core|romout[3][8]~11_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u3|u1|u0|Mult0|mult_core|romout[2][9]~combout\ & ((\u10|u0|Mult0|mult_core|romout[3][8]~11_combout\ & 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u10|u0|Mult0|mult_core|romout[3][8]~11_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[2][9]~combout\ & (!\u10|u0|Mult0|mult_core|romout[3][8]~11_combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[2][9]~combout\ & ((!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u10|u0|Mult0|mult_core|romout[3][8]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[2][9]~combout\,
	datab => \u10|u0|Mult0|mult_core|romout[3][8]~11_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X19_Y16_N8
\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u11|u0|Mult0|mult_core|romout[3][7]~11_combout\ $ (\u3|u1|u0|Mult0|mult_core|romout[2][10]~combout\ $ (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # 
-- (GND)
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][7]~11_combout\ & (\u3|u1|u0|Mult0|mult_core|romout[2][10]~combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][7]~11_combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[2][10]~combout\) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][7]~11_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[2][10]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X19_Y16_N10
\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u3|u1|u0|Mult0|mult_core|romout[2][11]~2_combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[3][7]~combout\ & (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) 
-- # (!\u3|u1|u0|Mult0|mult_core|romout[3][7]~combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u3|u1|u0|Mult0|mult_core|romout[2][11]~2_combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[3][7]~combout\ & 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u3|u1|u0|Mult0|mult_core|romout[3][7]~combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[2][11]~2_combout\ & (!\u3|u1|u0|Mult0|mult_core|romout[3][7]~combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[2][11]~2_combout\ & ((!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u3|u1|u0|Mult0|mult_core|romout[3][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[2][11]~2_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X19_Y16_N12
\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u3|u1|u0|Mult0|mult_core|romout[3][8]~1_combout\ $ (\u3|u1|u0|Mult0|mult_core|romout[2][12]~combout\ $ (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # 
-- (GND)
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[3][8]~1_combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[2][12]~combout\) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[3][8]~1_combout\ & (\u3|u1|u0|Mult0|mult_core|romout[2][12]~combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[3][8]~1_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[2][12]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X19_Y16_N14
\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u3|u1|u0|Mult0|mult_core|romout[3][9]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[2][13]~combout\ & (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) 
-- # (!\u3|u1|u0|Mult0|mult_core|romout[2][13]~combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u3|u1|u0|Mult0|mult_core|romout[3][9]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[2][13]~combout\ & 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u3|u1|u0|Mult0|mult_core|romout[2][13]~combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[3][9]~combout\ & (!\u3|u1|u0|Mult0|mult_core|romout[2][13]~combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[3][9]~combout\ & ((!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u3|u1|u0|Mult0|mult_core|romout[2][13]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[3][9]~combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[2][13]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X19_Y16_N16
\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u3|u1|u0|Mult0|mult_core|romout[2][14]~combout\ $ (\u3|u1|u0|Mult0|mult_core|romout[3][7]~combout\ $ (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # 
-- (GND)
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[2][14]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[3][7]~combout\) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[2][14]~combout\ & (\u3|u1|u0|Mult0|mult_core|romout[3][7]~combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[2][14]~combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X19_Y16_N18
\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u3|u1|u0|Mult0|mult_core|romout[3][11]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[2][15]~combout\ & (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) 
-- # (!\u3|u1|u0|Mult0|mult_core|romout[2][15]~combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u3|u1|u0|Mult0|mult_core|romout[3][11]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[2][15]~combout\ & 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u3|u1|u0|Mult0|mult_core|romout[2][15]~combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[3][11]~combout\ & (!\u3|u1|u0|Mult0|mult_core|romout[2][15]~combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[3][11]~combout\ & ((!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u3|u1|u0|Mult0|mult_core|romout[2][15]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[3][11]~combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[2][15]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X18_Y19_N24
\u11|u0|Mult0|mult_core|_~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|_~7_combout\ = (\r0|Q\(6) & \r0|Q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r0|Q\(6),
	datad => \r0|Q\(7),
	combout => \u11|u0|Mult0|mult_core|_~7_combout\);

-- Location: LCCOMB_X17_Y16_N28
\u3|u1|u0|Mult0|mult_core|romout[1][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[1][15]~combout\ = (\r0|Q\(6) & (!\r0|Q\(7) & \r0|Q\(5))) # (!\r0|Q\(6) & (\r0|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(7),
	datac => \r0|Q\(5),
	combout => \u3|u1|u0|Mult0|mult_core|romout[1][15]~combout\);

-- Location: LCCOMB_X18_Y19_N10
\u3|u1|u0|Mult0|mult_core|romout[1][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[1][14]~combout\ = (\r0|Q\(7) & ((\r0|Q\(4) & ((\r0|Q\(5)) # (!\r0|Q\(6)))) # (!\r0|Q\(4) & (!\r0|Q\(6) & \r0|Q\(5))))) # (!\r0|Q\(7) & ((\r0|Q\(6) & ((!\r0|Q\(5)))) # (!\r0|Q\(6) & (\r0|Q\(4) & \r0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(4),
	datab => \r0|Q\(7),
	datac => \r0|Q\(6),
	datad => \r0|Q\(5),
	combout => \u3|u1|u0|Mult0|mult_core|romout[1][14]~combout\);

-- Location: LCCOMB_X16_Y18_N14
\u3|u1|u0|Mult0|mult_core|romout[1][13]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[1][13]~4_combout\ = (\r0|Q\(6) & ((\r0|Q\(5) & (!\r0|Q\(4) & \r0|Q\(7))) # (!\r0|Q\(5) & (\r0|Q\(4) & !\r0|Q\(7))))) # (!\r0|Q\(6) & ((\r0|Q\(5) & (\r0|Q\(4) $ (!\r0|Q\(7)))) # (!\r0|Q\(5) & (!\r0|Q\(4) & \r0|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(5),
	datac => \r0|Q\(4),
	datad => \r0|Q\(7),
	combout => \u3|u1|u0|Mult0|mult_core|romout[1][13]~4_combout\);

-- Location: LCCOMB_X16_Y18_N0
\u3|u1|u0|Mult0|mult_core|romout[1][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[1][12]~combout\ = (\r0|Q\(6) & ((\r0|Q\(5) & (\r0|Q\(4) & !\r0|Q\(7))) # (!\r0|Q\(5) & (\r0|Q\(4) $ (!\r0|Q\(7)))))) # (!\r0|Q\(6) & ((\r0|Q\(5) & (!\r0|Q\(4) & \r0|Q\(7))) # (!\r0|Q\(5) & (\r0|Q\(4) & !\r0|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(5),
	datac => \r0|Q\(4),
	datad => \r0|Q\(7),
	combout => \u3|u1|u0|Mult0|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X19_Y17_N18
\u10|u0|Mult0|mult_core|romout[3][12]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[3][12]~6_combout\ = \r0|Q\(13) $ (((\r0|Q\(14) & \r0|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(14),
	datad => \r0|Q\(12),
	combout => \u10|u0|Mult0|mult_core|romout[3][12]~6_combout\);

-- Location: LCCOMB_X21_Y17_N30
\u1|u1|u0|Mult0|mult_core|romout[2][15]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|romout[2][15]~0_combout\ = ((!\r0|Q\(9)) # (!\r0|Q\(11))) # (!\r0|Q\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(10),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u1|u1|u0|Mult0|mult_core|romout[2][15]~0_combout\);

-- Location: LCCOMB_X21_Y16_N0
\u10|u0|Mult0|mult_core|romout[3][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[3][7]~combout\ = (\r0|Q\(14) & (\r0|Q\(13) & !\r0|Q\(12))) # (!\r0|Q\(14) & ((\r0|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(14),
	datac => \r0|Q\(13),
	datad => \r0|Q\(12),
	combout => \u10|u0|Mult0|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X20_Y16_N0
\u10|u0|Mult0|mult_core|romout[2][14]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[2][14]~3_combout\ = (\r0|Q\(9) & ((\r0|Q\(10) & (\r0|Q\(8) & !\r0|Q\(11))) # (!\r0|Q\(10) & ((\r0|Q\(11)))))) # (!\r0|Q\(9) & (((\r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(8),
	datac => \r0|Q\(10),
	datad => \r0|Q\(11),
	combout => \u10|u0|Mult0|mult_core|romout[2][14]~3_combout\);

-- Location: LCCOMB_X19_Y17_N30
\u11|u0|Mult0|mult_core|romout[3][12]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[3][12]~12_combout\ = (\r0|Q\(13) & ((\r0|Q\(14)) # (!\r0|Q\(12)))) # (!\r0|Q\(13) & ((\r0|Q\(12)) # (!\r0|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(14),
	datad => \r0|Q\(12),
	combout => \u11|u0|Mult0|mult_core|romout[3][12]~12_combout\);

-- Location: LCCOMB_X21_Y18_N0
\u10|u0|Mult0|mult_core|romout[2][13]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[2][13]~4_combout\ = (\r0|Q\(10) & (((!\r0|Q\(8) & !\r0|Q\(11))) # (!\r0|Q\(9)))) # (!\r0|Q\(10) & (\r0|Q\(9) & ((\r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(9),
	datac => \r0|Q\(8),
	datad => \r0|Q\(11),
	combout => \u10|u0|Mult0|mult_core|romout[2][13]~4_combout\);

-- Location: LCCOMB_X21_Y18_N4
\u10|u0|Mult0|mult_core|romout[2][11]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[2][11]~10_combout\ = (\r0|Q\(10) & ((\r0|Q\(9) & ((\r0|Q\(8)) # (\r0|Q\(11)))) # (!\r0|Q\(9) & ((!\r0|Q\(11)) # (!\r0|Q\(8)))))) # (!\r0|Q\(10) & (\r0|Q\(8) $ (((\r0|Q\(9)) # (!\r0|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(9),
	datac => \r0|Q\(8),
	datad => \r0|Q\(11),
	combout => \u10|u0|Mult0|mult_core|romout[2][11]~10_combout\);

-- Location: LCCOMB_X21_Y17_N0
\u10|u0|Mult0|mult_core|romout[2][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[2][10]~combout\ = (\r0|Q\(9) & ((\r0|Q\(10) & (\r0|Q\(11) & !\r0|Q\(8))) # (!\r0|Q\(10) & (!\r0|Q\(11) & \r0|Q\(8))))) # (!\r0|Q\(9) & (\r0|Q\(11) $ (((\r0|Q\(10) & !\r0|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(10),
	datac => \r0|Q\(11),
	datad => \r0|Q\(8),
	combout => \u10|u0|Mult0|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X18_Y15_N10
\u3|u1|u0|Mult0|mult_core|romout[2][4]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[2][4]~7_combout\ = \r0|Q\(10) $ (\r0|Q\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r0|Q\(10),
	datad => \r0|Q\(8),
	combout => \u3|u1|u0|Mult0|mult_core|romout[2][4]~7_combout\);

-- Location: LCCOMB_X21_Y16_N2
\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\r0|Q\(8) & (\r0|Q\(13) $ (VCC))) # (!\r0|Q\(8) & (\r0|Q\(13) & VCC))
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\r0|Q\(8) & \r0|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \r0|Q\(13),
	datad => VCC,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X21_Y16_N4
\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\r0|Q\(9) & ((\r0|Q\(14) & (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\r0|Q\(14) & 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\r0|Q\(9) & ((\r0|Q\(14) & (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\r0|Q\(14) & ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) 
-- # (GND)))))
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\r0|Q\(9) & (!\r0|Q\(14) & !\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\r0|Q\(9) & ((!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # 
-- (!\r0|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(14),
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X21_Y16_N6
\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = (\u3|u1|u0|Mult0|mult_core|romout[2][4]~7_combout\ & (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ $ (GND))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[2][4]~7_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ & VCC))
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[2][4]~7_combout\ & !\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[2][4]~7_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X21_Y16_N8
\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u3|u1|u0|Mult0|mult_core|romout[2][5]~combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u3|u1|u0|Mult0|mult_core|romout[2][5]~combout\ & 
-- ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u3|u1|u0|Mult0|mult_core|romout[2][5]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[2][5]~combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X21_Y16_N10
\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u10|u0|Mult0|mult_core|romout[2][9]~combout\ $ (\r0|Q\(12) $ (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u10|u0|Mult0|mult_core|romout[2][9]~combout\ & ((\r0|Q\(12)) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u10|u0|Mult0|mult_core|romout[2][9]~combout\ & (\r0|Q\(12) & !\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[2][9]~combout\,
	datab => \r0|Q\(12),
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X21_Y16_N12
\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u10|u0|Mult0|mult_core|romout[2][10]~combout\ & ((\r0|Q\(13) & (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # (!\r0|Q\(13) & 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u10|u0|Mult0|mult_core|romout[2][10]~combout\ & ((\r0|Q\(13) & (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\r0|Q\(13) & 
-- ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u10|u0|Mult0|mult_core|romout[2][10]~combout\ & (!\r0|Q\(13) & !\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[2][10]~combout\ & ((!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\r0|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[2][10]~combout\,
	datab => \r0|Q\(13),
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X21_Y16_N14
\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u3|u1|u0|Mult0|mult_core|romout[3][4]~combout\ $ (\u10|u0|Mult0|mult_core|romout[2][11]~10_combout\ $ (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # 
-- (GND)
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[3][4]~combout\ & ((!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\) # (!\u10|u0|Mult0|mult_core|romout[2][11]~10_combout\))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[3][4]~combout\ & (!\u10|u0|Mult0|mult_core|romout[2][11]~10_combout\ & !\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[3][4]~combout\,
	datab => \u10|u0|Mult0|mult_core|romout[2][11]~10_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X21_Y16_N16
\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u10|u0|Mult0|mult_core|romout[3][8]~11_combout\ & ((\u10|u0|Mult0|mult_core|romout[2][12]~combout\ & (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u10|u0|Mult0|mult_core|romout[2][12]~combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u10|u0|Mult0|mult_core|romout[3][8]~11_combout\ & ((\u10|u0|Mult0|mult_core|romout[2][12]~combout\ & 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u10|u0|Mult0|mult_core|romout[2][12]~combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u10|u0|Mult0|mult_core|romout[3][8]~11_combout\ & (!\u10|u0|Mult0|mult_core|romout[2][12]~combout\ & !\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[3][8]~11_combout\ & ((!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u10|u0|Mult0|mult_core|romout[2][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[3][8]~11_combout\,
	datab => \u10|u0|Mult0|mult_core|romout[2][12]~combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X21_Y16_N18
\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u11|u0|Mult0|mult_core|romout[3][7]~11_combout\ $ (\u10|u0|Mult0|mult_core|romout[2][13]~4_combout\ $ (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # 
-- (GND)
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][7]~11_combout\ & (\u10|u0|Mult0|mult_core|romout[2][13]~4_combout\ & !\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][7]~11_combout\ & ((\u10|u0|Mult0|mult_core|romout[2][13]~4_combout\) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][7]~11_combout\,
	datab => \u10|u0|Mult0|mult_core|romout[2][13]~4_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X21_Y16_N20
\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u10|u0|Mult0|mult_core|romout[2][14]~3_combout\ & ((\u11|u0|Mult0|mult_core|romout[3][12]~12_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][12]~12_combout\ & (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)))) # (!\u10|u0|Mult0|mult_core|romout[2][14]~3_combout\ & ((\u11|u0|Mult0|mult_core|romout[3][12]~12_combout\ & 
-- ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND))) # (!\u11|u0|Mult0|mult_core|romout[3][12]~12_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\))))
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u10|u0|Mult0|mult_core|romout[2][14]~3_combout\ & (\u11|u0|Mult0|mult_core|romout[3][12]~12_combout\ & !\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[2][14]~3_combout\ & ((\u11|u0|Mult0|mult_core|romout[3][12]~12_combout\) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[2][14]~3_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[3][12]~12_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X21_Y16_N22
\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u1|u1|u0|Mult0|mult_core|romout[2][15]~0_combout\ $ (\u10|u0|Mult0|mult_core|romout[3][7]~combout\ $ (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # 
-- (GND)
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u1|u1|u0|Mult0|mult_core|romout[2][15]~0_combout\ & (\u10|u0|Mult0|mult_core|romout[3][7]~combout\ & !\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)) # 
-- (!\u1|u1|u0|Mult0|mult_core|romout[2][15]~0_combout\ & ((\u10|u0|Mult0|mult_core|romout[3][7]~combout\) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|romout[2][15]~0_combout\,
	datab => \u10|u0|Mult0|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X21_Y16_N24
\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u10|u0|Mult0|mult_core|romout[3][12]~6_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u10|u0|Mult0|mult_core|romout[3][12]~6_combout\ & 
-- ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u10|u0|Mult0|mult_core|romout[3][12]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|romout[3][12]~6_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X17_Y16_N16
\u11|u0|Mult0|mult_core|_~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|_~3_combout\ = (\r0|Q\(5) & (\r0|Q\(7) & (\r0|Q\(4) & \r0|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(6),
	combout => \u11|u0|Mult0|mult_core|_~3_combout\);

-- Location: LCCOMB_X18_Y19_N12
\u11|u0|Mult0|mult_core|_~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|_~2_combout\ = (!\r0|Q\(4) & (\r0|Q\(5) & (\r0|Q\(6) & \r0|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(4),
	datab => \r0|Q\(5),
	datac => \r0|Q\(6),
	datad => \r0|Q\(7),
	combout => \u11|u0|Mult0|mult_core|_~2_combout\);

-- Location: LCCOMB_X18_Y16_N26
\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u10|u0|Mult0|mult_core|romout[1][13]~1_combout\ & (\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u10|u0|Mult0|mult_core|romout[1][13]~1_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u10|u0|Mult0|mult_core|romout[1][13]~1_combout\ & !\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|romout[1][13]~1_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X18_Y16_N28
\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u10|u0|Mult0|mult_core|romout[1][14]~0_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u10|u0|Mult0|mult_core|romout[1][14]~0_combout\ & 
-- ((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u10|u0|Mult0|mult_core|romout[1][14]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|romout[1][14]~0_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X18_Y16_N30
\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (((!\u11|u0|Mult0|mult_core|_~3_combout\ & !\u11|u0|Mult0|mult_core|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|_~3_combout\,
	datab => \u11|u0|Mult0|mult_core|_~2_combout\,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X18_Y17_N8
\u10|u0|Mult0|mult_core|romout[1][11]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[1][11]~7_combout\ = (\r0|Q\(6) & ((\r0|Q\(5) & ((\r0|Q\(7)) # (\r0|Q\(4)))) # (!\r0|Q\(5) & ((!\r0|Q\(4)) # (!\r0|Q\(7)))))) # (!\r0|Q\(6) & (\r0|Q\(4) $ (((\r0|Q\(5)) # (!\r0|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(6),
	datac => \r0|Q\(7),
	datad => \r0|Q\(4),
	combout => \u10|u0|Mult0|mult_core|romout[1][11]~7_combout\);

-- Location: LCCOMB_X37_Y17_N6
\cth_in[0]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \cth_in[0]~1_combout\ = (\current_state.state_gate~q\ & \m0|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \current_state.state_gate~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout\,
	combout => \cth_in[0]~1_combout\);

-- Location: FF_X37_Y17_N7
\r4|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cth_in[0]~1_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \f4|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r4|Q\(0));

-- Location: LCCOMB_X37_Y17_N16
\cth_in[1]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \cth_in[1]~2_combout\ = (\current_state.state_gate~q\ & \m0|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datac => \m0|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout\,
	combout => \cth_in[1]~2_combout\);

-- Location: FF_X37_Y17_N17
\r4|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cth_in[1]~2_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \f4|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r4|Q\(1));

-- Location: LCCOMB_X37_Y17_N26
\cth_in[2]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \cth_in[2]~3_combout\ = (\current_state.state_gate~q\ & \m0|altsyncram_component|auto_generated|mux2|result_node[2]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \current_state.state_gate~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[2]~25_combout\,
	combout => \cth_in[2]~3_combout\);

-- Location: FF_X37_Y17_N27
\r4|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cth_in[2]~3_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \f4|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r4|Q\(2));

-- Location: LCCOMB_X37_Y17_N4
\cth_in[3]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \cth_in[3]~4_combout\ = (\m0|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout\ & \current_state.state_gate~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \m0|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout\,
	datac => \current_state.state_gate~q\,
	combout => \cth_in[3]~4_combout\);

-- Location: FF_X37_Y17_N5
\r4|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cth_in[3]~4_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \f4|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r4|Q\(3));

-- Location: LCCOMB_X37_Y17_N10
\cth_in[4]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \cth_in[4]~5_combout\ = (\m0|altsyncram_component|auto_generated|mux2|result_node[4]~21_combout\ & \current_state.state_gate~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \m0|altsyncram_component|auto_generated|mux2|result_node[4]~21_combout\,
	datac => \current_state.state_gate~q\,
	combout => \cth_in[4]~5_combout\);

-- Location: FF_X37_Y17_N11
\r4|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cth_in[4]~5_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \f4|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r4|Q\(4));

-- Location: LCCOMB_X37_Y17_N20
\cth_in[5]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \cth_in[5]~6_combout\ = (\current_state.state_gate~q\ & \m0|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datac => \m0|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\,
	combout => \cth_in[5]~6_combout\);

-- Location: FF_X37_Y17_N21
\r4|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cth_in[5]~6_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \f4|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r4|Q\(5));

-- Location: LCCOMB_X37_Y17_N2
\cth_in[6]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \cth_in[6]~7_combout\ = (\current_state.state_gate~q\ & \m0|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \current_state.state_gate~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\,
	combout => \cth_in[6]~7_combout\);

-- Location: FF_X37_Y17_N3
\r4|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cth_in[6]~7_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \f4|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r4|Q\(6));

-- Location: LCCOMB_X37_Y17_N12
\cth_in[7]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \cth_in[7]~8_combout\ = (\current_state.state_gate~q\ & \m0|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \current_state.state_gate~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\,
	combout => \cth_in[7]~8_combout\);

-- Location: FF_X37_Y17_N13
\r4|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cth_in[7]~8_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \f4|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r4|Q\(7));

-- Location: LCCOMB_X38_Y17_N14
\cth_in[8]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \cth_in[8]~9_combout\ = (\m0|altsyncram_component|auto_generated|mux2|result_node[8]~13_combout\ & \current_state.state_gate~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \m0|altsyncram_component|auto_generated|mux2|result_node[8]~13_combout\,
	datac => \current_state.state_gate~q\,
	combout => \cth_in[8]~9_combout\);

-- Location: FF_X38_Y17_N15
\r4|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cth_in[8]~9_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \f4|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r4|Q\(8));

-- Location: LCCOMB_X37_Y17_N14
\cth_in[9]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \cth_in[9]~10_combout\ = (\current_state.state_gate~q\ & \m0|altsyncram_component|auto_generated|mux2|result_node[9]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datac => \m0|altsyncram_component|auto_generated|mux2|result_node[9]~11_combout\,
	combout => \cth_in[9]~10_combout\);

-- Location: FF_X37_Y17_N15
\r4|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cth_in[9]~10_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \f4|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r4|Q\(9));

-- Location: LCCOMB_X34_Y17_N2
\cth_in[10]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \cth_in[10]~11_combout\ = (\m0|altsyncram_component|auto_generated|mux2|result_node[10]~9_combout\ & \current_state.state_gate~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|mux2|result_node[10]~9_combout\,
	datad => \current_state.state_gate~q\,
	combout => \cth_in[10]~11_combout\);

-- Location: FF_X34_Y17_N3
\r4|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cth_in[10]~11_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \f4|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r4|Q\(10));

-- Location: LCCOMB_X37_Y17_N24
\cth_in[11]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \cth_in[11]~12_combout\ = (\current_state.state_gate~q\ & \m0|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \current_state.state_gate~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\,
	combout => \cth_in[11]~12_combout\);

-- Location: FF_X37_Y17_N25
\r4|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cth_in[11]~12_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \f4|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r4|Q\(11));

-- Location: LCCOMB_X37_Y17_N18
\cth_in[12]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \cth_in[12]~13_combout\ = (\current_state.state_gate~q\ & \m0|altsyncram_component|auto_generated|mux2|result_node[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \current_state.state_gate~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[12]~5_combout\,
	combout => \cth_in[12]~13_combout\);

-- Location: FF_X37_Y17_N19
\r4|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cth_in[12]~13_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \f4|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r4|Q\(12));

-- Location: LCCOMB_X37_Y17_N28
\cth_in[13]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \cth_in[13]~14_combout\ = (\current_state.state_gate~q\ & \m0|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \current_state.state_gate~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout\,
	combout => \cth_in[13]~14_combout\);

-- Location: FF_X37_Y17_N29
\r4|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cth_in[13]~14_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \f4|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r4|Q\(13));

-- Location: LCCOMB_X37_Y17_N22
\cth_in[14]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \cth_in[14]~15_combout\ = (\current_state.state_gate~q\ & \m0|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \current_state.state_gate~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\,
	combout => \cth_in[14]~15_combout\);

-- Location: FF_X37_Y17_N23
\r4|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cth_in[14]~15_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \f4|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r4|Q\(14));

-- Location: DSPMULT_X42_Y17_N0
\u6|Mult0|auto_generated|mac_mult1\ : cyclone10lp_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u6|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \u6|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X42_Y17_N2
\u6|Mult0|auto_generated|mac_out2\ : cyclone10lp_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	aclr => \ALT_INV_current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_icmul_s~q\,
	dataa => \u6|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u6|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X35_Y18_N24
\u4|u1|sum[12]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum[12]~3_combout\ = \r2|Q[13]~_Duplicate_1_q\ $ (VCC)
-- \u4|u1|sum[12]~4\ = CARRY(\r2|Q[13]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[13]~_Duplicate_1_q\,
	datad => VCC,
	combout => \u4|u1|sum[12]~3_combout\,
	cout => \u4|u1|sum[12]~4\);

-- Location: LCCOMB_X35_Y18_N26
\u4|u1|sum[13]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum[13]~5_combout\ = (\r2|Q[14]~_Duplicate_1_q\ & (!\u4|u1|sum[12]~4\)) # (!\r2|Q[14]~_Duplicate_1_q\ & ((\u4|u1|sum[12]~4\) # (GND)))
-- \u4|u1|sum[13]~6\ = CARRY((!\u4|u1|sum[12]~4\) # (!\r2|Q[14]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r2|Q[14]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u4|u1|sum[12]~4\,
	combout => \u4|u1|sum[13]~5_combout\,
	cout => \u4|u1|sum[13]~6\);

-- Location: LCCOMB_X35_Y18_N28
\u4|u1|sum[14]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum[14]~7_combout\ = !\u4|u1|sum[13]~6\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u4|u1|sum[13]~6\,
	combout => \u4|u1|sum[14]~7_combout\);

-- Location: LCCOMB_X36_Y18_N10
\u4|u1|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|Add2~8_combout\ = (\r2|Q[5]~_Duplicate_1_q\ & (!\u4|u1|Add2~7\ & VCC)) # (!\r2|Q[5]~_Duplicate_1_q\ & (\u4|u1|Add2~7\ $ (GND)))
-- \u4|u1|Add2~9\ = CARRY((!\r2|Q[5]~_Duplicate_1_q\ & !\u4|u1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r2|Q[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u4|u1|Add2~7\,
	combout => \u4|u1|Add2~8_combout\,
	cout => \u4|u1|Add2~9\);

-- Location: LCCOMB_X37_Y18_N0
\u4|u1|sum~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum~21_combout\ = (\u4|u1|sum~13_combout\ & ((\r2|Q[5]~_Duplicate_1_q\))) # (!\u4|u1|sum~13_combout\ & (\u4|u1|Add2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u4|u1|Add2~8_combout\,
	datac => \u4|u1|sum~13_combout\,
	datad => \r2|Q[5]~_Duplicate_1_q\,
	combout => \u4|u1|sum~21_combout\);

-- Location: LCCOMB_X35_Y18_N16
\u4|u1|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sgn~0_combout\ = (\r2|Q\(15) & ((\r2|Q[14]~_Duplicate_1_q\) # ((\r2|Q[13]~_Duplicate_1_q\ & \u4|u1|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[13]~_Duplicate_1_q\,
	datab => \r2|Q[14]~_Duplicate_1_q\,
	datac => \u4|u1|LessThan0~3_combout\,
	datad => \r2|Q\(15),
	combout => \u4|u1|sgn~0_combout\);

-- Location: FF_X35_Y18_N17
\u4|u1|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u4|u1|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u4|u1|sgn~q\);

-- Location: LCCOMB_X38_Y18_N8
\fth_in[15]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_in[15]~0_combout\ = (\current_state.state_conv~q\ & \u4|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datad => \u4|u1|sgn~q\,
	combout => \fth_in[15]~0_combout\);

-- Location: LCCOMB_X19_Y17_N8
\u10|u0|Mult0|mult_core|romout[3][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[3][13]~combout\ = (\r0|Q\(14) & ((!\r0|Q\(12)) # (!\r0|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(14),
	datad => \r0|Q\(12),
	combout => \u10|u0|Mult0|mult_core|romout[3][13]~combout\);

-- Location: LCCOMB_X21_Y16_N26
\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = (\u10|u0|Mult0|mult_core|romout[3][13]~combout\ & (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (GND))) # (!\u10|u0|Mult0|mult_core|romout[3][13]~combout\ & 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ & VCC))
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u10|u0|Mult0|mult_core|romout[3][13]~combout\ & !\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|romout[3][13]~combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X21_Y16_N28
\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = \u11|u0|Mult0|mult_core|_~0_combout\ $ (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|_~0_combout\,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X23_Y15_N14
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (GND))) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X23_Y15_N16
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X23_Y15_N18
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ $ (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: LCCOMB_X23_Y15_N12
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X23_Y15_N10
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X23_Y15_N8
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X23_Y15_N4
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & 
-- (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & 
-- !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: DSPMULT_X13_Y18_N0
\u8|Mult0|auto_generated|mac_mult1\ : cyclone10lp_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \u8|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \u8|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u8|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X13_Y18_N2
\u8|Mult0|auto_generated|mac_out2\ : cyclone10lp_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	aclr => \ALT_INV_current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_osmul_s~q\,
	dataa => \u8|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \u8|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y18_N16
\r0|Q~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~7_combout\ = (!\current_state.state_idle~q\ & (\r8|Q\(2) & !\current_state.state_linear_f~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \r8|Q\(2),
	datad => \current_state.state_linear_f~q\,
	combout => \r0|Q~7_combout\);

-- Location: LCCOMB_X25_Y30_N22
\r0|Q[4]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q[4]~1_combout\ = (\current_state.state_linear_f~q\) # ((\current_state.state_hupd_s~q\) # (\current_state.state_idle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \current_state.state_linear_f~q\,
	datac => \current_state.state_hupd_s~q\,
	datad => \current_state.state_idle~q\,
	combout => \r0|Q[4]~1_combout\);

-- Location: FF_X17_Y18_N17
\r0|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~7_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r0|Q[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(2));

-- Location: LCCOMB_X16_Y16_N4
\u10|u0|Mult0|mult_core|romout[0][14]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[0][14]~2_combout\ = (\r0|Q\(3) & (((!\r0|Q\(2)) # (!\r0|Q\(1))))) # (!\r0|Q\(3) & (\r0|Q\(0) & (\r0|Q\(1) & \r0|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(0),
	datac => \r0|Q\(1),
	datad => \r0|Q\(2),
	combout => \u10|u0|Mult0|mult_core|romout[0][14]~2_combout\);

-- Location: LCCOMB_X17_Y20_N28
\u10|u0|Mult0|mult_core|romout[1][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[1][10]~combout\ = (\r0|Q\(5) & ((\r0|Q\(7) & (!\r0|Q\(4) & \r0|Q\(6))) # (!\r0|Q\(7) & (\r0|Q\(4) & !\r0|Q\(6))))) # (!\r0|Q\(5) & (\r0|Q\(7) $ (((!\r0|Q\(4) & \r0|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(6),
	combout => \u10|u0|Mult0|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X17_Y16_N24
\u10|u0|Mult0|mult_core|romout[1][9]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[1][9]~8_combout\ = (\r0|Q\(4) & ((\r0|Q\(5) & (!\r0|Q\(7) & \r0|Q\(6))) # (!\r0|Q\(5) & (\r0|Q\(7) & !\r0|Q\(6))))) # (!\r0|Q\(4) & (\r0|Q\(6) $ (((\r0|Q\(5) & !\r0|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(6),
	combout => \u10|u0|Mult0|mult_core|romout[1][9]~8_combout\);

-- Location: LCCOMB_X17_Y16_N12
\u10|u0|Mult0|mult_core|romout[0][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[0][12]~combout\ = (\r0|Q\(3) & ((\r0|Q\(0) & ((\r0|Q\(2)) # (!\r0|Q\(1)))) # (!\r0|Q\(0) & (!\r0|Q\(1) & \r0|Q\(2))))) # (!\r0|Q\(3) & (\r0|Q\(1) $ (((\r0|Q\(0) & \r0|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(3),
	datac => \r0|Q\(1),
	datad => \r0|Q\(2),
	combout => \u10|u0|Mult0|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X16_Y18_N16
\u0|u1|u0|Mult0|mult_core|romout[1][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|romout[1][8]~combout\ = \r0|Q\(5) $ (\r0|Q\(7) $ (((!\r0|Q\(6) & \r0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(5),
	datac => \r0|Q\(4),
	datad => \r0|Q\(7),
	combout => \u0|u1|u0|Mult0|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X18_Y19_N6
\u10|u0|Mult0|mult_core|romout[0][11]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[0][11]~9_combout\ = (\r0|Q\(2) & ((\r0|Q\(3) & ((\r0|Q\(1)) # (!\r0|Q\(0)))) # (!\r0|Q\(3) & ((\r0|Q\(0)) # (!\r0|Q\(1)))))) # (!\r0|Q\(2) & (\r0|Q\(0) $ (((\r0|Q\(1)) # (!\r0|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(2),
	datac => \r0|Q\(1),
	datad => \r0|Q\(0),
	combout => \u10|u0|Mult0|mult_core|romout[0][11]~9_combout\);

-- Location: LCCOMB_X18_Y16_N0
\u0|u1|u0|Mult0|mult_core|romout[1][7]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|romout[1][7]~0_combout\ = \r0|Q\(4) $ (\r0|Q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r0|Q\(4),
	datad => \r0|Q\(6),
	combout => \u0|u1|u0|Mult0|mult_core|romout[1][7]~0_combout\);

-- Location: LCCOMB_X18_Y17_N26
\u2|u1|u0|Mult0|mult_core|romout[0][15]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|romout[0][15]~0_combout\ = (\r0|Q\(3) & (\r0|Q\(1) $ (((\r0|Q\(2) & !\r0|Q\(0)))))) # (!\r0|Q\(3) & ((\r0|Q\(1) & ((\r0|Q\(2)) # (!\r0|Q\(0)))) # (!\r0|Q\(1) & ((\r0|Q\(0)) # (!\r0|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(1),
	datac => \r0|Q\(2),
	datad => \r0|Q\(0),
	combout => \u2|u1|u0|Mult0|mult_core|romout[0][15]~0_combout\);

-- Location: LCCOMB_X18_Y17_N12
\u10|u0|Mult0|mult_core|romout[0][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[0][9]~combout\ = (\r0|Q\(2) & (\r0|Q\(0) $ (((\r0|Q\(3)) # (!\r0|Q\(1)))))) # (!\r0|Q\(2) & ((\r0|Q\(3) & (!\r0|Q\(1) & \r0|Q\(0))) # (!\r0|Q\(3) & (\r0|Q\(1) & !\r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(1),
	datac => \r0|Q\(2),
	datad => \r0|Q\(0),
	combout => \u10|u0|Mult0|mult_core|romout[0][9]~combout\);

-- Location: LCCOMB_X17_Y16_N10
\u0|u1|u0|Mult0|mult_core|romout[0][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|romout[0][8]~combout\ = \r0|Q\(1) $ (\r0|Q\(3) $ (((\r0|Q\(0) & !\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(3),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u0|u1|u0|Mult0|mult_core|romout[0][8]~combout\);

-- Location: LCCOMB_X17_Y16_N4
\u0|u1|u0|Mult0|mult_core|romout[0][7]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|romout[0][7]~1_combout\ = \r0|Q\(0) $ (\r0|Q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u0|u1|u0|Mult0|mult_core|romout[0][7]~1_combout\);

-- Location: LCCOMB_X18_Y16_N2
\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\r0|Q\(0) & \r0|Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(5),
	datad => VCC,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X18_Y16_N4
\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\r0|Q\(1) & (!\r0|Q\(6) & !\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\r0|Q\(1) & 
-- ((!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(6),
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X18_Y16_N6
\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\r0|Q\(7) & ((\u0|u1|u0|Mult0|mult_core|romout[0][7]~1_combout\) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # (!\r0|Q\(7) & 
-- (\u0|u1|u0|Mult0|mult_core|romout[0][7]~1_combout\ & !\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \u0|u1|u0|Mult0|mult_core|romout[0][7]~1_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X18_Y16_N8
\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\u0|u1|u0|Mult0|mult_core|romout[0][8]~combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # (!\u0|u1|u0|Mult0|mult_core|romout[0][8]~combout\ & 
-- ((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (GND)))
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u0|u1|u0|Mult0|mult_core|romout[0][8]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|romout[0][8]~combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X18_Y16_N10
\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u10|u0|Mult0|mult_core|romout[0][9]~combout\ $ (\r0|Q\(4) $ (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u10|u0|Mult0|mult_core|romout[0][9]~combout\ & ((\r0|Q\(4)) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\u10|u0|Mult0|mult_core|romout[0][9]~combout\ & (\r0|Q\(4) & !\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[0][9]~combout\,
	datab => \r0|Q\(4),
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y16_N12
\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u2|u1|u0|Mult0|mult_core|romout[0][15]~0_combout\ & ((\r0|Q\(5) & (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\r0|Q\(5) & 
-- ((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND))))) # (!\u2|u1|u0|Mult0|mult_core|romout[0][15]~0_combout\ & ((\r0|Q\(5) & (\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\r0|Q\(5) & 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\))))
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|u1|u0|Mult0|mult_core|romout[0][15]~0_combout\ & ((!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\r0|Q\(5)))) # 
-- (!\u2|u1|u0|Mult0|mult_core|romout[0][15]~0_combout\ & (!\r0|Q\(5) & !\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|romout[0][15]~0_combout\,
	datab => \r0|Q\(5),
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X18_Y16_N14
\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u10|u0|Mult0|mult_core|romout[0][11]~9_combout\ $ (\u0|u1|u0|Mult0|mult_core|romout[1][7]~0_combout\ $ (\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # 
-- (GND)
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u10|u0|Mult0|mult_core|romout[0][11]~9_combout\ & (\u0|u1|u0|Mult0|mult_core|romout[1][7]~0_combout\ & !\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[0][11]~9_combout\ & ((\u0|u1|u0|Mult0|mult_core|romout[1][7]~0_combout\) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[0][11]~9_combout\,
	datab => \u0|u1|u0|Mult0|mult_core|romout[1][7]~0_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X18_Y16_N16
\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u10|u0|Mult0|mult_core|romout[0][12]~combout\ & ((\u0|u1|u0|Mult0|mult_core|romout[1][8]~combout\ & (\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u0|u1|u0|Mult0|mult_core|romout[1][8]~combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u10|u0|Mult0|mult_core|romout[0][12]~combout\ & ((\u0|u1|u0|Mult0|mult_core|romout[1][8]~combout\ & 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u0|u1|u0|Mult0|mult_core|romout[1][8]~combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u10|u0|Mult0|mult_core|romout[0][12]~combout\ & (!\u0|u1|u0|Mult0|mult_core|romout[1][8]~combout\ & !\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[0][12]~combout\ & ((!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u0|u1|u0|Mult0|mult_core|romout[1][8]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[0][12]~combout\,
	datab => \u0|u1|u0|Mult0|mult_core|romout[1][8]~combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X18_Y16_N18
\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u10|u0|Mult0|mult_core|romout[0][13]~combout\ $ (\u10|u0|Mult0|mult_core|romout[1][9]~8_combout\ $ (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # 
-- (GND)
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u10|u0|Mult0|mult_core|romout[0][13]~combout\ & ((\u10|u0|Mult0|mult_core|romout[1][9]~8_combout\) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u10|u0|Mult0|mult_core|romout[0][13]~combout\ & (\u10|u0|Mult0|mult_core|romout[1][9]~8_combout\ & !\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[0][13]~combout\,
	datab => \u10|u0|Mult0|mult_core|romout[1][9]~8_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X18_Y16_N20
\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u10|u0|Mult0|mult_core|romout[0][14]~2_combout\ & ((\u10|u0|Mult0|mult_core|romout[1][10]~combout\ & (\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u10|u0|Mult0|mult_core|romout[1][10]~combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u10|u0|Mult0|mult_core|romout[0][14]~2_combout\ & ((\u10|u0|Mult0|mult_core|romout[1][10]~combout\ & 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u10|u0|Mult0|mult_core|romout[1][10]~combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u10|u0|Mult0|mult_core|romout[0][14]~2_combout\ & (!\u10|u0|Mult0|mult_core|romout[1][10]~combout\ & !\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[0][14]~2_combout\ & ((!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u10|u0|Mult0|mult_core|romout[1][10]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[0][14]~2_combout\,
	datab => \u10|u0|Mult0|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X18_Y16_N22
\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u10|u0|Mult0|mult_core|romout[1][11]~7_combout\ $ (\u11|u0|Mult0|mult_core|romout[0][11]~10_combout\ $ (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # 
-- (GND)
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u10|u0|Mult0|mult_core|romout[1][11]~7_combout\ & (!\u11|u0|Mult0|mult_core|romout[0][11]~10_combout\ & !\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[1][11]~7_combout\ & ((!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\) # (!\u11|u0|Mult0|mult_core|romout[0][11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[1][11]~7_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[0][11]~10_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X23_Y16_N14
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\r0|Q\(8) & \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X23_Y16_N16
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\r0|Q\(9) & (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & 
-- !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\r0|Q\(9) & ((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X23_Y16_N18
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\r0|Q\(10)) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (\r0|Q\(10) & 
-- !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \r0|Q\(10),
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X23_Y16_N20
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\r0|Q\(11) & 
-- !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \r0|Q\(11),
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X23_Y16_N22
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\ = CARRY((\r0|Q\(12) & ((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\))) # (!\r0|Q\(12) & (\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(12),
	datab => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X23_Y16_N24
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\ & VCC)) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\)))) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\)) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\) # 
-- (GND)))))
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\)) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X23_Y16_N26
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ $ (\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ $ 
-- (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X23_Y16_N28
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X27_Y15_N0
\u0|u1|u1|sum[0]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[0]~15_combout\ = \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (VCC)
-- \u0|u1|u1|sum[0]~16\ = CARRY(\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u0|u1|u1|sum[0]~15_combout\,
	cout => \u0|u1|u1|sum[0]~16\);

-- Location: LCCOMB_X27_Y15_N2
\u0|u1|u1|sum[1]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[1]~23_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u0|u1|u1|sum[0]~16\)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- ((\u0|u1|u1|sum[0]~16\) # (GND)))
-- \u0|u1|u1|sum[1]~24\ = CARRY((!\u0|u1|u1|sum[0]~16\) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u0|u1|u1|sum[0]~16\,
	combout => \u0|u1|u1|sum[1]~23_combout\,
	cout => \u0|u1|u1|sum[1]~24\);

-- Location: LCCOMB_X27_Y15_N4
\u0|u1|u1|sum[2]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[2]~25_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # (!\u0|u1|u1|sum[1]~24\))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u0|u1|u1|sum[1]~24\ $ (GND)))
-- \u0|u1|u1|sum[2]~26\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u0|u1|u1|sum[1]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u0|u1|u1|sum[1]~24\,
	combout => \u0|u1|u1|sum[2]~25_combout\,
	cout => \u0|u1|u1|sum[2]~26\);

-- Location: LCCOMB_X27_Y15_N6
\u0|u1|u1|sum[3]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[3]~27_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u0|u1|u1|sum[2]~26\ & VCC)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\u0|u1|u1|sum[2]~26\))
-- \u0|u1|u1|sum[3]~28\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u0|u1|u1|sum[2]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u0|u1|u1|sum[2]~26\,
	combout => \u0|u1|u1|sum[3]~27_combout\,
	cout => \u0|u1|u1|sum[3]~28\);

-- Location: LCCOMB_X27_Y15_N8
\u0|u1|u1|sum[4]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[4]~29_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u0|u1|u1|sum[3]~28\ $ (GND))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u0|u1|u1|sum[3]~28\ & VCC))
-- \u0|u1|u1|sum[4]~30\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u0|u1|u1|sum[3]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u0|u1|u1|sum[3]~28\,
	combout => \u0|u1|u1|sum[4]~29_combout\,
	cout => \u0|u1|u1|sum[4]~30\);

-- Location: LCCOMB_X27_Y15_N10
\u0|u1|u1|sum[5]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[5]~31_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u0|u1|u1|sum[4]~30\)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- ((\u0|u1|u1|sum[4]~30\) # (GND)))
-- \u0|u1|u1|sum[5]~32\ = CARRY((!\u0|u1|u1|sum[4]~30\) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u0|u1|u1|sum[4]~30\,
	combout => \u0|u1|u1|sum[5]~31_combout\,
	cout => \u0|u1|u1|sum[5]~32\);

-- Location: LCCOMB_X27_Y15_N12
\u0|u1|u1|sum[6]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[6]~33_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((GND) # (!\u0|u1|u1|sum[5]~32\))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u0|u1|u1|sum[5]~32\ $ (GND)))
-- \u0|u1|u1|sum[6]~34\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u0|u1|u1|sum[5]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u0|u1|u1|sum[5]~32\,
	combout => \u0|u1|u1|sum[6]~33_combout\,
	cout => \u0|u1|u1|sum[6]~34\);

-- Location: LCCOMB_X27_Y15_N14
\u0|u1|u1|sum[7]~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[7]~35_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u0|u1|u1|sum[6]~34\)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- ((\u0|u1|u1|sum[6]~34\) # (GND)))
-- \u0|u1|u1|sum[7]~36\ = CARRY((!\u0|u1|u1|sum[6]~34\) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u0|u1|u1|sum[6]~34\,
	combout => \u0|u1|u1|sum[7]~35_combout\,
	cout => \u0|u1|u1|sum[7]~36\);

-- Location: LCCOMB_X27_Y15_N16
\u0|u1|u1|sum[8]~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[8]~37_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u0|u1|u1|sum[7]~36\ $ (GND))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (!\u0|u1|u1|sum[7]~36\ & VCC))
-- \u0|u1|u1|sum[8]~38\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u0|u1|u1|sum[7]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u0|u1|u1|sum[7]~36\,
	combout => \u0|u1|u1|sum[8]~37_combout\,
	cout => \u0|u1|u1|sum[8]~38\);

-- Location: LCCOMB_X27_Y15_N18
\u0|u1|u1|sum[9]~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[9]~39_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u0|u1|u1|sum[8]~38\ & VCC)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- (!\u0|u1|u1|sum[8]~38\))
-- \u0|u1|u1|sum[9]~40\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u0|u1|u1|sum[8]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u0|u1|u1|sum[8]~38\,
	combout => \u0|u1|u1|sum[9]~39_combout\,
	cout => \u0|u1|u1|sum[9]~40\);

-- Location: LCCOMB_X27_Y15_N20
\u0|u1|u1|sum[10]~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[10]~41_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u0|u1|u1|sum[9]~40\ $ (GND))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (!\u0|u1|u1|sum[9]~40\ & VCC))
-- \u0|u1|u1|sum[10]~42\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u0|u1|u1|sum[9]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u0|u1|u1|sum[9]~40\,
	combout => \u0|u1|u1|sum[10]~41_combout\,
	cout => \u0|u1|u1|sum[10]~42\);

-- Location: LCCOMB_X27_Y15_N22
\u0|u1|u1|sum[11]~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[11]~43_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u0|u1|u1|sum[10]~42\)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- ((\u0|u1|u1|sum[10]~42\) # (GND)))
-- \u0|u1|u1|sum[11]~44\ = CARRY((!\u0|u1|u1|sum[10]~42\) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u0|u1|u1|sum[10]~42\,
	combout => \u0|u1|u1|sum[11]~43_combout\,
	cout => \u0|u1|u1|sum[11]~44\);

-- Location: LCCOMB_X27_Y15_N24
\u0|u1|u1|sum[12]~45\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[12]~45_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (\u0|u1|u1|sum[11]~44\ $ (GND))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (!\u0|u1|u1|sum[11]~44\ & VCC))
-- \u0|u1|u1|sum[12]~46\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & !\u0|u1|u1|sum[11]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u0|u1|u1|sum[11]~44\,
	combout => \u0|u1|u1|sum[12]~45_combout\,
	cout => \u0|u1|u1|sum[12]~46\);

-- Location: LCCOMB_X27_Y15_N26
\u0|u1|u1|sum[13]~47\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[13]~47_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & (!\u0|u1|u1|sum[12]~46\)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & 
-- ((\u0|u1|u1|sum[12]~46\) # (GND)))
-- \u0|u1|u1|sum[13]~48\ = CARRY((!\u0|u1|u1|sum[12]~46\) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \u0|u1|u1|sum[12]~46\,
	combout => \u0|u1|u1|sum[13]~47_combout\,
	cout => \u0|u1|u1|sum[13]~48\);

-- Location: LCCOMB_X27_Y15_N28
\u0|u1|u1|sum[14]~49\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[14]~49_combout\ = !\u0|u1|u1|sum[13]~48\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0|u1|u1|sum[13]~48\,
	combout => \u0|u1|u1|sum[14]~49_combout\);

-- Location: LCCOMB_X23_Y16_N2
\u0|u1|u1|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|LessThan0~1_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datac => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	combout => \u0|u1|u1|LessThan0~1_combout\);

-- Location: LCCOMB_X24_Y15_N0
\u0|u1|u1|LessThan0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|LessThan0~2_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\) # 
-- ((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (\u0|u1|u1|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datac => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => \u0|u1|u1|LessThan0~1_combout\,
	combout => \u0|u1|u1|LessThan0~2_combout\);

-- Location: LCCOMB_X23_Y15_N26
\u0|u1|u1|LessThan0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|LessThan0~0_combout\ = (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	combout => \u0|u1|u1|LessThan0~0_combout\);

-- Location: LCCOMB_X23_Y15_N28
\u0|u1|u1|sum[8]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[8]~17_combout\ = (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & 
-- (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datac => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	combout => \u0|u1|u1|sum[8]~17_combout\);

-- Location: LCCOMB_X23_Y15_N24
\u0|u1|u1|sum[8]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[8]~18_combout\ = (\u0|u1|u1|sum[8]~17_combout\ & (((!\u0|u1|u1|LessThan0~2_combout\ & \u0|u1|u1|LessThan0~0_combout\)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u0|u1|u1|LessThan0~2_combout\,
	datac => \u0|u1|u1|LessThan0~0_combout\,
	datad => \u0|u1|u1|sum[8]~17_combout\,
	combout => \u0|u1|u1|sum[8]~18_combout\);

-- Location: LCCOMB_X24_Y15_N4
\u0|u1|u1|Add2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~4_cout\ = CARRY(!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cout => \u0|u1|u1|Add2~4_cout\);

-- Location: LCCOMB_X24_Y15_N6
\u0|u1|u1|Add2~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~5_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\u0|u1|u1|Add2~4_cout\)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u0|u1|u1|Add2~4_cout\ & VCC))
-- \u0|u1|u1|Add2~6\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u0|u1|u1|Add2~4_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add2~4_cout\,
	combout => \u0|u1|u1|Add2~5_combout\,
	cout => \u0|u1|u1|Add2~6\);

-- Location: LCCOMB_X24_Y15_N8
\u0|u1|u1|Add2~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~7_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u0|u1|u1|Add2~6\ $ (GND))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((GND) # 
-- (!\u0|u1|u1|Add2~6\)))
-- \u0|u1|u1|Add2~8\ = CARRY((!\u0|u1|u1|Add2~6\) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add2~6\,
	combout => \u0|u1|u1|Add2~7_combout\,
	cout => \u0|u1|u1|Add2~8\);

-- Location: LCCOMB_X24_Y15_N10
\u0|u1|u1|Add2~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~9_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\u0|u1|u1|Add2~8\) # (GND))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u0|u1|u1|Add2~8\))
-- \u0|u1|u1|Add2~10\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (!\u0|u1|u1|Add2~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add2~8\,
	combout => \u0|u1|u1|Add2~9_combout\,
	cout => \u0|u1|u1|Add2~10\);

-- Location: LCCOMB_X24_Y15_N12
\u0|u1|u1|Add2~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~11_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u0|u1|u1|Add2~10\ & VCC)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (\u0|u1|u1|Add2~10\ $ (GND)))
-- \u0|u1|u1|Add2~12\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u0|u1|u1|Add2~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add2~10\,
	combout => \u0|u1|u1|Add2~11_combout\,
	cout => \u0|u1|u1|Add2~12\);

-- Location: LCCOMB_X24_Y15_N14
\u0|u1|u1|Add2~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~13_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u0|u1|u1|Add2~12\)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u0|u1|u1|Add2~12\ & 
-- VCC))
-- \u0|u1|u1|Add2~14\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u0|u1|u1|Add2~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add2~12\,
	combout => \u0|u1|u1|Add2~13_combout\,
	cout => \u0|u1|u1|Add2~14\);

-- Location: LCCOMB_X24_Y15_N16
\u0|u1|u1|Add2~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~15_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u0|u1|u1|Add2~14\ & VCC)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (\u0|u1|u1|Add2~14\ $ (GND)))
-- \u0|u1|u1|Add2~16\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u0|u1|u1|Add2~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add2~14\,
	combout => \u0|u1|u1|Add2~15_combout\,
	cout => \u0|u1|u1|Add2~16\);

-- Location: LCCOMB_X24_Y15_N18
\u0|u1|u1|Add2~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~17_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((\u0|u1|u1|Add2~16\) # (GND))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (!\u0|u1|u1|Add2~16\))
-- \u0|u1|u1|Add2~18\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u0|u1|u1|Add2~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add2~16\,
	combout => \u0|u1|u1|Add2~17_combout\,
	cout => \u0|u1|u1|Add2~18\);

-- Location: LCCOMB_X24_Y15_N20
\u0|u1|u1|Add2~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~19_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u0|u1|u1|Add2~18\ $ (GND))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((GND) # 
-- (!\u0|u1|u1|Add2~18\)))
-- \u0|u1|u1|Add2~20\ = CARRY((!\u0|u1|u1|Add2~18\) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add2~18\,
	combout => \u0|u1|u1|Add2~19_combout\,
	cout => \u0|u1|u1|Add2~20\);

-- Location: LCCOMB_X24_Y15_N22
\u0|u1|u1|Add2~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~21_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((\u0|u1|u1|Add2~20\) # (GND))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (!\u0|u1|u1|Add2~20\))
-- \u0|u1|u1|Add2~22\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u0|u1|u1|Add2~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add2~20\,
	combout => \u0|u1|u1|Add2~21_combout\,
	cout => \u0|u1|u1|Add2~22\);

-- Location: LCCOMB_X24_Y15_N24
\u0|u1|u1|Add2~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~23_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u0|u1|u1|Add2~22\ & VCC)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (\u0|u1|u1|Add2~22\ $ (GND)))
-- \u0|u1|u1|Add2~24\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & !\u0|u1|u1|Add2~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add2~22\,
	combout => \u0|u1|u1|Add2~23_combout\,
	cout => \u0|u1|u1|Add2~24\);

-- Location: LCCOMB_X24_Y15_N26
\u0|u1|u1|Add2~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~25_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((\u0|u1|u1|Add2~24\) # (GND))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (!\u0|u1|u1|Add2~24\))
-- \u0|u1|u1|Add2~26\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\) # (!\u0|u1|u1|Add2~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add2~24\,
	combout => \u0|u1|u1|Add2~25_combout\,
	cout => \u0|u1|u1|Add2~26\);

-- Location: LCCOMB_X24_Y15_N28
\u0|u1|u1|Add2~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~27_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & (!\u0|u1|u1|Add2~26\ & VCC)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & 
-- (\u0|u1|u1|Add2~26\ $ (GND)))
-- \u0|u1|u1|Add2~28\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & !\u0|u1|u1|Add2~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add2~26\,
	combout => \u0|u1|u1|Add2~27_combout\,
	cout => \u0|u1|u1|Add2~28\);

-- Location: LCCOMB_X24_Y15_N30
\u0|u1|u1|Add2~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~29_combout\ = !\u0|u1|u1|Add2~28\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0|u1|u1|Add2~28\,
	combout => \u0|u1|u1|Add2~29_combout\);

-- Location: LCCOMB_X25_Y15_N0
\u0|u1|u1|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add1~0_combout\ = \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (VCC)
-- \u0|u1|u1|Add1~1\ = CARRY(\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u0|u1|u1|Add1~0_combout\,
	cout => \u0|u1|u1|Add1~1\);

-- Location: LCCOMB_X25_Y15_N2
\u0|u1|u1|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add1~2_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u0|u1|u1|Add1~1\ & VCC)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\u0|u1|u1|Add1~1\))
-- \u0|u1|u1|Add1~3\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u0|u1|u1|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add1~1\,
	combout => \u0|u1|u1|Add1~2_combout\,
	cout => \u0|u1|u1|Add1~3\);

-- Location: LCCOMB_X25_Y15_N4
\u0|u1|u1|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add1~4_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u0|u1|u1|Add1~3\ $ (GND))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\u0|u1|u1|Add1~3\ & VCC))
-- \u0|u1|u1|Add1~5\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u0|u1|u1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add1~3\,
	combout => \u0|u1|u1|Add1~4_combout\,
	cout => \u0|u1|u1|Add1~5\);

-- Location: LCCOMB_X25_Y15_N6
\u0|u1|u1|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add1~6_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u0|u1|u1|Add1~5\)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u0|u1|u1|Add1~5\) # 
-- (GND)))
-- \u0|u1|u1|Add1~7\ = CARRY((!\u0|u1|u1|Add1~5\) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add1~5\,
	combout => \u0|u1|u1|Add1~6_combout\,
	cout => \u0|u1|u1|Add1~7\);

-- Location: LCCOMB_X25_Y15_N8
\u0|u1|u1|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add1~8_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((GND) # (!\u0|u1|u1|Add1~7\))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u0|u1|u1|Add1~7\ $ (GND)))
-- \u0|u1|u1|Add1~9\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (!\u0|u1|u1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add1~7\,
	combout => \u0|u1|u1|Add1~8_combout\,
	cout => \u0|u1|u1|Add1~9\);

-- Location: LCCOMB_X25_Y15_N10
\u0|u1|u1|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add1~10_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u0|u1|u1|Add1~9\ & VCC)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\u0|u1|u1|Add1~9\))
-- \u0|u1|u1|Add1~11\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u0|u1|u1|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add1~9\,
	combout => \u0|u1|u1|Add1~10_combout\,
	cout => \u0|u1|u1|Add1~11\);

-- Location: LCCOMB_X25_Y15_N12
\u0|u1|u1|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add1~12_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u0|u1|u1|Add1~11\ $ (GND))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\u0|u1|u1|Add1~11\ & VCC))
-- \u0|u1|u1|Add1~13\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u0|u1|u1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add1~11\,
	combout => \u0|u1|u1|Add1~12_combout\,
	cout => \u0|u1|u1|Add1~13\);

-- Location: LCCOMB_X25_Y15_N14
\u0|u1|u1|Add1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add1~14_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u0|u1|u1|Add1~13\ & VCC)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\u0|u1|u1|Add1~13\))
-- \u0|u1|u1|Add1~15\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u0|u1|u1|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add1~13\,
	combout => \u0|u1|u1|Add1~14_combout\,
	cout => \u0|u1|u1|Add1~15\);

-- Location: LCCOMB_X25_Y15_N16
\u0|u1|u1|Add1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add1~16_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # (!\u0|u1|u1|Add1~15\))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u0|u1|u1|Add1~15\ $ (GND)))
-- \u0|u1|u1|Add1~17\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u0|u1|u1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add1~15\,
	combout => \u0|u1|u1|Add1~16_combout\,
	cout => \u0|u1|u1|Add1~17\);

-- Location: LCCOMB_X25_Y15_N18
\u0|u1|u1|Add1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add1~18_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u0|u1|u1|Add1~17\)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u0|u1|u1|Add1~17\) 
-- # (GND)))
-- \u0|u1|u1|Add1~19\ = CARRY((!\u0|u1|u1|Add1~17\) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add1~17\,
	combout => \u0|u1|u1|Add1~18_combout\,
	cout => \u0|u1|u1|Add1~19\);

-- Location: LCCOMB_X25_Y15_N20
\u0|u1|u1|Add1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add1~20_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((GND) # (!\u0|u1|u1|Add1~19\))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u0|u1|u1|Add1~19\ $ (GND)))
-- \u0|u1|u1|Add1~21\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u0|u1|u1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add1~19\,
	combout => \u0|u1|u1|Add1~20_combout\,
	cout => \u0|u1|u1|Add1~21\);

-- Location: LCCOMB_X25_Y15_N22
\u0|u1|u1|Add1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add1~22_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (\u0|u1|u1|Add1~21\ & VCC)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (!\u0|u1|u1|Add1~21\))
-- \u0|u1|u1|Add1~23\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & !\u0|u1|u1|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add1~21\,
	combout => \u0|u1|u1|Add1~22_combout\,
	cout => \u0|u1|u1|Add1~23\);

-- Location: LCCOMB_X25_Y15_N24
\u0|u1|u1|Add1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add1~24_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((GND) # (!\u0|u1|u1|Add1~23\))) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (\u0|u1|u1|Add1~23\ $ (GND)))
-- \u0|u1|u1|Add1~25\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\) # (!\u0|u1|u1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add1~23\,
	combout => \u0|u1|u1|Add1~24_combout\,
	cout => \u0|u1|u1|Add1~25\);

-- Location: LCCOMB_X25_Y15_N26
\u0|u1|u1|Add1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add1~26_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & (\u0|u1|u1|Add1~25\ & VCC)) # (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & 
-- (!\u0|u1|u1|Add1~25\))
-- \u0|u1|u1|Add1~27\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & !\u0|u1|u1|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \u0|u1|u1|Add1~25\,
	combout => \u0|u1|u1|Add1~26_combout\,
	cout => \u0|u1|u1|Add1~27\);

-- Location: LCCOMB_X25_Y15_N28
\u0|u1|u1|Add1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add1~28_combout\ = \u0|u1|u1|Add1~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0|u1|u1|Add1~27\,
	combout => \u0|u1|u1|Add1~28_combout\);

-- Location: LCCOMB_X26_Y15_N28
\u0|u1|u1|Add2~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~31_combout\ = (\u0|u1|u1|sum[8]~18_combout\ & (\u0|u1|u1|Add2~29_combout\)) # (!\u0|u1|u1|sum[8]~18_combout\ & ((\u0|u1|u1|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u1|sum[8]~18_combout\,
	datac => \u0|u1|u1|Add2~29_combout\,
	datad => \u0|u1|u1|Add1~28_combout\,
	combout => \u0|u1|u1|Add2~31_combout\);

-- Location: LCCOMB_X16_Y17_N20
\u9|u0|WideOr0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|WideOr0~2_combout\ = (!\r0|Q\(7) & (!\r0|Q\(6) & (!\r0|Q\(4) & !\r0|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \r0|Q\(6),
	datac => \r0|Q\(4),
	datad => \r0|Q\(5),
	combout => \u9|u0|WideOr0~2_combout\);

-- Location: LCCOMB_X21_Y15_N2
\u9|u0|WideOr0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|WideOr0~1_combout\ = (!\r0|Q\(8) & (!\r0|Q\(11) & (!\r0|Q\(9) & !\r0|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \r0|Q\(11),
	datac => \r0|Q\(9),
	datad => \r0|Q\(10),
	combout => \u9|u0|WideOr0~1_combout\);

-- Location: LCCOMB_X17_Y16_N30
\u9|u0|WideOr0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|WideOr0~3_combout\ = (!\r0|Q\(0) & (!\r0|Q\(3) & (!\r0|Q\(1) & !\r0|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(3),
	datac => \r0|Q\(1),
	datad => \r0|Q\(2),
	combout => \u9|u0|WideOr0~3_combout\);

-- Location: LCCOMB_X21_Y15_N4
\u9|u0|WideOr0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|WideOr0~0_combout\ = (!\r0|Q\(13) & (!\r0|Q\(14) & !\r0|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(14),
	datad => \r0|Q\(12),
	combout => \u9|u0|WideOr0~0_combout\);

-- Location: LCCOMB_X17_Y15_N30
\u9|u0|WideOr0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|WideOr0~4_combout\ = (((!\u9|u0|WideOr0~0_combout\) # (!\u9|u0|WideOr0~3_combout\)) # (!\u9|u0|WideOr0~1_combout\)) # (!\u9|u0|WideOr0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|WideOr0~2_combout\,
	datab => \u9|u0|WideOr0~1_combout\,
	datac => \u9|u0|WideOr0~3_combout\,
	datad => \u9|u0|WideOr0~0_combout\,
	combout => \u9|u0|WideOr0~4_combout\);

-- Location: LCCOMB_X25_Y30_N16
hrg_cl : cyclone10lp_lcell_comb
-- Equation(s):
-- \hrg_cl~combout\ = (\current_state.state_linear_f~q\) # (\current_state.state_idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \current_state.state_linear_f~q\,
	datac => \current_state.state_idle~q\,
	combout => \hrg_cl~combout\);

-- Location: LCCOMB_X14_Y18_N26
\u8|WideOr0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u8|WideOr0~0_combout\ = (\r6|Q\(13)) # ((\r6|Q\(15)) # (\r6|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r6|Q\(13),
	datab => \r6|Q\(15),
	datad => \r6|Q\(0),
	combout => \u8|WideOr0~0_combout\);

-- Location: LCCOMB_X14_Y18_N22
\u8|WideOr0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u8|WideOr0~3_combout\ = (!\r6|Q\(3) & (!\r6|Q\(2) & (!\r6|Q\(1) & !\r6|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r6|Q\(3),
	datab => \r6|Q\(2),
	datac => \r6|Q\(1),
	datad => \r6|Q\(4),
	combout => \u8|WideOr0~3_combout\);

-- Location: LCCOMB_X11_Y18_N0
\u8|WideOr0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u8|WideOr0~2_combout\ = (!\r6|Q\(5) & (!\r6|Q\(6) & (!\r6|Q\(7) & !\r6|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r6|Q\(5),
	datab => \r6|Q\(6),
	datac => \r6|Q\(7),
	datad => \r6|Q\(8),
	combout => \u8|WideOr0~2_combout\);

-- Location: LCCOMB_X15_Y18_N24
\u8|WideOr0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u8|WideOr0~4_combout\ = (\u8|WideOr0~1_combout\ & (\u8|WideOr0~3_combout\ & (\u8|WideOr0~2_combout\ & !\r6|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|WideOr0~1_combout\,
	datab => \u8|WideOr0~3_combout\,
	datac => \u8|WideOr0~2_combout\,
	datad => \r6|Q\(14),
	combout => \u8|WideOr0~4_combout\);

-- Location: LCCOMB_X39_Y18_N26
\u6|WideOr0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u6|WideOr0~0_combout\ = (\r3|Q\(0)) # ((\r3|Q\(15)) # (\r3|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(0),
	datab => \r3|Q\(15),
	datac => \r3|Q\(13),
	combout => \u6|WideOr0~0_combout\);

-- Location: LCCOMB_X39_Y25_N12
\u2|u0|u1|sum[1]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[1]~24_combout\ = (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datac => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	combout => \u2|u0|u1|sum[1]~24_combout\);

-- Location: LCCOMB_X41_Y25_N4
\u2|u0|u1|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sgn~0_combout\ = (\x[15]~140_combout\ & !\u2|u0|u1|sum[1]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[15]~140_combout\,
	datad => \u2|u0|u1|sum[1]~24_combout\,
	combout => \u2|u0|u1|sgn~0_combout\);

-- Location: FF_X41_Y25_N5
\u2|u0|u1|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u0|u1|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u0|u1|sgn~q\);

-- Location: LCCOMB_X21_Y18_N22
\u2|u1|u0|Mult0|mult_core|romout[2][16]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|romout[2][16]~combout\ = (\r0|Q\(10) & ((\r0|Q\(9) & ((\r0|Q\(8)) # (!\r0|Q\(11)))) # (!\r0|Q\(9) & (\r0|Q\(8) & !\r0|Q\(11))))) # (!\r0|Q\(10) & (!\r0|Q\(9) & ((\r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(9),
	datac => \r0|Q\(8),
	datad => \r0|Q\(11),
	combout => \u2|u1|u0|Mult0|mult_core|romout[2][16]~combout\);

-- Location: LCCOMB_X19_Y18_N28
\u3|u1|u0|Mult0|mult_core|romout[3][12]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\ = (\r0|Q\(13) & ((!\r0|Q\(14)) # (!\r0|Q\(12)))) # (!\r0|Q\(13) & (\r0|Q\(12) $ (!\r0|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datab => \r0|Q\(12),
	datad => \r0|Q\(14),
	combout => \u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\);

-- Location: LCCOMB_X20_Y19_N8
\u2|u1|u0|Mult0|mult_core|romout[2][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|romout[2][15]~combout\ = (\r0|Q\(9) & ((\r0|Q\(11) & (\r0|Q\(10) & !\r0|Q\(8))) # (!\r0|Q\(11) & (!\r0|Q\(10) & \r0|Q\(8))))) # (!\r0|Q\(9) & ((\r0|Q\(11)) # ((\r0|Q\(10) & !\r0|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(11),
	datac => \r0|Q\(10),
	datad => \r0|Q\(8),
	combout => \u2|u1|u0|Mult0|mult_core|romout[2][15]~combout\);

-- Location: LCCOMB_X20_Y19_N2
\u3|u1|u0|Mult0|mult_core|romout[2][9]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[2][9]~8_combout\ = (\r0|Q\(11) & ((\r0|Q\(10) & ((\r0|Q\(8)) # (!\r0|Q\(9)))) # (!\r0|Q\(10) & ((!\r0|Q\(8)))))) # (!\r0|Q\(11) & ((\r0|Q\(9) & (!\r0|Q\(10) & \r0|Q\(8))) # (!\r0|Q\(9) & ((\r0|Q\(8)) # (!\r0|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001101001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(11),
	datac => \r0|Q\(10),
	datad => \r0|Q\(8),
	combout => \u3|u1|u0|Mult0|mult_core|romout[2][9]~8_combout\);

-- Location: LCCOMB_X21_Y18_N24
\u2|u1|u0|Mult0|mult_core|romout[2][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|romout[2][13]~combout\ = (\r0|Q\(10) & ((\r0|Q\(9) & ((\r0|Q\(8)) # (\r0|Q\(11)))) # (!\r0|Q\(9) & (\r0|Q\(8) & \r0|Q\(11))))) # (!\r0|Q\(10) & ((\r0|Q\(9) & ((!\r0|Q\(11)))) # (!\r0|Q\(9) & ((\r0|Q\(8)) # (\r0|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(9),
	datac => \r0|Q\(8),
	datad => \r0|Q\(11),
	combout => \u2|u1|u0|Mult0|mult_core|romout[2][13]~combout\);

-- Location: LCCOMB_X19_Y17_N10
\u11|u0|Mult0|mult_core|romout[3][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[3][7]~combout\ = \r0|Q\(14) $ (((\r0|Q\(13) & !\r0|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(14),
	datad => \r0|Q\(12),
	combout => \u11|u0|Mult0|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X19_Y18_N30
\u11|u0|Mult0|mult_core|romout[3][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[3][6]~combout\ = \r0|Q\(13) $ (\r0|Q\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(12),
	combout => \u11|u0|Mult0|mult_core|romout[3][6]~combout\);

-- Location: LCCOMB_X21_Y18_N6
\u2|u1|u0|Mult0|mult_core|romout[2][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|romout[2][10]~combout\ = \r0|Q\(11) $ (((\r0|Q\(10) & (\r0|Q\(9) $ (!\r0|Q\(8)))) # (!\r0|Q\(10) & (!\r0|Q\(9) & \r0|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(9),
	datac => \r0|Q\(8),
	datad => \r0|Q\(11),
	combout => \u2|u1|u0|Mult0|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X20_Y19_N0
\u11|u0|Mult0|mult_core|romout[2][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[2][7]~combout\ = \r0|Q\(10) $ (((\r0|Q\(9) & !\r0|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(8),
	datac => \r0|Q\(10),
	combout => \u11|u0|Mult0|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X18_Y17_N24
\u11|u0|Mult0|mult_core|romout[2][6]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ = \r0|Q\(9) $ (\r0|Q\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(9),
	datac => \r0|Q\(8),
	combout => \u11|u0|Mult0|mult_core|romout[2][6]~3_combout\);

-- Location: LCCOMB_X19_Y18_N2
\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\r0|Q\(14) & (\r0|Q\(8) $ (VCC))) # (!\r0|Q\(14) & (\r0|Q\(8) & VCC))
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\r0|Q\(14) & \r0|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(14),
	datab => \r0|Q\(8),
	datad => VCC,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X19_Y18_N4
\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & 
-- ((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[2][6]~3_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X19_Y18_N6
\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = (\u11|u0|Mult0|mult_core|romout[2][7]~combout\ & (\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ $ (GND))) # (!\u11|u0|Mult0|mult_core|romout[2][7]~combout\ & 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ & VCC))
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u11|u0|Mult0|mult_core|romout[2][7]~combout\ & !\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|romout[2][7]~combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X19_Y18_N8
\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u2|u1|u0|Mult0|mult_core|romout[2][10]~combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u2|u1|u0|Mult0|mult_core|romout[2][10]~combout\ & 
-- ((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u2|u1|u0|Mult0|mult_core|romout[2][10]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|romout[2][10]~combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X19_Y18_N10
\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u3|u1|u0|Mult0|mult_core|romout[2][13]~combout\ $ (\r0|Q\(12) $ (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[2][13]~combout\ & ((\r0|Q\(12)) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[2][13]~combout\ & (\r0|Q\(12) & !\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[2][13]~combout\,
	datab => \r0|Q\(12),
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X19_Y18_N12
\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[2][12]~combout\ & (\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[2][12]~combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[2][12]~combout\ & 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u3|u1|u0|Mult0|mult_core|romout[2][12]~combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & (!\u3|u1|u0|Mult0|mult_core|romout[2][12]~combout\ & !\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & ((!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u3|u1|u0|Mult0|mult_core|romout[2][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][6]~combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[2][12]~combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X19_Y18_N14
\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u2|u1|u0|Mult0|mult_core|romout[2][13]~combout\ $ (\u11|u0|Mult0|mult_core|romout[3][7]~combout\ $ (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # 
-- (GND)
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u2|u1|u0|Mult0|mult_core|romout[2][13]~combout\ & ((\u11|u0|Mult0|mult_core|romout[3][7]~combout\) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # 
-- (!\u2|u1|u0|Mult0|mult_core|romout[2][13]~combout\ & (\u11|u0|Mult0|mult_core|romout[3][7]~combout\ & !\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|romout[2][13]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X19_Y18_N16
\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u3|u1|u0|Mult0|mult_core|romout[2][9]~8_combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # 
-- (GND))) # (!\u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u3|u1|u0|Mult0|mult_core|romout[2][9]~8_combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\ & 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\ & (\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC))))
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[2][9]~8_combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[2][9]~8_combout\ & (\u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\ & !\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[2][9]~8_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X19_Y18_N18
\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u2|u1|u0|Mult0|mult_core|romout[2][15]~combout\ $ (\u3|u1|u0|Mult0|mult_core|romout[3][11]~combout\ $ (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # 
-- (GND)
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u2|u1|u0|Mult0|mult_core|romout[2][15]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[3][11]~combout\) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u2|u1|u0|Mult0|mult_core|romout[2][15]~combout\ & (\u3|u1|u0|Mult0|mult_core|romout[3][11]~combout\ & !\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|romout[2][15]~combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[3][11]~combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X19_Y18_N20
\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u2|u1|u0|Mult0|mult_core|romout[2][16]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\ & (\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)))) # (!\u2|u1|u0|Mult0|mult_core|romout[2][16]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\ & 
-- ((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND))) # (!\u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\))))
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u2|u1|u0|Mult0|mult_core|romout[2][16]~combout\ & (\u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\ & !\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u2|u1|u0|Mult0|mult_core|romout[2][16]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|romout[2][16]~combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X16_Y17_N22
\u11|u0|Mult0|mult_core|romout[1][16]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[1][16]~8_combout\ = (\r0|Q\(7) & ((\r0|Q\(6)) # (\r0|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(6),
	datac => \r0|Q\(7),
	datad => \r0|Q\(5),
	combout => \u11|u0|Mult0|mult_core|romout[1][16]~8_combout\);

-- Location: LCCOMB_X16_Y17_N8
\u2|u1|u0|Mult0|mult_core|romout[1][16]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|romout[1][16]~combout\ = (\r0|Q\(7) & ((\r0|Q\(6) & (\r0|Q\(4) & \r0|Q\(5))) # (!\r0|Q\(6) & ((!\r0|Q\(5)))))) # (!\r0|Q\(7) & (\r0|Q\(6) & ((\r0|Q\(4)) # (\r0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \r0|Q\(6),
	datac => \r0|Q\(4),
	datad => \r0|Q\(5),
	combout => \u2|u1|u0|Mult0|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X16_Y17_N10
\u2|u1|u0|Mult0|mult_core|romout[1][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|romout[1][15]~combout\ = (\r0|Q\(7) & (((\r0|Q\(6) & !\r0|Q\(4))) # (!\r0|Q\(5)))) # (!\r0|Q\(7) & ((\r0|Q\(6) & (!\r0|Q\(4) & !\r0|Q\(5))) # (!\r0|Q\(6) & (\r0|Q\(4) & \r0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \r0|Q\(6),
	datac => \r0|Q\(4),
	datad => \r0|Q\(5),
	combout => \u2|u1|u0|Mult0|mult_core|romout[1][15]~combout\);

-- Location: LCCOMB_X16_Y17_N16
\u2|u1|u0|Mult0|mult_core|romout[1][14]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|romout[1][14]~1_combout\ = (\r0|Q\(7) & ((\r0|Q\(6) & ((\r0|Q\(4)) # (!\r0|Q\(5)))) # (!\r0|Q\(6) & (!\r0|Q\(4))))) # (!\r0|Q\(7) & ((\r0|Q\(6) & (\r0|Q\(4) & !\r0|Q\(5))) # (!\r0|Q\(6) & ((\r0|Q\(4)) # (!\r0|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001011011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \r0|Q\(6),
	datac => \r0|Q\(4),
	datad => \r0|Q\(5),
	combout => \u2|u1|u0|Mult0|mult_core|romout[1][14]~1_combout\);

-- Location: LCCOMB_X17_Y20_N30
\u2|u1|u0|Mult0|mult_core|romout[1][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|romout[1][13]~combout\ = (\r0|Q\(5) & ((\r0|Q\(7) & ((\r0|Q\(6)))) # (!\r0|Q\(7) & ((\r0|Q\(4)) # (!\r0|Q\(6)))))) # (!\r0|Q\(5) & ((\r0|Q\(7) & ((\r0|Q\(4)) # (!\r0|Q\(6)))) # (!\r0|Q\(7) & (\r0|Q\(4) & !\r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(6),
	combout => \u2|u1|u0|Mult0|mult_core|romout[1][13]~combout\);

-- Location: LCCOMB_X16_Y17_N6
\u11|u0|Mult0|mult_core|romout[0][16]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[0][16]~4_combout\ = (\r0|Q\(3) & ((\r0|Q\(1)) # (\r0|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(3),
	datac => \r0|Q\(1),
	datad => \r0|Q\(2),
	combout => \u11|u0|Mult0|mult_core|romout[0][16]~4_combout\);

-- Location: LCCOMB_X18_Y19_N22
\u2|u1|u0|Mult0|mult_core|romout[0][16]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|romout[0][16]~combout\ = (\r0|Q\(3) & ((\r0|Q\(2) & (\r0|Q\(1) & \r0|Q\(0))) # (!\r0|Q\(2) & (!\r0|Q\(1))))) # (!\r0|Q\(3) & (\r0|Q\(2) & ((\r0|Q\(1)) # (\r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(2),
	datac => \r0|Q\(1),
	datad => \r0|Q\(0),
	combout => \u2|u1|u0|Mult0|mult_core|romout[0][16]~combout\);

-- Location: LCCOMB_X16_Y18_N8
\u2|u1|u0|Mult0|mult_core|romout[0][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|romout[0][15]~combout\ = (\r0|Q\(1) & ((\r0|Q\(0) & (!\r0|Q\(3) & !\r0|Q\(2))) # (!\r0|Q\(0) & (\r0|Q\(3) & \r0|Q\(2))))) # (!\r0|Q\(1) & ((\r0|Q\(3)) # ((!\r0|Q\(0) & \r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(0),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u2|u1|u0|Mult0|mult_core|romout[0][15]~combout\);

-- Location: LCCOMB_X16_Y19_N30
\u2|u1|u0|Mult0|mult_core|romout[1][10]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|romout[1][10]~2_combout\ = \r0|Q\(7) $ (((\r0|Q\(6) & (\r0|Q\(5) $ (!\r0|Q\(4)))) # (!\r0|Q\(6) & (!\r0|Q\(5) & \r0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(5),
	datac => \r0|Q\(4),
	datad => \r0|Q\(7),
	combout => \u2|u1|u0|Mult0|mult_core|romout[1][10]~2_combout\);

-- Location: LCCOMB_X16_Y18_N6
\u2|u1|u0|Mult0|mult_core|romout[0][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|romout[0][14]~combout\ = (\r0|Q\(0) & ((\r0|Q\(3) & ((!\r0|Q\(2)))) # (!\r0|Q\(3) & (\r0|Q\(1) & \r0|Q\(2))))) # (!\r0|Q\(0) & ((\r0|Q\(1) & ((\r0|Q\(2)) # (!\r0|Q\(3)))) # (!\r0|Q\(1) & (!\r0|Q\(3) & \r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(0),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u2|u1|u0|Mult0|mult_core|romout[0][14]~combout\);

-- Location: LCCOMB_X16_Y18_N20
\u2|u1|u0|Mult0|mult_core|romout[0][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|romout[0][13]~combout\ = (\r0|Q\(1) & ((\r0|Q\(3) & ((\r0|Q\(2)))) # (!\r0|Q\(3) & ((\r0|Q\(0)) # (!\r0|Q\(2)))))) # (!\r0|Q\(1) & ((\r0|Q\(0) & ((\r0|Q\(3)) # (!\r0|Q\(2)))) # (!\r0|Q\(0) & (\r0|Q\(3) & !\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(0),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u2|u1|u0|Mult0|mult_core|romout[0][13]~combout\);

-- Location: LCCOMB_X17_Y17_N2
\u11|u0|Mult0|mult_core|romout[1][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[1][7]~combout\ = \r0|Q\(6) $ (((!\r0|Q\(4) & \r0|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datac => \r0|Q\(4),
	datad => \r0|Q\(5),
	combout => \u11|u0|Mult0|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X18_Y19_N26
\u3|u1|u0|Mult0|mult_core|romout[0][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[0][12]~combout\ = (\r0|Q\(3) & ((\r0|Q\(2) & (!\r0|Q\(1) & \r0|Q\(0))) # (!\r0|Q\(2) & (\r0|Q\(1) & !\r0|Q\(0))))) # (!\r0|Q\(3) & ((\r0|Q\(2) & (\r0|Q\(1) $ (!\r0|Q\(0)))) # (!\r0|Q\(2) & (!\r0|Q\(1) & \r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(2),
	datac => \r0|Q\(1),
	datad => \r0|Q\(0),
	combout => \u3|u1|u0|Mult0|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X17_Y16_N26
\u11|u0|Mult0|mult_core|romout[1][6]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ = \r0|Q\(4) $ (\r0|Q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(4),
	datac => \r0|Q\(5),
	combout => \u11|u0|Mult0|mult_core|romout[1][6]~1_combout\);

-- Location: LCCOMB_X17_Y19_N30
\u3|u1|u0|Mult0|mult_core|romout[0][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[0][13]~combout\ = (\r0|Q\(3) & ((\r0|Q\(2) & (!\r0|Q\(0) & \r0|Q\(1))) # (!\r0|Q\(2) & (\r0|Q\(0) $ (!\r0|Q\(1)))))) # (!\r0|Q\(3) & ((\r0|Q\(2) & (\r0|Q\(0) & !\r0|Q\(1))) # (!\r0|Q\(2) & (!\r0|Q\(0) & \r0|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(2),
	datac => \r0|Q\(0),
	datad => \r0|Q\(1),
	combout => \u3|u1|u0|Mult0|mult_core|romout[0][13]~combout\);

-- Location: LCCOMB_X16_Y18_N22
\u2|u1|u0|Mult0|mult_core|romout[0][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|romout[0][10]~combout\ = \r0|Q\(3) $ (((\r0|Q\(1) & (\r0|Q\(0) & \r0|Q\(2))) # (!\r0|Q\(1) & (\r0|Q\(0) $ (\r0|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(0),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u2|u1|u0|Mult0|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X16_Y18_N2
\u1|u1|u0|Mult0|mult_core|romout[0][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|romout[0][12]~combout\ = \r0|Q\(2) $ (((!\r0|Q\(0) & \r0|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(2),
	datac => \r0|Q\(0),
	datad => \r0|Q\(1),
	combout => \u1|u1|u0|Mult0|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X15_Y18_N22
\u1|u1|u0|Mult0|mult_core|romout[0][11]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|romout[0][11]~1_combout\ = \r0|Q\(1) $ (\r0|Q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r0|Q\(1),
	datad => \r0|Q\(0),
	combout => \u1|u1|u0|Mult0|mult_core|romout[0][11]~1_combout\);

-- Location: LCCOMB_X16_Y19_N0
\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\r0|Q\(6) & \r0|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(0),
	datad => VCC,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X16_Y19_N2
\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\r0|Q\(7) & (!\u1|u1|u0|Mult0|mult_core|romout[0][11]~1_combout\ & !\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\r0|Q\(7) & 
-- ((!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u1|u1|u0|Mult0|mult_core|romout[0][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \u1|u1|u0|Mult0|mult_core|romout[0][11]~1_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X16_Y19_N4
\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = (\u1|u1|u0|Mult0|mult_core|romout[0][12]~combout\ & (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ $ (GND))) # 
-- (!\u1|u1|u0|Mult0|mult_core|romout[0][12]~combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ & VCC))
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\u1|u1|u0|Mult0|mult_core|romout[0][12]~combout\ & !\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|romout[0][12]~combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X16_Y19_N6
\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\u2|u1|u0|Mult0|mult_core|romout[0][10]~combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\u2|u1|u0|Mult0|mult_core|romout[0][10]~combout\ & 
-- ((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\u2|u1|u0|Mult0|mult_core|romout[0][10]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|romout[0][10]~combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X16_Y19_N8
\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u3|u1|u0|Mult0|mult_core|romout[0][13]~combout\ $ (\r0|Q\(4) $ (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[0][13]~combout\ & ((\r0|Q\(4)) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[0][13]~combout\ & (\r0|Q\(4) & !\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[0][13]~combout\,
	datab => \r0|Q\(4),
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X16_Y19_N10
\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u3|u1|u0|Mult0|mult_core|romout[0][12]~combout\ & ((\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ & (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u3|u1|u0|Mult0|mult_core|romout[0][12]~combout\ & ((\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ & 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[0][12]~combout\ & (!\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ & !\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[0][12]~combout\ & ((!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[0][12]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[1][6]~1_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X16_Y19_N12
\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|u1|u0|Mult0|mult_core|romout[0][13]~combout\ $ (\u11|u0|Mult0|mult_core|romout[1][7]~combout\ $ (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # 
-- (GND)
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|u1|u0|Mult0|mult_core|romout[0][13]~combout\ & ((\u11|u0|Mult0|mult_core|romout[1][7]~combout\) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u2|u1|u0|Mult0|mult_core|romout[0][13]~combout\ & (\u11|u0|Mult0|mult_core|romout[1][7]~combout\ & !\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|romout[0][13]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X16_Y19_N14
\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u2|u1|u0|Mult0|mult_core|romout[1][10]~2_combout\ & ((\u2|u1|u0|Mult0|mult_core|romout[0][14]~combout\ & (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & 
-- VCC)) # (!\u2|u1|u0|Mult0|mult_core|romout[0][14]~combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u2|u1|u0|Mult0|mult_core|romout[1][10]~2_combout\ & ((\u2|u1|u0|Mult0|mult_core|romout[0][14]~combout\ & 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u2|u1|u0|Mult0|mult_core|romout[0][14]~combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|u1|u0|Mult0|mult_core|romout[1][10]~2_combout\ & (!\u2|u1|u0|Mult0|mult_core|romout[0][14]~combout\ & !\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|u1|u0|Mult0|mult_core|romout[1][10]~2_combout\ & ((!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u2|u1|u0|Mult0|mult_core|romout[0][14]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|romout[1][10]~2_combout\,
	datab => \u2|u1|u0|Mult0|mult_core|romout[0][14]~combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X16_Y19_N16
\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u3|u1|u0|Mult0|mult_core|romout[1][13]~4_combout\ $ (\u2|u1|u0|Mult0|mult_core|romout[0][15]~combout\ $ (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) 
-- # (GND)
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[1][13]~4_combout\ & ((\u2|u1|u0|Mult0|mult_core|romout[0][15]~combout\) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[1][13]~4_combout\ & (\u2|u1|u0|Mult0|mult_core|romout[0][15]~combout\ & !\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[1][13]~4_combout\,
	datab => \u2|u1|u0|Mult0|mult_core|romout[0][15]~combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X16_Y19_N18
\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u2|u1|u0|Mult0|mult_core|romout[0][16]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[1][12]~combout\ & (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) 
-- # (!\u3|u1|u0|Mult0|mult_core|romout[1][12]~combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u2|u1|u0|Mult0|mult_core|romout[0][16]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[1][12]~combout\ & 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u3|u1|u0|Mult0|mult_core|romout[1][12]~combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|u1|u0|Mult0|mult_core|romout[0][16]~combout\ & (!\u3|u1|u0|Mult0|mult_core|romout[1][12]~combout\ & !\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|u1|u0|Mult0|mult_core|romout[0][16]~combout\ & ((!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u3|u1|u0|Mult0|mult_core|romout[1][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|romout[0][16]~combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[1][12]~combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X16_Y19_N20
\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|u1|u0|Mult0|mult_core|romout[1][13]~combout\ $ (\u11|u0|Mult0|mult_core|romout[0][16]~4_combout\ $ (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # 
-- (GND)
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|u1|u0|Mult0|mult_core|romout[1][13]~combout\ & ((\u11|u0|Mult0|mult_core|romout[0][16]~4_combout\) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\u2|u1|u0|Mult0|mult_core|romout[1][13]~combout\ & (\u11|u0|Mult0|mult_core|romout[0][16]~4_combout\ & !\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|romout[1][13]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[0][16]~4_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X16_Y19_N22
\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u2|u1|u0|Mult0|mult_core|romout[1][14]~1_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND))) # 
-- (!\u2|u1|u0|Mult0|mult_core|romout[1][14]~1_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\))
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|u1|u0|Mult0|mult_core|romout[1][14]~1_combout\) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|romout[1][14]~1_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X16_Y19_N24
\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u2|u1|u0|Mult0|mult_core|romout[1][15]~combout\ & (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u2|u1|u0|Mult0|mult_core|romout[1][15]~combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|u1|u0|Mult0|mult_core|romout[1][15]~combout\ & !\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|romout[1][15]~combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X16_Y19_N26
\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u2|u1|u0|Mult0|mult_core|romout[1][16]~combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u2|u1|u0|Mult0|mult_core|romout[1][16]~combout\ & 
-- ((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u2|u1|u0|Mult0|mult_core|romout[1][16]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|romout[1][16]~combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X16_Y19_N28
\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (!\u11|u0|Mult0|mult_core|romout[1][16]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u11|u0|Mult0|mult_core|romout[1][16]~8_combout\,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X20_Y19_N14
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & \r0|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datab => \r0|Q\(8),
	datad => VCC,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X20_Y19_N16
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\r0|Q\(9) & (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & 
-- !\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\r0|Q\(9) & ((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X20_Y19_N18
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & ((\r0|Q\(10)) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\r0|Q\(10) & 
-- !\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \r0|Q\(10),
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X20_Y19_N20
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\r0|Q\(11) & 
-- !\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \r0|Q\(11),
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X20_Y19_N22
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\r0|Q\(12) $ (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\r0|Q\(12) & ((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\))) # (!\r0|Q\(12) & (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(12),
	datab => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X20_Y19_N24
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\r0|Q\(13) & 
-- (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\r0|Q\(13) & (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\r0|Q\(13) & (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\r0|Q\(13) & 
-- ((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\r0|Q\(13) & 
-- !\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\r0|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \r0|Q\(13),
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X20_Y19_N26
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X20_Y19_N28
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- !\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X20_Y19_N30
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datab => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X20_Y18_N0
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X20_Y18_N2
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datab => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X20_Y18_N4
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- !\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X20_Y18_N6
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = ((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datab => \u2|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X20_Y18_N8
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X20_Y18_N10
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X20_Y18_N12
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X20_Y18_N24
\u2|u1|u1|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|LessThan0~1_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datac => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \u2|u1|u1|LessThan0~1_combout\);

-- Location: LCCOMB_X20_Y19_N12
\u2|u1|u1|LessThan0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|LessThan0~0_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # ((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # 
-- ((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datac => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	combout => \u2|u1|u1|LessThan0~0_combout\);

-- Location: LCCOMB_X20_Y18_N30
\u2|u1|u1|LessThan0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|LessThan0~2_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\) # ((\u2|u1|u1|LessThan0~1_combout\ & 
-- \u2|u1|u1|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u2|u1|u1|LessThan0~1_combout\,
	datac => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => \u2|u1|u1|LessThan0~0_combout\,
	combout => \u2|u1|u1|LessThan0~2_combout\);

-- Location: LCCOMB_X20_Y17_N28
\u11|u0|Mult0|mult_core|romout[2][16]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[2][16]~9_combout\ = (\r0|Q\(11) & ((\r0|Q\(10)) # (\r0|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u11|u0|Mult0|mult_core|romout[2][16]~9_combout\);

-- Location: LCCOMB_X19_Y18_N22
\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u3|u1|u0|Mult0|mult_core|romout[3][8]~1_combout\ $ (\u11|u0|Mult0|mult_core|romout[2][16]~9_combout\ $ (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # 
-- (GND)
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[3][8]~1_combout\ & ((\u11|u0|Mult0|mult_core|romout[2][16]~9_combout\) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[3][8]~1_combout\ & (\u11|u0|Mult0|mult_core|romout[2][16]~9_combout\ & !\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[3][8]~1_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[2][16]~9_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X19_Y18_N24
\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u3|u1|u0|Mult0|mult_core|romout[3][9]~combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u3|u1|u0|Mult0|mult_core|romout[3][9]~combout\ & 
-- ((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u3|u1|u0|Mult0|mult_core|romout[3][9]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[3][9]~combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X20_Y18_N14
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (GND))) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X20_Y18_N16
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (!\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X19_Y17_N0
\u11|u0|Mult0|mult_core|_~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|_~11_combout\ = (!\r0|Q\(13) & (\r0|Q\(14) & !\r0|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(14),
	datad => \r0|Q\(12),
	combout => \u11|u0|Mult0|mult_core|_~11_combout\);

-- Location: LCCOMB_X19_Y18_N0
\u11|u0|Mult0|mult_core|_~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|_~10_combout\ = (\r0|Q\(13) & (\r0|Q\(12) & !\r0|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datab => \r0|Q\(12),
	datad => \r0|Q\(14),
	combout => \u11|u0|Mult0|mult_core|_~10_combout\);

-- Location: LCCOMB_X19_Y18_N26
\u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (((!\u11|u0|Mult0|mult_core|_~11_combout\ & !\u11|u0|Mult0|mult_core|_~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|_~11_combout\,
	datad => \u11|u0|Mult0|mult_core|_~10_combout\,
	cin => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X20_Y18_N18
\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ $ (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cin => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: LCCOMB_X25_Y18_N2
\u2|u1|u1|sum[12]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[12]~14_combout\ = (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & 
-- !\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datad => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	combout => \u2|u1|u1|sum[12]~14_combout\);

-- Location: LCCOMB_X25_Y18_N10
\u2|u1|u1|sum[12]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[12]~15_combout\ = (\u2|u1|u1|sum[12]~14_combout\ & (((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u2|u1|u1|LessThan0~2_combout\)) # 
-- (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datac => \u2|u1|u1|LessThan0~2_combout\,
	datad => \u2|u1|u1|sum[12]~14_combout\,
	combout => \u2|u1|u1|sum[12]~15_combout\);

-- Location: LCCOMB_X25_Y18_N30
\u2|u1|u1|sgn~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sgn~2_combout\ = (\u9|u0|WideOr0~4_combout\ & (!\r0|Q\(15) & !\u2|u1|u1|sum[12]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|WideOr0~4_combout\,
	datab => \r0|Q\(15),
	datad => \u2|u1|u1|sum[12]~15_combout\,
	combout => \u2|u1|u1|sgn~2_combout\);

-- Location: FF_X25_Y18_N31
\u2|u1|u1|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u1|u1|sgn~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u1|u1|sgn~q\);

-- Location: CLKCTRL_G11
\u0|current_state.s_rst~clkctrl\ : cyclone10lp_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|current_state.s_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|current_state.s_rst~clkctrl_outclk\);

-- Location: FF_X25_Y18_N3
\u2|r1|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u2|u1|u1|sgn~q\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u2|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r1|Q\(15));

-- Location: LCCOMB_X26_Y18_N0
\u2|u1|u1|sum[1]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[1]~20_combout\ = \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (VCC)
-- \u2|u1|u1|sum[1]~21\ = CARRY(\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u2|u1|u1|sum[1]~20_combout\,
	cout => \u2|u1|u1|sum[1]~21\);

-- Location: LCCOMB_X26_Y18_N2
\u2|u1|u1|sum[2]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[2]~22_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u2|u1|u1|sum[1]~21\)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- ((\u2|u1|u1|sum[1]~21\) # (GND)))
-- \u2|u1|u1|sum[2]~23\ = CARRY((!\u2|u1|u1|sum[1]~21\) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u2|u1|u1|sum[1]~21\,
	combout => \u2|u1|u1|sum[2]~22_combout\,
	cout => \u2|u1|u1|sum[2]~23\);

-- Location: LCCOMB_X26_Y18_N4
\u2|u1|u1|sum[3]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[3]~24_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u2|u1|u1|sum[2]~23\ $ (GND))) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\u2|u1|u1|sum[2]~23\ & VCC))
-- \u2|u1|u1|sum[3]~25\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u2|u1|u1|sum[2]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u2|u1|u1|sum[2]~23\,
	combout => \u2|u1|u1|sum[3]~24_combout\,
	cout => \u2|u1|u1|sum[3]~25\);

-- Location: LCCOMB_X26_Y18_N6
\u2|u1|u1|sum[4]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[4]~26_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u2|u1|u1|sum[3]~25\ & VCC)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\u2|u1|u1|sum[3]~25\))
-- \u2|u1|u1|sum[4]~27\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u2|u1|u1|sum[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|u1|u1|sum[3]~25\,
	combout => \u2|u1|u1|sum[4]~26_combout\,
	cout => \u2|u1|u1|sum[4]~27\);

-- Location: LCCOMB_X26_Y18_N8
\u2|u1|u1|sum[5]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[5]~28_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((GND) # (!\u2|u1|u1|sum[4]~27\))) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u2|u1|u1|sum[4]~27\ $ (GND)))
-- \u2|u1|u1|sum[5]~29\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (!\u2|u1|u1|sum[4]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|u1|u1|sum[4]~27\,
	combout => \u2|u1|u1|sum[5]~28_combout\,
	cout => \u2|u1|u1|sum[5]~29\);

-- Location: LCCOMB_X26_Y18_N10
\u2|u1|u1|sum[6]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[6]~30_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u2|u1|u1|sum[5]~29\ & VCC)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\u2|u1|u1|sum[5]~29\))
-- \u2|u1|u1|sum[6]~31\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u2|u1|u1|sum[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|u1|u1|sum[5]~29\,
	combout => \u2|u1|u1|sum[6]~30_combout\,
	cout => \u2|u1|u1|sum[6]~31\);

-- Location: LCCOMB_X26_Y18_N12
\u2|u1|u1|sum[7]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[7]~32_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((GND) # (!\u2|u1|u1|sum[6]~31\))) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u2|u1|u1|sum[6]~31\ $ (GND)))
-- \u2|u1|u1|sum[7]~33\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u2|u1|u1|sum[6]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|u1|u1|sum[6]~31\,
	combout => \u2|u1|u1|sum[7]~32_combout\,
	cout => \u2|u1|u1|sum[7]~33\);

-- Location: LCCOMB_X26_Y18_N14
\u2|u1|u1|sum[8]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[8]~34_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u2|u1|u1|sum[7]~33\)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- ((\u2|u1|u1|sum[7]~33\) # (GND)))
-- \u2|u1|u1|sum[8]~35\ = CARRY((!\u2|u1|u1|sum[7]~33\) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|u1|u1|sum[7]~33\,
	combout => \u2|u1|u1|sum[8]~34_combout\,
	cout => \u2|u1|u1|sum[8]~35\);

-- Location: LCCOMB_X26_Y18_N16
\u2|u1|u1|sum[9]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[9]~36_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # (!\u2|u1|u1|sum[8]~35\))) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u2|u1|u1|sum[8]~35\ $ (GND)))
-- \u2|u1|u1|sum[9]~37\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u2|u1|u1|sum[8]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u2|u1|u1|sum[8]~35\,
	combout => \u2|u1|u1|sum[9]~36_combout\,
	cout => \u2|u1|u1|sum[9]~37\);

-- Location: LCCOMB_X26_Y18_N18
\u2|u1|u1|sum[10]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[10]~38_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u2|u1|u1|sum[9]~37\)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- ((\u2|u1|u1|sum[9]~37\) # (GND)))
-- \u2|u1|u1|sum[10]~39\ = CARRY((!\u2|u1|u1|sum[9]~37\) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u2|u1|u1|sum[9]~37\,
	combout => \u2|u1|u1|sum[10]~38_combout\,
	cout => \u2|u1|u1|sum[10]~39\);

-- Location: LCCOMB_X26_Y18_N20
\u2|u1|u1|sum[11]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[11]~40_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((GND) # (!\u2|u1|u1|sum[10]~39\))) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u2|u1|u1|sum[10]~39\ $ (GND)))
-- \u2|u1|u1|sum[11]~41\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u2|u1|u1|sum[10]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u2|u1|u1|sum[10]~39\,
	combout => \u2|u1|u1|sum[11]~40_combout\,
	cout => \u2|u1|u1|sum[11]~41\);

-- Location: LCCOMB_X26_Y18_N22
\u2|u1|u1|sum[12]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[12]~42_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u2|u1|u1|sum[11]~41\)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- ((\u2|u1|u1|sum[11]~41\) # (GND)))
-- \u2|u1|u1|sum[12]~43\ = CARRY((!\u2|u1|u1|sum[11]~41\) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u2|u1|u1|sum[11]~41\,
	combout => \u2|u1|u1|sum[12]~42_combout\,
	cout => \u2|u1|u1|sum[12]~43\);

-- Location: LCCOMB_X26_Y18_N24
\u2|u1|u1|sum[13]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[13]~44_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (\u2|u1|u1|sum[12]~43\ $ (GND))) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (!\u2|u1|u1|sum[12]~43\ & VCC))
-- \u2|u1|u1|sum[13]~45\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & !\u2|u1|u1|sum[12]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u2|u1|u1|sum[12]~43\,
	combout => \u2|u1|u1|sum[13]~44_combout\,
	cout => \u2|u1|u1|sum[13]~45\);

-- Location: LCCOMB_X26_Y18_N26
\u2|u1|u1|sum[14]~46\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[14]~46_combout\ = \u2|u1|u1|sum[13]~45\ $ (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	cin => \u2|u1|u1|sum[13]~45\,
	combout => \u2|u1|u1|sum[14]~46_combout\);

-- Location: LCCOMB_X24_Y18_N2
\u2|u1|u1|Add2~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add2~1_cout\ = CARRY(!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u2|u1|u1|Add2~1_cout\);

-- Location: LCCOMB_X24_Y18_N4
\u2|u1|u1|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add2~2_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u2|u1|u1|Add2~1_cout\)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\u2|u1|u1|Add2~1_cout\ & VCC))
-- \u2|u1|u1|Add2~3\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\u2|u1|u1|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add2~1_cout\,
	combout => \u2|u1|u1|Add2~2_combout\,
	cout => \u2|u1|u1|Add2~3\);

-- Location: LCCOMB_X24_Y18_N6
\u2|u1|u1|Add2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add2~4_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u2|u1|u1|Add2~3\ & VCC)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u2|u1|u1|Add2~3\ 
-- $ (GND)))
-- \u2|u1|u1|Add2~5\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u2|u1|u1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add2~3\,
	combout => \u2|u1|u1|Add2~4_combout\,
	cout => \u2|u1|u1|Add2~5\);

-- Location: LCCOMB_X24_Y18_N8
\u2|u1|u1|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add2~6_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\u2|u1|u1|Add2~5\) # (GND))) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\u2|u1|u1|Add2~5\))
-- \u2|u1|u1|Add2~7\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u2|u1|u1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add2~5\,
	combout => \u2|u1|u1|Add2~6_combout\,
	cout => \u2|u1|u1|Add2~7\);

-- Location: LCCOMB_X24_Y18_N10
\u2|u1|u1|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add2~8_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u2|u1|u1|Add2~7\ $ (GND))) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((GND) # 
-- (!\u2|u1|u1|Add2~7\)))
-- \u2|u1|u1|Add2~9\ = CARRY((!\u2|u1|u1|Add2~7\) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add2~7\,
	combout => \u2|u1|u1|Add2~8_combout\,
	cout => \u2|u1|u1|Add2~9\);

-- Location: LCCOMB_X24_Y18_N12
\u2|u1|u1|Add2~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add2~10_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u2|u1|u1|Add2~9\)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u2|u1|u1|Add2~9\ & 
-- VCC))
-- \u2|u1|u1|Add2~11\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u2|u1|u1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add2~9\,
	combout => \u2|u1|u1|Add2~10_combout\,
	cout => \u2|u1|u1|Add2~11\);

-- Location: LCCOMB_X24_Y18_N14
\u2|u1|u1|Add2~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add2~12_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u2|u1|u1|Add2~11\ $ (GND))) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((GND) # 
-- (!\u2|u1|u1|Add2~11\)))
-- \u2|u1|u1|Add2~13\ = CARRY((!\u2|u1|u1|Add2~11\) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add2~11\,
	combout => \u2|u1|u1|Add2~12_combout\,
	cout => \u2|u1|u1|Add2~13\);

-- Location: LCCOMB_X24_Y18_N16
\u2|u1|u1|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add2~14_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u2|u1|u1|Add2~13\)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u2|u1|u1|Add2~13\ & 
-- VCC))
-- \u2|u1|u1|Add2~15\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u2|u1|u1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add2~13\,
	combout => \u2|u1|u1|Add2~14_combout\,
	cout => \u2|u1|u1|Add2~15\);

-- Location: LCCOMB_X24_Y18_N18
\u2|u1|u1|Add2~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add2~16_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u2|u1|u1|Add2~15\ & VCC)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (\u2|u1|u1|Add2~15\ $ (GND)))
-- \u2|u1|u1|Add2~17\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u2|u1|u1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add2~15\,
	combout => \u2|u1|u1|Add2~16_combout\,
	cout => \u2|u1|u1|Add2~17\);

-- Location: LCCOMB_X24_Y18_N20
\u2|u1|u1|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add2~18_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (!\u2|u1|u1|Add2~17\)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u2|u1|u1|Add2~17\ & 
-- VCC))
-- \u2|u1|u1|Add2~19\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u2|u1|u1|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add2~17\,
	combout => \u2|u1|u1|Add2~18_combout\,
	cout => \u2|u1|u1|Add2~19\);

-- Location: LCCOMB_X24_Y18_N22
\u2|u1|u1|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add2~20_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u2|u1|u1|Add2~19\ & VCC)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- (\u2|u1|u1|Add2~19\ $ (GND)))
-- \u2|u1|u1|Add2~21\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u2|u1|u1|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add2~19\,
	combout => \u2|u1|u1|Add2~20_combout\,
	cout => \u2|u1|u1|Add2~21\);

-- Location: LCCOMB_X24_Y18_N24
\u2|u1|u1|Add2~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add2~22_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (!\u2|u1|u1|Add2~21\)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u2|u1|u1|Add2~21\ & 
-- VCC))
-- \u2|u1|u1|Add2~23\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u2|u1|u1|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add2~21\,
	combout => \u2|u1|u1|Add2~22_combout\,
	cout => \u2|u1|u1|Add2~23\);

-- Location: LCCOMB_X24_Y18_N26
\u2|u1|u1|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add2~24_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u2|u1|u1|Add2~23\ & VCC)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (\u2|u1|u1|Add2~23\ $ (GND)))
-- \u2|u1|u1|Add2~25\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & !\u2|u1|u1|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add2~23\,
	combout => \u2|u1|u1|Add2~24_combout\,
	cout => \u2|u1|u1|Add2~25\);

-- Location: LCCOMB_X24_Y18_N28
\u2|u1|u1|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add2~26_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((\u2|u1|u1|Add2~25\) # (GND))) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (!\u2|u1|u1|Add2~25\))
-- \u2|u1|u1|Add2~27\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\) # (!\u2|u1|u1|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add2~25\,
	combout => \u2|u1|u1|Add2~26_combout\,
	cout => \u2|u1|u1|Add2~27\);

-- Location: LCCOMB_X24_Y18_N30
\u2|u1|u1|Add2~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add2~28_combout\ = \u2|u1|u1|Add2~27\ $ (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	cin => \u2|u1|u1|Add2~27\,
	combout => \u2|u1|u1|Add2~28_combout\);

-- Location: LCCOMB_X23_Y18_N4
\u2|u1|u1|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~0_combout\ = \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (VCC)
-- \u2|u1|u1|Add1~1\ = CARRY(\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u2|u1|u1|Add1~0_combout\,
	cout => \u2|u1|u1|Add1~1\);

-- Location: LCCOMB_X23_Y18_N6
\u2|u1|u1|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~2_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u2|u1|u1|Add1~1\ & VCC)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\u2|u1|u1|Add1~1\))
-- \u2|u1|u1|Add1~3\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u2|u1|u1|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add1~1\,
	combout => \u2|u1|u1|Add1~2_combout\,
	cout => \u2|u1|u1|Add1~3\);

-- Location: LCCOMB_X23_Y18_N8
\u2|u1|u1|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~4_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # (!\u2|u1|u1|Add1~3\))) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u2|u1|u1|Add1~3\ $ (GND)))
-- \u2|u1|u1|Add1~5\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u2|u1|u1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add1~3\,
	combout => \u2|u1|u1|Add1~4_combout\,
	cout => \u2|u1|u1|Add1~5\);

-- Location: LCCOMB_X23_Y18_N10
\u2|u1|u1|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~6_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u2|u1|u1|Add1~5\)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u2|u1|u1|Add1~5\) # 
-- (GND)))
-- \u2|u1|u1|Add1~7\ = CARRY((!\u2|u1|u1|Add1~5\) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add1~5\,
	combout => \u2|u1|u1|Add1~6_combout\,
	cout => \u2|u1|u1|Add1~7\);

-- Location: LCCOMB_X23_Y18_N12
\u2|u1|u1|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~8_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u2|u1|u1|Add1~7\ $ (GND))) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u2|u1|u1|Add1~7\ & VCC))
-- \u2|u1|u1|Add1~9\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u2|u1|u1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add1~7\,
	combout => \u2|u1|u1|Add1~8_combout\,
	cout => \u2|u1|u1|Add1~9\);

-- Location: LCCOMB_X23_Y18_N14
\u2|u1|u1|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~10_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u2|u1|u1|Add1~9\)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\u2|u1|u1|Add1~9\) # 
-- (GND)))
-- \u2|u1|u1|Add1~11\ = CARRY((!\u2|u1|u1|Add1~9\) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add1~9\,
	combout => \u2|u1|u1|Add1~10_combout\,
	cout => \u2|u1|u1|Add1~11\);

-- Location: LCCOMB_X23_Y18_N16
\u2|u1|u1|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~12_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u2|u1|u1|Add1~11\ $ (GND))) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\u2|u1|u1|Add1~11\ & VCC))
-- \u2|u1|u1|Add1~13\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u2|u1|u1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add1~11\,
	combout => \u2|u1|u1|Add1~12_combout\,
	cout => \u2|u1|u1|Add1~13\);

-- Location: LCCOMB_X23_Y18_N18
\u2|u1|u1|Add1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~14_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u2|u1|u1|Add1~13\ & VCC)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\u2|u1|u1|Add1~13\))
-- \u2|u1|u1|Add1~15\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u2|u1|u1|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add1~13\,
	combout => \u2|u1|u1|Add1~14_combout\,
	cout => \u2|u1|u1|Add1~15\);

-- Location: LCCOMB_X23_Y18_N20
\u2|u1|u1|Add1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~16_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u2|u1|u1|Add1~15\ $ (GND))) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (!\u2|u1|u1|Add1~15\ & VCC))
-- \u2|u1|u1|Add1~17\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u2|u1|u1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add1~15\,
	combout => \u2|u1|u1|Add1~16_combout\,
	cout => \u2|u1|u1|Add1~17\);

-- Location: LCCOMB_X23_Y18_N22
\u2|u1|u1|Add1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~18_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u2|u1|u1|Add1~17\ & VCC)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- (!\u2|u1|u1|Add1~17\))
-- \u2|u1|u1|Add1~19\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u2|u1|u1|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add1~17\,
	combout => \u2|u1|u1|Add1~18_combout\,
	cout => \u2|u1|u1|Add1~19\);

-- Location: LCCOMB_X23_Y18_N24
\u2|u1|u1|Add1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~20_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u2|u1|u1|Add1~19\ $ (GND))) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (!\u2|u1|u1|Add1~19\ & VCC))
-- \u2|u1|u1|Add1~21\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u2|u1|u1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add1~19\,
	combout => \u2|u1|u1|Add1~20_combout\,
	cout => \u2|u1|u1|Add1~21\);

-- Location: LCCOMB_X23_Y18_N26
\u2|u1|u1|Add1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~22_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (\u2|u1|u1|Add1~21\ & VCC)) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (!\u2|u1|u1|Add1~21\))
-- \u2|u1|u1|Add1~23\ = CARRY((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & !\u2|u1|u1|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add1~21\,
	combout => \u2|u1|u1|Add1~22_combout\,
	cout => \u2|u1|u1|Add1~23\);

-- Location: LCCOMB_X23_Y18_N28
\u2|u1|u1|Add1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~24_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((GND) # (!\u2|u1|u1|Add1~23\))) # (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (\u2|u1|u1|Add1~23\ $ (GND)))
-- \u2|u1|u1|Add1~25\ = CARRY((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\) # (!\u2|u1|u1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u2|u1|u1|Add1~23\,
	combout => \u2|u1|u1|Add1~24_combout\,
	cout => \u2|u1|u1|Add1~25\);

-- Location: LCCOMB_X23_Y18_N30
\u2|u1|u1|Add1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~26_combout\ = \u2|u1|u1|Add1~25\ $ (!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	cin => \u2|u1|u1|Add1~25\,
	combout => \u2|u1|u1|Add1~26_combout\);

-- Location: LCCOMB_X24_Y18_N0
\u2|u1|u1|Add1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~28_combout\ = (\u2|u1|u1|sum[12]~15_combout\ & (\u2|u1|u1|Add2~28_combout\)) # (!\u2|u1|u1|sum[12]~15_combout\ & ((\u2|u1|u1|Add1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u1|Add2~28_combout\,
	datac => \u2|u1|u1|sum[12]~15_combout\,
	datad => \u2|u1|u1|Add1~26_combout\,
	combout => \u2|u1|u1|Add1~28_combout\);

-- Location: LCCOMB_X20_Y18_N28
\u2|u1|u1|sum[12]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[12]~16_combout\ = (\u2|u1|u1|LessThan0~1_combout\ & ((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # ((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\) # 
-- (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u2|u1|u1|LessThan0~1_combout\,
	datac => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	combout => \u2|u1|u1|sum[12]~16_combout\);

-- Location: LCCOMB_X20_Y18_N22
\u2|u1|u1|sum[12]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[12]~17_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\) # ((\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((\u2|u1|u1|sum[12]~16_combout\) # 
-- (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u2|u1|u1|sum[12]~16_combout\,
	datac => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	combout => \u2|u1|u1|sum[12]~17_combout\);

-- Location: LCCOMB_X26_Y18_N30
\u2|u1|u1|sum[12]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[12]~18_combout\ = (((!\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u2|u1|u1|sum[12]~17_combout\)) # (!\u11|u0|res\(15))) # (!\u2|u1|u1|sum[12]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u1|sum[12]~15_combout\,
	datab => \u11|u0|res\(15),
	datac => \u2|u1|u1|sum[12]~17_combout\,
	datad => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	combout => \u2|u1|u1|sum[12]~18_combout\);

-- Location: FF_X26_Y18_N27
\u2|u1|u1|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u1|u1|sum[14]~46_combout\,
	asdata => \u2|u1|u1|Add1~28_combout\,
	sload => \u11|u0|res\(15),
	ena => \u2|u1|u1|sum[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u1|u1|sum\(14));

-- Location: FF_X31_Y21_N29
\u2|r1|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u2|u1|u1|sum\(14),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u2|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r1|Q\(14));

-- Location: LCCOMB_X40_Y25_N8
\u2|u0|u1|sum[3]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[3]~27_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u2|u0|u1|sum[2]~26\ & VCC)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\u2|u0|u1|sum[2]~26\))
-- \u2|u0|u1|sum[3]~28\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u2|u0|u1|sum[2]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|u0|u1|sum[2]~26\,
	combout => \u2|u0|u1|sum[3]~27_combout\,
	cout => \u2|u0|u1|sum[3]~28\);

-- Location: LCCOMB_X40_Y25_N10
\u2|u0|u1|sum[4]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[4]~29_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((GND) # (!\u2|u0|u1|sum[3]~28\))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u2|u0|u1|sum[3]~28\ $ (GND)))
-- \u2|u0|u1|sum[4]~30\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (!\u2|u0|u1|sum[3]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|u0|u1|sum[3]~28\,
	combout => \u2|u0|u1|sum[4]~29_combout\,
	cout => \u2|u0|u1|sum[4]~30\);

-- Location: LCCOMB_X40_Y25_N12
\u2|u0|u1|sum[5]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[5]~31_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u2|u0|u1|sum[4]~30\ & VCC)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\u2|u0|u1|sum[4]~30\))
-- \u2|u0|u1|sum[5]~32\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u2|u0|u1|sum[4]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|u0|u1|sum[4]~30\,
	combout => \u2|u0|u1|sum[5]~31_combout\,
	cout => \u2|u0|u1|sum[5]~32\);

-- Location: LCCOMB_X40_Y25_N14
\u2|u0|u1|sum[6]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[6]~33_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((GND) # (!\u2|u0|u1|sum[5]~32\))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u2|u0|u1|sum[5]~32\ $ (GND)))
-- \u2|u0|u1|sum[6]~34\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u2|u0|u1|sum[5]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|u0|u1|sum[5]~32\,
	combout => \u2|u0|u1|sum[6]~33_combout\,
	cout => \u2|u0|u1|sum[6]~34\);

-- Location: LCCOMB_X40_Y25_N16
\u2|u0|u1|sum[7]~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[7]~35_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u2|u0|u1|sum[6]~34\ & VCC)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\u2|u0|u1|sum[6]~34\))
-- \u2|u0|u1|sum[7]~36\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u2|u0|u1|sum[6]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|u0|u1|sum[6]~34\,
	combout => \u2|u0|u1|sum[7]~35_combout\,
	cout => \u2|u0|u1|sum[7]~36\);

-- Location: LCCOMB_X40_Y25_N18
\u2|u0|u1|sum[8]~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[8]~37_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # (!\u2|u0|u1|sum[7]~36\))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u2|u0|u1|sum[7]~36\ $ (GND)))
-- \u2|u0|u1|sum[8]~38\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u2|u0|u1|sum[7]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u2|u0|u1|sum[7]~36\,
	combout => \u2|u0|u1|sum[8]~37_combout\,
	cout => \u2|u0|u1|sum[8]~38\);

-- Location: LCCOMB_X40_Y25_N20
\u2|u0|u1|sum[9]~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[9]~39_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u2|u0|u1|sum[8]~38\ & VCC)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- (!\u2|u0|u1|sum[8]~38\))
-- \u2|u0|u1|sum[9]~40\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u2|u0|u1|sum[8]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u2|u0|u1|sum[8]~38\,
	combout => \u2|u0|u1|sum[9]~39_combout\,
	cout => \u2|u0|u1|sum[9]~40\);

-- Location: LCCOMB_X40_Y25_N22
\u2|u0|u1|sum[10]~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[10]~41_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u2|u0|u1|sum[9]~40\ $ (GND))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (!\u2|u0|u1|sum[9]~40\ & VCC))
-- \u2|u0|u1|sum[10]~42\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u2|u0|u1|sum[9]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u2|u0|u1|sum[9]~40\,
	combout => \u2|u0|u1|sum[10]~41_combout\,
	cout => \u2|u0|u1|sum[10]~42\);

-- Location: LCCOMB_X40_Y25_N24
\u2|u0|u1|sum[11]~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[11]~43_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u2|u0|u1|sum[10]~42\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- ((\u2|u0|u1|sum[10]~42\) # (GND)))
-- \u2|u0|u1|sum[11]~44\ = CARRY((!\u2|u0|u1|sum[10]~42\) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u2|u0|u1|sum[10]~42\,
	combout => \u2|u0|u1|sum[11]~43_combout\,
	cout => \u2|u0|u1|sum[11]~44\);

-- Location: LCCOMB_X40_Y25_N26
\u2|u0|u1|sum[12]~45\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[12]~45_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (\u2|u0|u1|sum[11]~44\ $ (GND))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (!\u2|u0|u1|sum[11]~44\ & VCC))
-- \u2|u0|u1|sum[12]~46\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & !\u2|u0|u1|sum[11]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u2|u0|u1|sum[11]~44\,
	combout => \u2|u0|u1|sum[12]~45_combout\,
	cout => \u2|u0|u1|sum[12]~46\);

-- Location: LCCOMB_X40_Y25_N28
\u2|u0|u1|sum[13]~47\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[13]~47_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & (!\u2|u0|u1|sum[12]~46\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & 
-- ((\u2|u0|u1|sum[12]~46\) # (GND)))
-- \u2|u0|u1|sum[13]~48\ = CARRY((!\u2|u0|u1|sum[12]~46\) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \u2|u0|u1|sum[12]~46\,
	combout => \u2|u0|u1|sum[13]~47_combout\,
	cout => \u2|u0|u1|sum[13]~48\);

-- Location: LCCOMB_X40_Y25_N30
\u2|u0|u1|sum[14]~49\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|sum[14]~49_combout\ = !\u2|u0|u1|sum[13]~48\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|u0|u1|sum[13]~48\,
	combout => \u2|u0|u1|sum[14]~49_combout\);

-- Location: LCCOMB_X39_Y25_N2
\u2|u0|u1|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~26_cout\ = CARRY(!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cout => \u2|u0|u1|Add2~26_cout\);

-- Location: LCCOMB_X39_Y25_N4
\u2|u0|u1|Add2~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~27_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((\u2|u0|u1|Add2~26_cout\) # (GND))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (!\u2|u0|u1|Add2~26_cout\))
-- \u2|u0|u1|Add2~28\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\) # (!\u2|u0|u1|Add2~26_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u2|u0|u1|Add2~26_cout\,
	combout => \u2|u0|u1|Add2~27_combout\,
	cout => \u2|u0|u1|Add2~28\);

-- Location: LCCOMB_X39_Y25_N6
\u2|u0|u1|Add2~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~30_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (!\u2|u0|u1|Add2~28\ & VCC)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (\u2|u0|u1|Add2~28\ $ (GND)))
-- \u2|u0|u1|Add2~31\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & !\u2|u0|u1|Add2~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u2|u0|u1|Add2~28\,
	combout => \u2|u0|u1|Add2~30_combout\,
	cout => \u2|u0|u1|Add2~31\);

-- Location: LCCOMB_X39_Y25_N8
\u2|u0|u1|Add2~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~33_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & ((\u2|u0|u1|Add2~31\) # (GND))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & 
-- (!\u2|u0|u1|Add2~31\))
-- \u2|u0|u1|Add2~34\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\) # (!\u2|u0|u1|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \u2|u0|u1|Add2~31\,
	combout => \u2|u0|u1|Add2~33_combout\,
	cout => \u2|u0|u1|Add2~34\);

-- Location: LCCOMB_X39_Y25_N10
\u2|u0|u1|Add2~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~35_combout\ = \u2|u0|u1|Add2~34\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|u0|u1|Add2~34\,
	combout => \u2|u0|u1|Add2~35_combout\);

-- Location: LCCOMB_X40_Y27_N8
\u2|u0|u1|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add1~6_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u2|u0|u1|Add1~5\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u2|u0|u1|Add1~5\) # 
-- (GND)))
-- \u2|u0|u1|Add1~7\ = CARRY((!\u2|u0|u1|Add1~5\) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u2|u0|u1|Add1~5\,
	combout => \u2|u0|u1|Add1~6_combout\,
	cout => \u2|u0|u1|Add1~7\);

-- Location: LCCOMB_X40_Y27_N10
\u2|u0|u1|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add1~8_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u2|u0|u1|Add1~7\ $ (GND))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u2|u0|u1|Add1~7\ & VCC))
-- \u2|u0|u1|Add1~9\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u2|u0|u1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u2|u0|u1|Add1~7\,
	combout => \u2|u0|u1|Add1~8_combout\,
	cout => \u2|u0|u1|Add1~9\);

-- Location: LCCOMB_X40_Y27_N12
\u2|u0|u1|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add1~10_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u2|u0|u1|Add1~9\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\u2|u0|u1|Add1~9\) # 
-- (GND)))
-- \u2|u0|u1|Add1~11\ = CARRY((!\u2|u0|u1|Add1~9\) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u2|u0|u1|Add1~9\,
	combout => \u2|u0|u1|Add1~10_combout\,
	cout => \u2|u0|u1|Add1~11\);

-- Location: LCCOMB_X40_Y27_N14
\u2|u0|u1|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add1~12_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u2|u0|u1|Add1~11\ $ (GND))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\u2|u0|u1|Add1~11\ & VCC))
-- \u2|u0|u1|Add1~13\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u2|u0|u1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u2|u0|u1|Add1~11\,
	combout => \u2|u0|u1|Add1~12_combout\,
	cout => \u2|u0|u1|Add1~13\);

-- Location: LCCOMB_X40_Y27_N16
\u2|u0|u1|Add1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add1~14_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u2|u0|u1|Add1~13\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\u2|u0|u1|Add1~13\) 
-- # (GND)))
-- \u2|u0|u1|Add1~15\ = CARRY((!\u2|u0|u1|Add1~13\) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u2|u0|u1|Add1~13\,
	combout => \u2|u0|u1|Add1~14_combout\,
	cout => \u2|u0|u1|Add1~15\);

-- Location: LCCOMB_X40_Y27_N18
\u2|u0|u1|Add1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add1~16_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u2|u0|u1|Add1~15\ $ (GND))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (!\u2|u0|u1|Add1~15\ & VCC))
-- \u2|u0|u1|Add1~17\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u2|u0|u1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u2|u0|u1|Add1~15\,
	combout => \u2|u0|u1|Add1~16_combout\,
	cout => \u2|u0|u1|Add1~17\);

-- Location: LCCOMB_X40_Y27_N20
\u2|u0|u1|Add1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add1~18_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u2|u0|u1|Add1~17\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u2|u0|u1|Add1~17\) 
-- # (GND)))
-- \u2|u0|u1|Add1~19\ = CARRY((!\u2|u0|u1|Add1~17\) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u2|u0|u1|Add1~17\,
	combout => \u2|u0|u1|Add1~18_combout\,
	cout => \u2|u0|u1|Add1~19\);

-- Location: LCCOMB_X40_Y27_N22
\u2|u0|u1|Add1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add1~20_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((GND) # (!\u2|u0|u1|Add1~19\))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u2|u0|u1|Add1~19\ $ (GND)))
-- \u2|u0|u1|Add1~21\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u2|u0|u1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u2|u0|u1|Add1~19\,
	combout => \u2|u0|u1|Add1~20_combout\,
	cout => \u2|u0|u1|Add1~21\);

-- Location: LCCOMB_X40_Y27_N24
\u2|u0|u1|Add1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add1~22_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (\u2|u0|u1|Add1~21\ & VCC)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (!\u2|u0|u1|Add1~21\))
-- \u2|u0|u1|Add1~23\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & !\u2|u0|u1|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u2|u0|u1|Add1~21\,
	combout => \u2|u0|u1|Add1~22_combout\,
	cout => \u2|u0|u1|Add1~23\);

-- Location: LCCOMB_X40_Y27_N26
\u2|u0|u1|Add1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add1~24_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((GND) # (!\u2|u0|u1|Add1~23\))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (\u2|u0|u1|Add1~23\ $ (GND)))
-- \u2|u0|u1|Add1~25\ = CARRY((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\) # (!\u2|u0|u1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u2|u0|u1|Add1~23\,
	combout => \u2|u0|u1|Add1~24_combout\,
	cout => \u2|u0|u1|Add1~25\);

-- Location: LCCOMB_X40_Y27_N28
\u2|u0|u1|Add1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add1~26_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & (\u2|u0|u1|Add1~25\ & VCC)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & 
-- (!\u2|u0|u1|Add1~25\))
-- \u2|u0|u1|Add1~27\ = CARRY((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & !\u2|u0|u1|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \u2|u0|u1|Add1~25\,
	combout => \u2|u0|u1|Add1~26_combout\,
	cout => \u2|u0|u1|Add1~27\);

-- Location: LCCOMB_X40_Y27_N30
\u2|u0|u1|Add1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add1~28_combout\ = \u2|u0|u1|Add1~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u2|u0|u1|Add1~27\,
	combout => \u2|u0|u1|Add1~28_combout\);

-- Location: LCCOMB_X39_Y25_N16
\u2|u0|u1|Add2~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~37_combout\ = (\u2|u0|u1|sum[1]~24_combout\ & (\u2|u0|u1|Add2~35_combout\)) # (!\u2|u0|u1|sum[1]~24_combout\ & ((\u2|u0|u1|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u1|Add2~35_combout\,
	datac => \u2|u0|u1|Add1~28_combout\,
	datad => \u2|u0|u1|sum[1]~24_combout\,
	combout => \u2|u0|u1|Add2~37_combout\);

-- Location: FF_X40_Y25_N31
\u2|u0|u1|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u0|u1|sum[14]~49_combout\,
	asdata => \u2|u0|u1|Add2~37_combout\,
	sload => \x[15]~140_combout\,
	ena => \u2|u0|u1|sum[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u0|u1|sum\(14));

-- Location: LCCOMB_X25_Y18_N22
\u2|u1|u1|Add1~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~29_combout\ = (\u2|u1|u1|sum[12]~15_combout\ & (\u2|u1|u1|Add2~26_combout\)) # (!\u2|u1|u1|sum[12]~15_combout\ & ((\u2|u1|u1|Add1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u1|Add2~26_combout\,
	datac => \u2|u1|u1|Add1~24_combout\,
	datad => \u2|u1|u1|sum[12]~15_combout\,
	combout => \u2|u1|u1|Add1~29_combout\);

-- Location: FF_X26_Y18_N25
\u2|u1|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u1|u1|sum[13]~44_combout\,
	asdata => \u2|u1|u1|Add1~29_combout\,
	sload => \u11|u0|res\(15),
	ena => \u2|u1|u1|sum[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u1|u1|sum\(13));

-- Location: FF_X31_Y21_N13
\u2|r1|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u2|u1|u1|sum\(13),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u2|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r1|Q\(13));

-- Location: LCCOMB_X23_Y18_N0
\u2|u1|u1|Add1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~30_combout\ = (\u2|u1|u1|sum[12]~15_combout\ & ((\u2|u1|u1|Add2~24_combout\))) # (!\u2|u1|u1|sum[12]~15_combout\ & (\u2|u1|u1|Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u1|Add1~22_combout\,
	datac => \u2|u1|u1|sum[12]~15_combout\,
	datad => \u2|u1|u1|Add2~24_combout\,
	combout => \u2|u1|u1|Add1~30_combout\);

-- Location: FF_X26_Y18_N23
\u2|u1|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u1|u1|sum[12]~42_combout\,
	asdata => \u2|u1|u1|Add1~30_combout\,
	sload => \u11|u0|res\(15),
	ena => \u2|u1|u1|sum[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u1|u1|sum\(12));

-- Location: FF_X31_Y21_N25
\u2|r1|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u2|u1|u1|sum\(12),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u2|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r1|Q\(12));

-- Location: LCCOMB_X39_Y25_N14
\u2|u0|u1|Add2~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~32_combout\ = (\u2|u0|u1|sum[1]~24_combout\ & ((\u2|u0|u1|Add2~30_combout\))) # (!\u2|u0|u1|sum[1]~24_combout\ & (\u2|u0|u1|Add1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u1|sum[1]~24_combout\,
	datac => \u2|u0|u1|Add1~24_combout\,
	datad => \u2|u0|u1|Add2~30_combout\,
	combout => \u2|u0|u1|Add2~32_combout\);

-- Location: FF_X40_Y25_N27
\u2|u0|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u0|u1|sum[12]~45_combout\,
	asdata => \u2|u0|u1|Add2~32_combout\,
	sload => \x[15]~140_combout\,
	ena => \u2|u0|u1|sum[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u0|u1|sum\(12));

-- Location: LCCOMB_X39_Y25_N0
\u2|u0|u1|Add2~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~29_combout\ = (\u2|u0|u1|sum[1]~24_combout\ & (\u2|u0|u1|Add2~27_combout\)) # (!\u2|u0|u1|sum[1]~24_combout\ & ((\u2|u0|u1|Add1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u1|sum[1]~24_combout\,
	datac => \u2|u0|u1|Add2~27_combout\,
	datad => \u2|u0|u1|Add1~22_combout\,
	combout => \u2|u0|u1|Add2~29_combout\);

-- Location: FF_X40_Y25_N25
\u2|u0|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u0|u1|sum[11]~43_combout\,
	asdata => \u2|u0|u1|Add2~29_combout\,
	sload => \x[15]~140_combout\,
	ena => \u2|u0|u1|sum[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u0|u1|sum\(11));

-- Location: LCCOMB_X25_Y18_N18
\u2|u1|u1|Add1~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~31_combout\ = (\u2|u1|u1|sum[12]~15_combout\ & (\u2|u1|u1|Add2~22_combout\)) # (!\u2|u1|u1|sum[12]~15_combout\ & ((\u2|u1|u1|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u1|sum[12]~15_combout\,
	datab => \u2|u1|u1|Add2~22_combout\,
	datad => \u2|u1|u1|Add1~20_combout\,
	combout => \u2|u1|u1|Add1~31_combout\);

-- Location: FF_X26_Y18_N21
\u2|u1|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u1|u1|sum[11]~40_combout\,
	asdata => \u2|u1|u1|Add1~31_combout\,
	sload => \u11|u0|res\(15),
	ena => \u2|u1|u1|sum[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u1|u1|sum\(11));

-- Location: LCCOMB_X31_Y21_N30
\u2|r1|Q[11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|r1|Q[11]~feeder_combout\ = \u2|u1|u1|sum\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|u1|u1|sum\(11),
	combout => \u2|r1|Q[11]~feeder_combout\);

-- Location: FF_X31_Y21_N31
\u2|r1|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|r1|Q[11]~feeder_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r1|Q\(11));

-- Location: LCCOMB_X40_Y27_N0
\u2|u0|u1|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~24_combout\ = (\u2|u0|u1|Add1~20_combout\ & !\u2|u0|u1|sum[1]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|u0|u1|Add1~20_combout\,
	datad => \u2|u0|u1|sum[1]~24_combout\,
	combout => \u2|u0|u1|Add2~24_combout\);

-- Location: FF_X40_Y25_N23
\u2|u0|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u0|u1|sum[10]~41_combout\,
	asdata => \u2|u0|u1|Add2~24_combout\,
	sload => \x[15]~140_combout\,
	ena => \u2|u0|u1|sum[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u0|u1|sum\(10));

-- Location: LCCOMB_X25_Y18_N20
\u2|u1|u1|Add1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~32_combout\ = (\u2|u1|u1|sum[12]~15_combout\ & (\u2|u1|u1|Add2~20_combout\)) # (!\u2|u1|u1|sum[12]~15_combout\ & ((\u2|u1|u1|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u1|Add2~20_combout\,
	datac => \u2|u1|u1|Add1~18_combout\,
	datad => \u2|u1|u1|sum[12]~15_combout\,
	combout => \u2|u1|u1|Add1~32_combout\);

-- Location: FF_X26_Y18_N19
\u2|u1|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u1|u1|sum[10]~38_combout\,
	asdata => \u2|u1|u1|Add1~32_combout\,
	sload => \u11|u0|res\(15),
	ena => \u2|u1|u1|sum[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u1|u1|sum\(10));

-- Location: FF_X31_Y22_N15
\u2|r1|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u2|u1|u1|sum\(10),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u2|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r1|Q\(10));

-- Location: LCCOMB_X41_Y25_N22
\u2|u0|u1|Add2~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~21_combout\ = !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	combout => \u2|u0|u1|Add2~21_combout\);

-- Location: LCCOMB_X41_Y25_N14
\u2|u0|u1|Add2~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~23_combout\ = (\u2|u0|u1|sum[1]~24_combout\ & (\u2|u0|u1|Add2~21_combout\)) # (!\u2|u0|u1|sum[1]~24_combout\ & ((\u2|u0|u1|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u1|sum[1]~24_combout\,
	datac => \u2|u0|u1|Add2~21_combout\,
	datad => \u2|u0|u1|Add1~18_combout\,
	combout => \u2|u0|u1|Add2~23_combout\);

-- Location: FF_X40_Y25_N21
\u2|u0|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u0|u1|sum[9]~39_combout\,
	asdata => \u2|u0|u1|Add2~23_combout\,
	sload => \x[15]~140_combout\,
	ena => \u2|u0|u1|sum[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u0|u1|sum\(9));

-- Location: LCCOMB_X25_Y18_N24
\u2|u1|u1|Add1~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~33_combout\ = (\u2|u1|u1|sum[12]~15_combout\ & ((\u2|u1|u1|Add2~18_combout\))) # (!\u2|u1|u1|sum[12]~15_combout\ & (\u2|u1|u1|Add1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u1|sum[12]~15_combout\,
	datac => \u2|u1|u1|Add1~16_combout\,
	datad => \u2|u1|u1|Add2~18_combout\,
	combout => \u2|u1|u1|Add1~33_combout\);

-- Location: FF_X26_Y18_N17
\u2|u1|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u1|u1|sum[9]~36_combout\,
	asdata => \u2|u1|u1|Add1~33_combout\,
	sload => \u11|u0|res\(15),
	ena => \u2|u1|u1|sum[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u1|u1|sum\(9));

-- Location: FF_X31_Y21_N1
\u2|r1|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u2|u1|u1|sum\(9),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u2|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r1|Q\(9));

-- Location: LCCOMB_X25_Y18_N0
\u2|u1|u1|Add1~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~34_combout\ = (\u2|u1|u1|sum[12]~15_combout\ & (\u2|u1|u1|Add2~16_combout\)) # (!\u2|u1|u1|sum[12]~15_combout\ & ((\u2|u1|u1|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u1|Add2~16_combout\,
	datac => \u2|u1|u1|Add1~14_combout\,
	datad => \u2|u1|u1|sum[12]~15_combout\,
	combout => \u2|u1|u1|Add1~34_combout\);

-- Location: FF_X26_Y18_N15
\u2|u1|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u1|u1|sum[8]~34_combout\,
	asdata => \u2|u1|u1|Add1~34_combout\,
	sload => \u11|u0|res\(15),
	ena => \u2|u1|u1|sum[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u1|u1|sum\(8));

-- Location: FF_X31_Y21_N17
\u2|r1|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u2|u1|u1|sum\(8),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u2|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r1|Q\(8));

-- Location: LCCOMB_X39_Y25_N20
\u2|u0|u1|Add2~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~19_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (((\u2|u0|u1|Add1~16_combout\)))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|u0|u1|Add1~16_combout\))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datac => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => \u2|u0|u1|Add1~16_combout\,
	combout => \u2|u0|u1|Add2~19_combout\);

-- Location: LCCOMB_X39_Y25_N26
\u2|u0|u1|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~20_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & (\u2|u0|u1|Add1~16_combout\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (\u2|u0|u1|Add1~16_combout\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((\u2|u0|u1|Add2~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u1|Add1~16_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datac => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => \u2|u0|u1|Add2~19_combout\,
	combout => \u2|u0|u1|Add2~20_combout\);

-- Location: FF_X40_Y25_N19
\u2|u0|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u0|u1|sum[8]~37_combout\,
	asdata => \u2|u0|u1|Add2~20_combout\,
	sload => \x[15]~140_combout\,
	ena => \u2|u0|u1|sum[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u0|u1|sum\(8));

-- Location: LCCOMB_X41_Y25_N28
\u2|u0|u1|Add2~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~16_combout\ = !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	combout => \u2|u0|u1|Add2~16_combout\);

-- Location: LCCOMB_X41_Y25_N8
\u2|u0|u1|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~18_combout\ = (\u2|u0|u1|sum[1]~24_combout\ & (\u2|u0|u1|Add2~16_combout\)) # (!\u2|u0|u1|sum[1]~24_combout\ & ((\u2|u0|u1|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u0|u1|Add2~16_combout\,
	datac => \u2|u0|u1|Add1~14_combout\,
	datad => \u2|u0|u1|sum[1]~24_combout\,
	combout => \u2|u0|u1|Add2~18_combout\);

-- Location: FF_X40_Y25_N17
\u2|u0|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u0|u1|sum[7]~35_combout\,
	asdata => \u2|u0|u1|Add2~18_combout\,
	sload => \x[15]~140_combout\,
	ena => \u2|u0|u1|sum[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u0|u1|sum\(7));

-- Location: LCCOMB_X25_Y18_N12
\u2|u1|u1|Add1~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~35_combout\ = (\u2|u1|u1|sum[12]~15_combout\ & ((\u2|u1|u1|Add2~14_combout\))) # (!\u2|u1|u1|sum[12]~15_combout\ & (\u2|u1|u1|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u1|Add1~12_combout\,
	datac => \u2|u1|u1|Add2~14_combout\,
	datad => \u2|u1|u1|sum[12]~15_combout\,
	combout => \u2|u1|u1|Add1~35_combout\);

-- Location: FF_X26_Y18_N13
\u2|u1|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u1|u1|sum[7]~32_combout\,
	asdata => \u2|u1|u1|Add1~35_combout\,
	sload => \u11|u0|res\(15),
	ena => \u2|u1|u1|sum[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u1|u1|sum\(7));

-- Location: FF_X31_Y21_N3
\u2|r1|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u2|u1|u1|sum\(7),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u2|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r1|Q\(7));

-- Location: LCCOMB_X39_Y26_N20
\u2|u0|u1|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~14_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (((\u2|u0|u1|Add1~12_combout\)))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|u0|u1|Add1~12_combout\))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datac => \u2|u0|u1|Add1~12_combout\,
	datad => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	combout => \u2|u0|u1|Add2~14_combout\);

-- Location: LCCOMB_X39_Y26_N26
\u2|u0|u1|Add2~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~15_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & (((\u2|u0|u1|Add1~12_combout\)))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (\u2|u0|u1|Add1~12_combout\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((\u2|u0|u1|Add2~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datac => \u2|u0|u1|Add1~12_combout\,
	datad => \u2|u0|u1|Add2~14_combout\,
	combout => \u2|u0|u1|Add2~15_combout\);

-- Location: FF_X40_Y25_N15
\u2|u0|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u0|u1|sum[6]~33_combout\,
	asdata => \u2|u0|u1|Add2~15_combout\,
	sload => \x[15]~140_combout\,
	ena => \u2|u0|u1|sum[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u0|u1|sum\(6));

-- Location: LCCOMB_X25_Y18_N14
\u2|u1|u1|Add1~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~36_combout\ = (\u2|u1|u1|sum[12]~15_combout\ & ((\u2|u1|u1|Add2~12_combout\))) # (!\u2|u1|u1|sum[12]~15_combout\ & (\u2|u1|u1|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u1|sum[12]~15_combout\,
	datab => \u2|u1|u1|Add1~10_combout\,
	datad => \u2|u1|u1|Add2~12_combout\,
	combout => \u2|u1|u1|Add1~36_combout\);

-- Location: FF_X26_Y18_N11
\u2|u1|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u1|u1|sum[6]~30_combout\,
	asdata => \u2|u1|u1|Add1~36_combout\,
	sload => \u11|u0|res\(15),
	ena => \u2|u1|u1|sum[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u1|u1|sum\(6));

-- Location: FF_X31_Y22_N23
\u2|r1|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u2|u1|u1|sum\(6),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u2|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r1|Q\(6));

-- Location: LCCOMB_X41_Y25_N30
\u2|u0|u1|Add2~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~11_combout\ = !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \u2|u0|u1|Add2~11_combout\);

-- Location: LCCOMB_X41_Y25_N10
\u2|u0|u1|Add2~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~13_combout\ = (\u2|u0|u1|sum[1]~24_combout\ & (\u2|u0|u1|Add2~11_combout\)) # (!\u2|u0|u1|sum[1]~24_combout\ & ((\u2|u0|u1|Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u1|Add2~11_combout\,
	datac => \u2|u0|u1|Add1~10_combout\,
	datad => \u2|u0|u1|sum[1]~24_combout\,
	combout => \u2|u0|u1|Add2~13_combout\);

-- Location: FF_X40_Y25_N13
\u2|u0|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u0|u1|sum[5]~31_combout\,
	asdata => \u2|u0|u1|Add2~13_combout\,
	sload => \x[15]~140_combout\,
	ena => \u2|u0|u1|sum[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u0|u1|sum\(5));

-- Location: LCCOMB_X25_Y18_N8
\u2|u1|u1|Add1~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~37_combout\ = (\u2|u1|u1|sum[12]~15_combout\ & ((\u2|u1|u1|Add2~10_combout\))) # (!\u2|u1|u1|sum[12]~15_combout\ & (\u2|u1|u1|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u1|sum[12]~15_combout\,
	datac => \u2|u1|u1|Add1~8_combout\,
	datad => \u2|u1|u1|Add2~10_combout\,
	combout => \u2|u1|u1|Add1~37_combout\);

-- Location: FF_X26_Y18_N9
\u2|u1|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u1|u1|sum[5]~28_combout\,
	asdata => \u2|u1|u1|Add1~37_combout\,
	sload => \u11|u0|res\(15),
	ena => \u2|u1|u1|sum[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u1|u1|sum\(5));

-- Location: FF_X31_Y21_N7
\u2|r1|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u2|u1|u1|sum\(5),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u2|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r1|Q\(5));

-- Location: LCCOMB_X25_Y18_N26
\u2|u1|u1|Add1~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~38_combout\ = (\u2|u1|u1|sum[12]~15_combout\ & ((\u2|u1|u1|Add2~8_combout\))) # (!\u2|u1|u1|sum[12]~15_combout\ & (\u2|u1|u1|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u1|Add1~6_combout\,
	datac => \u2|u1|u1|Add2~8_combout\,
	datad => \u2|u1|u1|sum[12]~15_combout\,
	combout => \u2|u1|u1|Add1~38_combout\);

-- Location: FF_X26_Y18_N7
\u2|u1|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u1|u1|sum[4]~26_combout\,
	asdata => \u2|u1|u1|Add1~38_combout\,
	sload => \u11|u0|res\(15),
	ena => \u2|u1|u1|sum[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u1|u1|sum\(4));

-- Location: FF_X31_Y21_N9
\u2|r1|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u2|u1|u1|sum\(4),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u2|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r1|Q\(4));

-- Location: LCCOMB_X39_Y25_N28
\u2|u0|u1|Add2~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~9_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (((\u2|u0|u1|Add1~8_combout\)))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((\u2|u0|u1|Add1~8_combout\))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datac => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => \u2|u0|u1|Add1~8_combout\,
	combout => \u2|u0|u1|Add2~9_combout\);

-- Location: LCCOMB_X39_Y25_N18
\u2|u0|u1|Add2~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~10_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & (((\u2|u0|u1|Add1~8_combout\)))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (\u2|u0|u1|Add1~8_combout\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((\u2|u0|u1|Add2~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datac => \u2|u0|u1|Add1~8_combout\,
	datad => \u2|u0|u1|Add2~9_combout\,
	combout => \u2|u0|u1|Add2~10_combout\);

-- Location: FF_X40_Y25_N11
\u2|u0|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u0|u1|sum[4]~29_combout\,
	asdata => \u2|u0|u1|Add2~10_combout\,
	sload => \x[15]~140_combout\,
	ena => \u2|u0|u1|sum[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u0|u1|sum\(4));

-- Location: LCCOMB_X39_Y27_N12
\u2|u0|u1|Add2~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~7_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (((\u2|u0|u1|Add1~6_combout\)))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((\u2|u0|u1|Add1~6_combout\))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datac => \u2|u0|u1|Add1~6_combout\,
	datad => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	combout => \u2|u0|u1|Add2~7_combout\);

-- Location: LCCOMB_X39_Y27_N6
\u2|u0|u1|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~8_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & (((\u2|u0|u1|Add1~6_combout\)))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (\u2|u0|u1|Add1~6_combout\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((\u2|u0|u1|Add2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datac => \u2|u0|u1|Add1~6_combout\,
	datad => \u2|u0|u1|Add2~7_combout\,
	combout => \u2|u0|u1|Add2~8_combout\);

-- Location: FF_X40_Y25_N9
\u2|u0|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u0|u1|sum[3]~27_combout\,
	asdata => \u2|u0|u1|Add2~8_combout\,
	sload => \x[15]~140_combout\,
	ena => \u2|u0|u1|sum[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u0|u1|sum\(3));

-- Location: LCCOMB_X25_Y18_N4
\u2|u1|u1|Add1~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~39_combout\ = (\u2|u1|u1|sum[12]~15_combout\ & (\u2|u1|u1|Add2~6_combout\)) # (!\u2|u1|u1|sum[12]~15_combout\ & ((\u2|u1|u1|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u1|Add2~6_combout\,
	datac => \u2|u1|u1|Add1~4_combout\,
	datad => \u2|u1|u1|sum[12]~15_combout\,
	combout => \u2|u1|u1|Add1~39_combout\);

-- Location: FF_X26_Y18_N5
\u2|u1|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u1|u1|sum[3]~24_combout\,
	asdata => \u2|u1|u1|Add1~39_combout\,
	sload => \u11|u0|res\(15),
	ena => \u2|u1|u1|sum[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u1|u1|sum\(3));

-- Location: FF_X31_Y21_N15
\u2|r1|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u2|u1|u1|sum\(3),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u2|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r1|Q\(3));

-- Location: LCCOMB_X25_Y18_N28
\u2|u1|u1|Add1~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~41_combout\ = (\u2|u1|u1|sum[12]~15_combout\ & ((\u2|u1|u1|Add2~2_combout\))) # (!\u2|u1|u1|sum[12]~15_combout\ & (\u2|u1|u1|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u1|u1|Add1~0_combout\,
	datac => \u2|u1|u1|Add2~2_combout\,
	datad => \u2|u1|u1|sum[12]~15_combout\,
	combout => \u2|u1|u1|Add1~41_combout\);

-- Location: FF_X26_Y18_N1
\u2|u1|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u1|u1|sum[1]~20_combout\,
	asdata => \u2|u1|u1|Add1~41_combout\,
	sload => \u11|u0|res\(15),
	ena => \u2|u1|u1|sum[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u1|u1|sum\(1));

-- Location: LCCOMB_X31_Y22_N30
\u2|r1|Q[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|r1|Q[1]~feeder_combout\ = \u2|u1|u1|sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|u1|u1|sum\(1),
	combout => \u2|r1|Q[1]~feeder_combout\);

-- Location: FF_X31_Y22_N31
\u2|r1|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|r1|Q[1]~feeder_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r1|Q\(1));

-- Location: LCCOMB_X41_Y25_N12
\u2|u0|u1|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~2_combout\ = !\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	combout => \u2|u0|u1|Add2~2_combout\);

-- Location: LCCOMB_X41_Y25_N0
\u2|u0|u1|Add2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~4_combout\ = (\u2|u0|u1|sum[1]~24_combout\ & (\u2|u0|u1|Add2~2_combout\)) # (!\u2|u0|u1|sum[1]~24_combout\ & ((\u2|u0|u1|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u1|Add2~2_combout\,
	datac => \u2|u0|u1|Add1~2_combout\,
	datad => \u2|u0|u1|sum[1]~24_combout\,
	combout => \u2|u0|u1|Add2~4_combout\);

-- Location: FF_X40_Y25_N5
\u2|u0|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u0|u1|sum[1]~22_combout\,
	asdata => \u2|u0|u1|Add2~4_combout\,
	sload => \x[15]~140_combout\,
	ena => \u2|u0|u1|sum[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u0|u1|sum\(1));

-- Location: LCCOMB_X26_Y18_N28
\u2|u1|u1|sum[0]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|sum[0]~19_combout\ = (\u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # ((!\u2|u1|u1|sum[12]~18_combout\ & \u2|u1|u1|sum\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u1|sum[12]~18_combout\,
	datac => \u2|u1|u1|sum\(0),
	datad => \u2|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	combout => \u2|u1|u1|sum[0]~19_combout\);

-- Location: FF_X26_Y18_N29
\u2|u1|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u1|u1|sum[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u1|u1|sum\(0));

-- Location: FF_X31_Y21_N21
\u2|r1|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u2|u1|u1|sum\(0),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u2|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r1|Q\(0));

-- Location: LCCOMB_X34_Y21_N0
\u2|u2|sum[0]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[0]~15_combout\ = (\u2|r0|Q\(0) & (\u2|r1|Q\(0) $ (VCC))) # (!\u2|r0|Q\(0) & (\u2|r1|Q\(0) & VCC))
-- \u2|u2|sum[0]~16\ = CARRY((\u2|r0|Q\(0) & \u2|r1|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(0),
	datab => \u2|r1|Q\(0),
	datad => VCC,
	combout => \u2|u2|sum[0]~15_combout\,
	cout => \u2|u2|sum[0]~16\);

-- Location: LCCOMB_X35_Y22_N0
\u2|u2|sum[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[0]~feeder_combout\ = \u2|u2|sum[0]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u2|sum[0]~15_combout\,
	combout => \u2|u2|sum[0]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N0
\u2|u2|Add2~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~0_combout\ = (\u2|r0|Q\(0) & (\u2|r1|Q\(0) $ (VCC))) # (!\u2|r0|Q\(0) & ((\u2|r1|Q\(0)) # (GND)))
-- \u2|u2|Add2~1\ = CARRY((\u2|r1|Q\(0)) # (!\u2|r0|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(0),
	datab => \u2|r1|Q\(0),
	datad => VCC,
	combout => \u2|u2|Add2~0_combout\,
	cout => \u2|u2|Add2~1\);

-- Location: LCCOMB_X34_Y22_N0
\u2|u2|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add1~0_combout\ = (\u2|r1|Q\(0) & (\u2|r0|Q\(0) $ (VCC))) # (!\u2|r1|Q\(0) & ((\u2|r0|Q\(0)) # (GND)))
-- \u2|u2|Add1~1\ = CARRY((\u2|r0|Q\(0)) # (!\u2|r1|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(0),
	datab => \u2|r0|Q\(0),
	datad => VCC,
	combout => \u2|u2|Add1~0_combout\,
	cout => \u2|u2|Add1~1\);

-- Location: LCCOMB_X31_Y21_N0
\u2|u2|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan0~1_cout\ = CARRY((!\u2|r1|Q\(0) & \u2|r0|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(0),
	datab => \u2|r0|Q\(0),
	datad => VCC,
	cout => \u2|u2|LessThan0~1_cout\);

-- Location: LCCOMB_X31_Y21_N2
\u2|u2|LessThan0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan0~3_cout\ = CARRY((\u2|r1|Q\(1) & ((!\u2|u2|LessThan0~1_cout\) # (!\u2|r0|Q\(1)))) # (!\u2|r1|Q\(1) & (!\u2|r0|Q\(1) & !\u2|u2|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(1),
	datab => \u2|r0|Q\(1),
	datad => VCC,
	cin => \u2|u2|LessThan0~1_cout\,
	cout => \u2|u2|LessThan0~3_cout\);

-- Location: LCCOMB_X31_Y21_N4
\u2|u2|LessThan0~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan0~5_cout\ = CARRY((\u2|r1|Q\(2) & (\u2|r0|Q\(2) & !\u2|u2|LessThan0~3_cout\)) # (!\u2|r1|Q\(2) & ((\u2|r0|Q\(2)) # (!\u2|u2|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(2),
	datab => \u2|r0|Q\(2),
	datad => VCC,
	cin => \u2|u2|LessThan0~3_cout\,
	cout => \u2|u2|LessThan0~5_cout\);

-- Location: LCCOMB_X31_Y21_N6
\u2|u2|LessThan0~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan0~7_cout\ = CARRY((\u2|r0|Q\(3) & (\u2|r1|Q\(3) & !\u2|u2|LessThan0~5_cout\)) # (!\u2|r0|Q\(3) & ((\u2|r1|Q\(3)) # (!\u2|u2|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(3),
	datab => \u2|r1|Q\(3),
	datad => VCC,
	cin => \u2|u2|LessThan0~5_cout\,
	cout => \u2|u2|LessThan0~7_cout\);

-- Location: LCCOMB_X31_Y21_N8
\u2|u2|LessThan0~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan0~9_cout\ = CARRY((\u2|r0|Q\(4) & ((!\u2|u2|LessThan0~7_cout\) # (!\u2|r1|Q\(4)))) # (!\u2|r0|Q\(4) & (!\u2|r1|Q\(4) & !\u2|u2|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(4),
	datab => \u2|r1|Q\(4),
	datad => VCC,
	cin => \u2|u2|LessThan0~7_cout\,
	cout => \u2|u2|LessThan0~9_cout\);

-- Location: LCCOMB_X31_Y21_N10
\u2|u2|LessThan0~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan0~11_cout\ = CARRY((\u2|r1|Q\(5) & ((!\u2|u2|LessThan0~9_cout\) # (!\u2|r0|Q\(5)))) # (!\u2|r1|Q\(5) & (!\u2|r0|Q\(5) & !\u2|u2|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(5),
	datab => \u2|r0|Q\(5),
	datad => VCC,
	cin => \u2|u2|LessThan0~9_cout\,
	cout => \u2|u2|LessThan0~11_cout\);

-- Location: LCCOMB_X31_Y21_N12
\u2|u2|LessThan0~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan0~13_cout\ = CARRY((\u2|r1|Q\(6) & (\u2|r0|Q\(6) & !\u2|u2|LessThan0~11_cout\)) # (!\u2|r1|Q\(6) & ((\u2|r0|Q\(6)) # (!\u2|u2|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(6),
	datab => \u2|r0|Q\(6),
	datad => VCC,
	cin => \u2|u2|LessThan0~11_cout\,
	cout => \u2|u2|LessThan0~13_cout\);

-- Location: LCCOMB_X31_Y21_N14
\u2|u2|LessThan0~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan0~15_cout\ = CARRY((\u2|r0|Q\(7) & (\u2|r1|Q\(7) & !\u2|u2|LessThan0~13_cout\)) # (!\u2|r0|Q\(7) & ((\u2|r1|Q\(7)) # (!\u2|u2|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(7),
	datab => \u2|r1|Q\(7),
	datad => VCC,
	cin => \u2|u2|LessThan0~13_cout\,
	cout => \u2|u2|LessThan0~15_cout\);

-- Location: LCCOMB_X31_Y21_N16
\u2|u2|LessThan0~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan0~17_cout\ = CARRY((\u2|r0|Q\(8) & ((!\u2|u2|LessThan0~15_cout\) # (!\u2|r1|Q\(8)))) # (!\u2|r0|Q\(8) & (!\u2|r1|Q\(8) & !\u2|u2|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(8),
	datab => \u2|r1|Q\(8),
	datad => VCC,
	cin => \u2|u2|LessThan0~15_cout\,
	cout => \u2|u2|LessThan0~17_cout\);

-- Location: LCCOMB_X31_Y21_N18
\u2|u2|LessThan0~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan0~19_cout\ = CARRY((\u2|r0|Q\(9) & (\u2|r1|Q\(9) & !\u2|u2|LessThan0~17_cout\)) # (!\u2|r0|Q\(9) & ((\u2|r1|Q\(9)) # (!\u2|u2|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(9),
	datab => \u2|r1|Q\(9),
	datad => VCC,
	cin => \u2|u2|LessThan0~17_cout\,
	cout => \u2|u2|LessThan0~19_cout\);

-- Location: LCCOMB_X31_Y21_N20
\u2|u2|LessThan0~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan0~21_cout\ = CARRY((\u2|r1|Q\(10) & (\u2|r0|Q\(10) & !\u2|u2|LessThan0~19_cout\)) # (!\u2|r1|Q\(10) & ((\u2|r0|Q\(10)) # (!\u2|u2|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(10),
	datab => \u2|r0|Q\(10),
	datad => VCC,
	cin => \u2|u2|LessThan0~19_cout\,
	cout => \u2|u2|LessThan0~21_cout\);

-- Location: LCCOMB_X31_Y21_N22
\u2|u2|LessThan0~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan0~23_cout\ = CARRY((\u2|r0|Q\(11) & (\u2|r1|Q\(11) & !\u2|u2|LessThan0~21_cout\)) # (!\u2|r0|Q\(11) & ((\u2|r1|Q\(11)) # (!\u2|u2|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(11),
	datab => \u2|r1|Q\(11),
	datad => VCC,
	cin => \u2|u2|LessThan0~21_cout\,
	cout => \u2|u2|LessThan0~23_cout\);

-- Location: LCCOMB_X31_Y21_N24
\u2|u2|LessThan0~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan0~25_cout\ = CARRY((\u2|r0|Q\(12) & ((!\u2|u2|LessThan0~23_cout\) # (!\u2|r1|Q\(12)))) # (!\u2|r0|Q\(12) & (!\u2|r1|Q\(12) & !\u2|u2|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(12),
	datab => \u2|r1|Q\(12),
	datad => VCC,
	cin => \u2|u2|LessThan0~23_cout\,
	cout => \u2|u2|LessThan0~25_cout\);

-- Location: LCCOMB_X31_Y21_N26
\u2|u2|LessThan0~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan0~27_cout\ = CARRY((\u2|r1|Q\(13) & ((!\u2|u2|LessThan0~25_cout\) # (!\u2|r0|Q\(13)))) # (!\u2|r1|Q\(13) & (!\u2|r0|Q\(13) & !\u2|u2|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(13),
	datab => \u2|r0|Q\(13),
	datad => VCC,
	cin => \u2|u2|LessThan0~25_cout\,
	cout => \u2|u2|LessThan0~27_cout\);

-- Location: LCCOMB_X31_Y21_N28
\u2|u2|LessThan0~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan0~28_combout\ = (\u2|r1|Q\(14) & (!\u2|u2|LessThan0~27_cout\ & \u2|r0|Q\(14))) # (!\u2|r1|Q\(14) & ((\u2|r0|Q\(14)) # (!\u2|u2|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|r1|Q\(14),
	datad => \u2|r0|Q\(14),
	cin => \u2|u2|LessThan0~27_cout\,
	combout => \u2|u2|LessThan0~28_combout\);

-- Location: LCCOMB_X35_Y22_N8
\u2|u2|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~2_combout\ = (\u2|u2|LessThan0~28_combout\ & ((\u2|u2|Add1~0_combout\))) # (!\u2|u2|LessThan0~28_combout\ & (\u2|u2|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u2|Add2~0_combout\,
	datac => \u2|u2|Add1~0_combout\,
	datad => \u2|u2|LessThan0~28_combout\,
	combout => \u2|u2|Add2~2_combout\);

-- Location: LCCOMB_X41_Y25_N2
\u2|u2|process_0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|process_0~0_combout\ = \u2|r1|Q\(15) $ (\u2|r0|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|r1|Q\(15),
	datad => \u2|r0|Q\(15),
	combout => \u2|u2|process_0~0_combout\);

-- Location: LCCOMB_X35_Y21_N10
\u2|u2|sum[2]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[2]~17_combout\ = (\u2|u2|LessThan0~28_combout\) # ((\u2|u2|LessThan1~28_combout\) # (\u2|r1|Q\(15) $ (!\u2|r0|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(15),
	datab => \u2|u2|LessThan0~28_combout\,
	datac => \u2|u2|LessThan1~28_combout\,
	datad => \u2|r0|Q\(15),
	combout => \u2|u2|sum[2]~17_combout\);

-- Location: FF_X35_Y22_N1
\u2|u2|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u2|sum[0]~feeder_combout\,
	asdata => \u2|u2|Add2~2_combout\,
	sload => \u2|u2|process_0~0_combout\,
	ena => \u2|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u2|sum\(0));

-- Location: LCCOMB_X39_Y27_N2
\u2|u0|u1|Add2~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~0_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (\u2|u0|u1|Add1~0_combout\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u2|u0|u1|Add1~0_combout\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- ((!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u1|Add1~0_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datac => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	combout => \u2|u0|u1|Add2~0_combout\);

-- Location: LCCOMB_X39_Y27_N8
\u2|u0|u1|Add2~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~1_combout\ = (\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & (((\u2|u0|u1|Add1~0_combout\)))) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ & 
-- ((\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (\u2|u0|u1|Add1~0_combout\)) # (!\u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((\u2|u0|u1|Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datac => \u2|u0|u1|Add1~0_combout\,
	datad => \u2|u0|u1|Add2~0_combout\,
	combout => \u2|u0|u1|Add2~1_combout\);

-- Location: FF_X40_Y25_N3
\u2|u0|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u0|u1|sum[0]~15_combout\,
	asdata => \u2|u0|u1|Add2~1_combout\,
	sload => \x[15]~140_combout\,
	ena => \u2|u0|u1|sum[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u0|u1|sum\(0));

-- Location: LCCOMB_X35_Y22_N16
\u2|re0_in[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|re0_in[0]~0_combout\ = (\u2|current_state.s_mac~q\ & (((\u2|u0|u1|sum\(0))))) # (!\u2|current_state.s_mac~q\ & (\u2|current_state.s_sav~q\ & (\u2|u2|sum\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_sav~q\,
	datab => \u2|u2|sum\(0),
	datac => \u2|current_state.s_mac~q\,
	datad => \u2|u0|u1|sum\(0),
	combout => \u2|re0_in[0]~0_combout\);

-- Location: LCCOMB_X36_Y21_N4
\u2|r0|Q[14]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|r0|Q[14]~0_combout\ = (\u2|current_state.s_mac~q\) # (\u2|current_state.s_sav~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u2|current_state.s_mac~q\,
	datad => \u2|current_state.s_sav~q\,
	combout => \u2|r0|Q[14]~0_combout\);

-- Location: FF_X35_Y22_N17
\u2|r0|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|re0_in[0]~0_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|r0|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r0|Q\(0));

-- Location: LCCOMB_X34_Y21_N2
\u2|u2|sum[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[1]~18_combout\ = (\u2|r1|Q\(1) & ((\u2|r0|Q\(1) & (\u2|u2|sum[0]~16\ & VCC)) # (!\u2|r0|Q\(1) & (!\u2|u2|sum[0]~16\)))) # (!\u2|r1|Q\(1) & ((\u2|r0|Q\(1) & (!\u2|u2|sum[0]~16\)) # (!\u2|r0|Q\(1) & ((\u2|u2|sum[0]~16\) # (GND)))))
-- \u2|u2|sum[1]~19\ = CARRY((\u2|r1|Q\(1) & (!\u2|r0|Q\(1) & !\u2|u2|sum[0]~16\)) # (!\u2|r1|Q\(1) & ((!\u2|u2|sum[0]~16\) # (!\u2|r0|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(1),
	datab => \u2|r0|Q\(1),
	datad => VCC,
	cin => \u2|u2|sum[0]~16\,
	combout => \u2|u2|sum[1]~18_combout\,
	cout => \u2|u2|sum[1]~19\);

-- Location: LCCOMB_X35_Y22_N6
\u2|u2|sum[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[1]~feeder_combout\ = \u2|u2|sum[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u2|sum[1]~18_combout\,
	combout => \u2|u2|sum[1]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N2
\u2|u2|Add2~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~3_combout\ = (\u2|r1|Q\(1) & ((\u2|r0|Q\(1) & (!\u2|u2|Add2~1\)) # (!\u2|r0|Q\(1) & (\u2|u2|Add2~1\ & VCC)))) # (!\u2|r1|Q\(1) & ((\u2|r0|Q\(1) & ((\u2|u2|Add2~1\) # (GND))) # (!\u2|r0|Q\(1) & (!\u2|u2|Add2~1\))))
-- \u2|u2|Add2~4\ = CARRY((\u2|r1|Q\(1) & (\u2|r0|Q\(1) & !\u2|u2|Add2~1\)) # (!\u2|r1|Q\(1) & ((\u2|r0|Q\(1)) # (!\u2|u2|Add2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(1),
	datab => \u2|r0|Q\(1),
	datad => VCC,
	cin => \u2|u2|Add2~1\,
	combout => \u2|u2|Add2~3_combout\,
	cout => \u2|u2|Add2~4\);

-- Location: LCCOMB_X34_Y22_N2
\u2|u2|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add1~2_combout\ = (\u2|r1|Q\(1) & ((\u2|r0|Q\(1) & (!\u2|u2|Add1~1\)) # (!\u2|r0|Q\(1) & ((\u2|u2|Add1~1\) # (GND))))) # (!\u2|r1|Q\(1) & ((\u2|r0|Q\(1) & (\u2|u2|Add1~1\ & VCC)) # (!\u2|r0|Q\(1) & (!\u2|u2|Add1~1\))))
-- \u2|u2|Add1~3\ = CARRY((\u2|r1|Q\(1) & ((!\u2|u2|Add1~1\) # (!\u2|r0|Q\(1)))) # (!\u2|r1|Q\(1) & (!\u2|r0|Q\(1) & !\u2|u2|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(1),
	datab => \u2|r0|Q\(1),
	datad => VCC,
	cin => \u2|u2|Add1~1\,
	combout => \u2|u2|Add1~2_combout\,
	cout => \u2|u2|Add1~3\);

-- Location: LCCOMB_X35_Y22_N14
\u2|u2|Add2~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~5_combout\ = (\u2|u2|LessThan0~28_combout\ & ((\u2|u2|Add1~2_combout\))) # (!\u2|u2|LessThan0~28_combout\ & (\u2|u2|Add2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u2|LessThan0~28_combout\,
	datac => \u2|u2|Add2~3_combout\,
	datad => \u2|u2|Add1~2_combout\,
	combout => \u2|u2|Add2~5_combout\);

-- Location: FF_X35_Y22_N7
\u2|u2|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u2|sum[1]~feeder_combout\,
	asdata => \u2|u2|Add2~5_combout\,
	sload => \u2|u2|process_0~0_combout\,
	ena => \u2|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u2|sum\(1));

-- Location: LCCOMB_X35_Y22_N2
\u2|re0_in[1]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|re0_in[1]~1_combout\ = (\u2|current_state.s_mac~q\ & (((\u2|u0|u1|sum\(1))))) # (!\u2|current_state.s_mac~q\ & (\u2|current_state.s_sav~q\ & ((\u2|u2|sum\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_sav~q\,
	datab => \u2|u0|u1|sum\(1),
	datac => \u2|current_state.s_mac~q\,
	datad => \u2|u2|sum\(1),
	combout => \u2|re0_in[1]~1_combout\);

-- Location: FF_X35_Y22_N3
\u2|r0|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|re0_in[1]~1_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|r0|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r0|Q\(1));

-- Location: LCCOMB_X34_Y21_N4
\u2|u2|sum[2]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[2]~20_combout\ = ((\u2|r0|Q\(2) $ (\u2|r1|Q\(2) $ (!\u2|u2|sum[1]~19\)))) # (GND)
-- \u2|u2|sum[2]~21\ = CARRY((\u2|r0|Q\(2) & ((\u2|r1|Q\(2)) # (!\u2|u2|sum[1]~19\))) # (!\u2|r0|Q\(2) & (\u2|r1|Q\(2) & !\u2|u2|sum[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(2),
	datab => \u2|r1|Q\(2),
	datad => VCC,
	cin => \u2|u2|sum[1]~19\,
	combout => \u2|u2|sum[2]~20_combout\,
	cout => \u2|u2|sum[2]~21\);

-- Location: LCCOMB_X34_Y21_N6
\u2|u2|sum[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[3]~22_combout\ = (\u2|r0|Q\(3) & ((\u2|r1|Q\(3) & (\u2|u2|sum[2]~21\ & VCC)) # (!\u2|r1|Q\(3) & (!\u2|u2|sum[2]~21\)))) # (!\u2|r0|Q\(3) & ((\u2|r1|Q\(3) & (!\u2|u2|sum[2]~21\)) # (!\u2|r1|Q\(3) & ((\u2|u2|sum[2]~21\) # (GND)))))
-- \u2|u2|sum[3]~23\ = CARRY((\u2|r0|Q\(3) & (!\u2|r1|Q\(3) & !\u2|u2|sum[2]~21\)) # (!\u2|r0|Q\(3) & ((!\u2|u2|sum[2]~21\) # (!\u2|r1|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(3),
	datab => \u2|r1|Q\(3),
	datad => VCC,
	cin => \u2|u2|sum[2]~21\,
	combout => \u2|u2|sum[3]~22_combout\,
	cout => \u2|u2|sum[3]~23\);

-- Location: LCCOMB_X35_Y22_N24
\u2|u2|sum[3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[3]~feeder_combout\ = \u2|u2|sum[3]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u2|sum[3]~22_combout\,
	combout => \u2|u2|sum[3]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N4
\u2|u2|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~6_combout\ = ((\u2|r0|Q\(2) $ (\u2|r1|Q\(2) $ (\u2|u2|Add2~4\)))) # (GND)
-- \u2|u2|Add2~7\ = CARRY((\u2|r0|Q\(2) & (\u2|r1|Q\(2) & !\u2|u2|Add2~4\)) # (!\u2|r0|Q\(2) & ((\u2|r1|Q\(2)) # (!\u2|u2|Add2~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(2),
	datab => \u2|r1|Q\(2),
	datad => VCC,
	cin => \u2|u2|Add2~4\,
	combout => \u2|u2|Add2~6_combout\,
	cout => \u2|u2|Add2~7\);

-- Location: LCCOMB_X32_Y21_N6
\u2|u2|Add2~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~9_combout\ = (\u2|r1|Q\(3) & ((\u2|r0|Q\(3) & (!\u2|u2|Add2~7\)) # (!\u2|r0|Q\(3) & (\u2|u2|Add2~7\ & VCC)))) # (!\u2|r1|Q\(3) & ((\u2|r0|Q\(3) & ((\u2|u2|Add2~7\) # (GND))) # (!\u2|r0|Q\(3) & (!\u2|u2|Add2~7\))))
-- \u2|u2|Add2~10\ = CARRY((\u2|r1|Q\(3) & (\u2|r0|Q\(3) & !\u2|u2|Add2~7\)) # (!\u2|r1|Q\(3) & ((\u2|r0|Q\(3)) # (!\u2|u2|Add2~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(3),
	datab => \u2|r0|Q\(3),
	datad => VCC,
	cin => \u2|u2|Add2~7\,
	combout => \u2|u2|Add2~9_combout\,
	cout => \u2|u2|Add2~10\);

-- Location: LCCOMB_X34_Y22_N4
\u2|u2|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add1~4_combout\ = ((\u2|r1|Q\(2) $ (\u2|r0|Q\(2) $ (\u2|u2|Add1~3\)))) # (GND)
-- \u2|u2|Add1~5\ = CARRY((\u2|r1|Q\(2) & (\u2|r0|Q\(2) & !\u2|u2|Add1~3\)) # (!\u2|r1|Q\(2) & ((\u2|r0|Q\(2)) # (!\u2|u2|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(2),
	datab => \u2|r0|Q\(2),
	datad => VCC,
	cin => \u2|u2|Add1~3\,
	combout => \u2|u2|Add1~4_combout\,
	cout => \u2|u2|Add1~5\);

-- Location: LCCOMB_X34_Y22_N6
\u2|u2|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add1~6_combout\ = (\u2|r0|Q\(3) & ((\u2|r1|Q\(3) & (!\u2|u2|Add1~5\)) # (!\u2|r1|Q\(3) & (\u2|u2|Add1~5\ & VCC)))) # (!\u2|r0|Q\(3) & ((\u2|r1|Q\(3) & ((\u2|u2|Add1~5\) # (GND))) # (!\u2|r1|Q\(3) & (!\u2|u2|Add1~5\))))
-- \u2|u2|Add1~7\ = CARRY((\u2|r0|Q\(3) & (\u2|r1|Q\(3) & !\u2|u2|Add1~5\)) # (!\u2|r0|Q\(3) & ((\u2|r1|Q\(3)) # (!\u2|u2|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(3),
	datab => \u2|r1|Q\(3),
	datad => VCC,
	cin => \u2|u2|Add1~5\,
	combout => \u2|u2|Add1~6_combout\,
	cout => \u2|u2|Add1~7\);

-- Location: LCCOMB_X35_Y22_N12
\u2|u2|Add2~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~11_combout\ = (\u2|u2|LessThan0~28_combout\ & ((\u2|u2|Add1~6_combout\))) # (!\u2|u2|LessThan0~28_combout\ & (\u2|u2|Add2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u2|Add2~9_combout\,
	datac => \u2|u2|Add1~6_combout\,
	datad => \u2|u2|LessThan0~28_combout\,
	combout => \u2|u2|Add2~11_combout\);

-- Location: FF_X35_Y22_N25
\u2|u2|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u2|sum[3]~feeder_combout\,
	asdata => \u2|u2|Add2~11_combout\,
	sload => \u2|u2|process_0~0_combout\,
	ena => \u2|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u2|sum\(3));

-- Location: LCCOMB_X35_Y22_N20
\u2|re0_in[3]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|re0_in[3]~3_combout\ = (\u2|current_state.s_mac~q\ & (((\u2|u0|u1|sum\(3))))) # (!\u2|current_state.s_mac~q\ & (\u2|current_state.s_sav~q\ & ((\u2|u2|sum\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_sav~q\,
	datab => \u2|u0|u1|sum\(3),
	datac => \u2|current_state.s_mac~q\,
	datad => \u2|u2|sum\(3),
	combout => \u2|re0_in[3]~3_combout\);

-- Location: FF_X35_Y22_N21
\u2|r0|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|re0_in[3]~3_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|r0|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r0|Q\(3));

-- Location: LCCOMB_X34_Y21_N8
\u2|u2|sum[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[4]~24_combout\ = ((\u2|r1|Q\(4) $ (\u2|r0|Q\(4) $ (!\u2|u2|sum[3]~23\)))) # (GND)
-- \u2|u2|sum[4]~25\ = CARRY((\u2|r1|Q\(4) & ((\u2|r0|Q\(4)) # (!\u2|u2|sum[3]~23\))) # (!\u2|r1|Q\(4) & (\u2|r0|Q\(4) & !\u2|u2|sum[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(4),
	datab => \u2|r0|Q\(4),
	datad => VCC,
	cin => \u2|u2|sum[3]~23\,
	combout => \u2|u2|sum[4]~24_combout\,
	cout => \u2|u2|sum[4]~25\);

-- Location: LCCOMB_X35_Y21_N6
\u2|u2|sum[4]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[4]~feeder_combout\ = \u2|u2|sum[4]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|u2|sum[4]~24_combout\,
	combout => \u2|u2|sum[4]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N8
\u2|u2|Add2~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~12_combout\ = ((\u2|r1|Q\(4) $ (\u2|r0|Q\(4) $ (\u2|u2|Add2~10\)))) # (GND)
-- \u2|u2|Add2~13\ = CARRY((\u2|r1|Q\(4) & ((!\u2|u2|Add2~10\) # (!\u2|r0|Q\(4)))) # (!\u2|r1|Q\(4) & (!\u2|r0|Q\(4) & !\u2|u2|Add2~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(4),
	datab => \u2|r0|Q\(4),
	datad => VCC,
	cin => \u2|u2|Add2~10\,
	combout => \u2|u2|Add2~12_combout\,
	cout => \u2|u2|Add2~13\);

-- Location: LCCOMB_X34_Y22_N8
\u2|u2|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add1~8_combout\ = ((\u2|r1|Q\(4) $ (\u2|r0|Q\(4) $ (\u2|u2|Add1~7\)))) # (GND)
-- \u2|u2|Add1~9\ = CARRY((\u2|r1|Q\(4) & (\u2|r0|Q\(4) & !\u2|u2|Add1~7\)) # (!\u2|r1|Q\(4) & ((\u2|r0|Q\(4)) # (!\u2|u2|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(4),
	datab => \u2|r0|Q\(4),
	datad => VCC,
	cin => \u2|u2|Add1~7\,
	combout => \u2|u2|Add1~8_combout\,
	cout => \u2|u2|Add1~9\);

-- Location: LCCOMB_X35_Y21_N22
\u2|u2|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~14_combout\ = (\u2|u2|LessThan0~28_combout\ & ((\u2|u2|Add1~8_combout\))) # (!\u2|u2|LessThan0~28_combout\ & (\u2|u2|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u2|Add2~12_combout\,
	datab => \u2|u2|LessThan0~28_combout\,
	datac => \u2|u2|Add1~8_combout\,
	combout => \u2|u2|Add2~14_combout\);

-- Location: FF_X35_Y21_N7
\u2|u2|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u2|sum[4]~feeder_combout\,
	asdata => \u2|u2|Add2~14_combout\,
	sload => \u2|u2|process_0~0_combout\,
	ena => \u2|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u2|sum\(4));

-- Location: LCCOMB_X36_Y21_N26
\u2|re0_in[4]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|re0_in[4]~4_combout\ = (\u2|current_state.s_mac~q\ & (\u2|u0|u1|sum\(4))) # (!\u2|current_state.s_mac~q\ & (((\u2|u2|sum\(4) & \u2|current_state.s_sav~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_mac~q\,
	datab => \u2|u0|u1|sum\(4),
	datac => \u2|u2|sum\(4),
	datad => \u2|current_state.s_sav~q\,
	combout => \u2|re0_in[4]~4_combout\);

-- Location: FF_X36_Y21_N27
\u2|r0|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|re0_in[4]~4_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|r0|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r0|Q\(4));

-- Location: LCCOMB_X34_Y21_N10
\u2|u2|sum[5]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[5]~26_combout\ = (\u2|r0|Q\(5) & ((\u2|r1|Q\(5) & (\u2|u2|sum[4]~25\ & VCC)) # (!\u2|r1|Q\(5) & (!\u2|u2|sum[4]~25\)))) # (!\u2|r0|Q\(5) & ((\u2|r1|Q\(5) & (!\u2|u2|sum[4]~25\)) # (!\u2|r1|Q\(5) & ((\u2|u2|sum[4]~25\) # (GND)))))
-- \u2|u2|sum[5]~27\ = CARRY((\u2|r0|Q\(5) & (!\u2|r1|Q\(5) & !\u2|u2|sum[4]~25\)) # (!\u2|r0|Q\(5) & ((!\u2|u2|sum[4]~25\) # (!\u2|r1|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(5),
	datab => \u2|r1|Q\(5),
	datad => VCC,
	cin => \u2|u2|sum[4]~25\,
	combout => \u2|u2|sum[5]~26_combout\,
	cout => \u2|u2|sum[5]~27\);

-- Location: LCCOMB_X35_Y21_N12
\u2|u2|sum[5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[5]~feeder_combout\ = \u2|u2|sum[5]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|u2|sum[5]~26_combout\,
	combout => \u2|u2|sum[5]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N10
\u2|u2|Add2~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~15_combout\ = (\u2|r1|Q\(5) & ((\u2|r0|Q\(5) & (!\u2|u2|Add2~13\)) # (!\u2|r0|Q\(5) & (\u2|u2|Add2~13\ & VCC)))) # (!\u2|r1|Q\(5) & ((\u2|r0|Q\(5) & ((\u2|u2|Add2~13\) # (GND))) # (!\u2|r0|Q\(5) & (!\u2|u2|Add2~13\))))
-- \u2|u2|Add2~16\ = CARRY((\u2|r1|Q\(5) & (\u2|r0|Q\(5) & !\u2|u2|Add2~13\)) # (!\u2|r1|Q\(5) & ((\u2|r0|Q\(5)) # (!\u2|u2|Add2~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(5),
	datab => \u2|r0|Q\(5),
	datad => VCC,
	cin => \u2|u2|Add2~13\,
	combout => \u2|u2|Add2~15_combout\,
	cout => \u2|u2|Add2~16\);

-- Location: LCCOMB_X34_Y22_N10
\u2|u2|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add1~10_combout\ = (\u2|r1|Q\(5) & ((\u2|r0|Q\(5) & (!\u2|u2|Add1~9\)) # (!\u2|r0|Q\(5) & ((\u2|u2|Add1~9\) # (GND))))) # (!\u2|r1|Q\(5) & ((\u2|r0|Q\(5) & (\u2|u2|Add1~9\ & VCC)) # (!\u2|r0|Q\(5) & (!\u2|u2|Add1~9\))))
-- \u2|u2|Add1~11\ = CARRY((\u2|r1|Q\(5) & ((!\u2|u2|Add1~9\) # (!\u2|r0|Q\(5)))) # (!\u2|r1|Q\(5) & (!\u2|r0|Q\(5) & !\u2|u2|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(5),
	datab => \u2|r0|Q\(5),
	datad => VCC,
	cin => \u2|u2|Add1~9\,
	combout => \u2|u2|Add1~10_combout\,
	cout => \u2|u2|Add1~11\);

-- Location: LCCOMB_X35_Y21_N28
\u2|u2|Add2~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~17_combout\ = (\u2|u2|LessThan0~28_combout\ & ((\u2|u2|Add1~10_combout\))) # (!\u2|u2|LessThan0~28_combout\ & (\u2|u2|Add2~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u2|LessThan0~28_combout\,
	datac => \u2|u2|Add2~15_combout\,
	datad => \u2|u2|Add1~10_combout\,
	combout => \u2|u2|Add2~17_combout\);

-- Location: FF_X35_Y21_N13
\u2|u2|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u2|sum[5]~feeder_combout\,
	asdata => \u2|u2|Add2~17_combout\,
	sload => \u2|u2|process_0~0_combout\,
	ena => \u2|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u2|sum\(5));

-- Location: LCCOMB_X36_Y21_N16
\u2|re0_in[5]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|re0_in[5]~5_combout\ = (\u2|current_state.s_mac~q\ & (((\u2|u0|u1|sum\(5))))) # (!\u2|current_state.s_mac~q\ & (\u2|current_state.s_sav~q\ & ((\u2|u2|sum\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_sav~q\,
	datab => \u2|u0|u1|sum\(5),
	datac => \u2|current_state.s_mac~q\,
	datad => \u2|u2|sum\(5),
	combout => \u2|re0_in[5]~5_combout\);

-- Location: FF_X36_Y21_N17
\u2|r0|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|re0_in[5]~5_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|r0|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r0|Q\(5));

-- Location: LCCOMB_X34_Y21_N12
\u2|u2|sum[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[6]~28_combout\ = ((\u2|r0|Q\(6) $ (\u2|r1|Q\(6) $ (!\u2|u2|sum[5]~27\)))) # (GND)
-- \u2|u2|sum[6]~29\ = CARRY((\u2|r0|Q\(6) & ((\u2|r1|Q\(6)) # (!\u2|u2|sum[5]~27\))) # (!\u2|r0|Q\(6) & (\u2|r1|Q\(6) & !\u2|u2|sum[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(6),
	datab => \u2|r1|Q\(6),
	datad => VCC,
	cin => \u2|u2|sum[5]~27\,
	combout => \u2|u2|sum[6]~28_combout\,
	cout => \u2|u2|sum[6]~29\);

-- Location: LCCOMB_X35_Y21_N30
\u2|u2|sum[6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[6]~feeder_combout\ = \u2|u2|sum[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|u2|sum[6]~28_combout\,
	combout => \u2|u2|sum[6]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N12
\u2|u2|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~18_combout\ = ((\u2|r0|Q\(6) $ (\u2|r1|Q\(6) $ (\u2|u2|Add2~16\)))) # (GND)
-- \u2|u2|Add2~19\ = CARRY((\u2|r0|Q\(6) & (\u2|r1|Q\(6) & !\u2|u2|Add2~16\)) # (!\u2|r0|Q\(6) & ((\u2|r1|Q\(6)) # (!\u2|u2|Add2~16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(6),
	datab => \u2|r1|Q\(6),
	datad => VCC,
	cin => \u2|u2|Add2~16\,
	combout => \u2|u2|Add2~18_combout\,
	cout => \u2|u2|Add2~19\);

-- Location: LCCOMB_X34_Y22_N12
\u2|u2|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add1~12_combout\ = ((\u2|r1|Q\(6) $ (\u2|r0|Q\(6) $ (\u2|u2|Add1~11\)))) # (GND)
-- \u2|u2|Add1~13\ = CARRY((\u2|r1|Q\(6) & (\u2|r0|Q\(6) & !\u2|u2|Add1~11\)) # (!\u2|r1|Q\(6) & ((\u2|r0|Q\(6)) # (!\u2|u2|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(6),
	datab => \u2|r0|Q\(6),
	datad => VCC,
	cin => \u2|u2|Add1~11\,
	combout => \u2|u2|Add1~12_combout\,
	cout => \u2|u2|Add1~13\);

-- Location: LCCOMB_X35_Y21_N26
\u2|u2|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~20_combout\ = (\u2|u2|LessThan0~28_combout\ & ((\u2|u2|Add1~12_combout\))) # (!\u2|u2|LessThan0~28_combout\ & (\u2|u2|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u2|Add2~18_combout\,
	datab => \u2|u2|LessThan0~28_combout\,
	datad => \u2|u2|Add1~12_combout\,
	combout => \u2|u2|Add2~20_combout\);

-- Location: FF_X35_Y21_N31
\u2|u2|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u2|sum[6]~feeder_combout\,
	asdata => \u2|u2|Add2~20_combout\,
	sload => \u2|u2|process_0~0_combout\,
	ena => \u2|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u2|sum\(6));

-- Location: LCCOMB_X36_Y21_N14
\u2|re0_in[6]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|re0_in[6]~6_combout\ = (\u2|current_state.s_mac~q\ & (((\u2|u0|u1|sum\(6))))) # (!\u2|current_state.s_mac~q\ & (\u2|current_state.s_sav~q\ & ((\u2|u2|sum\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_sav~q\,
	datab => \u2|u0|u1|sum\(6),
	datac => \u2|current_state.s_mac~q\,
	datad => \u2|u2|sum\(6),
	combout => \u2|re0_in[6]~6_combout\);

-- Location: FF_X36_Y21_N15
\u2|r0|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|re0_in[6]~6_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|r0|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r0|Q\(6));

-- Location: LCCOMB_X34_Y21_N14
\u2|u2|sum[7]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[7]~30_combout\ = (\u2|r0|Q\(7) & ((\u2|r1|Q\(7) & (\u2|u2|sum[6]~29\ & VCC)) # (!\u2|r1|Q\(7) & (!\u2|u2|sum[6]~29\)))) # (!\u2|r0|Q\(7) & ((\u2|r1|Q\(7) & (!\u2|u2|sum[6]~29\)) # (!\u2|r1|Q\(7) & ((\u2|u2|sum[6]~29\) # (GND)))))
-- \u2|u2|sum[7]~31\ = CARRY((\u2|r0|Q\(7) & (!\u2|r1|Q\(7) & !\u2|u2|sum[6]~29\)) # (!\u2|r0|Q\(7) & ((!\u2|u2|sum[6]~29\) # (!\u2|r1|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(7),
	datab => \u2|r1|Q\(7),
	datad => VCC,
	cin => \u2|u2|sum[6]~29\,
	combout => \u2|u2|sum[7]~30_combout\,
	cout => \u2|u2|sum[7]~31\);

-- Location: LCCOMB_X35_Y21_N0
\u2|u2|sum[7]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[7]~feeder_combout\ = \u2|u2|sum[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|u2|sum[7]~30_combout\,
	combout => \u2|u2|sum[7]~feeder_combout\);

-- Location: LCCOMB_X34_Y22_N14
\u2|u2|Add1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add1~14_combout\ = (\u2|r0|Q\(7) & ((\u2|r1|Q\(7) & (!\u2|u2|Add1~13\)) # (!\u2|r1|Q\(7) & (\u2|u2|Add1~13\ & VCC)))) # (!\u2|r0|Q\(7) & ((\u2|r1|Q\(7) & ((\u2|u2|Add1~13\) # (GND))) # (!\u2|r1|Q\(7) & (!\u2|u2|Add1~13\))))
-- \u2|u2|Add1~15\ = CARRY((\u2|r0|Q\(7) & (\u2|r1|Q\(7) & !\u2|u2|Add1~13\)) # (!\u2|r0|Q\(7) & ((\u2|r1|Q\(7)) # (!\u2|u2|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(7),
	datab => \u2|r1|Q\(7),
	datad => VCC,
	cin => \u2|u2|Add1~13\,
	combout => \u2|u2|Add1~14_combout\,
	cout => \u2|u2|Add1~15\);

-- Location: LCCOMB_X32_Y21_N14
\u2|u2|Add2~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~21_combout\ = (\u2|r1|Q\(7) & ((\u2|r0|Q\(7) & (!\u2|u2|Add2~19\)) # (!\u2|r0|Q\(7) & (\u2|u2|Add2~19\ & VCC)))) # (!\u2|r1|Q\(7) & ((\u2|r0|Q\(7) & ((\u2|u2|Add2~19\) # (GND))) # (!\u2|r0|Q\(7) & (!\u2|u2|Add2~19\))))
-- \u2|u2|Add2~22\ = CARRY((\u2|r1|Q\(7) & (\u2|r0|Q\(7) & !\u2|u2|Add2~19\)) # (!\u2|r1|Q\(7) & ((\u2|r0|Q\(7)) # (!\u2|u2|Add2~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(7),
	datab => \u2|r0|Q\(7),
	datad => VCC,
	cin => \u2|u2|Add2~19\,
	combout => \u2|u2|Add2~21_combout\,
	cout => \u2|u2|Add2~22\);

-- Location: LCCOMB_X35_Y21_N8
\u2|u2|Add2~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~23_combout\ = (\u2|u2|LessThan0~28_combout\ & (\u2|u2|Add1~14_combout\)) # (!\u2|u2|LessThan0~28_combout\ & ((\u2|u2|Add2~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u2|Add1~14_combout\,
	datab => \u2|u2|LessThan0~28_combout\,
	datac => \u2|u2|Add2~21_combout\,
	combout => \u2|u2|Add2~23_combout\);

-- Location: FF_X35_Y21_N1
\u2|u2|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u2|sum[7]~feeder_combout\,
	asdata => \u2|u2|Add2~23_combout\,
	sload => \u2|u2|process_0~0_combout\,
	ena => \u2|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u2|sum\(7));

-- Location: LCCOMB_X36_Y21_N12
\u2|re0_in[7]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|re0_in[7]~7_combout\ = (\u2|current_state.s_mac~q\ & (\u2|u0|u1|sum\(7))) # (!\u2|current_state.s_mac~q\ & (((\u2|u2|sum\(7) & \u2|current_state.s_sav~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_mac~q\,
	datab => \u2|u0|u1|sum\(7),
	datac => \u2|u2|sum\(7),
	datad => \u2|current_state.s_sav~q\,
	combout => \u2|re0_in[7]~7_combout\);

-- Location: FF_X36_Y21_N13
\u2|r0|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|re0_in[7]~7_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|r0|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r0|Q\(7));

-- Location: LCCOMB_X34_Y21_N16
\u2|u2|sum[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[8]~32_combout\ = ((\u2|r1|Q\(8) $ (\u2|r0|Q\(8) $ (!\u2|u2|sum[7]~31\)))) # (GND)
-- \u2|u2|sum[8]~33\ = CARRY((\u2|r1|Q\(8) & ((\u2|r0|Q\(8)) # (!\u2|u2|sum[7]~31\))) # (!\u2|r1|Q\(8) & (\u2|r0|Q\(8) & !\u2|u2|sum[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(8),
	datab => \u2|r0|Q\(8),
	datad => VCC,
	cin => \u2|u2|sum[7]~31\,
	combout => \u2|u2|sum[8]~32_combout\,
	cout => \u2|u2|sum[8]~33\);

-- Location: LCCOMB_X35_Y22_N18
\u2|u2|sum[8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[8]~feeder_combout\ = \u2|u2|sum[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u2|sum[8]~32_combout\,
	combout => \u2|u2|sum[8]~feeder_combout\);

-- Location: LCCOMB_X34_Y22_N16
\u2|u2|Add1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add1~16_combout\ = ((\u2|r0|Q\(8) $ (\u2|r1|Q\(8) $ (\u2|u2|Add1~15\)))) # (GND)
-- \u2|u2|Add1~17\ = CARRY((\u2|r0|Q\(8) & ((!\u2|u2|Add1~15\) # (!\u2|r1|Q\(8)))) # (!\u2|r0|Q\(8) & (!\u2|r1|Q\(8) & !\u2|u2|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(8),
	datab => \u2|r1|Q\(8),
	datad => VCC,
	cin => \u2|u2|Add1~15\,
	combout => \u2|u2|Add1~16_combout\,
	cout => \u2|u2|Add1~17\);

-- Location: LCCOMB_X32_Y21_N16
\u2|u2|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~24_combout\ = ((\u2|r1|Q\(8) $ (\u2|r0|Q\(8) $ (\u2|u2|Add2~22\)))) # (GND)
-- \u2|u2|Add2~25\ = CARRY((\u2|r1|Q\(8) & ((!\u2|u2|Add2~22\) # (!\u2|r0|Q\(8)))) # (!\u2|r1|Q\(8) & (!\u2|r0|Q\(8) & !\u2|u2|Add2~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(8),
	datab => \u2|r0|Q\(8),
	datad => VCC,
	cin => \u2|u2|Add2~22\,
	combout => \u2|u2|Add2~24_combout\,
	cout => \u2|u2|Add2~25\);

-- Location: LCCOMB_X35_Y22_N26
\u2|u2|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~26_combout\ = (\u2|u2|LessThan0~28_combout\ & (\u2|u2|Add1~16_combout\)) # (!\u2|u2|LessThan0~28_combout\ & ((\u2|u2|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u2|LessThan0~28_combout\,
	datac => \u2|u2|Add1~16_combout\,
	datad => \u2|u2|Add2~24_combout\,
	combout => \u2|u2|Add2~26_combout\);

-- Location: FF_X35_Y22_N19
\u2|u2|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u2|sum[8]~feeder_combout\,
	asdata => \u2|u2|Add2~26_combout\,
	sload => \u2|u2|process_0~0_combout\,
	ena => \u2|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u2|sum\(8));

-- Location: LCCOMB_X35_Y22_N10
\u2|re0_in[8]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|re0_in[8]~8_combout\ = (\u2|current_state.s_mac~q\ & (((\u2|u0|u1|sum\(8))))) # (!\u2|current_state.s_mac~q\ & (\u2|current_state.s_sav~q\ & ((\u2|u2|sum\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_sav~q\,
	datab => \u2|u0|u1|sum\(8),
	datac => \u2|current_state.s_mac~q\,
	datad => \u2|u2|sum\(8),
	combout => \u2|re0_in[8]~8_combout\);

-- Location: FF_X35_Y22_N11
\u2|r0|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|re0_in[8]~8_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|r0|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r0|Q\(8));

-- Location: LCCOMB_X34_Y21_N18
\u2|u2|sum[9]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[9]~34_combout\ = (\u2|r0|Q\(9) & ((\u2|r1|Q\(9) & (\u2|u2|sum[8]~33\ & VCC)) # (!\u2|r1|Q\(9) & (!\u2|u2|sum[8]~33\)))) # (!\u2|r0|Q\(9) & ((\u2|r1|Q\(9) & (!\u2|u2|sum[8]~33\)) # (!\u2|r1|Q\(9) & ((\u2|u2|sum[8]~33\) # (GND)))))
-- \u2|u2|sum[9]~35\ = CARRY((\u2|r0|Q\(9) & (!\u2|r1|Q\(9) & !\u2|u2|sum[8]~33\)) # (!\u2|r0|Q\(9) & ((!\u2|u2|sum[8]~33\) # (!\u2|r1|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(9),
	datab => \u2|r1|Q\(9),
	datad => VCC,
	cin => \u2|u2|sum[8]~33\,
	combout => \u2|u2|sum[9]~34_combout\,
	cout => \u2|u2|sum[9]~35\);

-- Location: LCCOMB_X35_Y21_N2
\u2|u2|sum[9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[9]~feeder_combout\ = \u2|u2|sum[9]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|u2|sum[9]~34_combout\,
	combout => \u2|u2|sum[9]~feeder_combout\);

-- Location: LCCOMB_X34_Y22_N18
\u2|u2|Add1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add1~18_combout\ = (\u2|r1|Q\(9) & ((\u2|r0|Q\(9) & (!\u2|u2|Add1~17\)) # (!\u2|r0|Q\(9) & ((\u2|u2|Add1~17\) # (GND))))) # (!\u2|r1|Q\(9) & ((\u2|r0|Q\(9) & (\u2|u2|Add1~17\ & VCC)) # (!\u2|r0|Q\(9) & (!\u2|u2|Add1~17\))))
-- \u2|u2|Add1~19\ = CARRY((\u2|r1|Q\(9) & ((!\u2|u2|Add1~17\) # (!\u2|r0|Q\(9)))) # (!\u2|r1|Q\(9) & (!\u2|r0|Q\(9) & !\u2|u2|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(9),
	datab => \u2|r0|Q\(9),
	datad => VCC,
	cin => \u2|u2|Add1~17\,
	combout => \u2|u2|Add1~18_combout\,
	cout => \u2|u2|Add1~19\);

-- Location: LCCOMB_X32_Y21_N18
\u2|u2|Add2~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~27_combout\ = (\u2|r1|Q\(9) & ((\u2|r0|Q\(9) & (!\u2|u2|Add2~25\)) # (!\u2|r0|Q\(9) & (\u2|u2|Add2~25\ & VCC)))) # (!\u2|r1|Q\(9) & ((\u2|r0|Q\(9) & ((\u2|u2|Add2~25\) # (GND))) # (!\u2|r0|Q\(9) & (!\u2|u2|Add2~25\))))
-- \u2|u2|Add2~28\ = CARRY((\u2|r1|Q\(9) & (\u2|r0|Q\(9) & !\u2|u2|Add2~25\)) # (!\u2|r1|Q\(9) & ((\u2|r0|Q\(9)) # (!\u2|u2|Add2~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(9),
	datab => \u2|r0|Q\(9),
	datad => VCC,
	cin => \u2|u2|Add2~25\,
	combout => \u2|u2|Add2~27_combout\,
	cout => \u2|u2|Add2~28\);

-- Location: LCCOMB_X32_Y21_N30
\u2|u2|Add2~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~29_combout\ = (\u2|u2|LessThan0~28_combout\ & (\u2|u2|Add1~18_combout\)) # (!\u2|u2|LessThan0~28_combout\ & ((\u2|u2|Add2~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u2|LessThan0~28_combout\,
	datac => \u2|u2|Add1~18_combout\,
	datad => \u2|u2|Add2~27_combout\,
	combout => \u2|u2|Add2~29_combout\);

-- Location: FF_X35_Y21_N3
\u2|u2|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u2|sum[9]~feeder_combout\,
	asdata => \u2|u2|Add2~29_combout\,
	sload => \u2|u2|process_0~0_combout\,
	ena => \u2|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u2|sum\(9));

-- Location: LCCOMB_X36_Y21_N22
\u2|re0_in[9]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|re0_in[9]~9_combout\ = (\u2|current_state.s_mac~q\ & (((\u2|u0|u1|sum\(9))))) # (!\u2|current_state.s_mac~q\ & (\u2|current_state.s_sav~q\ & ((\u2|u2|sum\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_sav~q\,
	datab => \u2|u0|u1|sum\(9),
	datac => \u2|current_state.s_mac~q\,
	datad => \u2|u2|sum\(9),
	combout => \u2|re0_in[9]~9_combout\);

-- Location: FF_X36_Y21_N23
\u2|r0|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|re0_in[9]~9_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|r0|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r0|Q\(9));

-- Location: LCCOMB_X34_Y21_N20
\u2|u2|sum[10]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[10]~36_combout\ = ((\u2|r0|Q\(10) $ (\u2|r1|Q\(10) $ (!\u2|u2|sum[9]~35\)))) # (GND)
-- \u2|u2|sum[10]~37\ = CARRY((\u2|r0|Q\(10) & ((\u2|r1|Q\(10)) # (!\u2|u2|sum[9]~35\))) # (!\u2|r0|Q\(10) & (\u2|r1|Q\(10) & !\u2|u2|sum[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(10),
	datab => \u2|r1|Q\(10),
	datad => VCC,
	cin => \u2|u2|sum[9]~35\,
	combout => \u2|u2|sum[10]~36_combout\,
	cout => \u2|u2|sum[10]~37\);

-- Location: LCCOMB_X35_Y21_N16
\u2|u2|sum[10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[10]~feeder_combout\ = \u2|u2|sum[10]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|u2|sum[10]~36_combout\,
	combout => \u2|u2|sum[10]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N20
\u2|u2|Add2~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~30_combout\ = ((\u2|r1|Q\(10) $ (\u2|r0|Q\(10) $ (\u2|u2|Add2~28\)))) # (GND)
-- \u2|u2|Add2~31\ = CARRY((\u2|r1|Q\(10) & ((!\u2|u2|Add2~28\) # (!\u2|r0|Q\(10)))) # (!\u2|r1|Q\(10) & (!\u2|r0|Q\(10) & !\u2|u2|Add2~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(10),
	datab => \u2|r0|Q\(10),
	datad => VCC,
	cin => \u2|u2|Add2~28\,
	combout => \u2|u2|Add2~30_combout\,
	cout => \u2|u2|Add2~31\);

-- Location: LCCOMB_X34_Y22_N20
\u2|u2|Add1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add1~20_combout\ = ((\u2|r1|Q\(10) $ (\u2|r0|Q\(10) $ (\u2|u2|Add1~19\)))) # (GND)
-- \u2|u2|Add1~21\ = CARRY((\u2|r1|Q\(10) & (\u2|r0|Q\(10) & !\u2|u2|Add1~19\)) # (!\u2|r1|Q\(10) & ((\u2|r0|Q\(10)) # (!\u2|u2|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(10),
	datab => \u2|r0|Q\(10),
	datad => VCC,
	cin => \u2|u2|Add1~19\,
	combout => \u2|u2|Add1~20_combout\,
	cout => \u2|u2|Add1~21\);

-- Location: LCCOMB_X35_Y21_N14
\u2|u2|Add2~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~32_combout\ = (\u2|u2|LessThan0~28_combout\ & ((\u2|u2|Add1~20_combout\))) # (!\u2|u2|LessThan0~28_combout\ & (\u2|u2|Add2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u2|LessThan0~28_combout\,
	datac => \u2|u2|Add2~30_combout\,
	datad => \u2|u2|Add1~20_combout\,
	combout => \u2|u2|Add2~32_combout\);

-- Location: FF_X35_Y21_N17
\u2|u2|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u2|sum[10]~feeder_combout\,
	asdata => \u2|u2|Add2~32_combout\,
	sload => \u2|u2|process_0~0_combout\,
	ena => \u2|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u2|sum\(10));

-- Location: LCCOMB_X36_Y21_N20
\u2|re0_in[10]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|re0_in[10]~10_combout\ = (\u2|current_state.s_mac~q\ & (\u2|u0|u1|sum\(10))) # (!\u2|current_state.s_mac~q\ & (((\u2|u2|sum\(10) & \u2|current_state.s_sav~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_mac~q\,
	datab => \u2|u0|u1|sum\(10),
	datac => \u2|u2|sum\(10),
	datad => \u2|current_state.s_sav~q\,
	combout => \u2|re0_in[10]~10_combout\);

-- Location: FF_X36_Y21_N21
\u2|r0|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|re0_in[10]~10_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|r0|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r0|Q\(10));

-- Location: LCCOMB_X34_Y21_N22
\u2|u2|sum[11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[11]~38_combout\ = (\u2|r0|Q\(11) & ((\u2|r1|Q\(11) & (\u2|u2|sum[10]~37\ & VCC)) # (!\u2|r1|Q\(11) & (!\u2|u2|sum[10]~37\)))) # (!\u2|r0|Q\(11) & ((\u2|r1|Q\(11) & (!\u2|u2|sum[10]~37\)) # (!\u2|r1|Q\(11) & ((\u2|u2|sum[10]~37\) # (GND)))))
-- \u2|u2|sum[11]~39\ = CARRY((\u2|r0|Q\(11) & (!\u2|r1|Q\(11) & !\u2|u2|sum[10]~37\)) # (!\u2|r0|Q\(11) & ((!\u2|u2|sum[10]~37\) # (!\u2|r1|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(11),
	datab => \u2|r1|Q\(11),
	datad => VCC,
	cin => \u2|u2|sum[10]~37\,
	combout => \u2|u2|sum[11]~38_combout\,
	cout => \u2|u2|sum[11]~39\);

-- Location: LCCOMB_X35_Y21_N18
\u2|u2|sum[11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[11]~feeder_combout\ = \u2|u2|sum[11]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|u2|sum[11]~38_combout\,
	combout => \u2|u2|sum[11]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N22
\u2|u2|Add2~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~33_combout\ = (\u2|r1|Q\(11) & ((\u2|r0|Q\(11) & (!\u2|u2|Add2~31\)) # (!\u2|r0|Q\(11) & (\u2|u2|Add2~31\ & VCC)))) # (!\u2|r1|Q\(11) & ((\u2|r0|Q\(11) & ((\u2|u2|Add2~31\) # (GND))) # (!\u2|r0|Q\(11) & (!\u2|u2|Add2~31\))))
-- \u2|u2|Add2~34\ = CARRY((\u2|r1|Q\(11) & (\u2|r0|Q\(11) & !\u2|u2|Add2~31\)) # (!\u2|r1|Q\(11) & ((\u2|r0|Q\(11)) # (!\u2|u2|Add2~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(11),
	datab => \u2|r0|Q\(11),
	datad => VCC,
	cin => \u2|u2|Add2~31\,
	combout => \u2|u2|Add2~33_combout\,
	cout => \u2|u2|Add2~34\);

-- Location: LCCOMB_X34_Y22_N22
\u2|u2|Add1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add1~22_combout\ = (\u2|r0|Q\(11) & ((\u2|r1|Q\(11) & (!\u2|u2|Add1~21\)) # (!\u2|r1|Q\(11) & (\u2|u2|Add1~21\ & VCC)))) # (!\u2|r0|Q\(11) & ((\u2|r1|Q\(11) & ((\u2|u2|Add1~21\) # (GND))) # (!\u2|r1|Q\(11) & (!\u2|u2|Add1~21\))))
-- \u2|u2|Add1~23\ = CARRY((\u2|r0|Q\(11) & (\u2|r1|Q\(11) & !\u2|u2|Add1~21\)) # (!\u2|r0|Q\(11) & ((\u2|r1|Q\(11)) # (!\u2|u2|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(11),
	datab => \u2|r1|Q\(11),
	datad => VCC,
	cin => \u2|u2|Add1~21\,
	combout => \u2|u2|Add1~22_combout\,
	cout => \u2|u2|Add1~23\);

-- Location: LCCOMB_X36_Y21_N8
\u2|u2|Add2~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~35_combout\ = (\u2|u2|LessThan0~28_combout\ & ((\u2|u2|Add1~22_combout\))) # (!\u2|u2|LessThan0~28_combout\ & (\u2|u2|Add2~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u2|Add2~33_combout\,
	datac => \u2|u2|LessThan0~28_combout\,
	datad => \u2|u2|Add1~22_combout\,
	combout => \u2|u2|Add2~35_combout\);

-- Location: FF_X35_Y21_N19
\u2|u2|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u2|sum[11]~feeder_combout\,
	asdata => \u2|u2|Add2~35_combout\,
	sload => \u2|u2|process_0~0_combout\,
	ena => \u2|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u2|sum\(11));

-- Location: LCCOMB_X36_Y21_N6
\u2|re0_in[11]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|re0_in[11]~11_combout\ = (\u2|current_state.s_mac~q\ & (((\u2|u0|u1|sum\(11))))) # (!\u2|current_state.s_mac~q\ & (\u2|current_state.s_sav~q\ & ((\u2|u2|sum\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_sav~q\,
	datab => \u2|u0|u1|sum\(11),
	datac => \u2|current_state.s_mac~q\,
	datad => \u2|u2|sum\(11),
	combout => \u2|re0_in[11]~11_combout\);

-- Location: FF_X36_Y21_N7
\u2|r0|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|re0_in[11]~11_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|r0|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r0|Q\(11));

-- Location: LCCOMB_X34_Y21_N24
\u2|u2|sum[12]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[12]~40_combout\ = ((\u2|r1|Q\(12) $ (\u2|r0|Q\(12) $ (!\u2|u2|sum[11]~39\)))) # (GND)
-- \u2|u2|sum[12]~41\ = CARRY((\u2|r1|Q\(12) & ((\u2|r0|Q\(12)) # (!\u2|u2|sum[11]~39\))) # (!\u2|r1|Q\(12) & (\u2|r0|Q\(12) & !\u2|u2|sum[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(12),
	datab => \u2|r0|Q\(12),
	datad => VCC,
	cin => \u2|u2|sum[11]~39\,
	combout => \u2|u2|sum[12]~40_combout\,
	cout => \u2|u2|sum[12]~41\);

-- Location: LCCOMB_X35_Y22_N28
\u2|u2|sum[12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[12]~feeder_combout\ = \u2|u2|sum[12]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u2|sum[12]~40_combout\,
	combout => \u2|u2|sum[12]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N24
\u2|u2|Add2~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~36_combout\ = ((\u2|r0|Q\(12) $ (\u2|r1|Q\(12) $ (\u2|u2|Add2~34\)))) # (GND)
-- \u2|u2|Add2~37\ = CARRY((\u2|r0|Q\(12) & (\u2|r1|Q\(12) & !\u2|u2|Add2~34\)) # (!\u2|r0|Q\(12) & ((\u2|r1|Q\(12)) # (!\u2|u2|Add2~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(12),
	datab => \u2|r1|Q\(12),
	datad => VCC,
	cin => \u2|u2|Add2~34\,
	combout => \u2|u2|Add2~36_combout\,
	cout => \u2|u2|Add2~37\);

-- Location: LCCOMB_X34_Y22_N24
\u2|u2|Add1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add1~24_combout\ = ((\u2|r1|Q\(12) $ (\u2|r0|Q\(12) $ (\u2|u2|Add1~23\)))) # (GND)
-- \u2|u2|Add1~25\ = CARRY((\u2|r1|Q\(12) & (\u2|r0|Q\(12) & !\u2|u2|Add1~23\)) # (!\u2|r1|Q\(12) & ((\u2|r0|Q\(12)) # (!\u2|u2|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(12),
	datab => \u2|r0|Q\(12),
	datad => VCC,
	cin => \u2|u2|Add1~23\,
	combout => \u2|u2|Add1~24_combout\,
	cout => \u2|u2|Add1~25\);

-- Location: LCCOMB_X35_Y22_N4
\u2|u2|Add2~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~38_combout\ = (\u2|u2|LessThan0~28_combout\ & ((\u2|u2|Add1~24_combout\))) # (!\u2|u2|LessThan0~28_combout\ & (\u2|u2|Add2~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u2|Add2~36_combout\,
	datab => \u2|u2|LessThan0~28_combout\,
	datad => \u2|u2|Add1~24_combout\,
	combout => \u2|u2|Add2~38_combout\);

-- Location: FF_X35_Y22_N29
\u2|u2|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u2|sum[12]~feeder_combout\,
	asdata => \u2|u2|Add2~38_combout\,
	sload => \u2|u2|process_0~0_combout\,
	ena => \u2|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u2|sum\(12));

-- Location: LCCOMB_X36_Y21_N0
\u2|re0_in[12]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|re0_in[12]~12_combout\ = (\u2|current_state.s_mac~q\ & (\u2|u0|u1|sum\(12))) # (!\u2|current_state.s_mac~q\ & (((\u2|u2|sum\(12) & \u2|current_state.s_sav~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_mac~q\,
	datab => \u2|u0|u1|sum\(12),
	datac => \u2|u2|sum\(12),
	datad => \u2|current_state.s_sav~q\,
	combout => \u2|re0_in[12]~12_combout\);

-- Location: FF_X36_Y21_N1
\u2|r0|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|re0_in[12]~12_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|r0|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r0|Q\(12));

-- Location: LCCOMB_X34_Y21_N26
\u2|u2|sum[13]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[13]~42_combout\ = (\u2|r1|Q\(13) & ((\u2|r0|Q\(13) & (\u2|u2|sum[12]~41\ & VCC)) # (!\u2|r0|Q\(13) & (!\u2|u2|sum[12]~41\)))) # (!\u2|r1|Q\(13) & ((\u2|r0|Q\(13) & (!\u2|u2|sum[12]~41\)) # (!\u2|r0|Q\(13) & ((\u2|u2|sum[12]~41\) # (GND)))))
-- \u2|u2|sum[13]~43\ = CARRY((\u2|r1|Q\(13) & (!\u2|r0|Q\(13) & !\u2|u2|sum[12]~41\)) # (!\u2|r1|Q\(13) & ((!\u2|u2|sum[12]~41\) # (!\u2|r0|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(13),
	datab => \u2|r0|Q\(13),
	datad => VCC,
	cin => \u2|u2|sum[12]~41\,
	combout => \u2|u2|sum[13]~42_combout\,
	cout => \u2|u2|sum[13]~43\);

-- Location: LCCOMB_X35_Y21_N20
\u2|u2|sum[13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[13]~feeder_combout\ = \u2|u2|sum[13]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u2|sum[13]~42_combout\,
	combout => \u2|u2|sum[13]~feeder_combout\);

-- Location: LCCOMB_X34_Y22_N26
\u2|u2|Add1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add1~26_combout\ = (\u2|r1|Q\(13) & ((\u2|r0|Q\(13) & (!\u2|u2|Add1~25\)) # (!\u2|r0|Q\(13) & ((\u2|u2|Add1~25\) # (GND))))) # (!\u2|r1|Q\(13) & ((\u2|r0|Q\(13) & (\u2|u2|Add1~25\ & VCC)) # (!\u2|r0|Q\(13) & (!\u2|u2|Add1~25\))))
-- \u2|u2|Add1~27\ = CARRY((\u2|r1|Q\(13) & ((!\u2|u2|Add1~25\) # (!\u2|r0|Q\(13)))) # (!\u2|r1|Q\(13) & (!\u2|r0|Q\(13) & !\u2|u2|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(13),
	datab => \u2|r0|Q\(13),
	datad => VCC,
	cin => \u2|u2|Add1~25\,
	combout => \u2|u2|Add1~26_combout\,
	cout => \u2|u2|Add1~27\);

-- Location: LCCOMB_X32_Y21_N26
\u2|u2|Add2~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~39_combout\ = (\u2|r1|Q\(13) & ((\u2|r0|Q\(13) & (!\u2|u2|Add2~37\)) # (!\u2|r0|Q\(13) & (\u2|u2|Add2~37\ & VCC)))) # (!\u2|r1|Q\(13) & ((\u2|r0|Q\(13) & ((\u2|u2|Add2~37\) # (GND))) # (!\u2|r0|Q\(13) & (!\u2|u2|Add2~37\))))
-- \u2|u2|Add2~40\ = CARRY((\u2|r1|Q\(13) & (\u2|r0|Q\(13) & !\u2|u2|Add2~37\)) # (!\u2|r1|Q\(13) & ((\u2|r0|Q\(13)) # (!\u2|u2|Add2~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(13),
	datab => \u2|r0|Q\(13),
	datad => VCC,
	cin => \u2|u2|Add2~37\,
	combout => \u2|u2|Add2~39_combout\,
	cout => \u2|u2|Add2~40\);

-- Location: LCCOMB_X34_Y21_N30
\u2|u2|Add2~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~44_combout\ = (\u2|u2|LessThan0~28_combout\ & (\u2|u2|Add1~26_combout\)) # (!\u2|u2|LessThan0~28_combout\ & ((\u2|u2|Add2~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u2|Add1~26_combout\,
	datab => \u2|u2|Add2~39_combout\,
	datac => \u2|u2|LessThan0~28_combout\,
	combout => \u2|u2|Add2~44_combout\);

-- Location: FF_X35_Y21_N21
\u2|u2|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u2|sum[13]~feeder_combout\,
	asdata => \u2|u2|Add2~44_combout\,
	sload => \u2|u2|process_0~0_combout\,
	ena => \u2|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u2|sum\(13));

-- Location: LCCOMB_X39_Y25_N22
\u2|u0|u1|Add2~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u0|u1|Add2~38_combout\ = (\u2|u0|u1|sum[1]~24_combout\ & (\u2|u0|u1|Add2~33_combout\)) # (!\u2|u0|u1|sum[1]~24_combout\ & ((\u2|u0|u1|Add1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u1|sum[1]~24_combout\,
	datac => \u2|u0|u1|Add2~33_combout\,
	datad => \u2|u0|u1|Add1~26_combout\,
	combout => \u2|u0|u1|Add2~38_combout\);

-- Location: FF_X40_Y25_N29
\u2|u0|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u0|u1|sum[13]~47_combout\,
	asdata => \u2|u0|u1|Add2~38_combout\,
	sload => \x[15]~140_combout\,
	ena => \u2|u0|u1|sum[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u0|u1|sum\(13));

-- Location: LCCOMB_X36_Y21_N24
\u2|re0_in[13]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|re0_in[13]~14_combout\ = (\u2|current_state.s_mac~q\ & (((\u2|u0|u1|sum\(13))))) # (!\u2|current_state.s_mac~q\ & (\u2|u2|sum\(13) & ((\u2|current_state.s_sav~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_mac~q\,
	datab => \u2|u2|sum\(13),
	datac => \u2|u0|u1|sum\(13),
	datad => \u2|current_state.s_sav~q\,
	combout => \u2|re0_in[13]~14_combout\);

-- Location: FF_X36_Y21_N25
\u2|r0|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|re0_in[13]~14_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|r0|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r0|Q\(13));

-- Location: LCCOMB_X34_Y21_N28
\u2|u2|sum[14]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[14]~44_combout\ = \u2|r0|Q\(14) $ (\u2|u2|sum[13]~43\ $ (!\u2|r1|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|r0|Q\(14),
	datad => \u2|r1|Q\(14),
	cin => \u2|u2|sum[13]~43\,
	combout => \u2|u2|sum[14]~44_combout\);

-- Location: LCCOMB_X35_Y22_N30
\u2|u2|sum[14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[14]~feeder_combout\ = \u2|u2|sum[14]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u2|u2|sum[14]~44_combout\,
	combout => \u2|u2|sum[14]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N28
\u2|u2|Add2~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~41_combout\ = \u2|r0|Q\(14) $ (\u2|u2|Add2~40\ $ (\u2|r1|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|r0|Q\(14),
	datad => \u2|r1|Q\(14),
	cin => \u2|u2|Add2~40\,
	combout => \u2|u2|Add2~41_combout\);

-- Location: LCCOMB_X34_Y22_N28
\u2|u2|Add1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add1~28_combout\ = \u2|r1|Q\(14) $ (\u2|u2|Add1~27\ $ (\u2|r0|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|r1|Q\(14),
	datad => \u2|r0|Q\(14),
	cin => \u2|u2|Add1~27\,
	combout => \u2|u2|Add1~28_combout\);

-- Location: LCCOMB_X35_Y22_N22
\u2|u2|Add2~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~43_combout\ = (\u2|u2|LessThan0~28_combout\ & ((\u2|u2|Add1~28_combout\))) # (!\u2|u2|LessThan0~28_combout\ & (\u2|u2|Add2~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u2|Add2~41_combout\,
	datab => \u2|u2|LessThan0~28_combout\,
	datad => \u2|u2|Add1~28_combout\,
	combout => \u2|u2|Add2~43_combout\);

-- Location: FF_X35_Y22_N31
\u2|u2|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u2|sum[14]~feeder_combout\,
	asdata => \u2|u2|Add2~43_combout\,
	sload => \u2|u2|process_0~0_combout\,
	ena => \u2|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u2|sum\(14));

-- Location: LCCOMB_X36_Y21_N2
\u2|re0_in[14]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|re0_in[14]~13_combout\ = (\u2|current_state.s_mac~q\ & (((\u2|u0|u1|sum\(14))))) # (!\u2|current_state.s_mac~q\ & (\u2|current_state.s_sav~q\ & ((\u2|u2|sum\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_sav~q\,
	datab => \u2|u0|u1|sum\(14),
	datac => \u2|current_state.s_mac~q\,
	datad => \u2|u2|sum\(14),
	combout => \u2|re0_in[14]~13_combout\);

-- Location: FF_X36_Y21_N3
\u2|r0|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|re0_in[14]~13_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|r0|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r0|Q\(14));

-- Location: LCCOMB_X31_Y22_N0
\u2|u2|LessThan1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan1~1_cout\ = CARRY((!\u2|r0|Q\(0) & \u2|r1|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(0),
	datab => \u2|r1|Q\(0),
	datad => VCC,
	cout => \u2|u2|LessThan1~1_cout\);

-- Location: LCCOMB_X31_Y22_N2
\u2|u2|LessThan1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan1~3_cout\ = CARRY((\u2|r1|Q\(1) & (\u2|r0|Q\(1) & !\u2|u2|LessThan1~1_cout\)) # (!\u2|r1|Q\(1) & ((\u2|r0|Q\(1)) # (!\u2|u2|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(1),
	datab => \u2|r0|Q\(1),
	datad => VCC,
	cin => \u2|u2|LessThan1~1_cout\,
	cout => \u2|u2|LessThan1~3_cout\);

-- Location: LCCOMB_X31_Y22_N4
\u2|u2|LessThan1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan1~5_cout\ = CARRY((\u2|r0|Q\(2) & (\u2|r1|Q\(2) & !\u2|u2|LessThan1~3_cout\)) # (!\u2|r0|Q\(2) & ((\u2|r1|Q\(2)) # (!\u2|u2|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(2),
	datab => \u2|r1|Q\(2),
	datad => VCC,
	cin => \u2|u2|LessThan1~3_cout\,
	cout => \u2|u2|LessThan1~5_cout\);

-- Location: LCCOMB_X31_Y22_N6
\u2|u2|LessThan1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan1~7_cout\ = CARRY((\u2|r0|Q\(3) & ((!\u2|u2|LessThan1~5_cout\) # (!\u2|r1|Q\(3)))) # (!\u2|r0|Q\(3) & (!\u2|r1|Q\(3) & !\u2|u2|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(3),
	datab => \u2|r1|Q\(3),
	datad => VCC,
	cin => \u2|u2|LessThan1~5_cout\,
	cout => \u2|u2|LessThan1~7_cout\);

-- Location: LCCOMB_X31_Y22_N8
\u2|u2|LessThan1~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan1~9_cout\ = CARRY((\u2|r1|Q\(4) & ((!\u2|u2|LessThan1~7_cout\) # (!\u2|r0|Q\(4)))) # (!\u2|r1|Q\(4) & (!\u2|r0|Q\(4) & !\u2|u2|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(4),
	datab => \u2|r0|Q\(4),
	datad => VCC,
	cin => \u2|u2|LessThan1~7_cout\,
	cout => \u2|u2|LessThan1~9_cout\);

-- Location: LCCOMB_X31_Y22_N10
\u2|u2|LessThan1~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan1~11_cout\ = CARRY((\u2|r1|Q\(5) & (\u2|r0|Q\(5) & !\u2|u2|LessThan1~9_cout\)) # (!\u2|r1|Q\(5) & ((\u2|r0|Q\(5)) # (!\u2|u2|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(5),
	datab => \u2|r0|Q\(5),
	datad => VCC,
	cin => \u2|u2|LessThan1~9_cout\,
	cout => \u2|u2|LessThan1~11_cout\);

-- Location: LCCOMB_X31_Y22_N12
\u2|u2|LessThan1~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan1~13_cout\ = CARRY((\u2|r1|Q\(6) & ((!\u2|u2|LessThan1~11_cout\) # (!\u2|r0|Q\(6)))) # (!\u2|r1|Q\(6) & (!\u2|r0|Q\(6) & !\u2|u2|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(6),
	datab => \u2|r0|Q\(6),
	datad => VCC,
	cin => \u2|u2|LessThan1~11_cout\,
	cout => \u2|u2|LessThan1~13_cout\);

-- Location: LCCOMB_X31_Y22_N14
\u2|u2|LessThan1~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan1~15_cout\ = CARRY((\u2|r0|Q\(7) & ((!\u2|u2|LessThan1~13_cout\) # (!\u2|r1|Q\(7)))) # (!\u2|r0|Q\(7) & (!\u2|r1|Q\(7) & !\u2|u2|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(7),
	datab => \u2|r1|Q\(7),
	datad => VCC,
	cin => \u2|u2|LessThan1~13_cout\,
	cout => \u2|u2|LessThan1~15_cout\);

-- Location: LCCOMB_X31_Y22_N16
\u2|u2|LessThan1~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan1~17_cout\ = CARRY((\u2|r0|Q\(8) & (\u2|r1|Q\(8) & !\u2|u2|LessThan1~15_cout\)) # (!\u2|r0|Q\(8) & ((\u2|r1|Q\(8)) # (!\u2|u2|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(8),
	datab => \u2|r1|Q\(8),
	datad => VCC,
	cin => \u2|u2|LessThan1~15_cout\,
	cout => \u2|u2|LessThan1~17_cout\);

-- Location: LCCOMB_X31_Y22_N18
\u2|u2|LessThan1~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan1~19_cout\ = CARRY((\u2|r0|Q\(9) & ((!\u2|u2|LessThan1~17_cout\) # (!\u2|r1|Q\(9)))) # (!\u2|r0|Q\(9) & (!\u2|r1|Q\(9) & !\u2|u2|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(9),
	datab => \u2|r1|Q\(9),
	datad => VCC,
	cin => \u2|u2|LessThan1~17_cout\,
	cout => \u2|u2|LessThan1~19_cout\);

-- Location: LCCOMB_X31_Y22_N20
\u2|u2|LessThan1~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan1~21_cout\ = CARRY((\u2|r0|Q\(10) & (\u2|r1|Q\(10) & !\u2|u2|LessThan1~19_cout\)) # (!\u2|r0|Q\(10) & ((\u2|r1|Q\(10)) # (!\u2|u2|LessThan1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(10),
	datab => \u2|r1|Q\(10),
	datad => VCC,
	cin => \u2|u2|LessThan1~19_cout\,
	cout => \u2|u2|LessThan1~21_cout\);

-- Location: LCCOMB_X31_Y22_N22
\u2|u2|LessThan1~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan1~23_cout\ = CARRY((\u2|r0|Q\(11) & ((!\u2|u2|LessThan1~21_cout\) # (!\u2|r1|Q\(11)))) # (!\u2|r0|Q\(11) & (!\u2|r1|Q\(11) & !\u2|u2|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(11),
	datab => \u2|r1|Q\(11),
	datad => VCC,
	cin => \u2|u2|LessThan1~21_cout\,
	cout => \u2|u2|LessThan1~23_cout\);

-- Location: LCCOMB_X31_Y22_N24
\u2|u2|LessThan1~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan1~25_cout\ = CARRY((\u2|r0|Q\(12) & (\u2|r1|Q\(12) & !\u2|u2|LessThan1~23_cout\)) # (!\u2|r0|Q\(12) & ((\u2|r1|Q\(12)) # (!\u2|u2|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(12),
	datab => \u2|r1|Q\(12),
	datad => VCC,
	cin => \u2|u2|LessThan1~23_cout\,
	cout => \u2|u2|LessThan1~25_cout\);

-- Location: LCCOMB_X31_Y22_N26
\u2|u2|LessThan1~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan1~27_cout\ = CARRY((\u2|r1|Q\(13) & (\u2|r0|Q\(13) & !\u2|u2|LessThan1~25_cout\)) # (!\u2|r1|Q\(13) & ((\u2|r0|Q\(13)) # (!\u2|u2|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(13),
	datab => \u2|r0|Q\(13),
	datad => VCC,
	cin => \u2|u2|LessThan1~25_cout\,
	cout => \u2|u2|LessThan1~27_cout\);

-- Location: LCCOMB_X31_Y22_N28
\u2|u2|LessThan1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|LessThan1~28_combout\ = (\u2|r1|Q\(14) & ((!\u2|r0|Q\(14)) # (!\u2|u2|LessThan1~27_cout\))) # (!\u2|r1|Q\(14) & (!\u2|u2|LessThan1~27_cout\ & !\u2|r0|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u2|r1|Q\(14),
	datad => \u2|r0|Q\(14),
	cin => \u2|u2|LessThan1~27_cout\,
	combout => \u2|u2|LessThan1~28_combout\);

-- Location: LCCOMB_X37_Y21_N8
\u2|u2|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sgn~0_combout\ = (\u2|u2|LessThan0~28_combout\ & (((\u2|r0|Q\(15))))) # (!\u2|u2|LessThan0~28_combout\ & (\u2|r1|Q\(15) & ((\u2|u2|LessThan1~28_combout\) # (\u2|r0|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r1|Q\(15),
	datab => \u2|u2|LessThan1~28_combout\,
	datac => \u2|r0|Q\(15),
	datad => \u2|u2|LessThan0~28_combout\,
	combout => \u2|u2|sgn~0_combout\);

-- Location: FF_X37_Y21_N9
\u2|u2|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u2|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u2|sgn~q\);

-- Location: LCCOMB_X41_Y25_N20
\u2|re0_in[15]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|re0_in[15]~15_combout\ = (\u2|current_state.s_mac~q\ & (((\u2|u0|u1|sgn~q\)))) # (!\u2|current_state.s_mac~q\ & (\u2|current_state.s_sav~q\ & ((\u2|u2|sgn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_sav~q\,
	datab => \u2|current_state.s_mac~q\,
	datac => \u2|u0|u1|sgn~q\,
	datad => \u2|u2|sgn~q\,
	combout => \u2|re0_in[15]~15_combout\);

-- Location: FF_X41_Y25_N21
\u2|r0|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|re0_in[15]~15_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|r0|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r0|Q\(15));

-- Location: LCCOMB_X37_Y17_N0
\cth_in[15]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \cth_in[15]~0_combout\ = (\current_state.state_gate~q\ & \u2|r0|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \current_state.state_gate~q\,
	datad => \u2|r0|Q\(15),
	combout => \cth_in[15]~0_combout\);

-- Location: FF_X37_Y17_N1
\r4|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \cth_in[15]~0_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \f4|q~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r4|Q\(15));

-- Location: LCCOMB_X39_Y17_N0
\u6|WideOr0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u6|WideOr0~2_combout\ = (!\r3|Q\(8) & (!\r3|Q\(5) & (!\r3|Q\(6) & !\r3|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(8),
	datab => \r3|Q\(5),
	datac => \r3|Q\(6),
	datad => \r3|Q\(7),
	combout => \u6|WideOr0~2_combout\);

-- Location: LCCOMB_X40_Y17_N0
\u6|WideOr0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u6|WideOr0~1_combout\ = (!\r3|Q\(10) & (!\r3|Q\(11) & (!\r3|Q\(9) & !\r3|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(10),
	datab => \r3|Q\(11),
	datac => \r3|Q\(9),
	datad => \r3|Q\(12),
	combout => \u6|WideOr0~1_combout\);

-- Location: LCCOMB_X39_Y18_N24
\u6|WideOr0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u6|WideOr0~4_combout\ = (!\r3|Q\(14) & (\u6|WideOr0~2_combout\ & (\u6|WideOr0~3_combout\ & \u6|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(14),
	datab => \u6|WideOr0~2_combout\,
	datac => \u6|WideOr0~3_combout\,
	datad => \u6|WideOr0~1_combout\,
	combout => \u6|WideOr0~4_combout\);

-- Location: LCCOMB_X39_Y18_N28
\u6|res[15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u6|res\(15) = (\u6|WideOr0~0_combout\ & (\r3|Q\(15) $ ((\r4|Q\(15))))) # (!\u6|WideOr0~0_combout\ & (!\u6|WideOr0~4_combout\ & (\r3|Q\(15) $ (\r4|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|WideOr0~0_combout\,
	datab => \r3|Q\(15),
	datac => \r4|Q\(15),
	datad => \u6|WideOr0~4_combout\,
	combout => \u6|res\(15));

-- Location: FF_X39_Y18_N29
\r5|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u6|res\(15),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_icmul_s~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r5|Q\(15));

-- Location: LCCOMB_X32_Y18_N10
\s_upd|u0|WideOr0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u0|WideOr0~1_combout\ = (\r1|Q\(11)) # ((\r1|Q\(10)) # ((\r1|Q\(8)) # (\r1|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r1|Q\(11),
	datab => \r1|Q\(10),
	datac => \r1|Q\(8),
	datad => \r1|Q\(9),
	combout => \s_upd|u0|WideOr0~1_combout\);

-- Location: LCCOMB_X32_Y18_N20
\s_upd|u0|WideOr0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u0|WideOr0~0_combout\ = (\r1|Q\(13)) # ((\r1|Q\(12)) # ((\r1|Q\(14)) # (\r1|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r1|Q\(13),
	datab => \r1|Q\(12),
	datac => \r1|Q\(14),
	datad => \r1|Q\(15),
	combout => \s_upd|u0|WideOr0~0_combout\);

-- Location: LCCOMB_X32_Y18_N8
\s_upd|u0|WideOr0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u0|WideOr0~2_combout\ = (\r1|Q\(4)) # ((\r1|Q\(6)) # ((\r1|Q\(7)) # (\r1|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r1|Q\(4),
	datab => \r1|Q\(6),
	datac => \r1|Q\(7),
	datad => \r1|Q\(5),
	combout => \s_upd|u0|WideOr0~2_combout\);

-- Location: LCCOMB_X40_Y18_N20
\s_upd|u0|WideOr0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u0|WideOr0~3_combout\ = (\r1|Q\(1)) # ((\r1|Q\(0)) # ((\r1|Q\(3)) # (\r1|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r1|Q\(1),
	datab => \r1|Q\(0),
	datac => \r1|Q\(3),
	datad => \r1|Q\(2),
	combout => \s_upd|u0|WideOr0~3_combout\);

-- Location: LCCOMB_X32_Y18_N18
\s_upd|u0|WideOr0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u0|WideOr0~4_combout\ = (\s_upd|u0|WideOr0~1_combout\) # ((\s_upd|u0|WideOr0~0_combout\) # ((\s_upd|u0|WideOr0~2_combout\) # (\s_upd|u0|WideOr0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|WideOr0~1_combout\,
	datab => \s_upd|u0|WideOr0~0_combout\,
	datac => \s_upd|u0|WideOr0~2_combout\,
	datad => \s_upd|u0|WideOr0~3_combout\,
	combout => \s_upd|u0|WideOr0~4_combout\);

-- Location: LCCOMB_X32_Y18_N4
\s_upd|u0|res[15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u0|res\(15) = (\s_upd|u0|WideOr0~4_combout\ & (\r1|Q\(15) $ (\r2|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r1|Q\(15),
	datab => \s_upd|u0|WideOr0~4_combout\,
	datad => \r2|Q\(15),
	combout => \s_upd|u0|res\(15));

-- Location: FF_X38_Y18_N13
\r2|Q[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \fth_in[3]~12_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|Q[3]~_Duplicate_1_q\);

-- Location: LCCOMB_X36_Y18_N2
\u4|u1|Add2~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|Add2~1_cout\ = CARRY(!\r2|Q[1]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[1]~_Duplicate_1_q\,
	datad => VCC,
	cout => \u4|u1|Add2~1_cout\);

-- Location: LCCOMB_X36_Y18_N4
\u4|u1|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|Add2~2_combout\ = (\r2|Q[2]~_Duplicate_1_q\ & ((\u4|u1|Add2~1_cout\) # (GND))) # (!\r2|Q[2]~_Duplicate_1_q\ & (!\u4|u1|Add2~1_cout\))
-- \u4|u1|Add2~3\ = CARRY((\r2|Q[2]~_Duplicate_1_q\) # (!\u4|u1|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r2|Q[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u4|u1|Add2~1_cout\,
	combout => \u4|u1|Add2~2_combout\,
	cout => \u4|u1|Add2~3\);

-- Location: LCCOMB_X36_Y18_N6
\u4|u1|Add2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|Add2~4_combout\ = (\r2|Q[3]~_Duplicate_1_q\ & (!\u4|u1|Add2~3\ & VCC)) # (!\r2|Q[3]~_Duplicate_1_q\ & (\u4|u1|Add2~3\ $ (GND)))
-- \u4|u1|Add2~5\ = CARRY((!\r2|Q[3]~_Duplicate_1_q\ & !\u4|u1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r2|Q[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u4|u1|Add2~3\,
	combout => \u4|u1|Add2~4_combout\,
	cout => \u4|u1|Add2~5\);

-- Location: LCCOMB_X36_Y18_N8
\u4|u1|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|Add2~6_combout\ = (\r2|Q[4]~_Duplicate_1_q\ & ((\u4|u1|Add2~5\) # (GND))) # (!\r2|Q[4]~_Duplicate_1_q\ & (!\u4|u1|Add2~5\))
-- \u4|u1|Add2~7\ = CARRY((\r2|Q[4]~_Duplicate_1_q\) # (!\u4|u1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r2|Q[4]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u4|u1|Add2~5\,
	combout => \u4|u1|Add2~6_combout\,
	cout => \u4|u1|Add2~7\);

-- Location: LCCOMB_X37_Y18_N2
\u4|u1|sum~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum~22_combout\ = (\u4|u1|sum~13_combout\ & (\r2|Q[4]~_Duplicate_1_q\)) # (!\u4|u1|sum~13_combout\ & ((\u4|u1|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u4|u1|sum~13_combout\,
	datac => \r2|Q[4]~_Duplicate_1_q\,
	datad => \u4|u1|Add2~6_combout\,
	combout => \u4|u1|sum~22_combout\);

-- Location: FF_X37_Y18_N3
\u4|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u4|u1|sum~22_combout\,
	ena => \u4|u1|sum[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u4|u1|sum\(3));

-- Location: LCCOMB_X38_Y18_N12
\fth_in[3]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_in[3]~12_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & ((\u4|u1|sum\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \current_state.state_gate~q\,
	datac => \m0|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout\,
	datad => \u4|u1|sum\(3),
	combout => \fth_in[3]~12_combout\);

-- Location: DSPMULT_X42_Y18_N0
\s_upd|u0|Mult0|auto_generated|mac_mult1\ : cyclone10lp_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \clock~inputclkctrl_outclk\,
	aclr => \ALT_INV_current_state.state_reset~clkctrl_outclk\,
	ena => \comb~1_combout\,
	dataa => \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \s_upd|u0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X42_Y18_N2
\s_upd|u0|Mult0|auto_generated|mac_out2\ : cyclone10lp_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \s_upd|u0|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X43_Y17_N0
\s_upd|u1|LessThan1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan1~1_cout\ = CARRY((!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\ & \r5|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \r5|Q\(0),
	datad => VCC,
	cout => \s_upd|u1|LessThan1~1_cout\);

-- Location: LCCOMB_X43_Y17_N2
\s_upd|u1|LessThan1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan1~3_cout\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((!\s_upd|u1|LessThan1~1_cout\) # (!\r5|Q\(1)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & (!\r5|Q\(1) & !\s_upd|u1|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \r5|Q\(1),
	datad => VCC,
	cin => \s_upd|u1|LessThan1~1_cout\,
	cout => \s_upd|u1|LessThan1~3_cout\);

-- Location: LCCOMB_X43_Y17_N4
\s_upd|u1|LessThan1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan1~5_cout\ = CARRY((\r5|Q\(2) & ((!\s_upd|u1|LessThan1~3_cout\) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\))) # (!\r5|Q\(2) & (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\s_upd|u1|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(2),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \s_upd|u1|LessThan1~3_cout\,
	cout => \s_upd|u1|LessThan1~5_cout\);

-- Location: LCCOMB_X43_Y17_N6
\s_upd|u1|LessThan1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan1~7_cout\ = CARRY((\r5|Q\(3) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & !\s_upd|u1|LessThan1~5_cout\)) # (!\r5|Q\(3) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\) # (!\s_upd|u1|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(3),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \s_upd|u1|LessThan1~5_cout\,
	cout => \s_upd|u1|LessThan1~7_cout\);

-- Location: LCCOMB_X43_Y17_N8
\s_upd|u1|LessThan1~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan1~9_cout\ = CARRY((\r5|Q\(4) & ((!\s_upd|u1|LessThan1~7_cout\) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\))) # (!\r5|Q\(4) & (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ & !\s_upd|u1|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(4),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => VCC,
	cin => \s_upd|u1|LessThan1~7_cout\,
	cout => \s_upd|u1|LessThan1~9_cout\);

-- Location: LCCOMB_X43_Y17_N10
\s_upd|u1|LessThan1~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan1~11_cout\ = CARRY((\r5|Q\(5) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & !\s_upd|u1|LessThan1~9_cout\)) # (!\r5|Q\(5) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\) # (!\s_upd|u1|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(5),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	cin => \s_upd|u1|LessThan1~9_cout\,
	cout => \s_upd|u1|LessThan1~11_cout\);

-- Location: LCCOMB_X43_Y17_N12
\s_upd|u1|LessThan1~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan1~13_cout\ = CARRY((\r5|Q\(6) & ((!\s_upd|u1|LessThan1~11_cout\) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\))) # (!\r5|Q\(6) & (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\s_upd|u1|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(6),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \s_upd|u1|LessThan1~11_cout\,
	cout => \s_upd|u1|LessThan1~13_cout\);

-- Location: LCCOMB_X43_Y17_N14
\s_upd|u1|LessThan1~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan1~15_cout\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((!\s_upd|u1|LessThan1~13_cout\) # (!\r5|Q\(7)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & (!\r5|Q\(7) & !\s_upd|u1|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \r5|Q\(7),
	datad => VCC,
	cin => \s_upd|u1|LessThan1~13_cout\,
	cout => \s_upd|u1|LessThan1~15_cout\);

-- Location: LCCOMB_X43_Y17_N16
\s_upd|u1|LessThan1~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan1~17_cout\ = CARRY((\r5|Q\(8) & ((!\s_upd|u1|LessThan1~15_cout\) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\))) # (!\r5|Q\(8) & (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\s_upd|u1|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(8),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \s_upd|u1|LessThan1~15_cout\,
	cout => \s_upd|u1|LessThan1~17_cout\);

-- Location: LCCOMB_X43_Y17_N18
\s_upd|u1|LessThan1~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan1~19_cout\ = CARRY((\r5|Q\(9) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\s_upd|u1|LessThan1~17_cout\)) # (!\r5|Q\(9) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\) # (!\s_upd|u1|LessThan1~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(9),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \s_upd|u1|LessThan1~17_cout\,
	cout => \s_upd|u1|LessThan1~19_cout\);

-- Location: LCCOMB_X43_Y17_N20
\s_upd|u1|LessThan1~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan1~21_cout\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\ & (\r5|Q\(10) & !\s_upd|u1|LessThan1~19_cout\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\r5|Q\(10)) # (!\s_upd|u1|LessThan1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \r5|Q\(10),
	datad => VCC,
	cin => \s_upd|u1|LessThan1~19_cout\,
	cout => \s_upd|u1|LessThan1~21_cout\);

-- Location: LCCOMB_X43_Y17_N22
\s_upd|u1|LessThan1~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan1~23_cout\ = CARRY((\r5|Q\(11) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & !\s_upd|u1|LessThan1~21_cout\)) # (!\r5|Q\(11) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\) # (!\s_upd|u1|LessThan1~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(11),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \s_upd|u1|LessThan1~21_cout\,
	cout => \s_upd|u1|LessThan1~23_cout\);

-- Location: LCCOMB_X43_Y17_N24
\s_upd|u1|LessThan1~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan1~25_cout\ = CARRY((\r5|Q\(12) & ((!\s_upd|u1|LessThan1~23_cout\) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\))) # (!\r5|Q\(12) & (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\ & !\s_upd|u1|LessThan1~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(12),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \s_upd|u1|LessThan1~23_cout\,
	cout => \s_upd|u1|LessThan1~25_cout\);

-- Location: LCCOMB_X43_Y17_N26
\s_upd|u1|LessThan1~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan1~27_cout\ = CARRY((\r5|Q\(13) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & !\s_upd|u1|LessThan1~25_cout\)) # (!\r5|Q\(13) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\) # (!\s_upd|u1|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(13),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \s_upd|u1|LessThan1~25_cout\,
	cout => \s_upd|u1|LessThan1~27_cout\);

-- Location: LCCOMB_X43_Y17_N28
\s_upd|u1|LessThan1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan1~28_combout\ = (\r5|Q\(14) & ((!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT27\) # (!\s_upd|u1|LessThan1~27_cout\))) # (!\r5|Q\(14) & (!\s_upd|u1|LessThan1~27_cout\ & !\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r5|Q\(14),
	datad => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT27\,
	cin => \s_upd|u1|LessThan1~27_cout\,
	combout => \s_upd|u1|LessThan1~28_combout\);

-- Location: LCCOMB_X41_Y18_N0
\s_upd|u1|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan0~1_cout\ = CARRY((!\r5|Q\(0) & \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(0),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cout => \s_upd|u1|LessThan0~1_cout\);

-- Location: LCCOMB_X41_Y18_N2
\s_upd|u1|LessThan0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan0~3_cout\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & (\r5|Q\(1) & !\s_upd|u1|LessThan0~1_cout\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\r5|Q\(1)) # (!\s_upd|u1|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \r5|Q\(1),
	datad => VCC,
	cin => \s_upd|u1|LessThan0~1_cout\,
	cout => \s_upd|u1|LessThan0~3_cout\);

-- Location: LCCOMB_X41_Y18_N4
\s_upd|u1|LessThan0~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan0~5_cout\ = CARRY((\r5|Q\(2) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\s_upd|u1|LessThan0~3_cout\)) # (!\r5|Q\(2) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\) # (!\s_upd|u1|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(2),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \s_upd|u1|LessThan0~3_cout\,
	cout => \s_upd|u1|LessThan0~5_cout\);

-- Location: LCCOMB_X41_Y18_N6
\s_upd|u1|LessThan0~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan0~7_cout\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & (\r5|Q\(3) & !\s_upd|u1|LessThan0~5_cout\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\r5|Q\(3)) # (!\s_upd|u1|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \r5|Q\(3),
	datad => VCC,
	cin => \s_upd|u1|LessThan0~5_cout\,
	cout => \s_upd|u1|LessThan0~7_cout\);

-- Location: LCCOMB_X41_Y18_N8
\s_upd|u1|LessThan0~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan0~9_cout\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((!\s_upd|u1|LessThan0~7_cout\) # (!\r5|Q\(4)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\r5|Q\(4) & !\s_upd|u1|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \r5|Q\(4),
	datad => VCC,
	cin => \s_upd|u1|LessThan0~7_cout\,
	cout => \s_upd|u1|LessThan0~9_cout\);

-- Location: LCCOMB_X41_Y18_N10
\s_upd|u1|LessThan0~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan0~11_cout\ = CARRY((\r5|Q\(5) & ((!\s_upd|u1|LessThan0~9_cout\) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\))) # (!\r5|Q\(5) & (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & !\s_upd|u1|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(5),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	cin => \s_upd|u1|LessThan0~9_cout\,
	cout => \s_upd|u1|LessThan0~11_cout\);

-- Location: LCCOMB_X41_Y18_N12
\s_upd|u1|LessThan0~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan0~13_cout\ = CARRY((\r5|Q\(6) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\s_upd|u1|LessThan0~11_cout\)) # (!\r5|Q\(6) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\) # (!\s_upd|u1|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(6),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \s_upd|u1|LessThan0~11_cout\,
	cout => \s_upd|u1|LessThan0~13_cout\);

-- Location: LCCOMB_X41_Y18_N14
\s_upd|u1|LessThan0~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan0~15_cout\ = CARRY((\r5|Q\(7) & ((!\s_upd|u1|LessThan0~13_cout\) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\))) # (!\r5|Q\(7) & (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & !\s_upd|u1|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(7),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \s_upd|u1|LessThan0~13_cout\,
	cout => \s_upd|u1|LessThan0~15_cout\);

-- Location: LCCOMB_X41_Y18_N16
\s_upd|u1|LessThan0~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan0~17_cout\ = CARRY((\r5|Q\(8) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\s_upd|u1|LessThan0~15_cout\)) # (!\r5|Q\(8) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\) # (!\s_upd|u1|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(8),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \s_upd|u1|LessThan0~15_cout\,
	cout => \s_upd|u1|LessThan0~17_cout\);

-- Location: LCCOMB_X41_Y18_N18
\s_upd|u1|LessThan0~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan0~19_cout\ = CARRY((\r5|Q\(9) & ((!\s_upd|u1|LessThan0~17_cout\) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\))) # (!\r5|Q\(9) & (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\s_upd|u1|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(9),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \s_upd|u1|LessThan0~17_cout\,
	cout => \s_upd|u1|LessThan0~19_cout\);

-- Location: LCCOMB_X41_Y18_N20
\s_upd|u1|LessThan0~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan0~21_cout\ = CARRY((\r5|Q\(10) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\ & !\s_upd|u1|LessThan0~19_cout\)) # (!\r5|Q\(10) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\) # (!\s_upd|u1|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(10),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \s_upd|u1|LessThan0~19_cout\,
	cout => \s_upd|u1|LessThan0~21_cout\);

-- Location: LCCOMB_X41_Y18_N22
\s_upd|u1|LessThan0~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan0~23_cout\ = CARRY((\r5|Q\(11) & ((!\s_upd|u1|LessThan0~21_cout\) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\))) # (!\r5|Q\(11) & (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & !\s_upd|u1|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(11),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \s_upd|u1|LessThan0~21_cout\,
	cout => \s_upd|u1|LessThan0~23_cout\);

-- Location: LCCOMB_X41_Y18_N24
\s_upd|u1|LessThan0~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan0~25_cout\ = CARRY((\r5|Q\(12) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\ & !\s_upd|u1|LessThan0~23_cout\)) # (!\r5|Q\(12) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\) # (!\s_upd|u1|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(12),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \s_upd|u1|LessThan0~23_cout\,
	cout => \s_upd|u1|LessThan0~25_cout\);

-- Location: LCCOMB_X41_Y18_N26
\s_upd|u1|LessThan0~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan0~27_cout\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\r5|Q\(13) & !\s_upd|u1|LessThan0~25_cout\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\r5|Q\(13)) # (!\s_upd|u1|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \r5|Q\(13),
	datad => VCC,
	cin => \s_upd|u1|LessThan0~25_cout\,
	cout => \s_upd|u1|LessThan0~27_cout\);

-- Location: LCCOMB_X41_Y18_N28
\s_upd|u1|LessThan0~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|LessThan0~28_combout\ = (\r5|Q\(14) & (!\s_upd|u1|LessThan0~27_cout\ & \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT27\)) # (!\r5|Q\(14) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT27\) # (!\s_upd|u1|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(14),
	datad => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT27\,
	cin => \s_upd|u1|LessThan0~27_cout\,
	combout => \s_upd|u1|LessThan0~28_combout\);

-- Location: LCCOMB_X44_Y18_N24
\s_upd|u1|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sgn~0_combout\ = (\s_upd|u1|LessThan0~28_combout\ & (((\s_upd|u0|res\(15))))) # (!\s_upd|u1|LessThan0~28_combout\ & (\r5|Q\(15) & ((\s_upd|u0|res\(15)) # (\s_upd|u1|LessThan1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(15),
	datab => \s_upd|u0|res\(15),
	datac => \s_upd|u1|LessThan1~28_combout\,
	datad => \s_upd|u1|LessThan0~28_combout\,
	combout => \s_upd|u1|sgn~0_combout\);

-- Location: FF_X44_Y18_N25
\s_upd|u1|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \s_upd|u1|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_upd|u1|sgn~q\);

-- Location: LCCOMB_X32_Y18_N6
\r1|Q~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q~0_combout\ = (!\hrg_cl~combout\ & ((\current_state.state_supd_s~q\ & ((\s_upd|u1|sgn~q\))) # (!\current_state.state_supd_s~q\ & (\r1|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hrg_cl~combout\,
	datab => \current_state.state_supd_s~q\,
	datac => \r1|Q\(15),
	datad => \s_upd|u1|sgn~q\,
	combout => \r1|Q~0_combout\);

-- Location: FF_X32_Y18_N7
\r1|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r1|Q~0_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|Q\(15));

-- Location: LCCOMB_X31_Y18_N4
\u8|res[15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u8|res\(15) = (\u8|WideOr0~0_combout\ & ((\r6|Q\(15) $ (\r1|Q\(15))))) # (!\u8|WideOr0~0_combout\ & (!\u8|WideOr0~4_combout\ & (\r6|Q\(15) $ (\r1|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|WideOr0~0_combout\,
	datab => \u8|WideOr0~4_combout\,
	datac => \r6|Q\(15),
	datad => \r1|Q\(15),
	combout => \u8|res\(15));

-- Location: FF_X31_Y18_N5
\r8|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u8|res\(15),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_osmul_s~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r8|Q\(15));

-- Location: LCCOMB_X32_Y18_N16
\r0|Q~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~16_combout\ = (!\hrg_cl~combout\ & ((\current_state.state_hupd_s~q\ & (\r8|Q\(15))) # (!\current_state.state_hupd_s~q\ & ((\r0|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hrg_cl~combout\,
	datab => \r8|Q\(15),
	datac => \r0|Q\(15),
	datad => \current_state.state_hupd_s~q\,
	combout => \r0|Q~16_combout\);

-- Location: FF_X32_Y18_N17
\r0|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~16_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(15));

-- Location: LCCOMB_X25_Y16_N22
\u11|u0|res[15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|res\(15) = (\u9|u0|WideOr0~4_combout\ & !\r0|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|WideOr0~4_combout\,
	datac => \r0|Q\(15),
	combout => \u11|u0|res\(15));

-- Location: LCCOMB_X23_Y15_N22
\u0|u1|u1|sum[8]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[8]~19_combout\ = (\u9|u0|WideOr0~4_combout\ & (!\r0|Q\(15) & \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|WideOr0~4_combout\,
	datac => \r0|Q\(15),
	datad => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	combout => \u0|u1|u1|sum[8]~19_combout\);

-- Location: LCCOMB_X24_Y16_N8
\u0|u1|u1|sum[8]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[8]~20_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- ((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datac => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	combout => \u0|u1|u1|sum[8]~20_combout\);

-- Location: LCCOMB_X23_Y15_N20
\u0|u1|u1|sum[8]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[8]~21_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # 
-- ((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\) # (\u0|u1|u1|sum[8]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datab => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datac => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => \u0|u1|u1|sum[8]~20_combout\,
	combout => \u0|u1|u1|sum[8]~21_combout\);

-- Location: LCCOMB_X23_Y15_N30
\u0|u1|u1|sum[8]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sum[8]~22_combout\ = (((!\u0|u1|u1|sum[8]~21_combout\ & \u0|u1|u1|LessThan0~0_combout\)) # (!\u0|u1|u1|sum[8]~18_combout\)) # (!\u0|u1|u1|sum[8]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u1|sum[8]~19_combout\,
	datab => \u0|u1|u1|sum[8]~21_combout\,
	datac => \u0|u1|u1|LessThan0~0_combout\,
	datad => \u0|u1|u1|sum[8]~18_combout\,
	combout => \u0|u1|u1|sum[8]~22_combout\);

-- Location: FF_X27_Y15_N29
\u0|u1|u1|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|u1|sum[14]~49_combout\,
	asdata => \u0|u1|u1|Add2~31_combout\,
	sload => \u11|u0|res\(15),
	ena => \u0|u1|u1|sum[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|u1|sum\(14));

-- Location: FF_X27_Y19_N31
\u0|r1|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|u1|sum\(14),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(14));

-- Location: LCCOMB_X25_Y15_N30
\u0|u1|u1|Add2~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~32_combout\ = (\u0|u1|u1|sum[8]~18_combout\ & ((\u0|u1|u1|Add2~27_combout\))) # (!\u0|u1|u1|sum[8]~18_combout\ & (\u0|u1|u1|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u1|sum[8]~18_combout\,
	datac => \u0|u1|u1|Add1~26_combout\,
	datad => \u0|u1|u1|Add2~27_combout\,
	combout => \u0|u1|u1|Add2~32_combout\);

-- Location: FF_X27_Y15_N27
\u0|u1|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|u1|sum[13]~47_combout\,
	asdata => \u0|u1|u1|Add2~32_combout\,
	sload => \u11|u0|res\(15),
	ena => \u0|u1|u1|sum[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|u1|sum\(13));

-- Location: LCCOMB_X28_Y19_N30
\u0|r1|Q[13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r1|Q[13]~feeder_combout\ = \u0|u1|u1|sum\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|u1|u1|sum\(13),
	combout => \u0|r1|Q[13]~feeder_combout\);

-- Location: FF_X28_Y19_N31
\u0|r1|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r1|Q[13]~feeder_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(13));

-- Location: LCCOMB_X26_Y15_N2
\u0|u1|u1|Add2~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~33_combout\ = (\u0|u1|u1|sum[8]~18_combout\ & (\u0|u1|u1|Add2~25_combout\)) # (!\u0|u1|u1|sum[8]~18_combout\ & ((\u0|u1|u1|Add1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u1|sum[8]~18_combout\,
	datac => \u0|u1|u1|Add2~25_combout\,
	datad => \u0|u1|u1|Add1~24_combout\,
	combout => \u0|u1|u1|Add2~33_combout\);

-- Location: FF_X27_Y15_N25
\u0|u1|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|u1|sum[12]~45_combout\,
	asdata => \u0|u1|u1|Add2~33_combout\,
	sload => \u11|u0|res\(15),
	ena => \u0|u1|u1|sum[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|u1|sum\(12));

-- Location: FF_X27_Y19_N27
\u0|r1|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|u1|sum\(12),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(12));

-- Location: LCCOMB_X26_Y15_N26
\u0|u1|u1|Add2~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~35_combout\ = (\u0|u1|u1|sum[8]~18_combout\ & (\u0|u1|u1|Add2~21_combout\)) # (!\u0|u1|u1|sum[8]~18_combout\ & ((\u0|u1|u1|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u1|sum[8]~18_combout\,
	datac => \u0|u1|u1|Add2~21_combout\,
	datad => \u0|u1|u1|Add1~20_combout\,
	combout => \u0|u1|u1|Add2~35_combout\);

-- Location: FF_X27_Y15_N21
\u0|u1|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|u1|sum[10]~41_combout\,
	asdata => \u0|u1|u1|Add2~35_combout\,
	sload => \u11|u0|res\(15),
	ena => \u0|u1|u1|sum[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|u1|sum\(10));

-- Location: FF_X27_Y19_N23
\u0|r1|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|u1|sum\(10),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(10));

-- Location: LCCOMB_X26_Y15_N0
\u0|u1|u1|Add2~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~36_combout\ = (\u0|u1|u1|sum[8]~18_combout\ & (\u0|u1|u1|Add2~19_combout\)) # (!\u0|u1|u1|sum[8]~18_combout\ & ((\u0|u1|u1|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u1|sum[8]~18_combout\,
	datac => \u0|u1|u1|Add2~19_combout\,
	datad => \u0|u1|u1|Add1~18_combout\,
	combout => \u0|u1|u1|Add2~36_combout\);

-- Location: FF_X27_Y15_N19
\u0|u1|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|u1|sum[9]~39_combout\,
	asdata => \u0|u1|u1|Add2~36_combout\,
	sload => \u11|u0|res\(15),
	ena => \u0|u1|u1|sum[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|u1|sum\(9));

-- Location: FF_X28_Y19_N19
\u0|r1|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|u1|sum\(9),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(9));

-- Location: LCCOMB_X34_Y26_N26
\u0|u0|u0|Mult0|mult_core|romout[3][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|romout[3][10]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & ((\x[13]~80_combout\ & (!\x[14]~122_combout\ & \x[12]~110_combout\)) # (!\x[13]~80_combout\ & (\x[14]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[13]~80_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[14]~122_combout\,
	datad => \x[12]~110_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|romout[3][10]~combout\);

-- Location: LCCOMB_X34_Y26_N14
\u1|u0|u0|Mult0|mult_core|_~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u0|Mult0|mult_core|_~1_combout\ = (\x[12]~110_combout\ & (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & (\x[14]~122_combout\ & !\x[13]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[12]~110_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[14]~122_combout\,
	datad => \x[13]~80_combout\,
	combout => \u1|u0|u0|Mult0|mult_core|_~1_combout\);

-- Location: LCCOMB_X34_Y26_N12
\u0|u0|u0|Mult0|mult_core|_~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|_~2_combout\ = (!\x[12]~110_combout\ & (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & (!\x[14]~122_combout\ & \x[13]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[12]~110_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[14]~122_combout\,
	datad => \x[13]~80_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|_~2_combout\);

-- Location: LCCOMB_X32_Y26_N26
\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u1|u0|u0|Mult0|mult_core|_~1_combout\ & (((!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u1|u0|u0|Mult0|mult_core|_~1_combout\ & 
-- ((\u0|u0|u0|Mult0|mult_core|_~2_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u0|u0|u0|Mult0|mult_core|_~2_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY(((!\u1|u0|u0|Mult0|mult_core|_~1_combout\ & !\u0|u0|u0|Mult0|mult_core|_~2_combout\)) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|_~1_combout\,
	datab => \u0|u0|u0|Mult0|mult_core|_~2_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X32_Y26_N28
\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = (\u0|u0|u0|Mult0|mult_core|romout[3][10]~combout\ & (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ $ (GND))) # 
-- (!\u0|u0|u0|Mult0|mult_core|romout[3][10]~combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ & VCC))
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u0|u0|u0|Mult0|mult_core|romout[3][10]~combout\ & !\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|romout[3][10]~combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X31_Y23_N26
\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X31_Y23_N28
\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X29_Y23_N16
\u0|u0|u1|sum[8]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|sum[8]~29_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u0|u0|u1|sum[7]~28\ $ (GND))) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # 
-- (!\u0|u0|u1|sum[7]~28\)))
-- \u0|u0|u1|sum[8]~30\ = CARRY((!\u0|u0|u1|sum[7]~28\) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u0|u0|u1|sum[7]~28\,
	combout => \u0|u0|u1|sum[8]~29_combout\,
	cout => \u0|u0|u1|sum[8]~30\);

-- Location: LCCOMB_X29_Y23_N18
\u0|u0|u1|sum[9]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|sum[9]~31_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u0|u0|u1|sum[8]~30\) # (GND))) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- (!\u0|u0|u1|sum[8]~30\))
-- \u0|u0|u1|sum[9]~32\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\) # (!\u0|u0|u1|sum[8]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u0|u0|u1|sum[8]~30\,
	combout => \u0|u0|u1|sum[9]~31_combout\,
	cout => \u0|u0|u1|sum[9]~32\);

-- Location: LCCOMB_X30_Y23_N20
\u0|u0|u1|Add0~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|Add0~12_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # (!\u0|u0|u1|Add0~11\))) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u0|u0|u1|Add0~11\ $ (GND)))
-- \u0|u0|u1|Add0~13\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u0|u0|u1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u0|u0|u1|Add0~11\,
	combout => \u0|u0|u1|Add0~12_combout\,
	cout => \u0|u0|u1|Add0~13\);

-- Location: LCCOMB_X30_Y23_N22
\u0|u0|u1|Add0~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|Add0~14_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u0|u0|u1|Add0~13\)) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u0|u0|u1|Add0~13\) 
-- # (GND)))
-- \u0|u0|u1|Add0~15\ = CARRY((!\u0|u0|u1|Add0~13\) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u0|u0|u1|Add0~13\,
	combout => \u0|u0|u1|Add0~14_combout\,
	cout => \u0|u0|u1|Add0~15\);

-- Location: FF_X29_Y23_N19
\u0|u0|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|u1|sum[9]~31_combout\,
	asdata => \u0|u0|u1|Add0~14_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|u1|sum\(9));

-- Location: FF_X29_Y23_N17
\u0|u0|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|u1|sum[8]~29_combout\,
	asdata => \u0|u0|u1|Add0~12_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|u1|sum\(8));

-- Location: LCCOMB_X24_Y15_N2
\u0|u1|u1|Add2~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~37_combout\ = (\u0|u1|u1|sum[8]~18_combout\ & (\u0|u1|u1|Add2~17_combout\)) # (!\u0|u1|u1|sum[8]~18_combout\ & ((\u0|u1|u1|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u1|Add2~17_combout\,
	datac => \u0|u1|u1|sum[8]~18_combout\,
	datad => \u0|u1|u1|Add1~16_combout\,
	combout => \u0|u1|u1|Add2~37_combout\);

-- Location: FF_X27_Y15_N17
\u0|u1|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|u1|sum[8]~37_combout\,
	asdata => \u0|u1|u1|Add2~37_combout\,
	sload => \u11|u0|res\(15),
	ena => \u0|u1|u1|sum[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|u1|sum\(8));

-- Location: FF_X27_Y19_N19
\u0|r1|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|u1|sum\(8),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(8));

-- Location: LCCOMB_X26_Y15_N16
\u0|u1|u1|Add2~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~39_combout\ = (\u0|u1|u1|sum[8]~18_combout\ & ((\u0|u1|u1|Add2~13_combout\))) # (!\u0|u1|u1|sum[8]~18_combout\ & (\u0|u1|u1|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u1|Add1~12_combout\,
	datac => \u0|u1|u1|Add2~13_combout\,
	datad => \u0|u1|u1|sum[8]~18_combout\,
	combout => \u0|u1|u1|Add2~39_combout\);

-- Location: FF_X27_Y15_N13
\u0|u1|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|u1|sum[6]~33_combout\,
	asdata => \u0|u1|u1|Add2~39_combout\,
	sload => \u11|u0|res\(15),
	ena => \u0|u1|u1|sum[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|u1|sum\(6));

-- Location: FF_X27_Y19_N15
\u0|r1|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|u1|sum\(6),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(6));

-- Location: LCCOMB_X26_Y15_N8
\u0|u1|u1|Add2~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~43_combout\ = (\u0|u1|u1|sum[8]~18_combout\ & (\u0|u1|u1|Add2~5_combout\)) # (!\u0|u1|u1|sum[8]~18_combout\ & ((\u0|u1|u1|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u1|Add2~5_combout\,
	datac => \u0|u1|u1|Add1~4_combout\,
	datad => \u0|u1|u1|sum[8]~18_combout\,
	combout => \u0|u1|u1|Add2~43_combout\);

-- Location: FF_X27_Y15_N5
\u0|u1|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|u1|sum[2]~25_combout\,
	asdata => \u0|u1|u1|Add2~43_combout\,
	sload => \u11|u0|res\(15),
	ena => \u0|u1|u1|sum[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|u1|sum\(2));

-- Location: FF_X27_Y19_N7
\u0|r1|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|u1|sum\(2),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(2));

-- Location: LCCOMB_X26_Y15_N10
\u0|u1|u1|Add2~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~44_combout\ = (\u0|u1|u1|sum[8]~18_combout\ & (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\)) # (!\u0|u1|u1|sum[8]~18_combout\ & ((\u0|u1|u1|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u1|sum[8]~18_combout\,
	datac => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \u0|u1|u1|Add1~2_combout\,
	combout => \u0|u1|u1|Add2~44_combout\);

-- Location: FF_X27_Y15_N3
\u0|u1|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|u1|sum[1]~23_combout\,
	asdata => \u0|u1|u1|Add2~44_combout\,
	sload => \u11|u0|res\(15),
	ena => \u0|u1|u1|sum[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|u1|sum\(1));

-- Location: FF_X27_Y19_N25
\u0|r1|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|u1|sum\(1),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(1));

-- Location: FF_X29_Y23_N3
\u0|u0|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|u1|sum[1]~15_combout\,
	asdata => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|u1|sum\(1));

-- Location: LCCOMB_X30_Y19_N0
\u0|u2|sum[0]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[0]~15_combout\ = (\u0|r0|Q\(0) & (\u0|r1|Q\(0) $ (VCC))) # (!\u0|r0|Q\(0) & (\u0|r1|Q\(0) & VCC))
-- \u0|u2|sum[0]~16\ = CARRY((\u0|r0|Q\(0) & \u0|r1|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(0),
	datab => \u0|r1|Q\(0),
	datad => VCC,
	combout => \u0|u2|sum[0]~15_combout\,
	cout => \u0|u2|sum[0]~16\);

-- Location: LCCOMB_X30_Y19_N2
\u0|u2|sum[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[1]~18_combout\ = (\u0|r1|Q\(1) & ((\u0|r0|Q\(1) & (\u0|u2|sum[0]~16\ & VCC)) # (!\u0|r0|Q\(1) & (!\u0|u2|sum[0]~16\)))) # (!\u0|r1|Q\(1) & ((\u0|r0|Q\(1) & (!\u0|u2|sum[0]~16\)) # (!\u0|r0|Q\(1) & ((\u0|u2|sum[0]~16\) # (GND)))))
-- \u0|u2|sum[1]~19\ = CARRY((\u0|r1|Q\(1) & (!\u0|r0|Q\(1) & !\u0|u2|sum[0]~16\)) # (!\u0|r1|Q\(1) & ((!\u0|u2|sum[0]~16\) # (!\u0|r0|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(1),
	datab => \u0|r0|Q\(1),
	datad => VCC,
	cin => \u0|u2|sum[0]~16\,
	combout => \u0|u2|sum[1]~18_combout\,
	cout => \u0|u2|sum[1]~19\);

-- Location: LCCOMB_X29_Y19_N22
\u0|u2|sum[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[1]~feeder_combout\ = \u0|u2|sum[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|u2|sum[1]~18_combout\,
	combout => \u0|u2|sum[1]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N0
\u0|u2|Add2~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~0_combout\ = (\u0|r1|Q\(0) & ((GND) # (!\u0|r0|Q\(0)))) # (!\u0|r1|Q\(0) & (\u0|r0|Q\(0) $ (GND)))
-- \u0|u2|Add2~1\ = CARRY((\u0|r1|Q\(0)) # (!\u0|r0|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(0),
	datab => \u0|r0|Q\(0),
	datad => VCC,
	combout => \u0|u2|Add2~0_combout\,
	cout => \u0|u2|Add2~1\);

-- Location: LCCOMB_X28_Y20_N2
\u0|u2|Add2~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~3_combout\ = (\u0|r1|Q\(1) & ((\u0|r0|Q\(1) & (!\u0|u2|Add2~1\)) # (!\u0|r0|Q\(1) & (\u0|u2|Add2~1\ & VCC)))) # (!\u0|r1|Q\(1) & ((\u0|r0|Q\(1) & ((\u0|u2|Add2~1\) # (GND))) # (!\u0|r0|Q\(1) & (!\u0|u2|Add2~1\))))
-- \u0|u2|Add2~4\ = CARRY((\u0|r1|Q\(1) & (\u0|r0|Q\(1) & !\u0|u2|Add2~1\)) # (!\u0|r1|Q\(1) & ((\u0|r0|Q\(1)) # (!\u0|u2|Add2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(1),
	datab => \u0|r0|Q\(1),
	datad => VCC,
	cin => \u0|u2|Add2~1\,
	combout => \u0|u2|Add2~3_combout\,
	cout => \u0|u2|Add2~4\);

-- Location: LCCOMB_X27_Y19_N2
\u0|u2|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan0~1_cout\ = CARRY((\u0|r0|Q\(0) & !\u0|r1|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(0),
	datab => \u0|r1|Q\(0),
	datad => VCC,
	cout => \u0|u2|LessThan0~1_cout\);

-- Location: LCCOMB_X27_Y19_N4
\u0|u2|LessThan0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan0~3_cout\ = CARRY((\u0|r0|Q\(1) & (\u0|r1|Q\(1) & !\u0|u2|LessThan0~1_cout\)) # (!\u0|r0|Q\(1) & ((\u0|r1|Q\(1)) # (!\u0|u2|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(1),
	datab => \u0|r1|Q\(1),
	datad => VCC,
	cin => \u0|u2|LessThan0~1_cout\,
	cout => \u0|u2|LessThan0~3_cout\);

-- Location: LCCOMB_X27_Y19_N6
\u0|u2|LessThan0~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan0~5_cout\ = CARRY((\u0|r1|Q\(2) & (\u0|r0|Q\(2) & !\u0|u2|LessThan0~3_cout\)) # (!\u0|r1|Q\(2) & ((\u0|r0|Q\(2)) # (!\u0|u2|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(2),
	datab => \u0|r0|Q\(2),
	datad => VCC,
	cin => \u0|u2|LessThan0~3_cout\,
	cout => \u0|u2|LessThan0~5_cout\);

-- Location: LCCOMB_X27_Y19_N8
\u0|u2|LessThan0~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan0~7_cout\ = CARRY((\u0|r0|Q\(3) & (\u0|r1|Q\(3) & !\u0|u2|LessThan0~5_cout\)) # (!\u0|r0|Q\(3) & ((\u0|r1|Q\(3)) # (!\u0|u2|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(3),
	datab => \u0|r1|Q\(3),
	datad => VCC,
	cin => \u0|u2|LessThan0~5_cout\,
	cout => \u0|u2|LessThan0~7_cout\);

-- Location: LCCOMB_X27_Y19_N10
\u0|u2|LessThan0~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan0~9_cout\ = CARRY((\u0|r1|Q\(4) & (\u0|r0|Q\(4) & !\u0|u2|LessThan0~7_cout\)) # (!\u0|r1|Q\(4) & ((\u0|r0|Q\(4)) # (!\u0|u2|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(4),
	datab => \u0|r0|Q\(4),
	datad => VCC,
	cin => \u0|u2|LessThan0~7_cout\,
	cout => \u0|u2|LessThan0~9_cout\);

-- Location: LCCOMB_X27_Y19_N12
\u0|u2|LessThan0~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan0~11_cout\ = CARRY((\u0|r1|Q\(5) & ((!\u0|u2|LessThan0~9_cout\) # (!\u0|r0|Q\(5)))) # (!\u0|r1|Q\(5) & (!\u0|r0|Q\(5) & !\u0|u2|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(5),
	datab => \u0|r0|Q\(5),
	datad => VCC,
	cin => \u0|u2|LessThan0~9_cout\,
	cout => \u0|u2|LessThan0~11_cout\);

-- Location: LCCOMB_X27_Y19_N14
\u0|u2|LessThan0~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan0~13_cout\ = CARRY((\u0|r1|Q\(6) & (\u0|r0|Q\(6) & !\u0|u2|LessThan0~11_cout\)) # (!\u0|r1|Q\(6) & ((\u0|r0|Q\(6)) # (!\u0|u2|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(6),
	datab => \u0|r0|Q\(6),
	datad => VCC,
	cin => \u0|u2|LessThan0~11_cout\,
	cout => \u0|u2|LessThan0~13_cout\);

-- Location: LCCOMB_X27_Y19_N16
\u0|u2|LessThan0~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan0~15_cout\ = CARRY((\u0|r1|Q\(7) & ((!\u0|u2|LessThan0~13_cout\) # (!\u0|r0|Q\(7)))) # (!\u0|r1|Q\(7) & (!\u0|r0|Q\(7) & !\u0|u2|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(7),
	datab => \u0|r0|Q\(7),
	datad => VCC,
	cin => \u0|u2|LessThan0~13_cout\,
	cout => \u0|u2|LessThan0~15_cout\);

-- Location: LCCOMB_X27_Y19_N18
\u0|u2|LessThan0~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan0~17_cout\ = CARRY((\u0|r0|Q\(8) & ((!\u0|u2|LessThan0~15_cout\) # (!\u0|r1|Q\(8)))) # (!\u0|r0|Q\(8) & (!\u0|r1|Q\(8) & !\u0|u2|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(8),
	datab => \u0|r1|Q\(8),
	datad => VCC,
	cin => \u0|u2|LessThan0~15_cout\,
	cout => \u0|u2|LessThan0~17_cout\);

-- Location: LCCOMB_X27_Y19_N20
\u0|u2|LessThan0~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan0~19_cout\ = CARRY((\u0|r0|Q\(9) & (\u0|r1|Q\(9) & !\u0|u2|LessThan0~17_cout\)) # (!\u0|r0|Q\(9) & ((\u0|r1|Q\(9)) # (!\u0|u2|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(9),
	datab => \u0|r1|Q\(9),
	datad => VCC,
	cin => \u0|u2|LessThan0~17_cout\,
	cout => \u0|u2|LessThan0~19_cout\);

-- Location: LCCOMB_X27_Y19_N22
\u0|u2|LessThan0~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan0~21_cout\ = CARRY((\u0|r1|Q\(10) & (\u0|r0|Q\(10) & !\u0|u2|LessThan0~19_cout\)) # (!\u0|r1|Q\(10) & ((\u0|r0|Q\(10)) # (!\u0|u2|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(10),
	datab => \u0|r0|Q\(10),
	datad => VCC,
	cin => \u0|u2|LessThan0~19_cout\,
	cout => \u0|u2|LessThan0~21_cout\);

-- Location: LCCOMB_X27_Y19_N24
\u0|u2|LessThan0~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan0~23_cout\ = CARRY((\u0|r0|Q\(11) & (\u0|r1|Q\(11) & !\u0|u2|LessThan0~21_cout\)) # (!\u0|r0|Q\(11) & ((\u0|r1|Q\(11)) # (!\u0|u2|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(11),
	datab => \u0|r1|Q\(11),
	datad => VCC,
	cin => \u0|u2|LessThan0~21_cout\,
	cout => \u0|u2|LessThan0~23_cout\);

-- Location: LCCOMB_X27_Y19_N26
\u0|u2|LessThan0~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan0~25_cout\ = CARRY((\u0|r0|Q\(12) & ((!\u0|u2|LessThan0~23_cout\) # (!\u0|r1|Q\(12)))) # (!\u0|r0|Q\(12) & (!\u0|r1|Q\(12) & !\u0|u2|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(12),
	datab => \u0|r1|Q\(12),
	datad => VCC,
	cin => \u0|u2|LessThan0~23_cout\,
	cout => \u0|u2|LessThan0~25_cout\);

-- Location: LCCOMB_X27_Y19_N28
\u0|u2|LessThan0~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan0~27_cout\ = CARRY((\u0|r1|Q\(13) & ((!\u0|u2|LessThan0~25_cout\) # (!\u0|r0|Q\(13)))) # (!\u0|r1|Q\(13) & (!\u0|r0|Q\(13) & !\u0|u2|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(13),
	datab => \u0|r0|Q\(13),
	datad => VCC,
	cin => \u0|u2|LessThan0~25_cout\,
	cout => \u0|u2|LessThan0~27_cout\);

-- Location: LCCOMB_X27_Y19_N30
\u0|u2|LessThan0~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan0~28_combout\ = (\u0|r1|Q\(14) & (!\u0|u2|LessThan0~27_cout\ & \u0|r0|Q\(14))) # (!\u0|r1|Q\(14) & ((\u0|r0|Q\(14)) # (!\u0|u2|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(14),
	datad => \u0|r0|Q\(14),
	cin => \u0|u2|LessThan0~27_cout\,
	combout => \u0|u2|LessThan0~28_combout\);

-- Location: LCCOMB_X30_Y20_N2
\u0|u2|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add1~0_combout\ = (\u0|r1|Q\(0) & (\u0|r0|Q\(0) $ (VCC))) # (!\u0|r1|Q\(0) & ((\u0|r0|Q\(0)) # (GND)))
-- \u0|u2|Add1~1\ = CARRY((\u0|r0|Q\(0)) # (!\u0|r1|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(0),
	datab => \u0|r0|Q\(0),
	datad => VCC,
	combout => \u0|u2|Add1~0_combout\,
	cout => \u0|u2|Add1~1\);

-- Location: LCCOMB_X30_Y20_N4
\u0|u2|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add1~2_combout\ = (\u0|r1|Q\(1) & ((\u0|r0|Q\(1) & (!\u0|u2|Add1~1\)) # (!\u0|r0|Q\(1) & ((\u0|u2|Add1~1\) # (GND))))) # (!\u0|r1|Q\(1) & ((\u0|r0|Q\(1) & (\u0|u2|Add1~1\ & VCC)) # (!\u0|r0|Q\(1) & (!\u0|u2|Add1~1\))))
-- \u0|u2|Add1~3\ = CARRY((\u0|r1|Q\(1) & ((!\u0|u2|Add1~1\) # (!\u0|r0|Q\(1)))) # (!\u0|r1|Q\(1) & (!\u0|r0|Q\(1) & !\u0|u2|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(1),
	datab => \u0|r0|Q\(1),
	datad => VCC,
	cin => \u0|u2|Add1~1\,
	combout => \u0|u2|Add1~2_combout\,
	cout => \u0|u2|Add1~3\);

-- Location: LCCOMB_X29_Y20_N16
\u0|u2|Add2~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~5_combout\ = (\u0|u2|LessThan0~28_combout\ & ((\u0|u2|Add1~2_combout\))) # (!\u0|u2|LessThan0~28_combout\ & (\u0|u2|Add2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u2|Add2~3_combout\,
	datac => \u0|u2|LessThan0~28_combout\,
	datad => \u0|u2|Add1~2_combout\,
	combout => \u0|u2|Add2~5_combout\);

-- Location: LCCOMB_X25_Y18_N6
\u0|u1|u1|sgn~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|sgn~2_combout\ = (\u9|u0|WideOr0~4_combout\ & (!\r0|Q\(15) & !\u0|u1|u1|sum[8]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|WideOr0~4_combout\,
	datab => \r0|Q\(15),
	datad => \u0|u1|u1|sum[8]~18_combout\,
	combout => \u0|u1|u1|sgn~2_combout\);

-- Location: FF_X25_Y18_N7
\u0|u1|u1|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|u1|sgn~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|u1|sgn~q\);

-- Location: LCCOMB_X27_Y18_N0
\u0|r1|Q[15]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r1|Q[15]~feeder_combout\ = \u0|u1|u1|sgn~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|u1|u1|sgn~q\,
	combout => \u0|r1|Q[15]~feeder_combout\);

-- Location: FF_X27_Y18_N1
\u0|r1|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r1|Q[15]~feeder_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(15));

-- Location: LCCOMB_X29_Y19_N12
\u0|u2|process_0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|process_0~0_combout\ = \u0|r1|Q\(15) $ (\u0|r0|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|r1|Q\(15),
	datad => \u0|r0|Q\(15),
	combout => \u0|u2|process_0~0_combout\);

-- Location: LCCOMB_X29_Y19_N10
\u0|u2|sum[14]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[14]~17_combout\ = (\u0|u2|LessThan0~28_combout\) # ((\u0|u2|LessThan1~28_combout\) # (\u0|r0|Q\(15) $ (!\u0|r1|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(15),
	datab => \u0|u2|LessThan0~28_combout\,
	datac => \u0|r1|Q\(15),
	datad => \u0|u2|LessThan1~28_combout\,
	combout => \u0|u2|sum[14]~17_combout\);

-- Location: FF_X29_Y19_N23
\u0|u2|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|sum[1]~feeder_combout\,
	asdata => \u0|u2|Add2~5_combout\,
	sload => \u0|u2|process_0~0_combout\,
	ena => \u0|u2|sum[14]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|sum\(1));

-- Location: LCCOMB_X29_Y21_N14
\u0|re0_in[1]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|re0_in[1]~1_combout\ = (\u0|current_state.s_mac~q\ & (((\u0|u0|u1|sum\(1))))) # (!\u0|current_state.s_mac~q\ & (\u0|current_state.s_sav~q\ & ((\u0|u2|sum\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|current_state.s_sav~q\,
	datab => \u0|u0|u1|sum\(1),
	datac => \u0|u2|sum\(1),
	datad => \u0|current_state.s_mac~q\,
	combout => \u0|re0_in[1]~1_combout\);

-- Location: LCCOMB_X29_Y21_N8
\u0|r0|Q[9]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r0|Q[9]~0_combout\ = (\u0|current_state.s_sav~q\) # (\u0|current_state.s_mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|current_state.s_sav~q\,
	datad => \u0|current_state.s_mac~q\,
	combout => \u0|r0|Q[9]~0_combout\);

-- Location: FF_X29_Y21_N15
\u0|r0|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|re0_in[1]~1_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|r0|Q[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(1));

-- Location: LCCOMB_X30_Y19_N4
\u0|u2|sum[2]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[2]~20_combout\ = ((\u0|r1|Q\(2) $ (\u0|r0|Q\(2) $ (!\u0|u2|sum[1]~19\)))) # (GND)
-- \u0|u2|sum[2]~21\ = CARRY((\u0|r1|Q\(2) & ((\u0|r0|Q\(2)) # (!\u0|u2|sum[1]~19\))) # (!\u0|r1|Q\(2) & (\u0|r0|Q\(2) & !\u0|u2|sum[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(2),
	datab => \u0|r0|Q\(2),
	datad => VCC,
	cin => \u0|u2|sum[1]~19\,
	combout => \u0|u2|sum[2]~20_combout\,
	cout => \u0|u2|sum[2]~21\);

-- Location: LCCOMB_X29_Y19_N16
\u0|u2|sum[2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[2]~feeder_combout\ = \u0|u2|sum[2]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|u2|sum[2]~20_combout\,
	combout => \u0|u2|sum[2]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N4
\u0|u2|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~6_combout\ = ((\u0|r1|Q\(2) $ (\u0|r0|Q\(2) $ (\u0|u2|Add2~4\)))) # (GND)
-- \u0|u2|Add2~7\ = CARRY((\u0|r1|Q\(2) & ((!\u0|u2|Add2~4\) # (!\u0|r0|Q\(2)))) # (!\u0|r1|Q\(2) & (!\u0|r0|Q\(2) & !\u0|u2|Add2~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(2),
	datab => \u0|r0|Q\(2),
	datad => VCC,
	cin => \u0|u2|Add2~4\,
	combout => \u0|u2|Add2~6_combout\,
	cout => \u0|u2|Add2~7\);

-- Location: LCCOMB_X30_Y20_N6
\u0|u2|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add1~4_combout\ = ((\u0|r0|Q\(2) $ (\u0|r1|Q\(2) $ (\u0|u2|Add1~3\)))) # (GND)
-- \u0|u2|Add1~5\ = CARRY((\u0|r0|Q\(2) & ((!\u0|u2|Add1~3\) # (!\u0|r1|Q\(2)))) # (!\u0|r0|Q\(2) & (!\u0|r1|Q\(2) & !\u0|u2|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(2),
	datab => \u0|r1|Q\(2),
	datad => VCC,
	cin => \u0|u2|Add1~3\,
	combout => \u0|u2|Add1~4_combout\,
	cout => \u0|u2|Add1~5\);

-- Location: LCCOMB_X29_Y20_N14
\u0|u2|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~8_combout\ = (\u0|u2|LessThan0~28_combout\ & ((\u0|u2|Add1~4_combout\))) # (!\u0|u2|LessThan0~28_combout\ & (\u0|u2|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|LessThan0~28_combout\,
	datac => \u0|u2|Add2~6_combout\,
	datad => \u0|u2|Add1~4_combout\,
	combout => \u0|u2|Add2~8_combout\);

-- Location: FF_X29_Y19_N17
\u0|u2|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|sum[2]~feeder_combout\,
	asdata => \u0|u2|Add2~8_combout\,
	sload => \u0|u2|process_0~0_combout\,
	ena => \u0|u2|sum[14]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|sum\(2));

-- Location: FF_X29_Y23_N5
\u0|u0|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|u1|sum[2]~17_combout\,
	asdata => \u0|u0|u1|Add0~0_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|u1|sum\(2));

-- Location: LCCOMB_X29_Y21_N28
\u0|re0_in[2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|re0_in[2]~2_combout\ = (\u0|current_state.s_mac~q\ & (((\u0|u0|u1|sum\(2))))) # (!\u0|current_state.s_mac~q\ & (\u0|current_state.s_sav~q\ & (\u0|u2|sum\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|current_state.s_sav~q\,
	datab => \u0|current_state.s_mac~q\,
	datac => \u0|u2|sum\(2),
	datad => \u0|u0|u1|sum\(2),
	combout => \u0|re0_in[2]~2_combout\);

-- Location: FF_X29_Y21_N29
\u0|r0|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|re0_in[2]~2_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|r0|Q[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(2));

-- Location: LCCOMB_X30_Y19_N6
\u0|u2|sum[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[3]~22_combout\ = (\u0|r1|Q\(3) & ((\u0|r0|Q\(3) & (\u0|u2|sum[2]~21\ & VCC)) # (!\u0|r0|Q\(3) & (!\u0|u2|sum[2]~21\)))) # (!\u0|r1|Q\(3) & ((\u0|r0|Q\(3) & (!\u0|u2|sum[2]~21\)) # (!\u0|r0|Q\(3) & ((\u0|u2|sum[2]~21\) # (GND)))))
-- \u0|u2|sum[3]~23\ = CARRY((\u0|r1|Q\(3) & (!\u0|r0|Q\(3) & !\u0|u2|sum[2]~21\)) # (!\u0|r1|Q\(3) & ((!\u0|u2|sum[2]~21\) # (!\u0|r0|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(3),
	datab => \u0|r0|Q\(3),
	datad => VCC,
	cin => \u0|u2|sum[2]~21\,
	combout => \u0|u2|sum[3]~22_combout\,
	cout => \u0|u2|sum[3]~23\);

-- Location: LCCOMB_X30_Y19_N8
\u0|u2|sum[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[4]~24_combout\ = ((\u0|r1|Q\(4) $ (\u0|r0|Q\(4) $ (!\u0|u2|sum[3]~23\)))) # (GND)
-- \u0|u2|sum[4]~25\ = CARRY((\u0|r1|Q\(4) & ((\u0|r0|Q\(4)) # (!\u0|u2|sum[3]~23\))) # (!\u0|r1|Q\(4) & (\u0|r0|Q\(4) & !\u0|u2|sum[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(4),
	datab => \u0|r0|Q\(4),
	datad => VCC,
	cin => \u0|u2|sum[3]~23\,
	combout => \u0|u2|sum[4]~24_combout\,
	cout => \u0|u2|sum[4]~25\);

-- Location: LCCOMB_X30_Y19_N10
\u0|u2|sum[5]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[5]~26_combout\ = (\u0|r1|Q\(5) & ((\u0|r0|Q\(5) & (\u0|u2|sum[4]~25\ & VCC)) # (!\u0|r0|Q\(5) & (!\u0|u2|sum[4]~25\)))) # (!\u0|r1|Q\(5) & ((\u0|r0|Q\(5) & (!\u0|u2|sum[4]~25\)) # (!\u0|r0|Q\(5) & ((\u0|u2|sum[4]~25\) # (GND)))))
-- \u0|u2|sum[5]~27\ = CARRY((\u0|r1|Q\(5) & (!\u0|r0|Q\(5) & !\u0|u2|sum[4]~25\)) # (!\u0|r1|Q\(5) & ((!\u0|u2|sum[4]~25\) # (!\u0|r0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(5),
	datab => \u0|r0|Q\(5),
	datad => VCC,
	cin => \u0|u2|sum[4]~25\,
	combout => \u0|u2|sum[5]~26_combout\,
	cout => \u0|u2|sum[5]~27\);

-- Location: LCCOMB_X30_Y19_N12
\u0|u2|sum[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[6]~28_combout\ = ((\u0|r0|Q\(6) $ (\u0|r1|Q\(6) $ (!\u0|u2|sum[5]~27\)))) # (GND)
-- \u0|u2|sum[6]~29\ = CARRY((\u0|r0|Q\(6) & ((\u0|r1|Q\(6)) # (!\u0|u2|sum[5]~27\))) # (!\u0|r0|Q\(6) & (\u0|r1|Q\(6) & !\u0|u2|sum[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(6),
	datab => \u0|r1|Q\(6),
	datad => VCC,
	cin => \u0|u2|sum[5]~27\,
	combout => \u0|u2|sum[6]~28_combout\,
	cout => \u0|u2|sum[6]~29\);

-- Location: LCCOMB_X29_Y19_N18
\u0|u2|sum[6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[6]~feeder_combout\ = \u0|u2|sum[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u2|sum[6]~28_combout\,
	combout => \u0|u2|sum[6]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N8
\u0|u2|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add1~6_combout\ = (\u0|r0|Q\(3) & ((\u0|r1|Q\(3) & (!\u0|u2|Add1~5\)) # (!\u0|r1|Q\(3) & (\u0|u2|Add1~5\ & VCC)))) # (!\u0|r0|Q\(3) & ((\u0|r1|Q\(3) & ((\u0|u2|Add1~5\) # (GND))) # (!\u0|r1|Q\(3) & (!\u0|u2|Add1~5\))))
-- \u0|u2|Add1~7\ = CARRY((\u0|r0|Q\(3) & (\u0|r1|Q\(3) & !\u0|u2|Add1~5\)) # (!\u0|r0|Q\(3) & ((\u0|r1|Q\(3)) # (!\u0|u2|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(3),
	datab => \u0|r1|Q\(3),
	datad => VCC,
	cin => \u0|u2|Add1~5\,
	combout => \u0|u2|Add1~6_combout\,
	cout => \u0|u2|Add1~7\);

-- Location: LCCOMB_X30_Y20_N10
\u0|u2|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add1~8_combout\ = ((\u0|r1|Q\(4) $ (\u0|r0|Q\(4) $ (\u0|u2|Add1~7\)))) # (GND)
-- \u0|u2|Add1~9\ = CARRY((\u0|r1|Q\(4) & (\u0|r0|Q\(4) & !\u0|u2|Add1~7\)) # (!\u0|r1|Q\(4) & ((\u0|r0|Q\(4)) # (!\u0|u2|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(4),
	datab => \u0|r0|Q\(4),
	datad => VCC,
	cin => \u0|u2|Add1~7\,
	combout => \u0|u2|Add1~8_combout\,
	cout => \u0|u2|Add1~9\);

-- Location: LCCOMB_X30_Y20_N12
\u0|u2|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add1~10_combout\ = (\u0|r0|Q\(5) & ((\u0|r1|Q\(5) & (!\u0|u2|Add1~9\)) # (!\u0|r1|Q\(5) & (\u0|u2|Add1~9\ & VCC)))) # (!\u0|r0|Q\(5) & ((\u0|r1|Q\(5) & ((\u0|u2|Add1~9\) # (GND))) # (!\u0|r1|Q\(5) & (!\u0|u2|Add1~9\))))
-- \u0|u2|Add1~11\ = CARRY((\u0|r0|Q\(5) & (\u0|r1|Q\(5) & !\u0|u2|Add1~9\)) # (!\u0|r0|Q\(5) & ((\u0|r1|Q\(5)) # (!\u0|u2|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(5),
	datab => \u0|r1|Q\(5),
	datad => VCC,
	cin => \u0|u2|Add1~9\,
	combout => \u0|u2|Add1~10_combout\,
	cout => \u0|u2|Add1~11\);

-- Location: LCCOMB_X30_Y20_N14
\u0|u2|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add1~12_combout\ = ((\u0|r1|Q\(6) $ (\u0|r0|Q\(6) $ (\u0|u2|Add1~11\)))) # (GND)
-- \u0|u2|Add1~13\ = CARRY((\u0|r1|Q\(6) & (\u0|r0|Q\(6) & !\u0|u2|Add1~11\)) # (!\u0|r1|Q\(6) & ((\u0|r0|Q\(6)) # (!\u0|u2|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(6),
	datab => \u0|r0|Q\(6),
	datad => VCC,
	cin => \u0|u2|Add1~11\,
	combout => \u0|u2|Add1~12_combout\,
	cout => \u0|u2|Add1~13\);

-- Location: LCCOMB_X28_Y20_N6
\u0|u2|Add2~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~9_combout\ = (\u0|r1|Q\(3) & ((\u0|r0|Q\(3) & (!\u0|u2|Add2~7\)) # (!\u0|r0|Q\(3) & (\u0|u2|Add2~7\ & VCC)))) # (!\u0|r1|Q\(3) & ((\u0|r0|Q\(3) & ((\u0|u2|Add2~7\) # (GND))) # (!\u0|r0|Q\(3) & (!\u0|u2|Add2~7\))))
-- \u0|u2|Add2~10\ = CARRY((\u0|r1|Q\(3) & (\u0|r0|Q\(3) & !\u0|u2|Add2~7\)) # (!\u0|r1|Q\(3) & ((\u0|r0|Q\(3)) # (!\u0|u2|Add2~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(3),
	datab => \u0|r0|Q\(3),
	datad => VCC,
	cin => \u0|u2|Add2~7\,
	combout => \u0|u2|Add2~9_combout\,
	cout => \u0|u2|Add2~10\);

-- Location: LCCOMB_X28_Y20_N8
\u0|u2|Add2~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~12_combout\ = ((\u0|r0|Q\(4) $ (\u0|r1|Q\(4) $ (\u0|u2|Add2~10\)))) # (GND)
-- \u0|u2|Add2~13\ = CARRY((\u0|r0|Q\(4) & (\u0|r1|Q\(4) & !\u0|u2|Add2~10\)) # (!\u0|r0|Q\(4) & ((\u0|r1|Q\(4)) # (!\u0|u2|Add2~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(4),
	datab => \u0|r1|Q\(4),
	datad => VCC,
	cin => \u0|u2|Add2~10\,
	combout => \u0|u2|Add2~12_combout\,
	cout => \u0|u2|Add2~13\);

-- Location: LCCOMB_X28_Y20_N10
\u0|u2|Add2~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~15_combout\ = (\u0|r0|Q\(5) & ((\u0|r1|Q\(5) & (!\u0|u2|Add2~13\)) # (!\u0|r1|Q\(5) & ((\u0|u2|Add2~13\) # (GND))))) # (!\u0|r0|Q\(5) & ((\u0|r1|Q\(5) & (\u0|u2|Add2~13\ & VCC)) # (!\u0|r1|Q\(5) & (!\u0|u2|Add2~13\))))
-- \u0|u2|Add2~16\ = CARRY((\u0|r0|Q\(5) & ((!\u0|u2|Add2~13\) # (!\u0|r1|Q\(5)))) # (!\u0|r0|Q\(5) & (!\u0|r1|Q\(5) & !\u0|u2|Add2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(5),
	datab => \u0|r1|Q\(5),
	datad => VCC,
	cin => \u0|u2|Add2~13\,
	combout => \u0|u2|Add2~15_combout\,
	cout => \u0|u2|Add2~16\);

-- Location: LCCOMB_X28_Y20_N12
\u0|u2|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~18_combout\ = ((\u0|r1|Q\(6) $ (\u0|r0|Q\(6) $ (\u0|u2|Add2~16\)))) # (GND)
-- \u0|u2|Add2~19\ = CARRY((\u0|r1|Q\(6) & ((!\u0|u2|Add2~16\) # (!\u0|r0|Q\(6)))) # (!\u0|r1|Q\(6) & (!\u0|r0|Q\(6) & !\u0|u2|Add2~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(6),
	datab => \u0|r0|Q\(6),
	datad => VCC,
	cin => \u0|u2|Add2~16\,
	combout => \u0|u2|Add2~18_combout\,
	cout => \u0|u2|Add2~19\);

-- Location: LCCOMB_X29_Y20_N26
\u0|u2|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~20_combout\ = (\u0|u2|LessThan0~28_combout\ & (\u0|u2|Add1~12_combout\)) # (!\u0|u2|LessThan0~28_combout\ & ((\u0|u2|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|LessThan0~28_combout\,
	datac => \u0|u2|Add1~12_combout\,
	datad => \u0|u2|Add2~18_combout\,
	combout => \u0|u2|Add2~20_combout\);

-- Location: FF_X29_Y19_N19
\u0|u2|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|sum[6]~feeder_combout\,
	asdata => \u0|u2|Add2~20_combout\,
	sload => \u0|u2|process_0~0_combout\,
	ena => \u0|u2|sum[14]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|sum\(6));

-- Location: FF_X29_Y23_N13
\u0|u0|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|u1|sum[6]~25_combout\,
	asdata => \u0|u0|u1|Add0~8_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|u1|sum\(6));

-- Location: LCCOMB_X29_Y21_N16
\u0|re0_in[6]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|re0_in[6]~6_combout\ = (\u0|current_state.s_mac~q\ & (((\u0|u0|u1|sum\(6))))) # (!\u0|current_state.s_mac~q\ & (\u0|current_state.s_sav~q\ & (\u0|u2|sum\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|current_state.s_sav~q\,
	datab => \u0|current_state.s_mac~q\,
	datac => \u0|u2|sum\(6),
	datad => \u0|u0|u1|sum\(6),
	combout => \u0|re0_in[6]~6_combout\);

-- Location: FF_X29_Y21_N17
\u0|r0|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|re0_in[6]~6_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|r0|Q[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(6));

-- Location: LCCOMB_X30_Y19_N14
\u0|u2|sum[7]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[7]~30_combout\ = (\u0|r0|Q\(7) & ((\u0|r1|Q\(7) & (\u0|u2|sum[6]~29\ & VCC)) # (!\u0|r1|Q\(7) & (!\u0|u2|sum[6]~29\)))) # (!\u0|r0|Q\(7) & ((\u0|r1|Q\(7) & (!\u0|u2|sum[6]~29\)) # (!\u0|r1|Q\(7) & ((\u0|u2|sum[6]~29\) # (GND)))))
-- \u0|u2|sum[7]~31\ = CARRY((\u0|r0|Q\(7) & (!\u0|r1|Q\(7) & !\u0|u2|sum[6]~29\)) # (!\u0|r0|Q\(7) & ((!\u0|u2|sum[6]~29\) # (!\u0|r1|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(7),
	datab => \u0|r1|Q\(7),
	datad => VCC,
	cin => \u0|u2|sum[6]~29\,
	combout => \u0|u2|sum[7]~30_combout\,
	cout => \u0|u2|sum[7]~31\);

-- Location: LCCOMB_X30_Y19_N16
\u0|u2|sum[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[8]~32_combout\ = ((\u0|r0|Q\(8) $ (\u0|r1|Q\(8) $ (!\u0|u2|sum[7]~31\)))) # (GND)
-- \u0|u2|sum[8]~33\ = CARRY((\u0|r0|Q\(8) & ((\u0|r1|Q\(8)) # (!\u0|u2|sum[7]~31\))) # (!\u0|r0|Q\(8) & (\u0|r1|Q\(8) & !\u0|u2|sum[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(8),
	datab => \u0|r1|Q\(8),
	datad => VCC,
	cin => \u0|u2|sum[7]~31\,
	combout => \u0|u2|sum[8]~32_combout\,
	cout => \u0|u2|sum[8]~33\);

-- Location: LCCOMB_X28_Y20_N14
\u0|u2|Add2~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~21_combout\ = (\u0|r1|Q\(7) & ((\u0|r0|Q\(7) & (!\u0|u2|Add2~19\)) # (!\u0|r0|Q\(7) & (\u0|u2|Add2~19\ & VCC)))) # (!\u0|r1|Q\(7) & ((\u0|r0|Q\(7) & ((\u0|u2|Add2~19\) # (GND))) # (!\u0|r0|Q\(7) & (!\u0|u2|Add2~19\))))
-- \u0|u2|Add2~22\ = CARRY((\u0|r1|Q\(7) & (\u0|r0|Q\(7) & !\u0|u2|Add2~19\)) # (!\u0|r1|Q\(7) & ((\u0|r0|Q\(7)) # (!\u0|u2|Add2~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(7),
	datab => \u0|r0|Q\(7),
	datad => VCC,
	cin => \u0|u2|Add2~19\,
	combout => \u0|u2|Add2~21_combout\,
	cout => \u0|u2|Add2~22\);

-- Location: LCCOMB_X28_Y20_N16
\u0|u2|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~24_combout\ = ((\u0|r1|Q\(8) $ (\u0|r0|Q\(8) $ (\u0|u2|Add2~22\)))) # (GND)
-- \u0|u2|Add2~25\ = CARRY((\u0|r1|Q\(8) & ((!\u0|u2|Add2~22\) # (!\u0|r0|Q\(8)))) # (!\u0|r1|Q\(8) & (!\u0|r0|Q\(8) & !\u0|u2|Add2~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(8),
	datab => \u0|r0|Q\(8),
	datad => VCC,
	cin => \u0|u2|Add2~22\,
	combout => \u0|u2|Add2~24_combout\,
	cout => \u0|u2|Add2~25\);

-- Location: LCCOMB_X30_Y20_N16
\u0|u2|Add1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add1~14_combout\ = (\u0|r1|Q\(7) & ((\u0|r0|Q\(7) & (!\u0|u2|Add1~13\)) # (!\u0|r0|Q\(7) & ((\u0|u2|Add1~13\) # (GND))))) # (!\u0|r1|Q\(7) & ((\u0|r0|Q\(7) & (\u0|u2|Add1~13\ & VCC)) # (!\u0|r0|Q\(7) & (!\u0|u2|Add1~13\))))
-- \u0|u2|Add1~15\ = CARRY((\u0|r1|Q\(7) & ((!\u0|u2|Add1~13\) # (!\u0|r0|Q\(7)))) # (!\u0|r1|Q\(7) & (!\u0|r0|Q\(7) & !\u0|u2|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(7),
	datab => \u0|r0|Q\(7),
	datad => VCC,
	cin => \u0|u2|Add1~13\,
	combout => \u0|u2|Add1~14_combout\,
	cout => \u0|u2|Add1~15\);

-- Location: LCCOMB_X30_Y20_N18
\u0|u2|Add1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add1~16_combout\ = ((\u0|r0|Q\(8) $ (\u0|r1|Q\(8) $ (\u0|u2|Add1~15\)))) # (GND)
-- \u0|u2|Add1~17\ = CARRY((\u0|r0|Q\(8) & ((!\u0|u2|Add1~15\) # (!\u0|r1|Q\(8)))) # (!\u0|r0|Q\(8) & (!\u0|r1|Q\(8) & !\u0|u2|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(8),
	datab => \u0|r1|Q\(8),
	datad => VCC,
	cin => \u0|u2|Add1~15\,
	combout => \u0|u2|Add1~16_combout\,
	cout => \u0|u2|Add1~17\);

-- Location: LCCOMB_X29_Y20_N22
\u0|u2|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~26_combout\ = (\u0|u2|LessThan0~28_combout\ & ((\u0|u2|Add1~16_combout\))) # (!\u0|u2|LessThan0~28_combout\ & (\u0|u2|Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|LessThan0~28_combout\,
	datac => \u0|u2|Add2~24_combout\,
	datad => \u0|u2|Add1~16_combout\,
	combout => \u0|u2|Add2~26_combout\);

-- Location: FF_X30_Y19_N17
\u0|u2|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|sum[8]~32_combout\,
	asdata => \u0|u2|Add2~26_combout\,
	sload => \u0|u2|process_0~0_combout\,
	ena => \u0|u2|sum[14]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|sum\(8));

-- Location: LCCOMB_X29_Y19_N14
\u0|re0_in[8]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|re0_in[8]~8_combout\ = (\u0|current_state.s_mac~q\ & (((\u0|u0|u1|sum\(8))))) # (!\u0|current_state.s_mac~q\ & (\u0|current_state.s_sav~q\ & ((\u0|u2|sum\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|current_state.s_sav~q\,
	datab => \u0|u0|u1|sum\(8),
	datac => \u0|current_state.s_mac~q\,
	datad => \u0|u2|sum\(8),
	combout => \u0|re0_in[8]~8_combout\);

-- Location: FF_X29_Y19_N15
\u0|r0|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|re0_in[8]~8_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|r0|Q[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(8));

-- Location: LCCOMB_X30_Y19_N18
\u0|u2|sum[9]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[9]~34_combout\ = (\u0|r1|Q\(9) & ((\u0|r0|Q\(9) & (\u0|u2|sum[8]~33\ & VCC)) # (!\u0|r0|Q\(9) & (!\u0|u2|sum[8]~33\)))) # (!\u0|r1|Q\(9) & ((\u0|r0|Q\(9) & (!\u0|u2|sum[8]~33\)) # (!\u0|r0|Q\(9) & ((\u0|u2|sum[8]~33\) # (GND)))))
-- \u0|u2|sum[9]~35\ = CARRY((\u0|r1|Q\(9) & (!\u0|r0|Q\(9) & !\u0|u2|sum[8]~33\)) # (!\u0|r1|Q\(9) & ((!\u0|u2|sum[8]~33\) # (!\u0|r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(9),
	datab => \u0|r0|Q\(9),
	datad => VCC,
	cin => \u0|u2|sum[8]~33\,
	combout => \u0|u2|sum[9]~34_combout\,
	cout => \u0|u2|sum[9]~35\);

-- Location: LCCOMB_X30_Y20_N20
\u0|u2|Add1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add1~18_combout\ = (\u0|r1|Q\(9) & ((\u0|r0|Q\(9) & (!\u0|u2|Add1~17\)) # (!\u0|r0|Q\(9) & ((\u0|u2|Add1~17\) # (GND))))) # (!\u0|r1|Q\(9) & ((\u0|r0|Q\(9) & (\u0|u2|Add1~17\ & VCC)) # (!\u0|r0|Q\(9) & (!\u0|u2|Add1~17\))))
-- \u0|u2|Add1~19\ = CARRY((\u0|r1|Q\(9) & ((!\u0|u2|Add1~17\) # (!\u0|r0|Q\(9)))) # (!\u0|r1|Q\(9) & (!\u0|r0|Q\(9) & !\u0|u2|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(9),
	datab => \u0|r0|Q\(9),
	datad => VCC,
	cin => \u0|u2|Add1~17\,
	combout => \u0|u2|Add1~18_combout\,
	cout => \u0|u2|Add1~19\);

-- Location: LCCOMB_X28_Y20_N18
\u0|u2|Add2~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~27_combout\ = (\u0|r0|Q\(9) & ((\u0|r1|Q\(9) & (!\u0|u2|Add2~25\)) # (!\u0|r1|Q\(9) & ((\u0|u2|Add2~25\) # (GND))))) # (!\u0|r0|Q\(9) & ((\u0|r1|Q\(9) & (\u0|u2|Add2~25\ & VCC)) # (!\u0|r1|Q\(9) & (!\u0|u2|Add2~25\))))
-- \u0|u2|Add2~28\ = CARRY((\u0|r0|Q\(9) & ((!\u0|u2|Add2~25\) # (!\u0|r1|Q\(9)))) # (!\u0|r0|Q\(9) & (!\u0|r1|Q\(9) & !\u0|u2|Add2~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(9),
	datab => \u0|r1|Q\(9),
	datad => VCC,
	cin => \u0|u2|Add2~25\,
	combout => \u0|u2|Add2~27_combout\,
	cout => \u0|u2|Add2~28\);

-- Location: LCCOMB_X29_Y20_N12
\u0|u2|Add2~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~29_combout\ = (\u0|u2|LessThan0~28_combout\ & (\u0|u2|Add1~18_combout\)) # (!\u0|u2|LessThan0~28_combout\ & ((\u0|u2|Add2~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|LessThan0~28_combout\,
	datac => \u0|u2|Add1~18_combout\,
	datad => \u0|u2|Add2~27_combout\,
	combout => \u0|u2|Add2~29_combout\);

-- Location: FF_X30_Y19_N19
\u0|u2|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|sum[9]~34_combout\,
	asdata => \u0|u2|Add2~29_combout\,
	sload => \u0|u2|process_0~0_combout\,
	ena => \u0|u2|sum[14]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|sum\(9));

-- Location: LCCOMB_X29_Y21_N10
\u0|re0_in[9]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|re0_in[9]~9_combout\ = (\u0|current_state.s_mac~q\ & (((\u0|u0|u1|sum\(9))))) # (!\u0|current_state.s_mac~q\ & (\u0|current_state.s_sav~q\ & ((\u0|u2|sum\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|current_state.s_sav~q\,
	datab => \u0|current_state.s_mac~q\,
	datac => \u0|u0|u1|sum\(9),
	datad => \u0|u2|sum\(9),
	combout => \u0|re0_in[9]~9_combout\);

-- Location: FF_X29_Y21_N11
\u0|r0|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|re0_in[9]~9_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|r0|Q[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(9));

-- Location: LCCOMB_X30_Y19_N20
\u0|u2|sum[10]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[10]~36_combout\ = ((\u0|r0|Q\(10) $ (\u0|r1|Q\(10) $ (!\u0|u2|sum[9]~35\)))) # (GND)
-- \u0|u2|sum[10]~37\ = CARRY((\u0|r0|Q\(10) & ((\u0|r1|Q\(10)) # (!\u0|u2|sum[9]~35\))) # (!\u0|r0|Q\(10) & (\u0|r1|Q\(10) & !\u0|u2|sum[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(10),
	datab => \u0|r1|Q\(10),
	datad => VCC,
	cin => \u0|u2|sum[9]~35\,
	combout => \u0|u2|sum[10]~36_combout\,
	cout => \u0|u2|sum[10]~37\);

-- Location: LCCOMB_X29_Y19_N26
\u0|u2|sum[10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[10]~feeder_combout\ = \u0|u2|sum[10]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|sum[10]~36_combout\,
	combout => \u0|u2|sum[10]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N20
\u0|u2|Add2~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~30_combout\ = ((\u0|r0|Q\(10) $ (\u0|r1|Q\(10) $ (\u0|u2|Add2~28\)))) # (GND)
-- \u0|u2|Add2~31\ = CARRY((\u0|r0|Q\(10) & (\u0|r1|Q\(10) & !\u0|u2|Add2~28\)) # (!\u0|r0|Q\(10) & ((\u0|r1|Q\(10)) # (!\u0|u2|Add2~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(10),
	datab => \u0|r1|Q\(10),
	datad => VCC,
	cin => \u0|u2|Add2~28\,
	combout => \u0|u2|Add2~30_combout\,
	cout => \u0|u2|Add2~31\);

-- Location: LCCOMB_X30_Y20_N22
\u0|u2|Add1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add1~20_combout\ = ((\u0|r1|Q\(10) $ (\u0|r0|Q\(10) $ (\u0|u2|Add1~19\)))) # (GND)
-- \u0|u2|Add1~21\ = CARRY((\u0|r1|Q\(10) & (\u0|r0|Q\(10) & !\u0|u2|Add1~19\)) # (!\u0|r1|Q\(10) & ((\u0|r0|Q\(10)) # (!\u0|u2|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(10),
	datab => \u0|r0|Q\(10),
	datad => VCC,
	cin => \u0|u2|Add1~19\,
	combout => \u0|u2|Add1~20_combout\,
	cout => \u0|u2|Add1~21\);

-- Location: LCCOMB_X29_Y20_N6
\u0|u2|Add2~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~32_combout\ = (\u0|u2|LessThan0~28_combout\ & ((\u0|u2|Add1~20_combout\))) # (!\u0|u2|LessThan0~28_combout\ & (\u0|u2|Add2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|Add2~30_combout\,
	datac => \u0|u2|LessThan0~28_combout\,
	datad => \u0|u2|Add1~20_combout\,
	combout => \u0|u2|Add2~32_combout\);

-- Location: FF_X29_Y19_N27
\u0|u2|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|sum[10]~feeder_combout\,
	asdata => \u0|u2|Add2~32_combout\,
	sload => \u0|u2|process_0~0_combout\,
	ena => \u0|u2|sum[14]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|sum\(10));

-- Location: LCCOMB_X34_Y26_N28
\u0|u0|u0|Mult0|mult_core|_~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|_~3_combout\ = (!\x[12]~110_combout\ & (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & (\x[14]~122_combout\ & \x[13]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[12]~110_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[14]~122_combout\,
	datad => \x[13]~80_combout\,
	combout => \u0|u0|u0|Mult0|mult_core|_~3_combout\);

-- Location: LCCOMB_X32_Y26_N30
\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ $ (((\u0|u0|u0|Mult0|mult_core|_~3_combout\) # (\u0|u0|u0|Mult0|mult_core|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|_~3_combout\,
	datad => \u0|u0|u0|Mult0|mult_core|_~0_combout\,
	cin => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\);

-- Location: LCCOMB_X31_Y23_N30
\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ $ (\u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cin => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X29_Y23_N20
\u0|u0|u1|sum[10]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|sum[10]~33_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u0|u0|u1|sum[9]~32\ $ (GND))) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((GND) # 
-- (!\u0|u0|u1|sum[9]~32\)))
-- \u0|u0|u1|sum[10]~34\ = CARRY((!\u0|u0|u1|sum[9]~32\) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u0|u0|u1|sum[9]~32\,
	combout => \u0|u0|u1|sum[10]~33_combout\,
	cout => \u0|u0|u1|sum[10]~34\);

-- Location: LCCOMB_X30_Y23_N24
\u0|u0|u1|Add0~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|Add0~16_combout\ = (\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((GND) # (!\u0|u0|u1|Add0~15\))) # (!\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u0|u0|u1|Add0~15\ $ (GND)))
-- \u0|u0|u1|Add0~17\ = CARRY((\u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u0|u0|u1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u0|u0|u1|Add0~15\,
	combout => \u0|u0|u1|Add0~16_combout\,
	cout => \u0|u0|u1|Add0~17\);

-- Location: FF_X29_Y23_N21
\u0|u0|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|u1|sum[10]~33_combout\,
	asdata => \u0|u0|u1|Add0~16_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|u1|sum\(10));

-- Location: LCCOMB_X29_Y21_N12
\u0|re0_in[10]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|re0_in[10]~10_combout\ = (\u0|current_state.s_mac~q\ & (((\u0|u0|u1|sum\(10))))) # (!\u0|current_state.s_mac~q\ & (\u0|current_state.s_sav~q\ & (\u0|u2|sum\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|current_state.s_sav~q\,
	datab => \u0|u2|sum\(10),
	datac => \u0|u0|u1|sum\(10),
	datad => \u0|current_state.s_mac~q\,
	combout => \u0|re0_in[10]~10_combout\);

-- Location: FF_X29_Y21_N13
\u0|r0|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|re0_in[10]~10_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|r0|Q[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(10));

-- Location: LCCOMB_X30_Y19_N22
\u0|u2|sum[11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[11]~38_combout\ = (\u0|r0|Q\(11) & ((\u0|r1|Q\(11) & (\u0|u2|sum[10]~37\ & VCC)) # (!\u0|r1|Q\(11) & (!\u0|u2|sum[10]~37\)))) # (!\u0|r0|Q\(11) & ((\u0|r1|Q\(11) & (!\u0|u2|sum[10]~37\)) # (!\u0|r1|Q\(11) & ((\u0|u2|sum[10]~37\) # (GND)))))
-- \u0|u2|sum[11]~39\ = CARRY((\u0|r0|Q\(11) & (!\u0|r1|Q\(11) & !\u0|u2|sum[10]~37\)) # (!\u0|r0|Q\(11) & ((!\u0|u2|sum[10]~37\) # (!\u0|r1|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(11),
	datab => \u0|r1|Q\(11),
	datad => VCC,
	cin => \u0|u2|sum[10]~37\,
	combout => \u0|u2|sum[11]~38_combout\,
	cout => \u0|u2|sum[11]~39\);

-- Location: LCCOMB_X30_Y19_N24
\u0|u2|sum[12]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[12]~40_combout\ = ((\u0|r0|Q\(12) $ (\u0|r1|Q\(12) $ (!\u0|u2|sum[11]~39\)))) # (GND)
-- \u0|u2|sum[12]~41\ = CARRY((\u0|r0|Q\(12) & ((\u0|r1|Q\(12)) # (!\u0|u2|sum[11]~39\))) # (!\u0|r0|Q\(12) & (\u0|r1|Q\(12) & !\u0|u2|sum[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(12),
	datab => \u0|r1|Q\(12),
	datad => VCC,
	cin => \u0|u2|sum[11]~39\,
	combout => \u0|u2|sum[12]~40_combout\,
	cout => \u0|u2|sum[12]~41\);

-- Location: LCCOMB_X28_Y20_N22
\u0|u2|Add2~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~33_combout\ = (\u0|r0|Q\(11) & ((\u0|r1|Q\(11) & (!\u0|u2|Add2~31\)) # (!\u0|r1|Q\(11) & ((\u0|u2|Add2~31\) # (GND))))) # (!\u0|r0|Q\(11) & ((\u0|r1|Q\(11) & (\u0|u2|Add2~31\ & VCC)) # (!\u0|r1|Q\(11) & (!\u0|u2|Add2~31\))))
-- \u0|u2|Add2~34\ = CARRY((\u0|r0|Q\(11) & ((!\u0|u2|Add2~31\) # (!\u0|r1|Q\(11)))) # (!\u0|r0|Q\(11) & (!\u0|r1|Q\(11) & !\u0|u2|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(11),
	datab => \u0|r1|Q\(11),
	datad => VCC,
	cin => \u0|u2|Add2~31\,
	combout => \u0|u2|Add2~33_combout\,
	cout => \u0|u2|Add2~34\);

-- Location: LCCOMB_X28_Y20_N24
\u0|u2|Add2~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~36_combout\ = ((\u0|r0|Q\(12) $ (\u0|r1|Q\(12) $ (\u0|u2|Add2~34\)))) # (GND)
-- \u0|u2|Add2~37\ = CARRY((\u0|r0|Q\(12) & (\u0|r1|Q\(12) & !\u0|u2|Add2~34\)) # (!\u0|r0|Q\(12) & ((\u0|r1|Q\(12)) # (!\u0|u2|Add2~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(12),
	datab => \u0|r1|Q\(12),
	datad => VCC,
	cin => \u0|u2|Add2~34\,
	combout => \u0|u2|Add2~36_combout\,
	cout => \u0|u2|Add2~37\);

-- Location: LCCOMB_X30_Y20_N24
\u0|u2|Add1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add1~22_combout\ = (\u0|r0|Q\(11) & ((\u0|r1|Q\(11) & (!\u0|u2|Add1~21\)) # (!\u0|r1|Q\(11) & (\u0|u2|Add1~21\ & VCC)))) # (!\u0|r0|Q\(11) & ((\u0|r1|Q\(11) & ((\u0|u2|Add1~21\) # (GND))) # (!\u0|r1|Q\(11) & (!\u0|u2|Add1~21\))))
-- \u0|u2|Add1~23\ = CARRY((\u0|r0|Q\(11) & (\u0|r1|Q\(11) & !\u0|u2|Add1~21\)) # (!\u0|r0|Q\(11) & ((\u0|r1|Q\(11)) # (!\u0|u2|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(11),
	datab => \u0|r1|Q\(11),
	datad => VCC,
	cin => \u0|u2|Add1~21\,
	combout => \u0|u2|Add1~22_combout\,
	cout => \u0|u2|Add1~23\);

-- Location: LCCOMB_X30_Y20_N26
\u0|u2|Add1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add1~24_combout\ = ((\u0|r0|Q\(12) $ (\u0|r1|Q\(12) $ (\u0|u2|Add1~23\)))) # (GND)
-- \u0|u2|Add1~25\ = CARRY((\u0|r0|Q\(12) & ((!\u0|u2|Add1~23\) # (!\u0|r1|Q\(12)))) # (!\u0|r0|Q\(12) & (!\u0|r1|Q\(12) & !\u0|u2|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(12),
	datab => \u0|r1|Q\(12),
	datad => VCC,
	cin => \u0|u2|Add1~23\,
	combout => \u0|u2|Add1~24_combout\,
	cout => \u0|u2|Add1~25\);

-- Location: LCCOMB_X29_Y20_N2
\u0|u2|Add2~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~38_combout\ = (\u0|u2|LessThan0~28_combout\ & ((\u0|u2|Add1~24_combout\))) # (!\u0|u2|LessThan0~28_combout\ & (\u0|u2|Add2~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u2|Add2~36_combout\,
	datac => \u0|u2|LessThan0~28_combout\,
	datad => \u0|u2|Add1~24_combout\,
	combout => \u0|u2|Add2~38_combout\);

-- Location: FF_X30_Y19_N25
\u0|u2|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|sum[12]~40_combout\,
	asdata => \u0|u2|Add2~38_combout\,
	sload => \u0|u2|process_0~0_combout\,
	ena => \u0|u2|sum[14]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|sum\(12));

-- Location: LCCOMB_X30_Y23_N4
\u0|u0|u1|sum[12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|sum[12]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \~GND~combout\,
	combout => \u0|u0|u1|sum[12]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N26
\u0|u0|u1|Add0~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|Add0~18_combout\ = !\u0|u0|u1|Add0~17\
-- \u0|u0|u1|Add0~19\ = CARRY(!\u0|u0|u1|Add0~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \u0|u0|u1|Add0~17\,
	combout => \u0|u0|u1|Add0~18_combout\,
	cout => \u0|u0|u1|Add0~19\);

-- Location: LCCOMB_X30_Y23_N28
\u0|u0|u1|Add0~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|Add0~20_combout\ = !\u0|u0|u1|Add0~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0|u0|u1|Add0~19\,
	combout => \u0|u0|u1|Add0~20_combout\);

-- Location: FF_X30_Y23_N5
\u0|u0|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|u1|sum[12]~feeder_combout\,
	asdata => \u0|u0|u1|Add0~20_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|u1|sum\(12));

-- Location: LCCOMB_X29_Y21_N4
\u0|re0_in[12]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|re0_in[12]~12_combout\ = (\u0|current_state.s_mac~q\ & (((\u0|u0|u1|sum\(12))))) # (!\u0|current_state.s_mac~q\ & (\u0|current_state.s_sav~q\ & (\u0|u2|sum\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|current_state.s_sav~q\,
	datab => \u0|current_state.s_mac~q\,
	datac => \u0|u2|sum\(12),
	datad => \u0|u0|u1|sum\(12),
	combout => \u0|re0_in[12]~12_combout\);

-- Location: FF_X29_Y21_N5
\u0|r0|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|re0_in[12]~12_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|r0|Q[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(12));

-- Location: LCCOMB_X30_Y19_N26
\u0|u2|sum[13]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[13]~42_combout\ = (\u0|r1|Q\(13) & ((\u0|r0|Q\(13) & (\u0|u2|sum[12]~41\ & VCC)) # (!\u0|r0|Q\(13) & (!\u0|u2|sum[12]~41\)))) # (!\u0|r1|Q\(13) & ((\u0|r0|Q\(13) & (!\u0|u2|sum[12]~41\)) # (!\u0|r0|Q\(13) & ((\u0|u2|sum[12]~41\) # (GND)))))
-- \u0|u2|sum[13]~43\ = CARRY((\u0|r1|Q\(13) & (!\u0|r0|Q\(13) & !\u0|u2|sum[12]~41\)) # (!\u0|r1|Q\(13) & ((!\u0|u2|sum[12]~41\) # (!\u0|r0|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(13),
	datab => \u0|r0|Q\(13),
	datad => VCC,
	cin => \u0|u2|sum[12]~41\,
	combout => \u0|u2|sum[13]~42_combout\,
	cout => \u0|u2|sum[13]~43\);

-- Location: LCCOMB_X28_Y20_N26
\u0|u2|Add2~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~39_combout\ = (\u0|r0|Q\(13) & ((\u0|r1|Q\(13) & (!\u0|u2|Add2~37\)) # (!\u0|r1|Q\(13) & ((\u0|u2|Add2~37\) # (GND))))) # (!\u0|r0|Q\(13) & ((\u0|r1|Q\(13) & (\u0|u2|Add2~37\ & VCC)) # (!\u0|r1|Q\(13) & (!\u0|u2|Add2~37\))))
-- \u0|u2|Add2~40\ = CARRY((\u0|r0|Q\(13) & ((!\u0|u2|Add2~37\) # (!\u0|r1|Q\(13)))) # (!\u0|r0|Q\(13) & (!\u0|r1|Q\(13) & !\u0|u2|Add2~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(13),
	datab => \u0|r1|Q\(13),
	datad => VCC,
	cin => \u0|u2|Add2~37\,
	combout => \u0|u2|Add2~39_combout\,
	cout => \u0|u2|Add2~40\);

-- Location: LCCOMB_X30_Y20_N28
\u0|u2|Add1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add1~26_combout\ = (\u0|r0|Q\(13) & ((\u0|r1|Q\(13) & (!\u0|u2|Add1~25\)) # (!\u0|r1|Q\(13) & (\u0|u2|Add1~25\ & VCC)))) # (!\u0|r0|Q\(13) & ((\u0|r1|Q\(13) & ((\u0|u2|Add1~25\) # (GND))) # (!\u0|r1|Q\(13) & (!\u0|u2|Add1~25\))))
-- \u0|u2|Add1~27\ = CARRY((\u0|r0|Q\(13) & (\u0|r1|Q\(13) & !\u0|u2|Add1~25\)) # (!\u0|r0|Q\(13) & ((\u0|r1|Q\(13)) # (!\u0|u2|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(13),
	datab => \u0|r1|Q\(13),
	datad => VCC,
	cin => \u0|u2|Add1~25\,
	combout => \u0|u2|Add1~26_combout\,
	cout => \u0|u2|Add1~27\);

-- Location: LCCOMB_X29_Y20_N18
\u0|u2|Add2~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~44_combout\ = (\u0|u2|LessThan0~28_combout\ & ((\u0|u2|Add1~26_combout\))) # (!\u0|u2|LessThan0~28_combout\ & (\u0|u2|Add2~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|LessThan0~28_combout\,
	datac => \u0|u2|Add2~39_combout\,
	datad => \u0|u2|Add1~26_combout\,
	combout => \u0|u2|Add2~44_combout\);

-- Location: FF_X30_Y19_N27
\u0|u2|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|sum[13]~42_combout\,
	asdata => \u0|u2|Add2~44_combout\,
	sload => \u0|u2|process_0~0_combout\,
	ena => \u0|u2|sum[14]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|sum\(13));

-- Location: LCCOMB_X29_Y19_N24
\u0|re0_in[13]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|re0_in[13]~14_combout\ = (\u0|current_state.s_sav~q\ & \u0|u2|sum\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|current_state.s_sav~q\,
	datad => \u0|u2|sum\(13),
	combout => \u0|re0_in[13]~14_combout\);

-- Location: FF_X29_Y19_N25
\u0|r0|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|re0_in[13]~14_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|r0|Q[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(13));

-- Location: LCCOMB_X30_Y19_N28
\u0|u2|sum[14]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[14]~44_combout\ = \u0|r1|Q\(14) $ (\u0|u2|sum[13]~43\ $ (!\u0|r0|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|r1|Q\(14),
	datad => \u0|r0|Q\(14),
	cin => \u0|u2|sum[13]~43\,
	combout => \u0|u2|sum[14]~44_combout\);

-- Location: LCCOMB_X29_Y19_N30
\u0|u2|sum[14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[14]~feeder_combout\ = \u0|u2|sum[14]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|u2|sum[14]~44_combout\,
	combout => \u0|u2|sum[14]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N30
\u0|u2|Add1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add1~28_combout\ = \u0|r0|Q\(14) $ (\u0|r1|Q\(14) $ (\u0|u2|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(14),
	datab => \u0|r1|Q\(14),
	cin => \u0|u2|Add1~27\,
	combout => \u0|u2|Add1~28_combout\);

-- Location: LCCOMB_X28_Y20_N28
\u0|u2|Add2~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~41_combout\ = \u0|r1|Q\(14) $ (\u0|u2|Add2~40\ $ (\u0|r0|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|r1|Q\(14),
	datad => \u0|r0|Q\(14),
	cin => \u0|u2|Add2~40\,
	combout => \u0|u2|Add2~41_combout\);

-- Location: LCCOMB_X29_Y20_N24
\u0|u2|Add2~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~43_combout\ = (\u0|u2|LessThan0~28_combout\ & (\u0|u2|Add1~28_combout\)) # (!\u0|u2|LessThan0~28_combout\ & ((\u0|u2|Add2~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|LessThan0~28_combout\,
	datac => \u0|u2|Add1~28_combout\,
	datad => \u0|u2|Add2~41_combout\,
	combout => \u0|u2|Add2~43_combout\);

-- Location: FF_X29_Y19_N31
\u0|u2|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|sum[14]~feeder_combout\,
	asdata => \u0|u2|Add2~43_combout\,
	sload => \u0|u2|process_0~0_combout\,
	ena => \u0|u2|sum[14]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|sum\(14));

-- Location: LCCOMB_X29_Y21_N26
\u0|re0_in[14]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|re0_in[14]~13_combout\ = (\u0|current_state.s_sav~q\ & \u0|u2|sum\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|current_state.s_sav~q\,
	datad => \u0|u2|sum\(14),
	combout => \u0|re0_in[14]~13_combout\);

-- Location: FF_X29_Y21_N27
\u0|r0|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|re0_in[14]~13_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|r0|Q[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(14));

-- Location: LCCOMB_X28_Y19_N0
\u0|u2|LessThan1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan1~1_cout\ = CARRY((!\u0|r0|Q\(0) & \u0|r1|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(0),
	datab => \u0|r1|Q\(0),
	datad => VCC,
	cout => \u0|u2|LessThan1~1_cout\);

-- Location: LCCOMB_X28_Y19_N2
\u0|u2|LessThan1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan1~3_cout\ = CARRY((\u0|r0|Q\(1) & ((!\u0|u2|LessThan1~1_cout\) # (!\u0|r1|Q\(1)))) # (!\u0|r0|Q\(1) & (!\u0|r1|Q\(1) & !\u0|u2|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(1),
	datab => \u0|r1|Q\(1),
	datad => VCC,
	cin => \u0|u2|LessThan1~1_cout\,
	cout => \u0|u2|LessThan1~3_cout\);

-- Location: LCCOMB_X28_Y19_N4
\u0|u2|LessThan1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan1~5_cout\ = CARRY((\u0|r0|Q\(2) & (\u0|r1|Q\(2) & !\u0|u2|LessThan1~3_cout\)) # (!\u0|r0|Q\(2) & ((\u0|r1|Q\(2)) # (!\u0|u2|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(2),
	datab => \u0|r1|Q\(2),
	datad => VCC,
	cin => \u0|u2|LessThan1~3_cout\,
	cout => \u0|u2|LessThan1~5_cout\);

-- Location: LCCOMB_X28_Y19_N6
\u0|u2|LessThan1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan1~7_cout\ = CARRY((\u0|r1|Q\(3) & (\u0|r0|Q\(3) & !\u0|u2|LessThan1~5_cout\)) # (!\u0|r1|Q\(3) & ((\u0|r0|Q\(3)) # (!\u0|u2|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(3),
	datab => \u0|r0|Q\(3),
	datad => VCC,
	cin => \u0|u2|LessThan1~5_cout\,
	cout => \u0|u2|LessThan1~7_cout\);

-- Location: LCCOMB_X28_Y19_N8
\u0|u2|LessThan1~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan1~9_cout\ = CARRY((\u0|r1|Q\(4) & ((!\u0|u2|LessThan1~7_cout\) # (!\u0|r0|Q\(4)))) # (!\u0|r1|Q\(4) & (!\u0|r0|Q\(4) & !\u0|u2|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(4),
	datab => \u0|r0|Q\(4),
	datad => VCC,
	cin => \u0|u2|LessThan1~7_cout\,
	cout => \u0|u2|LessThan1~9_cout\);

-- Location: LCCOMB_X28_Y19_N10
\u0|u2|LessThan1~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan1~11_cout\ = CARRY((\u0|r1|Q\(5) & (\u0|r0|Q\(5) & !\u0|u2|LessThan1~9_cout\)) # (!\u0|r1|Q\(5) & ((\u0|r0|Q\(5)) # (!\u0|u2|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(5),
	datab => \u0|r0|Q\(5),
	datad => VCC,
	cin => \u0|u2|LessThan1~9_cout\,
	cout => \u0|u2|LessThan1~11_cout\);

-- Location: LCCOMB_X28_Y19_N12
\u0|u2|LessThan1~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan1~13_cout\ = CARRY((\u0|r0|Q\(6) & (\u0|r1|Q\(6) & !\u0|u2|LessThan1~11_cout\)) # (!\u0|r0|Q\(6) & ((\u0|r1|Q\(6)) # (!\u0|u2|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(6),
	datab => \u0|r1|Q\(6),
	datad => VCC,
	cin => \u0|u2|LessThan1~11_cout\,
	cout => \u0|u2|LessThan1~13_cout\);

-- Location: LCCOMB_X28_Y19_N14
\u0|u2|LessThan1~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan1~15_cout\ = CARRY((\u0|r1|Q\(7) & (\u0|r0|Q\(7) & !\u0|u2|LessThan1~13_cout\)) # (!\u0|r1|Q\(7) & ((\u0|r0|Q\(7)) # (!\u0|u2|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(7),
	datab => \u0|r0|Q\(7),
	datad => VCC,
	cin => \u0|u2|LessThan1~13_cout\,
	cout => \u0|u2|LessThan1~15_cout\);

-- Location: LCCOMB_X28_Y19_N16
\u0|u2|LessThan1~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan1~17_cout\ = CARRY((\u0|r0|Q\(8) & (\u0|r1|Q\(8) & !\u0|u2|LessThan1~15_cout\)) # (!\u0|r0|Q\(8) & ((\u0|r1|Q\(8)) # (!\u0|u2|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(8),
	datab => \u0|r1|Q\(8),
	datad => VCC,
	cin => \u0|u2|LessThan1~15_cout\,
	cout => \u0|u2|LessThan1~17_cout\);

-- Location: LCCOMB_X28_Y19_N18
\u0|u2|LessThan1~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan1~19_cout\ = CARRY((\u0|r0|Q\(9) & ((!\u0|u2|LessThan1~17_cout\) # (!\u0|r1|Q\(9)))) # (!\u0|r0|Q\(9) & (!\u0|r1|Q\(9) & !\u0|u2|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(9),
	datab => \u0|r1|Q\(9),
	datad => VCC,
	cin => \u0|u2|LessThan1~17_cout\,
	cout => \u0|u2|LessThan1~19_cout\);

-- Location: LCCOMB_X28_Y19_N20
\u0|u2|LessThan1~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan1~21_cout\ = CARRY((\u0|r0|Q\(10) & (\u0|r1|Q\(10) & !\u0|u2|LessThan1~19_cout\)) # (!\u0|r0|Q\(10) & ((\u0|r1|Q\(10)) # (!\u0|u2|LessThan1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(10),
	datab => \u0|r1|Q\(10),
	datad => VCC,
	cin => \u0|u2|LessThan1~19_cout\,
	cout => \u0|u2|LessThan1~21_cout\);

-- Location: LCCOMB_X28_Y19_N22
\u0|u2|LessThan1~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan1~23_cout\ = CARRY((\u0|r1|Q\(11) & (\u0|r0|Q\(11) & !\u0|u2|LessThan1~21_cout\)) # (!\u0|r1|Q\(11) & ((\u0|r0|Q\(11)) # (!\u0|u2|LessThan1~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(11),
	datab => \u0|r0|Q\(11),
	datad => VCC,
	cin => \u0|u2|LessThan1~21_cout\,
	cout => \u0|u2|LessThan1~23_cout\);

-- Location: LCCOMB_X28_Y19_N24
\u0|u2|LessThan1~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan1~25_cout\ = CARRY((\u0|r1|Q\(12) & ((!\u0|u2|LessThan1~23_cout\) # (!\u0|r0|Q\(12)))) # (!\u0|r1|Q\(12) & (!\u0|r0|Q\(12) & !\u0|u2|LessThan1~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(12),
	datab => \u0|r0|Q\(12),
	datad => VCC,
	cin => \u0|u2|LessThan1~23_cout\,
	cout => \u0|u2|LessThan1~25_cout\);

-- Location: LCCOMB_X28_Y19_N26
\u0|u2|LessThan1~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan1~27_cout\ = CARRY((\u0|r1|Q\(13) & (\u0|r0|Q\(13) & !\u0|u2|LessThan1~25_cout\)) # (!\u0|r1|Q\(13) & ((\u0|r0|Q\(13)) # (!\u0|u2|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r1|Q\(13),
	datab => \u0|r0|Q\(13),
	datad => VCC,
	cin => \u0|u2|LessThan1~25_cout\,
	cout => \u0|u2|LessThan1~27_cout\);

-- Location: LCCOMB_X28_Y19_N28
\u0|u2|LessThan1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|LessThan1~28_combout\ = (\u0|r0|Q\(14) & (!\u0|u2|LessThan1~27_cout\ & \u0|r1|Q\(14))) # (!\u0|r0|Q\(14) & ((\u0|r1|Q\(14)) # (!\u0|u2|LessThan1~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|r0|Q\(14),
	datad => \u0|r1|Q\(14),
	cin => \u0|u2|LessThan1~27_cout\,
	combout => \u0|u2|LessThan1~28_combout\);

-- Location: LCCOMB_X29_Y18_N0
\u0|u2|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sgn~0_combout\ = (\u0|u2|LessThan0~28_combout\ & (((\u0|r0|Q\(15))))) # (!\u0|u2|LessThan0~28_combout\ & (\u0|r1|Q\(15) & ((\u0|u2|LessThan1~28_combout\) # (\u0|r0|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|LessThan1~28_combout\,
	datab => \u0|r1|Q\(15),
	datac => \u0|u2|LessThan0~28_combout\,
	datad => \u0|r0|Q\(15),
	combout => \u0|u2|sgn~0_combout\);

-- Location: FF_X29_Y18_N1
\u0|u2|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|sgn~q\);

-- Location: LCCOMB_X29_Y19_N6
\u0|re0_in[15]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|re0_in[15]~15_combout\ = (\u0|current_state.s_sav~q\ & \u0|u2|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|current_state.s_sav~q\,
	datad => \u0|u2|sgn~q\,
	combout => \u0|re0_in[15]~15_combout\);

-- Location: FF_X29_Y19_N7
\u0|r0|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|re0_in[15]~15_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|r0|Q[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(15));

-- Location: FF_X38_Y18_N9
\r2|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \fth_in[15]~0_combout\,
	asdata => \u0|r0|Q\(15),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => \current_state.state_gate~q\,
	ena => \comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|Q\(15));

-- Location: LCCOMB_X35_Y18_N10
\u4|u1|sum[12]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum[12]~10_combout\ = ((\r2|Q[14]~_Duplicate_1_q\) # ((\u4|u1|LessThan0~3_combout\) # (!\r2|Q\(15)))) # (!\r2|Q[13]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[13]~_Duplicate_1_q\,
	datab => \r2|Q[14]~_Duplicate_1_q\,
	datac => \u4|u1|LessThan0~3_combout\,
	datad => \r2|Q\(15),
	combout => \u4|u1|sum[12]~10_combout\);

-- Location: FF_X37_Y18_N1
\u4|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u4|u1|sum~21_combout\,
	ena => \u4|u1|sum[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u4|u1|sum\(4));

-- Location: LCCOMB_X38_Y18_N2
\fth_in[4]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_in[4]~11_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[4]~21_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & (\u4|u1|sum\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \current_state.state_gate~q\,
	datac => \u4|u1|sum\(4),
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[4]~21_combout\,
	combout => \fth_in[4]~11_combout\);

-- Location: FF_X38_Y18_N3
\r2|Q[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \fth_in[4]~11_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|Q[4]~_Duplicate_1_q\);

-- Location: LCCOMB_X36_Y18_N12
\u4|u1|Add2~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|Add2~10_combout\ = (\r2|Q[6]~_Duplicate_1_q\ & ((\u4|u1|Add2~9\) # (GND))) # (!\r2|Q[6]~_Duplicate_1_q\ & (!\u4|u1|Add2~9\))
-- \u4|u1|Add2~11\ = CARRY((\r2|Q[6]~_Duplicate_1_q\) # (!\u4|u1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r2|Q[6]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u4|u1|Add2~9\,
	combout => \u4|u1|Add2~10_combout\,
	cout => \u4|u1|Add2~11\);

-- Location: LCCOMB_X36_Y18_N14
\u4|u1|Add2~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|Add2~12_combout\ = (\r2|Q[7]~_Duplicate_1_q\ & (!\u4|u1|Add2~11\ & VCC)) # (!\r2|Q[7]~_Duplicate_1_q\ & (\u4|u1|Add2~11\ $ (GND)))
-- \u4|u1|Add2~13\ = CARRY((!\r2|Q[7]~_Duplicate_1_q\ & !\u4|u1|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[7]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u4|u1|Add2~11\,
	combout => \u4|u1|Add2~12_combout\,
	cout => \u4|u1|Add2~13\);

-- Location: LCCOMB_X36_Y18_N16
\u4|u1|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|Add2~14_combout\ = (\r2|Q[8]~_Duplicate_1_q\ & ((\u4|u1|Add2~13\) # (GND))) # (!\r2|Q[8]~_Duplicate_1_q\ & (!\u4|u1|Add2~13\))
-- \u4|u1|Add2~15\ = CARRY((\r2|Q[8]~_Duplicate_1_q\) # (!\u4|u1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r2|Q[8]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u4|u1|Add2~13\,
	combout => \u4|u1|Add2~14_combout\,
	cout => \u4|u1|Add2~15\);

-- Location: LCCOMB_X36_Y18_N18
\u4|u1|Add2~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|Add2~16_combout\ = (\r2|Q[9]~_Duplicate_1_q\ & (!\u4|u1|Add2~15\ & VCC)) # (!\r2|Q[9]~_Duplicate_1_q\ & (\u4|u1|Add2~15\ $ (GND)))
-- \u4|u1|Add2~17\ = CARRY((!\r2|Q[9]~_Duplicate_1_q\ & !\u4|u1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r2|Q[9]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u4|u1|Add2~15\,
	combout => \u4|u1|Add2~16_combout\,
	cout => \u4|u1|Add2~17\);

-- Location: LCCOMB_X36_Y18_N20
\u4|u1|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|Add2~18_combout\ = (\r2|Q[10]~_Duplicate_1_q\ & ((\u4|u1|Add2~17\) # (GND))) # (!\r2|Q[10]~_Duplicate_1_q\ & (!\u4|u1|Add2~17\))
-- \u4|u1|Add2~19\ = CARRY((\r2|Q[10]~_Duplicate_1_q\) # (!\u4|u1|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[10]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u4|u1|Add2~17\,
	combout => \u4|u1|Add2~18_combout\,
	cout => \u4|u1|Add2~19\);

-- Location: LCCOMB_X36_Y18_N22
\u4|u1|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|Add2~20_combout\ = (\r2|Q[11]~_Duplicate_1_q\ & (!\u4|u1|Add2~19\ & VCC)) # (!\r2|Q[11]~_Duplicate_1_q\ & (\u4|u1|Add2~19\ $ (GND)))
-- \u4|u1|Add2~21\ = CARRY((!\r2|Q[11]~_Duplicate_1_q\ & !\u4|u1|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r2|Q[11]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u4|u1|Add2~19\,
	combout => \u4|u1|Add2~20_combout\,
	cout => \u4|u1|Add2~21\);

-- Location: LCCOMB_X36_Y18_N24
\u4|u1|Add2~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|Add2~22_combout\ = (\r2|Q[12]~_Duplicate_1_q\ & ((\u4|u1|Add2~21\) # (GND))) # (!\r2|Q[12]~_Duplicate_1_q\ & (!\u4|u1|Add2~21\))
-- \u4|u1|Add2~23\ = CARRY((\r2|Q[12]~_Duplicate_1_q\) # (!\u4|u1|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[12]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u4|u1|Add2~21\,
	combout => \u4|u1|Add2~22_combout\,
	cout => \u4|u1|Add2~23\);

-- Location: LCCOMB_X37_Y18_N12
\u4|u1|sum~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum~14_combout\ = (\u4|u1|sum~13_combout\ & ((\r2|Q[12]~_Duplicate_1_q\))) # (!\u4|u1|sum~13_combout\ & (\u4|u1|Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u4|u1|Add2~22_combout\,
	datac => \u4|u1|sum~13_combout\,
	datad => \r2|Q[12]~_Duplicate_1_q\,
	combout => \u4|u1|sum~14_combout\);

-- Location: FF_X37_Y18_N13
\u4|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u4|u1|sum~14_combout\,
	ena => \u4|u1|sum[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u4|u1|sum\(11));

-- Location: LCCOMB_X38_Y18_N10
\fth_in[11]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_in[11]~4_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\)))) # (!\current_state.state_gate~q\ & (\u4|u1|sum\(11) & ((\current_state.state_conv~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u4|u1|sum\(11),
	datab => \current_state.state_gate~q\,
	datac => \m0|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\,
	datad => \current_state.state_conv~q\,
	combout => \fth_in[11]~4_combout\);

-- Location: FF_X38_Y18_N11
\r2|Q[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \fth_in[11]~4_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|Q[11]~_Duplicate_1_q\);

-- Location: LCCOMB_X37_Y18_N18
\u4|u1|sum~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum~15_combout\ = (\u4|u1|sum~13_combout\ & (\r2|Q[11]~_Duplicate_1_q\)) # (!\u4|u1|sum~13_combout\ & ((\u4|u1|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u4|u1|sum~13_combout\,
	datac => \r2|Q[11]~_Duplicate_1_q\,
	datad => \u4|u1|Add2~20_combout\,
	combout => \u4|u1|sum~15_combout\);

-- Location: FF_X37_Y18_N19
\u4|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u4|u1|sum~15_combout\,
	ena => \u4|u1|sum[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u4|u1|sum\(10));

-- Location: LCCOMB_X38_Y18_N20
\fth_in[10]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_in[10]~5_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[10]~9_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & (\u4|u1|sum\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \u4|u1|sum\(10),
	datac => \m0|altsyncram_component|auto_generated|mux2|result_node[10]~9_combout\,
	datad => \current_state.state_gate~q\,
	combout => \fth_in[10]~5_combout\);

-- Location: FF_X38_Y18_N21
\r2|Q[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \fth_in[10]~5_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|Q[10]~_Duplicate_1_q\);

-- Location: LCCOMB_X37_Y18_N16
\u4|u1|sum~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum~16_combout\ = (\u4|u1|sum~13_combout\ & (\r2|Q[10]~_Duplicate_1_q\)) # (!\u4|u1|sum~13_combout\ & ((\u4|u1|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[10]~_Duplicate_1_q\,
	datab => \u4|u1|sum~13_combout\,
	datad => \u4|u1|Add2~18_combout\,
	combout => \u4|u1|sum~16_combout\);

-- Location: FF_X37_Y18_N17
\u4|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u4|u1|sum~16_combout\,
	ena => \u4|u1|sum[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u4|u1|sum\(9));

-- Location: LCCOMB_X38_Y18_N14
\fth_in[9]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_in[9]~6_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[9]~11_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & (\u4|u1|sum\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \current_state.state_gate~q\,
	datac => \u4|u1|sum\(9),
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[9]~11_combout\,
	combout => \fth_in[9]~6_combout\);

-- Location: FF_X38_Y18_N15
\r2|Q[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \fth_in[9]~6_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|Q[9]~_Duplicate_1_q\);

-- Location: LCCOMB_X37_Y18_N6
\u4|u1|sum~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum~17_combout\ = (\u4|u1|sum~13_combout\ & (\r2|Q[9]~_Duplicate_1_q\)) # (!\u4|u1|sum~13_combout\ & ((\u4|u1|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u4|u1|sum~13_combout\,
	datac => \r2|Q[9]~_Duplicate_1_q\,
	datad => \u4|u1|Add2~16_combout\,
	combout => \u4|u1|sum~17_combout\);

-- Location: FF_X37_Y18_N7
\u4|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u4|u1|sum~17_combout\,
	ena => \u4|u1|sum[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u4|u1|sum\(8));

-- Location: LCCOMB_X38_Y18_N28
\fth_in[8]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_in[8]~7_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[8]~13_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & (\u4|u1|sum\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \u4|u1|sum\(8),
	datac => \m0|altsyncram_component|auto_generated|mux2|result_node[8]~13_combout\,
	datad => \current_state.state_gate~q\,
	combout => \fth_in[8]~7_combout\);

-- Location: FF_X38_Y18_N29
\r2|Q[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \fth_in[8]~7_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|Q[8]~_Duplicate_1_q\);

-- Location: LCCOMB_X36_Y18_N0
\u4|u1|sum~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum~18_combout\ = (\u4|u1|sum~13_combout\ & ((\r2|Q[8]~_Duplicate_1_q\))) # (!\u4|u1|sum~13_combout\ & (\u4|u1|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u4|u1|sum~13_combout\,
	datab => \u4|u1|Add2~14_combout\,
	datad => \r2|Q[8]~_Duplicate_1_q\,
	combout => \u4|u1|sum~18_combout\);

-- Location: FF_X36_Y18_N1
\u4|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u4|u1|sum~18_combout\,
	ena => \u4|u1|sum[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u4|u1|sum\(7));

-- Location: LCCOMB_X37_Y18_N30
\fth_in[7]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_in[7]~8_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & (\u4|u1|sum\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datab => \current_state.state_conv~q\,
	datac => \u4|u1|sum\(7),
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\,
	combout => \fth_in[7]~8_combout\);

-- Location: FF_X37_Y18_N31
\r2|Q[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \fth_in[7]~8_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|Q[7]~_Duplicate_1_q\);

-- Location: LCCOMB_X37_Y18_N24
\u4|u1|sum~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum~19_combout\ = (\u4|u1|sum~13_combout\ & ((\r2|Q[7]~_Duplicate_1_q\))) # (!\u4|u1|sum~13_combout\ & (\u4|u1|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u4|u1|Add2~12_combout\,
	datab => \u4|u1|sum~13_combout\,
	datad => \r2|Q[7]~_Duplicate_1_q\,
	combout => \u4|u1|sum~19_combout\);

-- Location: FF_X37_Y18_N25
\u4|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u4|u1|sum~19_combout\,
	ena => \u4|u1|sum[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u4|u1|sum\(6));

-- Location: LCCOMB_X37_Y18_N8
\fth_in[6]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_in[6]~9_combout\ = (\current_state.state_gate~q\ & (\m0|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\)) # (!\current_state.state_gate~q\ & (((\current_state.state_conv~q\ & \u4|u1|sum\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\,
	datab => \current_state.state_conv~q\,
	datac => \current_state.state_gate~q\,
	datad => \u4|u1|sum\(6),
	combout => \fth_in[6]~9_combout\);

-- Location: FF_X37_Y18_N9
\r2|Q[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \fth_in[6]~9_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|Q[6]~_Duplicate_1_q\);

-- Location: LCCOMB_X37_Y18_N22
\u4|u1|sum~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum~20_combout\ = (\u4|u1|sum~13_combout\ & ((\r2|Q[6]~_Duplicate_1_q\))) # (!\u4|u1|sum~13_combout\ & (\u4|u1|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u4|u1|Add2~10_combout\,
	datab => \r2|Q[6]~_Duplicate_1_q\,
	datac => \u4|u1|sum~13_combout\,
	combout => \u4|u1|sum~20_combout\);

-- Location: FF_X37_Y18_N23
\u4|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u4|u1|sum~20_combout\,
	ena => \u4|u1|sum[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u4|u1|sum\(5));

-- Location: LCCOMB_X37_Y18_N10
\fth_in[5]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_in[5]~10_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & (\u4|u1|sum\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datab => \current_state.state_conv~q\,
	datac => \u4|u1|sum\(5),
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\,
	combout => \fth_in[5]~10_combout\);

-- Location: FF_X37_Y18_N11
\r2|Q[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \fth_in[5]~10_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|Q[5]~_Duplicate_1_q\);

-- Location: LCCOMB_X37_Y18_N20
\u4|u1|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|LessThan0~1_combout\ = (\r2|Q[5]~_Duplicate_1_q\) # ((\r2|Q[6]~_Duplicate_1_q\) # ((\r2|Q[7]~_Duplicate_1_q\) # (\r2|Q[8]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[5]~_Duplicate_1_q\,
	datab => \r2|Q[6]~_Duplicate_1_q\,
	datac => \r2|Q[7]~_Duplicate_1_q\,
	datad => \r2|Q[8]~_Duplicate_1_q\,
	combout => \u4|u1|LessThan0~1_combout\);

-- Location: LCCOMB_X37_Y18_N4
\u4|u1|LessThan0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|LessThan0~0_combout\ = (\r2|Q[10]~_Duplicate_1_q\) # ((\r2|Q[11]~_Duplicate_1_q\) # ((\r2|Q[9]~_Duplicate_1_q\) # (\r2|Q[12]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[10]~_Duplicate_1_q\,
	datab => \r2|Q[11]~_Duplicate_1_q\,
	datac => \r2|Q[9]~_Duplicate_1_q\,
	datad => \r2|Q[12]~_Duplicate_1_q\,
	combout => \u4|u1|LessThan0~0_combout\);

-- Location: LCCOMB_X38_Y18_N22
\u4|u1|LessThan0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|LessThan0~2_combout\ = (\r2|Q[3]~_Duplicate_1_q\) # ((\r2|Q[1]~_Duplicate_1_q\) # ((\r2|Q[2]~_Duplicate_1_q\) # (\r2|Q[4]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[3]~_Duplicate_1_q\,
	datab => \r2|Q[1]~_Duplicate_1_q\,
	datac => \r2|Q[2]~_Duplicate_1_q\,
	datad => \r2|Q[4]~_Duplicate_1_q\,
	combout => \u4|u1|LessThan0~2_combout\);

-- Location: LCCOMB_X37_Y18_N14
\u4|u1|LessThan0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|LessThan0~3_combout\ = (\u4|u1|LessThan0~1_combout\) # ((\u4|u1|LessThan0~0_combout\) # (\u4|u1|LessThan0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u4|u1|LessThan0~1_combout\,
	datac => \u4|u1|LessThan0~0_combout\,
	datad => \u4|u1|LessThan0~2_combout\,
	combout => \u4|u1|LessThan0~3_combout\);

-- Location: LCCOMB_X36_Y18_N26
\u4|u1|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|Add2~24_combout\ = (\r2|Q[13]~_Duplicate_1_q\ & (\u4|u1|Add2~23\ $ (GND))) # (!\r2|Q[13]~_Duplicate_1_q\ & ((GND) # (!\u4|u1|Add2~23\)))
-- \u4|u1|Add2~25\ = CARRY((!\u4|u1|Add2~23\) # (!\r2|Q[13]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[13]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u4|u1|Add2~23\,
	combout => \u4|u1|Add2~24_combout\,
	cout => \u4|u1|Add2~25\);

-- Location: LCCOMB_X35_Y18_N22
\u4|u1|sum~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum~12_combout\ = (\r2|Q[14]~_Duplicate_1_q\ & (!\r2|Q[13]~_Duplicate_1_q\)) # (!\r2|Q[14]~_Duplicate_1_q\ & (\u4|u1|Add2~24_combout\ & ((!\u4|u1|LessThan0~3_combout\) # (!\r2|Q[13]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[13]~_Duplicate_1_q\,
	datab => \r2|Q[14]~_Duplicate_1_q\,
	datac => \u4|u1|LessThan0~3_combout\,
	datad => \u4|u1|Add2~24_combout\,
	combout => \u4|u1|sum~12_combout\);

-- Location: FF_X35_Y18_N25
\u4|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u4|u1|sum[12]~3_combout\,
	asdata => \u4|u1|sum~12_combout\,
	sload => \r2|Q\(15),
	ena => \u4|u1|sum[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u4|u1|sum\(12));

-- Location: LCCOMB_X38_Y18_N24
\fth_in[12]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_in[12]~3_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[12]~5_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & (\u4|u1|sum\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \current_state.state_gate~q\,
	datac => \u4|u1|sum\(12),
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[12]~5_combout\,
	combout => \fth_in[12]~3_combout\);

-- Location: FF_X38_Y18_N25
\r2|Q[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \fth_in[12]~3_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|Q[12]~_Duplicate_1_q\);

-- Location: LCCOMB_X36_Y18_N28
\u4|u1|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|Add2~26_combout\ = (\r2|Q[14]~_Duplicate_1_q\ & ((\u4|u1|Add2~25\) # (GND))) # (!\r2|Q[14]~_Duplicate_1_q\ & (!\u4|u1|Add2~25\))
-- \u4|u1|Add2~27\ = CARRY((\r2|Q[14]~_Duplicate_1_q\) # (!\u4|u1|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r2|Q[14]~_Duplicate_1_q\,
	datad => VCC,
	cin => \u4|u1|Add2~25\,
	combout => \u4|u1|Add2~26_combout\,
	cout => \u4|u1|Add2~27\);

-- Location: LCCOMB_X36_Y18_N30
\u4|u1|Add2~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|Add2~28_combout\ = \u4|u1|Add2~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u4|u1|Add2~27\,
	combout => \u4|u1|Add2~28_combout\);

-- Location: LCCOMB_X35_Y18_N4
\u4|u1|sum~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum~9_combout\ = (!\r2|Q[14]~_Duplicate_1_q\ & (\u4|u1|Add2~28_combout\ & ((!\u4|u1|LessThan0~3_combout\) # (!\r2|Q[13]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[13]~_Duplicate_1_q\,
	datab => \r2|Q[14]~_Duplicate_1_q\,
	datac => \u4|u1|Add2~28_combout\,
	datad => \u4|u1|LessThan0~3_combout\,
	combout => \u4|u1|sum~9_combout\);

-- Location: FF_X35_Y18_N29
\u4|u1|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u4|u1|sum[14]~7_combout\,
	asdata => \u4|u1|sum~9_combout\,
	sload => \r2|Q\(15),
	ena => \u4|u1|sum[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u4|u1|sum\(14));

-- Location: LCCOMB_X38_Y18_N0
\fth_in[14]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_in[14]~1_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & (\u4|u1|sum\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \current_state.state_gate~q\,
	datac => \u4|u1|sum\(14),
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\,
	combout => \fth_in[14]~1_combout\);

-- Location: FF_X38_Y18_N1
\r2|Q[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \fth_in[14]~1_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|Q[14]~_Duplicate_1_q\);

-- Location: LCCOMB_X35_Y18_N8
\u4|u1|sum~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum~11_combout\ = (\r2|Q[14]~_Duplicate_1_q\ & (\r2|Q[13]~_Duplicate_1_q\)) # (!\r2|Q[14]~_Duplicate_1_q\ & (\u4|u1|Add2~26_combout\ & ((!\u4|u1|LessThan0~3_combout\) # (!\r2|Q[13]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[13]~_Duplicate_1_q\,
	datab => \r2|Q[14]~_Duplicate_1_q\,
	datac => \u4|u1|LessThan0~3_combout\,
	datad => \u4|u1|Add2~26_combout\,
	combout => \u4|u1|sum~11_combout\);

-- Location: FF_X35_Y18_N27
\u4|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u4|u1|sum[13]~5_combout\,
	asdata => \u4|u1|sum~11_combout\,
	sload => \r2|Q\(15),
	ena => \u4|u1|sum[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u4|u1|sum\(13));

-- Location: LCCOMB_X38_Y18_N18
\fth_in[13]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_in[13]~2_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & ((\u4|u1|sum\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \current_state.state_gate~q\,
	datac => \m0|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout\,
	datad => \u4|u1|sum\(13),
	combout => \fth_in[13]~2_combout\);

-- Location: FF_X38_Y18_N19
\r2|Q[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \fth_in[13]~2_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|Q[13]~_Duplicate_1_q\);

-- Location: LCCOMB_X35_Y18_N12
\u4|u1|sum~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum~13_combout\ = (\r2|Q[14]~_Duplicate_1_q\) # (((\r2|Q[13]~_Duplicate_1_q\ & \u4|u1|LessThan0~3_combout\)) # (!\r2|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[13]~_Duplicate_1_q\,
	datab => \r2|Q[14]~_Duplicate_1_q\,
	datac => \u4|u1|LessThan0~3_combout\,
	datad => \r2|Q\(15),
	combout => \u4|u1|sum~13_combout\);

-- Location: LCCOMB_X35_Y18_N2
\u4|u1|sum~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum~23_combout\ = (\u4|u1|sum~13_combout\ & (\r2|Q[3]~_Duplicate_1_q\)) # (!\u4|u1|sum~13_combout\ & ((\u4|u1|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u4|u1|sum~13_combout\,
	datab => \r2|Q[3]~_Duplicate_1_q\,
	datad => \u4|u1|Add2~4_combout\,
	combout => \u4|u1|sum~23_combout\);

-- Location: FF_X35_Y18_N3
\u4|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u4|u1|sum~23_combout\,
	ena => \u4|u1|sum[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u4|u1|sum\(2));

-- Location: LCCOMB_X38_Y18_N26
\fth_in[2]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_in[2]~13_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[2]~25_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & ((\u4|u1|sum\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \current_state.state_gate~q\,
	datac => \m0|altsyncram_component|auto_generated|mux2|result_node[2]~25_combout\,
	datad => \u4|u1|sum\(2),
	combout => \fth_in[2]~13_combout\);

-- Location: FF_X38_Y18_N27
\r2|Q[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \fth_in[2]~13_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|Q[2]~_Duplicate_1_q\);

-- Location: LCCOMB_X37_Y18_N28
\u4|u1|sum~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u4|u1|sum~24_combout\ = (\u4|u1|sum~13_combout\ & (\r2|Q[2]~_Duplicate_1_q\)) # (!\u4|u1|sum~13_combout\ & ((\u4|u1|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r2|Q[2]~_Duplicate_1_q\,
	datab => \u4|u1|sum~13_combout\,
	datac => \u4|u1|Add2~2_combout\,
	combout => \u4|u1|sum~24_combout\);

-- Location: FF_X37_Y18_N29
\u4|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u4|u1|sum~24_combout\,
	ena => \u4|u1|sum[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u4|u1|sum\(1));

-- Location: LCCOMB_X38_Y18_N16
\fth_in[1]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_in[1]~14_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & ((\u4|u1|sum\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \current_state.state_gate~q\,
	datac => \m0|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout\,
	datad => \u4|u1|sum\(1),
	combout => \fth_in[1]~14_combout\);

-- Location: FF_X38_Y18_N17
\r2|Q[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \fth_in[1]~14_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r2|Q[1]~_Duplicate_1_q\);

-- Location: FF_X37_Y18_N27
\u4|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \r2|Q[1]~_Duplicate_1_q\,
	sload => VCC,
	ena => \u4|u1|sum[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u4|u1|sum\(0));

-- Location: LCCOMB_X37_Y18_N26
\fth_in[0]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \fth_in[0]~15_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & (\u4|u1|sum\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datab => \current_state.state_conv~q\,
	datac => \u4|u1|sum\(0),
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout\,
	combout => \fth_in[0]~15_combout\);

-- Location: LCCOMB_X45_Y17_N0
\s_upd|u1|sum[0]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[0]~15_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\r5|Q\(0) $ (VCC))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\r5|Q\(0) & VCC))
-- \s_upd|u1|sum[0]~16\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\ & \r5|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \r5|Q\(0),
	datad => VCC,
	combout => \s_upd|u1|sum[0]~15_combout\,
	cout => \s_upd|u1|sum[0]~16\);

-- Location: LCCOMB_X45_Y17_N2
\s_upd|u1|sum[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[1]~18_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\r5|Q\(1) & (\s_upd|u1|sum[0]~16\ & VCC)) # (!\r5|Q\(1) & (!\s_upd|u1|sum[0]~16\)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\r5|Q\(1) & 
-- (!\s_upd|u1|sum[0]~16\)) # (!\r5|Q\(1) & ((\s_upd|u1|sum[0]~16\) # (GND)))))
-- \s_upd|u1|sum[1]~19\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & (!\r5|Q\(1) & !\s_upd|u1|sum[0]~16\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((!\s_upd|u1|sum[0]~16\) # (!\r5|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \r5|Q\(1),
	datad => VCC,
	cin => \s_upd|u1|sum[0]~16\,
	combout => \s_upd|u1|sum[1]~18_combout\,
	cout => \s_upd|u1|sum[1]~19\);

-- Location: LCCOMB_X45_Y17_N4
\s_upd|u1|sum[2]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[2]~20_combout\ = ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\ $ (\r5|Q\(2) $ (!\s_upd|u1|sum[1]~19\)))) # (GND)
-- \s_upd|u1|sum[2]~21\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\r5|Q\(2)) # (!\s_upd|u1|sum[1]~19\))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\ & (\r5|Q\(2) & !\s_upd|u1|sum[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \r5|Q\(2),
	datad => VCC,
	cin => \s_upd|u1|sum[1]~19\,
	combout => \s_upd|u1|sum[2]~20_combout\,
	cout => \s_upd|u1|sum[2]~21\);

-- Location: LCCOMB_X45_Y17_N6
\s_upd|u1|sum[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[3]~22_combout\ = (\r5|Q\(3) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & (\s_upd|u1|sum[2]~21\ & VCC)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & (!\s_upd|u1|sum[2]~21\)))) # (!\r5|Q\(3) & 
-- ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & (!\s_upd|u1|sum[2]~21\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\s_upd|u1|sum[2]~21\) # (GND)))))
-- \s_upd|u1|sum[3]~23\ = CARRY((\r5|Q\(3) & (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & !\s_upd|u1|sum[2]~21\)) # (!\r5|Q\(3) & ((!\s_upd|u1|sum[2]~21\) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(3),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \s_upd|u1|sum[2]~21\,
	combout => \s_upd|u1|sum[3]~22_combout\,
	cout => \s_upd|u1|sum[3]~23\);

-- Location: LCCOMB_X45_Y17_N8
\s_upd|u1|sum[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[4]~24_combout\ = ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ $ (\r5|Q\(4) $ (!\s_upd|u1|sum[3]~23\)))) # (GND)
-- \s_upd|u1|sum[4]~25\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\r5|Q\(4)) # (!\s_upd|u1|sum[3]~23\))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ & (\r5|Q\(4) & !\s_upd|u1|sum[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \r5|Q\(4),
	datad => VCC,
	cin => \s_upd|u1|sum[3]~23\,
	combout => \s_upd|u1|sum[4]~24_combout\,
	cout => \s_upd|u1|sum[4]~25\);

-- Location: LCCOMB_X45_Y17_N10
\s_upd|u1|sum[5]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[5]~26_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((\r5|Q\(5) & (\s_upd|u1|sum[4]~25\ & VCC)) # (!\r5|Q\(5) & (!\s_upd|u1|sum[4]~25\)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((\r5|Q\(5) & 
-- (!\s_upd|u1|sum[4]~25\)) # (!\r5|Q\(5) & ((\s_upd|u1|sum[4]~25\) # (GND)))))
-- \s_upd|u1|sum[5]~27\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & (!\r5|Q\(5) & !\s_upd|u1|sum[4]~25\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((!\s_upd|u1|sum[4]~25\) # (!\r5|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \r5|Q\(5),
	datad => VCC,
	cin => \s_upd|u1|sum[4]~25\,
	combout => \s_upd|u1|sum[5]~26_combout\,
	cout => \s_upd|u1|sum[5]~27\);

-- Location: LCCOMB_X45_Y17_N12
\s_upd|u1|sum[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[6]~28_combout\ = ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\ $ (\r5|Q\(6) $ (!\s_upd|u1|sum[5]~27\)))) # (GND)
-- \s_upd|u1|sum[6]~29\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\r5|Q\(6)) # (!\s_upd|u1|sum[5]~27\))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\r5|Q\(6) & !\s_upd|u1|sum[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \r5|Q\(6),
	datad => VCC,
	cin => \s_upd|u1|sum[5]~27\,
	combout => \s_upd|u1|sum[6]~28_combout\,
	cout => \s_upd|u1|sum[6]~29\);

-- Location: LCCOMB_X45_Y17_N14
\s_upd|u1|sum[7]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[7]~30_combout\ = (\r5|Q\(7) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & (\s_upd|u1|sum[6]~29\ & VCC)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & (!\s_upd|u1|sum[6]~29\)))) # (!\r5|Q\(7) & 
-- ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & (!\s_upd|u1|sum[6]~29\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\s_upd|u1|sum[6]~29\) # (GND)))))
-- \s_upd|u1|sum[7]~31\ = CARRY((\r5|Q\(7) & (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & !\s_upd|u1|sum[6]~29\)) # (!\r5|Q\(7) & ((!\s_upd|u1|sum[6]~29\) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(7),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \s_upd|u1|sum[6]~29\,
	combout => \s_upd|u1|sum[7]~30_combout\,
	cout => \s_upd|u1|sum[7]~31\);

-- Location: LCCOMB_X45_Y17_N16
\s_upd|u1|sum[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[8]~32_combout\ = ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\ $ (\r5|Q\(8) $ (!\s_upd|u1|sum[7]~31\)))) # (GND)
-- \s_upd|u1|sum[8]~33\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\r5|Q\(8)) # (!\s_upd|u1|sum[7]~31\))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\r5|Q\(8) & !\s_upd|u1|sum[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \r5|Q\(8),
	datad => VCC,
	cin => \s_upd|u1|sum[7]~31\,
	combout => \s_upd|u1|sum[8]~32_combout\,
	cout => \s_upd|u1|sum[8]~33\);

-- Location: LCCOMB_X45_Y17_N18
\s_upd|u1|sum[9]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[9]~34_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\r5|Q\(9) & (\s_upd|u1|sum[8]~33\ & VCC)) # (!\r5|Q\(9) & (!\s_upd|u1|sum[8]~33\)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\r5|Q\(9) & 
-- (!\s_upd|u1|sum[8]~33\)) # (!\r5|Q\(9) & ((\s_upd|u1|sum[8]~33\) # (GND)))))
-- \s_upd|u1|sum[9]~35\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & (!\r5|Q\(9) & !\s_upd|u1|sum[8]~33\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((!\s_upd|u1|sum[8]~33\) # (!\r5|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \r5|Q\(9),
	datad => VCC,
	cin => \s_upd|u1|sum[8]~33\,
	combout => \s_upd|u1|sum[9]~34_combout\,
	cout => \s_upd|u1|sum[9]~35\);

-- Location: LCCOMB_X45_Y17_N20
\s_upd|u1|sum[10]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[10]~36_combout\ = ((\r5|Q\(10) $ (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\ $ (!\s_upd|u1|sum[9]~35\)))) # (GND)
-- \s_upd|u1|sum[10]~37\ = CARRY((\r5|Q\(10) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\) # (!\s_upd|u1|sum[9]~35\))) # (!\r5|Q\(10) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\ & !\s_upd|u1|sum[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(10),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \s_upd|u1|sum[9]~35\,
	combout => \s_upd|u1|sum[10]~36_combout\,
	cout => \s_upd|u1|sum[10]~37\);

-- Location: LCCOMB_X45_Y17_N22
\s_upd|u1|sum[11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[11]~38_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\r5|Q\(11) & (\s_upd|u1|sum[10]~37\ & VCC)) # (!\r5|Q\(11) & (!\s_upd|u1|sum[10]~37\)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\r5|Q\(11) & 
-- (!\s_upd|u1|sum[10]~37\)) # (!\r5|Q\(11) & ((\s_upd|u1|sum[10]~37\) # (GND)))))
-- \s_upd|u1|sum[11]~39\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & (!\r5|Q\(11) & !\s_upd|u1|sum[10]~37\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((!\s_upd|u1|sum[10]~37\) # (!\r5|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \r5|Q\(11),
	datad => VCC,
	cin => \s_upd|u1|sum[10]~37\,
	combout => \s_upd|u1|sum[11]~38_combout\,
	cout => \s_upd|u1|sum[11]~39\);

-- Location: LCCOMB_X44_Y18_N16
\s_upd|u1|sum[11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[11]~feeder_combout\ = \s_upd|u1|sum[11]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_upd|u1|sum[11]~38_combout\,
	combout => \s_upd|u1|sum[11]~feeder_combout\);

-- Location: LCCOMB_X43_Y18_N0
\s_upd|u1|Add2~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~0_combout\ = (\r5|Q\(0) & ((GND) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\))) # (!\r5|Q\(0) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\ $ (GND)))
-- \s_upd|u1|Add2~1\ = CARRY((\r5|Q\(0)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(0),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	combout => \s_upd|u1|Add2~0_combout\,
	cout => \s_upd|u1|Add2~1\);

-- Location: LCCOMB_X43_Y18_N2
\s_upd|u1|Add2~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~3_combout\ = (\r5|Q\(1) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & (!\s_upd|u1|Add2~1\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & (\s_upd|u1|Add2~1\ & VCC)))) # (!\r5|Q\(1) & 
-- ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\s_upd|u1|Add2~1\) # (GND))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & (!\s_upd|u1|Add2~1\))))
-- \s_upd|u1|Add2~4\ = CARRY((\r5|Q\(1) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & !\s_upd|u1|Add2~1\)) # (!\r5|Q\(1) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\) # (!\s_upd|u1|Add2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(1),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \s_upd|u1|Add2~1\,
	combout => \s_upd|u1|Add2~3_combout\,
	cout => \s_upd|u1|Add2~4\);

-- Location: LCCOMB_X43_Y18_N4
\s_upd|u1|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~6_combout\ = ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\ $ (\r5|Q\(2) $ (\s_upd|u1|Add2~4\)))) # (GND)
-- \s_upd|u1|Add2~7\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\ & (\r5|Q\(2) & !\s_upd|u1|Add2~4\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\r5|Q\(2)) # (!\s_upd|u1|Add2~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \r5|Q\(2),
	datad => VCC,
	cin => \s_upd|u1|Add2~4\,
	combout => \s_upd|u1|Add2~6_combout\,
	cout => \s_upd|u1|Add2~7\);

-- Location: LCCOMB_X43_Y18_N6
\s_upd|u1|Add2~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~9_combout\ = (\r5|Q\(3) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & (!\s_upd|u1|Add2~7\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & (\s_upd|u1|Add2~7\ & VCC)))) # (!\r5|Q\(3) & 
-- ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\s_upd|u1|Add2~7\) # (GND))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & (!\s_upd|u1|Add2~7\))))
-- \s_upd|u1|Add2~10\ = CARRY((\r5|Q\(3) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & !\s_upd|u1|Add2~7\)) # (!\r5|Q\(3) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\) # (!\s_upd|u1|Add2~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(3),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \s_upd|u1|Add2~7\,
	combout => \s_upd|u1|Add2~9_combout\,
	cout => \s_upd|u1|Add2~10\);

-- Location: LCCOMB_X43_Y18_N8
\s_upd|u1|Add2~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~12_combout\ = ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ $ (\r5|Q\(4) $ (\s_upd|u1|Add2~10\)))) # (GND)
-- \s_upd|u1|Add2~13\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ & (\r5|Q\(4) & !\s_upd|u1|Add2~10\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\r5|Q\(4)) # (!\s_upd|u1|Add2~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \r5|Q\(4),
	datad => VCC,
	cin => \s_upd|u1|Add2~10\,
	combout => \s_upd|u1|Add2~12_combout\,
	cout => \s_upd|u1|Add2~13\);

-- Location: LCCOMB_X43_Y18_N10
\s_upd|u1|Add2~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~15_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((\r5|Q\(5) & (!\s_upd|u1|Add2~13\)) # (!\r5|Q\(5) & ((\s_upd|u1|Add2~13\) # (GND))))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((\r5|Q\(5) & 
-- (\s_upd|u1|Add2~13\ & VCC)) # (!\r5|Q\(5) & (!\s_upd|u1|Add2~13\))))
-- \s_upd|u1|Add2~16\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((!\s_upd|u1|Add2~13\) # (!\r5|Q\(5)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & (!\r5|Q\(5) & !\s_upd|u1|Add2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \r5|Q\(5),
	datad => VCC,
	cin => \s_upd|u1|Add2~13\,
	combout => \s_upd|u1|Add2~15_combout\,
	cout => \s_upd|u1|Add2~16\);

-- Location: LCCOMB_X43_Y18_N12
\s_upd|u1|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~18_combout\ = ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\ $ (\r5|Q\(6) $ (\s_upd|u1|Add2~16\)))) # (GND)
-- \s_upd|u1|Add2~19\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\r5|Q\(6) & !\s_upd|u1|Add2~16\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\r5|Q\(6)) # (!\s_upd|u1|Add2~16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \r5|Q\(6),
	datad => VCC,
	cin => \s_upd|u1|Add2~16\,
	combout => \s_upd|u1|Add2~18_combout\,
	cout => \s_upd|u1|Add2~19\);

-- Location: LCCOMB_X43_Y18_N14
\s_upd|u1|Add2~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~21_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\r5|Q\(7) & (!\s_upd|u1|Add2~19\)) # (!\r5|Q\(7) & ((\s_upd|u1|Add2~19\) # (GND))))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\r5|Q\(7) & 
-- (\s_upd|u1|Add2~19\ & VCC)) # (!\r5|Q\(7) & (!\s_upd|u1|Add2~19\))))
-- \s_upd|u1|Add2~22\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((!\s_upd|u1|Add2~19\) # (!\r5|Q\(7)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & (!\r5|Q\(7) & !\s_upd|u1|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \r5|Q\(7),
	datad => VCC,
	cin => \s_upd|u1|Add2~19\,
	combout => \s_upd|u1|Add2~21_combout\,
	cout => \s_upd|u1|Add2~22\);

-- Location: LCCOMB_X43_Y18_N16
\s_upd|u1|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~24_combout\ = ((\r5|Q\(8) $ (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\ $ (\s_upd|u1|Add2~22\)))) # (GND)
-- \s_upd|u1|Add2~25\ = CARRY((\r5|Q\(8) & ((!\s_upd|u1|Add2~22\) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\))) # (!\r5|Q\(8) & (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\s_upd|u1|Add2~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(8),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \s_upd|u1|Add2~22\,
	combout => \s_upd|u1|Add2~24_combout\,
	cout => \s_upd|u1|Add2~25\);

-- Location: LCCOMB_X43_Y18_N18
\s_upd|u1|Add2~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~27_combout\ = (\r5|Q\(9) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & (!\s_upd|u1|Add2~25\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & (\s_upd|u1|Add2~25\ & VCC)))) # (!\r5|Q\(9) & 
-- ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\s_upd|u1|Add2~25\) # (GND))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & (!\s_upd|u1|Add2~25\))))
-- \s_upd|u1|Add2~28\ = CARRY((\r5|Q\(9) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\s_upd|u1|Add2~25\)) # (!\r5|Q\(9) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\) # (!\s_upd|u1|Add2~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(9),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \s_upd|u1|Add2~25\,
	combout => \s_upd|u1|Add2~27_combout\,
	cout => \s_upd|u1|Add2~28\);

-- Location: LCCOMB_X43_Y18_N20
\s_upd|u1|Add2~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~30_combout\ = ((\r5|Q\(10) $ (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\ $ (\s_upd|u1|Add2~28\)))) # (GND)
-- \s_upd|u1|Add2~31\ = CARRY((\r5|Q\(10) & ((!\s_upd|u1|Add2~28\) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\))) # (!\r5|Q\(10) & (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\ & !\s_upd|u1|Add2~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(10),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \s_upd|u1|Add2~28\,
	combout => \s_upd|u1|Add2~30_combout\,
	cout => \s_upd|u1|Add2~31\);

-- Location: LCCOMB_X43_Y18_N22
\s_upd|u1|Add2~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~33_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\r5|Q\(11) & (!\s_upd|u1|Add2~31\)) # (!\r5|Q\(11) & ((\s_upd|u1|Add2~31\) # (GND))))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\r5|Q\(11) & 
-- (\s_upd|u1|Add2~31\ & VCC)) # (!\r5|Q\(11) & (!\s_upd|u1|Add2~31\))))
-- \s_upd|u1|Add2~34\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((!\s_upd|u1|Add2~31\) # (!\r5|Q\(11)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & (!\r5|Q\(11) & !\s_upd|u1|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \r5|Q\(11),
	datad => VCC,
	cin => \s_upd|u1|Add2~31\,
	combout => \s_upd|u1|Add2~33_combout\,
	cout => \s_upd|u1|Add2~34\);

-- Location: LCCOMB_X45_Y18_N2
\s_upd|u1|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add1~0_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((GND) # (!\r5|Q\(0)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\r5|Q\(0) $ (GND)))
-- \s_upd|u1|Add1~1\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\) # (!\r5|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \r5|Q\(0),
	datad => VCC,
	combout => \s_upd|u1|Add1~0_combout\,
	cout => \s_upd|u1|Add1~1\);

-- Location: LCCOMB_X45_Y18_N4
\s_upd|u1|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add1~2_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\r5|Q\(1) & (!\s_upd|u1|Add1~1\)) # (!\r5|Q\(1) & (\s_upd|u1|Add1~1\ & VCC)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\r5|Q\(1) & ((\s_upd|u1|Add1~1\) 
-- # (GND))) # (!\r5|Q\(1) & (!\s_upd|u1|Add1~1\))))
-- \s_upd|u1|Add1~3\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & (\r5|Q\(1) & !\s_upd|u1|Add1~1\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((\r5|Q\(1)) # (!\s_upd|u1|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \r5|Q\(1),
	datad => VCC,
	cin => \s_upd|u1|Add1~1\,
	combout => \s_upd|u1|Add1~2_combout\,
	cout => \s_upd|u1|Add1~3\);

-- Location: LCCOMB_X45_Y18_N6
\s_upd|u1|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add1~4_combout\ = ((\r5|Q\(2) $ (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\ $ (\s_upd|u1|Add1~3\)))) # (GND)
-- \s_upd|u1|Add1~5\ = CARRY((\r5|Q\(2) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\s_upd|u1|Add1~3\)) # (!\r5|Q\(2) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\) # (!\s_upd|u1|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(2),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \s_upd|u1|Add1~3\,
	combout => \s_upd|u1|Add1~4_combout\,
	cout => \s_upd|u1|Add1~5\);

-- Location: LCCOMB_X45_Y18_N8
\s_upd|u1|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add1~6_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\r5|Q\(3) & (!\s_upd|u1|Add1~5\)) # (!\r5|Q\(3) & (\s_upd|u1|Add1~5\ & VCC)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\r5|Q\(3) & ((\s_upd|u1|Add1~5\) 
-- # (GND))) # (!\r5|Q\(3) & (!\s_upd|u1|Add1~5\))))
-- \s_upd|u1|Add1~7\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & (\r5|Q\(3) & !\s_upd|u1|Add1~5\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((\r5|Q\(3)) # (!\s_upd|u1|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \r5|Q\(3),
	datad => VCC,
	cin => \s_upd|u1|Add1~5\,
	combout => \s_upd|u1|Add1~6_combout\,
	cout => \s_upd|u1|Add1~7\);

-- Location: LCCOMB_X45_Y18_N10
\s_upd|u1|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add1~8_combout\ = ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ $ (\r5|Q\(4) $ (\s_upd|u1|Add1~7\)))) # (GND)
-- \s_upd|u1|Add1~9\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((!\s_upd|u1|Add1~7\) # (!\r5|Q\(4)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\r5|Q\(4) & !\s_upd|u1|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \r5|Q\(4),
	datad => VCC,
	cin => \s_upd|u1|Add1~7\,
	combout => \s_upd|u1|Add1~8_combout\,
	cout => \s_upd|u1|Add1~9\);

-- Location: LCCOMB_X45_Y18_N12
\s_upd|u1|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add1~10_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((\r5|Q\(5) & (!\s_upd|u1|Add1~9\)) # (!\r5|Q\(5) & (\s_upd|u1|Add1~9\ & VCC)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((\r5|Q\(5) & ((\s_upd|u1|Add1~9\) 
-- # (GND))) # (!\r5|Q\(5) & (!\s_upd|u1|Add1~9\))))
-- \s_upd|u1|Add1~11\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\r5|Q\(5) & !\s_upd|u1|Add1~9\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\ & ((\r5|Q\(5)) # (!\s_upd|u1|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \r5|Q\(5),
	datad => VCC,
	cin => \s_upd|u1|Add1~9\,
	combout => \s_upd|u1|Add1~10_combout\,
	cout => \s_upd|u1|Add1~11\);

-- Location: LCCOMB_X45_Y18_N14
\s_upd|u1|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add1~12_combout\ = ((\r5|Q\(6) $ (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\ $ (\s_upd|u1|Add1~11\)))) # (GND)
-- \s_upd|u1|Add1~13\ = CARRY((\r5|Q\(6) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\s_upd|u1|Add1~11\)) # (!\r5|Q\(6) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\) # (!\s_upd|u1|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(6),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \s_upd|u1|Add1~11\,
	combout => \s_upd|u1|Add1~12_combout\,
	cout => \s_upd|u1|Add1~13\);

-- Location: LCCOMB_X45_Y18_N16
\s_upd|u1|Add1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add1~14_combout\ = (\r5|Q\(7) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & (!\s_upd|u1|Add1~13\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\s_upd|u1|Add1~13\) # (GND))))) # (!\r5|Q\(7) & 
-- ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & (\s_upd|u1|Add1~13\ & VCC)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & (!\s_upd|u1|Add1~13\))))
-- \s_upd|u1|Add1~15\ = CARRY((\r5|Q\(7) & ((!\s_upd|u1|Add1~13\) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\))) # (!\r5|Q\(7) & (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\ & !\s_upd|u1|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(7),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \s_upd|u1|Add1~13\,
	combout => \s_upd|u1|Add1~14_combout\,
	cout => \s_upd|u1|Add1~15\);

-- Location: LCCOMB_X45_Y18_N18
\s_upd|u1|Add1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add1~16_combout\ = ((\r5|Q\(8) $ (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\ $ (\s_upd|u1|Add1~15\)))) # (GND)
-- \s_upd|u1|Add1~17\ = CARRY((\r5|Q\(8) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\s_upd|u1|Add1~15\)) # (!\r5|Q\(8) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\) # (!\s_upd|u1|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(8),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \s_upd|u1|Add1~15\,
	combout => \s_upd|u1|Add1~16_combout\,
	cout => \s_upd|u1|Add1~17\);

-- Location: LCCOMB_X45_Y18_N20
\s_upd|u1|Add1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add1~18_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\r5|Q\(9) & (!\s_upd|u1|Add1~17\)) # (!\r5|Q\(9) & (\s_upd|u1|Add1~17\ & VCC)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\r5|Q\(9) & 
-- ((\s_upd|u1|Add1~17\) # (GND))) # (!\r5|Q\(9) & (!\s_upd|u1|Add1~17\))))
-- \s_upd|u1|Add1~19\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & (\r5|Q\(9) & !\s_upd|u1|Add1~17\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\r5|Q\(9)) # (!\s_upd|u1|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \r5|Q\(9),
	datad => VCC,
	cin => \s_upd|u1|Add1~17\,
	combout => \s_upd|u1|Add1~18_combout\,
	cout => \s_upd|u1|Add1~19\);

-- Location: LCCOMB_X45_Y18_N22
\s_upd|u1|Add1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add1~20_combout\ = ((\r5|Q\(10) $ (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\ $ (\s_upd|u1|Add1~19\)))) # (GND)
-- \s_upd|u1|Add1~21\ = CARRY((\r5|Q\(10) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\ & !\s_upd|u1|Add1~19\)) # (!\r5|Q\(10) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\) # (!\s_upd|u1|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(10),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \s_upd|u1|Add1~19\,
	combout => \s_upd|u1|Add1~20_combout\,
	cout => \s_upd|u1|Add1~21\);

-- Location: LCCOMB_X45_Y18_N24
\s_upd|u1|Add1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add1~22_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\r5|Q\(11) & (!\s_upd|u1|Add1~21\)) # (!\r5|Q\(11) & (\s_upd|u1|Add1~21\ & VCC)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\r5|Q\(11) & 
-- ((\s_upd|u1|Add1~21\) # (GND))) # (!\r5|Q\(11) & (!\s_upd|u1|Add1~21\))))
-- \s_upd|u1|Add1~23\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & (\r5|Q\(11) & !\s_upd|u1|Add1~21\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\r5|Q\(11)) # (!\s_upd|u1|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \r5|Q\(11),
	datad => VCC,
	cin => \s_upd|u1|Add1~21\,
	combout => \s_upd|u1|Add1~22_combout\,
	cout => \s_upd|u1|Add1~23\);

-- Location: LCCOMB_X44_Y18_N4
\s_upd|u1|Add2~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~35_combout\ = (\s_upd|u1|LessThan0~28_combout\ & ((\s_upd|u1|Add1~22_combout\))) # (!\s_upd|u1|LessThan0~28_combout\ & (\s_upd|u1|Add2~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_upd|u1|Add2~33_combout\,
	datac => \s_upd|u1|Add1~22_combout\,
	datad => \s_upd|u1|LessThan0~28_combout\,
	combout => \s_upd|u1|Add2~35_combout\);

-- Location: LCCOMB_X32_Y18_N2
\s_upd|u1|process_0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|process_0~0_combout\ = \r5|Q\(15) $ (((\s_upd|u0|WideOr0~4_combout\ & (\r1|Q\(15) $ (\r2|Q\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r1|Q\(15),
	datab => \s_upd|u0|WideOr0~4_combout\,
	datac => \r5|Q\(15),
	datad => \r2|Q\(15),
	combout => \s_upd|u1|process_0~0_combout\);

-- Location: LCCOMB_X44_Y18_N6
\s_upd|u1|sum[3]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[3]~17_combout\ = (\s_upd|u1|LessThan1~28_combout\) # ((\s_upd|u1|LessThan0~28_combout\) # (\r5|Q\(15) $ (!\s_upd|u0|res\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(15),
	datab => \s_upd|u0|res\(15),
	datac => \s_upd|u1|LessThan1~28_combout\,
	datad => \s_upd|u1|LessThan0~28_combout\,
	combout => \s_upd|u1|sum[3]~17_combout\);

-- Location: FF_X44_Y18_N17
\s_upd|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \s_upd|u1|sum[11]~feeder_combout\,
	asdata => \s_upd|u1|Add2~35_combout\,
	sload => \s_upd|u1|process_0~0_combout\,
	ena => \s_upd|u1|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_upd|u1|sum\(11));

-- Location: LCCOMB_X40_Y18_N0
\r1|Q~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q~13_combout\ = (!\current_state.state_idle~q\ & (!\current_state.state_linear_f~q\ & \s_upd|u1|sum\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \current_state.state_linear_f~q\,
	datad => \s_upd|u1|sum\(11),
	combout => \r1|Q~13_combout\);

-- Location: LCCOMB_X40_Y18_N14
\r1|Q[7]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q[7]~2_combout\ = (\current_state.state_idle~q\) # ((\current_state.state_linear_f~q\) # (\current_state.state_supd_s~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datab => \current_state.state_linear_f~q\,
	datac => \current_state.state_supd_s~q\,
	combout => \r1|Q[7]~2_combout\);

-- Location: FF_X40_Y18_N1
\r1|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r1|Q~13_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r1|Q[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|Q\(11));

-- Location: LCCOMB_X46_Y18_N16
\s_upd|u1|sum[10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[10]~feeder_combout\ = \s_upd|u1|sum[10]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \s_upd|u1|sum[10]~36_combout\,
	combout => \s_upd|u1|sum[10]~feeder_combout\);

-- Location: LCCOMB_X46_Y18_N26
\s_upd|u1|Add2~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~32_combout\ = (\s_upd|u1|LessThan0~28_combout\ & (\s_upd|u1|Add1~20_combout\)) # (!\s_upd|u1|LessThan0~28_combout\ & ((\s_upd|u1|Add2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_upd|u1|Add1~20_combout\,
	datac => \s_upd|u1|Add2~30_combout\,
	datad => \s_upd|u1|LessThan0~28_combout\,
	combout => \s_upd|u1|Add2~32_combout\);

-- Location: FF_X46_Y18_N17
\s_upd|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \s_upd|u1|sum[10]~feeder_combout\,
	asdata => \s_upd|u1|Add2~32_combout\,
	sload => \s_upd|u1|process_0~0_combout\,
	ena => \s_upd|u1|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_upd|u1|sum\(10));

-- Location: LCCOMB_X40_Y18_N10
\r1|Q~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q~12_combout\ = (!\current_state.state_idle~q\ & (!\current_state.state_linear_f~q\ & \s_upd|u1|sum\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \current_state.state_linear_f~q\,
	datad => \s_upd|u1|sum\(10),
	combout => \r1|Q~12_combout\);

-- Location: FF_X40_Y18_N11
\r1|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r1|Q~12_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r1|Q[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|Q\(10));

-- Location: LCCOMB_X44_Y18_N10
\s_upd|u1|sum[9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[9]~feeder_combout\ = \s_upd|u1|sum[9]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \s_upd|u1|sum[9]~34_combout\,
	combout => \s_upd|u1|sum[9]~feeder_combout\);

-- Location: LCCOMB_X44_Y18_N26
\s_upd|u1|Add2~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~29_combout\ = (\s_upd|u1|LessThan0~28_combout\ & ((\s_upd|u1|Add1~18_combout\))) # (!\s_upd|u1|LessThan0~28_combout\ & (\s_upd|u1|Add2~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_upd|u1|Add2~27_combout\,
	datac => \s_upd|u1|Add1~18_combout\,
	datad => \s_upd|u1|LessThan0~28_combout\,
	combout => \s_upd|u1|Add2~29_combout\);

-- Location: FF_X44_Y18_N11
\s_upd|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \s_upd|u1|sum[9]~feeder_combout\,
	asdata => \s_upd|u1|Add2~29_combout\,
	sload => \s_upd|u1|process_0~0_combout\,
	ena => \s_upd|u1|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_upd|u1|sum\(9));

-- Location: LCCOMB_X40_Y18_N28
\r1|Q~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q~11_combout\ = (!\current_state.state_idle~q\ & (!\current_state.state_linear_f~q\ & \s_upd|u1|sum\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \current_state.state_linear_f~q\,
	datad => \s_upd|u1|sum\(9),
	combout => \r1|Q~11_combout\);

-- Location: FF_X40_Y18_N29
\r1|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r1|Q~11_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r1|Q[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|Q\(9));

-- Location: LCCOMB_X45_Y17_N24
\s_upd|u1|sum[12]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[12]~40_combout\ = ((\r5|Q\(12) $ (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\ $ (!\s_upd|u1|sum[11]~39\)))) # (GND)
-- \s_upd|u1|sum[12]~41\ = CARRY((\r5|Q\(12) & ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\) # (!\s_upd|u1|sum[11]~39\))) # (!\r5|Q\(12) & (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\ & !\s_upd|u1|sum[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(12),
	datab => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \s_upd|u1|sum[11]~39\,
	combout => \s_upd|u1|sum[12]~40_combout\,
	cout => \s_upd|u1|sum[12]~41\);

-- Location: LCCOMB_X44_Y18_N18
\s_upd|u1|sum[12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[12]~feeder_combout\ = \s_upd|u1|sum[12]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \s_upd|u1|sum[12]~40_combout\,
	combout => \s_upd|u1|sum[12]~feeder_combout\);

-- Location: LCCOMB_X45_Y18_N26
\s_upd|u1|Add1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add1~24_combout\ = ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\ $ (\r5|Q\(12) $ (\s_upd|u1|Add1~23\)))) # (GND)
-- \s_upd|u1|Add1~25\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((!\s_upd|u1|Add1~23\) # (!\r5|Q\(12)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\r5|Q\(12) & !\s_upd|u1|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \r5|Q\(12),
	datad => VCC,
	cin => \s_upd|u1|Add1~23\,
	combout => \s_upd|u1|Add1~24_combout\,
	cout => \s_upd|u1|Add1~25\);

-- Location: LCCOMB_X43_Y18_N24
\s_upd|u1|Add2~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~36_combout\ = ((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\ $ (\r5|Q\(12) $ (\s_upd|u1|Add2~34\)))) # (GND)
-- \s_upd|u1|Add2~37\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\ & (\r5|Q\(12) & !\s_upd|u1|Add2~34\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\r5|Q\(12)) # (!\s_upd|u1|Add2~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \r5|Q\(12),
	datad => VCC,
	cin => \s_upd|u1|Add2~34\,
	combout => \s_upd|u1|Add2~36_combout\,
	cout => \s_upd|u1|Add2~37\);

-- Location: LCCOMB_X44_Y18_N14
\s_upd|u1|Add2~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~38_combout\ = (\s_upd|u1|LessThan0~28_combout\ & (\s_upd|u1|Add1~24_combout\)) # (!\s_upd|u1|LessThan0~28_combout\ & ((\s_upd|u1|Add2~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_upd|u1|LessThan0~28_combout\,
	datac => \s_upd|u1|Add1~24_combout\,
	datad => \s_upd|u1|Add2~36_combout\,
	combout => \s_upd|u1|Add2~38_combout\);

-- Location: FF_X44_Y18_N19
\s_upd|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \s_upd|u1|sum[12]~feeder_combout\,
	asdata => \s_upd|u1|Add2~38_combout\,
	sload => \s_upd|u1|process_0~0_combout\,
	ena => \s_upd|u1|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_upd|u1|sum\(12));

-- Location: LCCOMB_X40_Y18_N6
\r1|Q~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q~14_combout\ = (!\current_state.state_idle~q\ & (!\current_state.state_linear_f~q\ & \s_upd|u1|sum\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \current_state.state_linear_f~q\,
	datad => \s_upd|u1|sum\(12),
	combout => \r1|Q~14_combout\);

-- Location: FF_X41_Y18_N29
\r1|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \r1|Q~14_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \r1|Q[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|Q\(12));

-- Location: LCCOMB_X19_Y17_N20
\u11|u0|Mult0|mult_core|romout[3][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[3][8]~combout\ = (\r0|Q\(13) & (!\r0|Q\(14) & \r0|Q\(12))) # (!\r0|Q\(13) & (\r0|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(14),
	datad => \r0|Q\(12),
	combout => \u11|u0|Mult0|mult_core|romout[3][8]~combout\);

-- Location: LCCOMB_X19_Y19_N30
\u1|u1|u0|Mult0|mult_core|romout[2][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|romout[2][15]~combout\ = (\r0|Q\(11) & ((\r0|Q\(10)) # ((\r0|Q\(8) & \r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \r0|Q\(9),
	datac => \r0|Q\(10),
	datad => \r0|Q\(11),
	combout => \u1|u1|u0|Mult0|mult_core|romout[2][15]~combout\);

-- Location: LCCOMB_X19_Y19_N28
\u11|u0|Mult0|mult_core|romout[2][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[2][8]~combout\ = \r0|Q\(11) $ (((\r0|Q\(9) & (\r0|Q\(8) & !\r0|Q\(10))) # (!\r0|Q\(9) & ((\r0|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \r0|Q\(9),
	datac => \r0|Q\(10),
	datad => \r0|Q\(11),
	combout => \u11|u0|Mult0|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X19_Y19_N2
\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\r0|Q\(8) & (\r0|Q\(12) $ (VCC))) # (!\r0|Q\(8) & (\r0|Q\(12) & VCC))
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\r0|Q\(8) & \r0|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \r0|Q\(12),
	datad => VCC,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X19_Y19_N4
\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\r0|Q\(13) & ((\r0|Q\(9) & (\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\r0|Q\(9) & 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\r0|Q\(13) & ((\r0|Q\(9) & (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\r0|Q\(9) & ((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) 
-- # (GND)))))
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\r0|Q\(13) & (!\r0|Q\(9) & !\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\r0|Q\(13) & ((!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) 
-- # (!\r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datab => \r0|Q\(9),
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X19_Y19_N6
\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\r0|Q\(14) $ (\r0|Q\(10) $ (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\r0|Q\(14) & ((\r0|Q\(10)) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # (!\r0|Q\(14) & (\r0|Q\(10) & 
-- !\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(14),
	datab => \r0|Q\(10),
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X19_Y19_N8
\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\r0|Q\(11) & (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\r0|Q\(11) & ((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\r0|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(11),
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X19_Y19_N10
\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\r0|Q\(8) $ (\r0|Q\(12) $ (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\r0|Q\(8) & ((\r0|Q\(12)) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # (!\r0|Q\(8) & (\r0|Q\(12) & 
-- !\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \r0|Q\(12),
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X19_Y19_N12
\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\r0|Q\(13) & ((\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & (\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\r0|Q\(13) & ((\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\r0|Q\(13) & (!\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & !\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\r0|Q\(13) & 
-- ((!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datab => \u11|u0|Mult0|mult_core|romout[2][6]~3_combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X19_Y19_N14
\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\r0|Q\(14) $ (\u11|u0|Mult0|mult_core|romout[2][7]~combout\ $ (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\r0|Q\(14) & ((\u11|u0|Mult0|mult_core|romout[2][7]~combout\) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # (!\r0|Q\(14) & 
-- (\u11|u0|Mult0|mult_core|romout[2][7]~combout\ & !\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(14),
	datab => \u11|u0|Mult0|mult_core|romout[2][7]~combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X19_Y19_N16
\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u11|u0|Mult0|mult_core|romout[2][8]~combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u11|u0|Mult0|mult_core|romout[2][8]~combout\ & 
-- ((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u11|u0|Mult0|mult_core|romout[2][8]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|romout[2][8]~combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X19_Y19_N18
\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\r0|Q\(12) $ (\u11|u0|Mult0|mult_core|romout[2][9]~combout\ $ (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\r0|Q\(12) & ((\u11|u0|Mult0|mult_core|romout[2][9]~combout\) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # (!\r0|Q\(12) & 
-- (\u11|u0|Mult0|mult_core|romout[2][9]~combout\ & !\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(12),
	datab => \u11|u0|Mult0|mult_core|romout[2][9]~combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X19_Y19_N20
\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u1|u1|u0|Mult0|mult_core|romout[2][15]~combout\ & ((\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & (\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u1|u1|u0|Mult0|mult_core|romout[2][15]~combout\ & ((\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u1|u1|u0|Mult0|mult_core|romout[2][15]~combout\ & (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & !\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u1|u1|u0|Mult0|mult_core|romout[2][15]~combout\ & ((!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|romout[2][15]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[3][6]~combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X19_Y19_N22
\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = (\u11|u0|Mult0|mult_core|romout[3][7]~combout\ & (\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ $ (GND))) # (!\u11|u0|Mult0|mult_core|romout[3][7]~combout\ & 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ & VCC))
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][7]~combout\ & !\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X19_Y19_N24
\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u11|u0|Mult0|mult_core|romout[3][8]~combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u11|u0|Mult0|mult_core|romout[3][8]~combout\ & 
-- ((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u11|u0|Mult0|mult_core|romout[3][8]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][8]~combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X18_Y17_N20
\u11|u0|Mult0|mult_core|romout[1][9]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[1][9]~6_combout\ = (\r0|Q\(7) & ((\r0|Q\(6)) # ((\r0|Q\(5) & \r0|Q\(4))))) # (!\r0|Q\(7) & (((!\r0|Q\(5))) # (!\r0|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \r0|Q\(6),
	datac => \r0|Q\(5),
	datad => \r0|Q\(4),
	combout => \u11|u0|Mult0|mult_core|romout[1][9]~6_combout\);

-- Location: LCCOMB_X17_Y17_N0
\u11|u0|Mult0|mult_core|romout[1][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[1][8]~combout\ = \r0|Q\(7) $ (((\r0|Q\(6) & ((!\r0|Q\(5)))) # (!\r0|Q\(6) & (\r0|Q\(4) & \r0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(5),
	combout => \u11|u0|Mult0|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X18_Y18_N30
\u1|u1|u0|Mult0|mult_core|romout[0][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|romout[0][15]~combout\ = (\r0|Q\(3) & ((\r0|Q\(2)) # ((\r0|Q\(1) & \r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(3),
	datac => \r0|Q\(2),
	datad => \r0|Q\(0),
	combout => \u1|u1|u0|Mult0|mult_core|romout[0][15]~combout\);

-- Location: LCCOMB_X18_Y17_N0
\u11|u0|Mult0|mult_core|romout[0][9]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[0][9]~7_combout\ = (\r0|Q\(3) & ((\r0|Q\(2)) # ((\r0|Q\(1) & \r0|Q\(0))))) # (!\r0|Q\(3) & (((!\r0|Q\(2))) # (!\r0|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(1),
	datac => \r0|Q\(2),
	datad => \r0|Q\(0),
	combout => \u11|u0|Mult0|mult_core|romout[0][9]~7_combout\);

-- Location: LCCOMB_X18_Y18_N28
\u1|u1|u0|Mult0|mult_core|romout[0][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|romout[0][13]~combout\ = \r0|Q\(3) $ (((\r0|Q\(1) & (!\r0|Q\(2) & \r0|Q\(0))) # (!\r0|Q\(1) & (\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(3),
	datac => \r0|Q\(2),
	datad => \r0|Q\(0),
	combout => \u1|u1|u0|Mult0|mult_core|romout[0][13]~combout\);

-- Location: LCCOMB_X18_Y18_N0
\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\r0|Q\(0) & \r0|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(4),
	datad => VCC,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X18_Y18_N2
\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\r0|Q\(1) & (!\r0|Q\(5) & !\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\r0|Q\(1) & 
-- ((!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\r0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(5),
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X18_Y18_N4
\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\r0|Q\(2) & ((\r0|Q\(6)) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # (!\r0|Q\(2) & (\r0|Q\(6) & 
-- !\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(2),
	datab => \r0|Q\(6),
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X18_Y18_N6
\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\r0|Q\(7) & (!\r0|Q\(3) & !\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # (!\r0|Q\(7) & 
-- ((!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\r0|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \r0|Q\(3),
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X18_Y18_N8
\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\r0|Q\(0) $ (\r0|Q\(4) $ (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\r0|Q\(0) & ((\r0|Q\(4)) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # (!\r0|Q\(0) & (\r0|Q\(4) & 
-- !\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(4),
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y18_N10
\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u1|u0|Mult0|mult_core|romout[0][11]~1_combout\ & ((\r0|Q\(5) & (\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\r0|Q\(5) & 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u1|u1|u0|Mult0|mult_core|romout[0][11]~1_combout\ & ((\r0|Q\(5) & (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\r0|Q\(5) & 
-- ((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u1|u0|Mult0|mult_core|romout[0][11]~1_combout\ & (!\r0|Q\(5) & !\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u1|u0|Mult0|mult_core|romout[0][11]~1_combout\ & ((!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\r0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|romout[0][11]~1_combout\,
	datab => \r0|Q\(5),
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X18_Y18_N12
\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u1|u0|Mult0|mult_core|romout[0][12]~combout\ $ (\r0|Q\(6) $ (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u1|u0|Mult0|mult_core|romout[0][12]~combout\ & ((\r0|Q\(6)) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u1|u1|u0|Mult0|mult_core|romout[0][12]~combout\ & (\r0|Q\(6) & !\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|romout[0][12]~combout\,
	datab => \r0|Q\(6),
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X18_Y18_N14
\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\r0|Q\(7) & ((\u1|u1|u0|Mult0|mult_core|romout[0][13]~combout\ & (\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u1|u1|u0|Mult0|mult_core|romout[0][13]~combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\r0|Q\(7) & ((\u1|u1|u0|Mult0|mult_core|romout[0][13]~combout\ & 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u1|u1|u0|Mult0|mult_core|romout[0][13]~combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\r0|Q\(7) & (!\u1|u1|u0|Mult0|mult_core|romout[0][13]~combout\ & !\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\r0|Q\(7) & 
-- ((!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u1|u1|u0|Mult0|mult_core|romout[0][13]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \u1|u1|u0|Mult0|mult_core|romout[0][13]~combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X18_Y18_N16
\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u11|u0|Mult0|mult_core|romout[0][9]~7_combout\ $ (\r0|Q\(4) $ (\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u11|u0|Mult0|mult_core|romout[0][9]~7_combout\ & (\r0|Q\(4) & !\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[0][9]~7_combout\ & ((\r0|Q\(4)) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[0][9]~7_combout\,
	datab => \r0|Q\(4),
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X18_Y18_N18
\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u1|u0|Mult0|mult_core|romout[0][15]~combout\ & ((\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ & (\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) 
-- # (!\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u1|u1|u0|Mult0|mult_core|romout[0][15]~combout\ & ((\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ & 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u1|u0|Mult0|mult_core|romout[0][15]~combout\ & (!\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ & !\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u1|u0|Mult0|mult_core|romout[0][15]~combout\ & ((!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|romout[0][15]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[1][6]~1_combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X18_Y18_N20
\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\u11|u0|Mult0|mult_core|romout[1][7]~combout\ & (\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\u11|u0|Mult0|mult_core|romout[1][7]~combout\ & 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u11|u0|Mult0|mult_core|romout[1][7]~combout\ & !\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X18_Y18_N22
\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u11|u0|Mult0|mult_core|romout[1][8]~combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u11|u0|Mult0|mult_core|romout[1][8]~combout\ & 
-- ((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u11|u0|Mult0|mult_core|romout[1][8]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[1][8]~combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X18_Y18_N24
\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u11|u0|Mult0|mult_core|romout[1][9]~6_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC)) # (!\u11|u0|Mult0|mult_core|romout[1][9]~6_combout\ 
-- & (\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND)))
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((!\u11|u0|Mult0|mult_core|romout[1][9]~6_combout\ & !\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|romout[1][9]~6_combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X19_Y22_N16
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \r0|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \r0|Q\(8),
	datad => VCC,
	cout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X19_Y22_N18
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\r0|Q\(9) & 
-- !\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \r0|Q\(9),
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X19_Y22_N20
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\r0|Q\(10)) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\r0|Q\(10) & 
-- !\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \r0|Q\(10),
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X19_Y22_N22
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\r0|Q\(11) & 
-- (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # (!\r0|Q\(11) & (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)))) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\r0|Q\(11) & (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\r0|Q\(11) & 
-- ((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # (GND)))))
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\r0|Q\(11) & 
-- !\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \r0|Q\(11),
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X19_Y22_N24
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ 
-- (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X19_Y22_N26
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X19_Y22_N28
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datab => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X19_Y22_N30
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X19_Y21_N0
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ 
-- (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & 
-- !\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X19_Y21_N2
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- !\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X19_Y21_N4
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ $ (GND))) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & !\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X19_Y21_N6
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X19_Y21_N8
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X19_Y21_N10
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X19_Y21_N12
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X19_Y21_N14
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X25_Y21_N2
\u1|u1|u1|sum[0]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[0]~15_combout\ = \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ $ (VCC)
-- \u1|u1|u1|sum[0]~16\ = CARRY(\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	combout => \u1|u1|u1|sum[0]~15_combout\,
	cout => \u1|u1|u1|sum[0]~16\);

-- Location: LCCOMB_X25_Y21_N4
\u1|u1|u1|sum[1]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[1]~21_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\u1|u1|u1|sum[0]~16\ & VCC)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- (!\u1|u1|u1|sum[0]~16\))
-- \u1|u1|u1|sum[1]~22\ = CARRY((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\u1|u1|u1|sum[0]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u1|u1|u1|sum[0]~16\,
	combout => \u1|u1|u1|sum[1]~21_combout\,
	cout => \u1|u1|u1|sum[1]~22\);

-- Location: LCCOMB_X25_Y21_N6
\u1|u1|u1|sum[2]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[2]~23_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\u1|u1|u1|sum[1]~22\ $ (GND))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (!\u1|u1|u1|sum[1]~22\ & VCC))
-- \u1|u1|u1|sum[2]~24\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\u1|u1|u1|sum[1]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u1|u1|u1|sum[1]~22\,
	combout => \u1|u1|u1|sum[2]~23_combout\,
	cout => \u1|u1|u1|sum[2]~24\);

-- Location: LCCOMB_X25_Y21_N8
\u1|u1|u1|sum[3]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[3]~25_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u1|u1|u1|sum[2]~24\ & VCC)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\u1|u1|u1|sum[2]~24\))
-- \u1|u1|u1|sum[3]~26\ = CARRY((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u1|u1|u1|sum[2]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u1|u1|sum[2]~24\,
	combout => \u1|u1|u1|sum[3]~25_combout\,
	cout => \u1|u1|u1|sum[3]~26\);

-- Location: LCCOMB_X25_Y21_N10
\u1|u1|u1|sum[4]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[4]~27_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # (!\u1|u1|u1|sum[3]~26\))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u1|u1|u1|sum[3]~26\ $ (GND)))
-- \u1|u1|u1|sum[4]~28\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u1|u1|u1|sum[3]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u1|u1|sum[3]~26\,
	combout => \u1|u1|u1|sum[4]~27_combout\,
	cout => \u1|u1|u1|sum[4]~28\);

-- Location: LCCOMB_X25_Y21_N12
\u1|u1|u1|sum[5]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[5]~29_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u1|u1|u1|sum[4]~28\)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- ((\u1|u1|u1|sum[4]~28\) # (GND)))
-- \u1|u1|u1|sum[5]~30\ = CARRY((!\u1|u1|u1|sum[4]~28\) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u1|u1|sum[4]~28\,
	combout => \u1|u1|u1|sum[5]~29_combout\,
	cout => \u1|u1|u1|sum[5]~30\);

-- Location: LCCOMB_X25_Y21_N14
\u1|u1|u1|sum[6]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[6]~31_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((GND) # (!\u1|u1|u1|sum[5]~30\))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u1|u1|u1|sum[5]~30\ $ (GND)))
-- \u1|u1|u1|sum[6]~32\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (!\u1|u1|u1|sum[5]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u1|u1|sum[5]~30\,
	combout => \u1|u1|u1|sum[6]~31_combout\,
	cout => \u1|u1|u1|sum[6]~32\);

-- Location: LCCOMB_X25_Y21_N16
\u1|u1|u1|sum[7]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[7]~33_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u1|u1|u1|sum[6]~32\ & VCC)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\u1|u1|u1|sum[6]~32\))
-- \u1|u1|u1|sum[7]~34\ = CARRY((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u1|u1|u1|sum[6]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u1|u1|sum[6]~32\,
	combout => \u1|u1|u1|sum[7]~33_combout\,
	cout => \u1|u1|u1|sum[7]~34\);

-- Location: LCCOMB_X25_Y21_N18
\u1|u1|u1|sum[8]~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[8]~35_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((GND) # (!\u1|u1|u1|sum[7]~34\))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u1|u1|u1|sum[7]~34\ $ (GND)))
-- \u1|u1|u1|sum[8]~36\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u1|u1|u1|sum[7]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u1|u1|sum[7]~34\,
	combout => \u1|u1|u1|sum[8]~35_combout\,
	cout => \u1|u1|u1|sum[8]~36\);

-- Location: LCCOMB_X25_Y21_N20
\u1|u1|u1|sum[9]~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[9]~37_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u1|u1|u1|sum[8]~36\)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- ((\u1|u1|u1|sum[8]~36\) # (GND)))
-- \u1|u1|u1|sum[9]~38\ = CARRY((!\u1|u1|u1|sum[8]~36\) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u1|u1|sum[8]~36\,
	combout => \u1|u1|u1|sum[9]~37_combout\,
	cout => \u1|u1|u1|sum[9]~38\);

-- Location: LCCOMB_X25_Y21_N22
\u1|u1|u1|sum[10]~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[10]~39_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u1|u1|u1|sum[9]~38\ $ (GND))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (!\u1|u1|u1|sum[9]~38\ & VCC))
-- \u1|u1|u1|sum[10]~40\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u1|u1|u1|sum[9]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u1|u1|sum[9]~38\,
	combout => \u1|u1|u1|sum[10]~39_combout\,
	cout => \u1|u1|u1|sum[10]~40\);

-- Location: LCCOMB_X25_Y21_N24
\u1|u1|u1|sum[11]~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[11]~41_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u1|u1|u1|sum[10]~40\ & VCC)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- (!\u1|u1|u1|sum[10]~40\))
-- \u1|u1|u1|sum[11]~42\ = CARRY((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u1|u1|u1|sum[10]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1|u1|sum[10]~40\,
	combout => \u1|u1|u1|sum[11]~41_combout\,
	cout => \u1|u1|u1|sum[11]~42\);

-- Location: LCCOMB_X25_Y21_N26
\u1|u1|u1|sum[12]~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[12]~43_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u1|u1|u1|sum[11]~42\ $ (GND))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (!\u1|u1|u1|sum[11]~42\ & VCC))
-- \u1|u1|u1|sum[12]~44\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u1|u1|u1|sum[11]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u1|u1|u1|sum[11]~42\,
	combout => \u1|u1|u1|sum[12]~43_combout\,
	cout => \u1|u1|u1|sum[12]~44\);

-- Location: LCCOMB_X20_Y21_N6
\u1|u1|u1|Add2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~4_cout\ = CARRY(!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cout => \u1|u1|u1|Add2~4_cout\);

-- Location: LCCOMB_X20_Y21_N8
\u1|u1|u1|Add2~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~5_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u1|u1|u1|Add2~4_cout\)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (\u1|u1|u1|Add2~4_cout\ & VCC))
-- \u1|u1|u1|Add2~6\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u1|u1|u1|Add2~4_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add2~4_cout\,
	combout => \u1|u1|u1|Add2~5_combout\,
	cout => \u1|u1|u1|Add2~6\);

-- Location: LCCOMB_X20_Y21_N10
\u1|u1|u1|Add2~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~7_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u1|u1|u1|Add2~6\ $ (GND))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # 
-- (!\u1|u1|u1|Add2~6\)))
-- \u1|u1|u1|Add2~8\ = CARRY((!\u1|u1|u1|Add2~6\) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add2~6\,
	combout => \u1|u1|u1|Add2~7_combout\,
	cout => \u1|u1|u1|Add2~8\);

-- Location: LCCOMB_X20_Y21_N12
\u1|u1|u1|Add2~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~9_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u1|u1|u1|Add2~8\) # (GND))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\u1|u1|u1|Add2~8\))
-- \u1|u1|u1|Add2~10\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\) # (!\u1|u1|u1|Add2~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add2~8\,
	combout => \u1|u1|u1|Add2~9_combout\,
	cout => \u1|u1|u1|Add2~10\);

-- Location: LCCOMB_X20_Y21_N14
\u1|u1|u1|Add2~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~11_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u1|u1|u1|Add2~10\ $ (GND))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((GND) # 
-- (!\u1|u1|u1|Add2~10\)))
-- \u1|u1|u1|Add2~12\ = CARRY((!\u1|u1|u1|Add2~10\) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add2~10\,
	combout => \u1|u1|u1|Add2~11_combout\,
	cout => \u1|u1|u1|Add2~12\);

-- Location: LCCOMB_X20_Y21_N16
\u1|u1|u1|Add2~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~13_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u1|u1|u1|Add2~12\)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u1|u1|u1|Add2~12\ & 
-- VCC))
-- \u1|u1|u1|Add2~14\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u1|u1|u1|Add2~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add2~12\,
	combout => \u1|u1|u1|Add2~13_combout\,
	cout => \u1|u1|u1|Add2~14\);

-- Location: LCCOMB_X20_Y21_N18
\u1|u1|u1|Add2~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~15_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u1|u1|u1|Add2~14\ $ (GND))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((GND) # 
-- (!\u1|u1|u1|Add2~14\)))
-- \u1|u1|u1|Add2~16\ = CARRY((!\u1|u1|u1|Add2~14\) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add2~14\,
	combout => \u1|u1|u1|Add2~15_combout\,
	cout => \u1|u1|u1|Add2~16\);

-- Location: LCCOMB_X20_Y21_N20
\u1|u1|u1|Add2~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~17_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\u1|u1|u1|Add2~16\) # (GND))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\u1|u1|u1|Add2~16\))
-- \u1|u1|u1|Add2~18\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\) # (!\u1|u1|u1|Add2~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add2~16\,
	combout => \u1|u1|u1|Add2~17_combout\,
	cout => \u1|u1|u1|Add2~18\);

-- Location: LCCOMB_X20_Y21_N22
\u1|u1|u1|Add2~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~19_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (!\u1|u1|u1|Add2~18\ & VCC)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u1|u1|u1|Add2~18\ $ (GND)))
-- \u1|u1|u1|Add2~20\ = CARRY((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u1|u1|u1|Add2~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add2~18\,
	combout => \u1|u1|u1|Add2~19_combout\,
	cout => \u1|u1|u1|Add2~20\);

-- Location: LCCOMB_X20_Y21_N24
\u1|u1|u1|Add2~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~21_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1|u1|Add2~20\)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u1|u1|u1|Add2~20\ & 
-- VCC))
-- \u1|u1|u1|Add2~22\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u1|u1|u1|Add2~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add2~20\,
	combout => \u1|u1|u1|Add2~21_combout\,
	cout => \u1|u1|u1|Add2~22\);

-- Location: LCCOMB_X20_Y21_N26
\u1|u1|u1|Add2~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~23_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (!\u1|u1|u1|Add2~22\ & VCC)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u1|u1|u1|Add2~22\ $ (GND)))
-- \u1|u1|u1|Add2~24\ = CARRY((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u1|u1|u1|Add2~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add2~22\,
	combout => \u1|u1|u1|Add2~23_combout\,
	cout => \u1|u1|u1|Add2~24\);

-- Location: LCCOMB_X23_Y21_N2
\u1|u1|u1|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add1~0_combout\ = \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ $ (VCC)
-- \u1|u1|u1|Add1~1\ = CARRY(\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	combout => \u1|u1|u1|Add1~0_combout\,
	cout => \u1|u1|u1|Add1~1\);

-- Location: LCCOMB_X23_Y21_N4
\u1|u1|u1|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add1~2_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (!\u1|u1|u1|Add1~1\)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\u1|u1|u1|Add1~1\) # 
-- (GND)))
-- \u1|u1|u1|Add1~3\ = CARRY((!\u1|u1|u1|Add1~1\) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add1~1\,
	combout => \u1|u1|u1|Add1~2_combout\,
	cout => \u1|u1|u1|Add1~3\);

-- Location: LCCOMB_X23_Y21_N6
\u1|u1|u1|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add1~4_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((GND) # (!\u1|u1|u1|Add1~3\))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\u1|u1|u1|Add1~3\ $ (GND)))
-- \u1|u1|u1|Add1~5\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\) # (!\u1|u1|u1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add1~3\,
	combout => \u1|u1|u1|Add1~4_combout\,
	cout => \u1|u1|u1|Add1~5\);

-- Location: LCCOMB_X23_Y21_N8
\u1|u1|u1|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add1~6_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u1|u1|u1|Add1~5\)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\u1|u1|u1|Add1~5\) # 
-- (GND)))
-- \u1|u1|u1|Add1~7\ = CARRY((!\u1|u1|u1|Add1~5\) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add1~5\,
	combout => \u1|u1|u1|Add1~6_combout\,
	cout => \u1|u1|u1|Add1~7\);

-- Location: LCCOMB_X23_Y21_N10
\u1|u1|u1|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add1~8_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u1|u1|u1|Add1~7\ $ (GND))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\u1|u1|u1|Add1~7\ & VCC))
-- \u1|u1|u1|Add1~9\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u1|u1|u1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add1~7\,
	combout => \u1|u1|u1|Add1~8_combout\,
	cout => \u1|u1|u1|Add1~9\);

-- Location: LCCOMB_X23_Y21_N12
\u1|u1|u1|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add1~10_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u1|u1|u1|Add1~9\ & VCC)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\u1|u1|u1|Add1~9\))
-- \u1|u1|u1|Add1~11\ = CARRY((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u1|u1|u1|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add1~9\,
	combout => \u1|u1|u1|Add1~10_combout\,
	cout => \u1|u1|u1|Add1~11\);

-- Location: LCCOMB_X23_Y21_N14
\u1|u1|u1|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add1~12_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u1|u1|u1|Add1~11\ $ (GND))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u1|u1|u1|Add1~11\ & VCC))
-- \u1|u1|u1|Add1~13\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u1|u1|u1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add1~11\,
	combout => \u1|u1|u1|Add1~12_combout\,
	cout => \u1|u1|u1|Add1~13\);

-- Location: LCCOMB_X23_Y21_N16
\u1|u1|u1|Add1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add1~14_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u1|u1|u1|Add1~13\)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\u1|u1|u1|Add1~13\) 
-- # (GND)))
-- \u1|u1|u1|Add1~15\ = CARRY((!\u1|u1|u1|Add1~13\) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add1~13\,
	combout => \u1|u1|u1|Add1~14_combout\,
	cout => \u1|u1|u1|Add1~15\);

-- Location: LCCOMB_X23_Y21_N18
\u1|u1|u1|Add1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add1~16_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u1|u1|u1|Add1~15\ $ (GND))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\u1|u1|u1|Add1~15\ & VCC))
-- \u1|u1|u1|Add1~17\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u1|u1|u1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add1~15\,
	combout => \u1|u1|u1|Add1~16_combout\,
	cout => \u1|u1|u1|Add1~17\);

-- Location: LCCOMB_X23_Y21_N20
\u1|u1|u1|Add1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add1~18_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u1|u1|u1|Add1~17\ & VCC)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\u1|u1|u1|Add1~17\))
-- \u1|u1|u1|Add1~19\ = CARRY((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u1|u1|u1|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add1~17\,
	combout => \u1|u1|u1|Add1~18_combout\,
	cout => \u1|u1|u1|Add1~19\);

-- Location: LCCOMB_X23_Y21_N22
\u1|u1|u1|Add1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add1~20_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # (!\u1|u1|u1|Add1~19\))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u1|u1|u1|Add1~19\ $ (GND)))
-- \u1|u1|u1|Add1~21\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u1|u1|u1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add1~19\,
	combout => \u1|u1|u1|Add1~20_combout\,
	cout => \u1|u1|u1|Add1~21\);

-- Location: LCCOMB_X23_Y21_N24
\u1|u1|u1|Add1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add1~22_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1|u1|Add1~21\)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u1|u1|Add1~21\) 
-- # (GND)))
-- \u1|u1|u1|Add1~23\ = CARRY((!\u1|u1|u1|Add1~21\) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add1~21\,
	combout => \u1|u1|u1|Add1~22_combout\,
	cout => \u1|u1|u1|Add1~23\);

-- Location: LCCOMB_X23_Y21_N26
\u1|u1|u1|Add1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add1~24_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((GND) # (!\u1|u1|u1|Add1~23\))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u1|u1|u1|Add1~23\ $ (GND)))
-- \u1|u1|u1|Add1~25\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u1|u1|u1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add1~23\,
	combout => \u1|u1|u1|Add1~24_combout\,
	cout => \u1|u1|u1|Add1~25\);

-- Location: LCCOMB_X19_Y21_N30
\u1|u1|u1|LessThan0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|LessThan0~0_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\) # ((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datac => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	combout => \u1|u1|u1|LessThan0~0_combout\);

-- Location: LCCOMB_X19_Y21_N20
\u1|u1|u1|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|LessThan0~1_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datac => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	combout => \u1|u1|u1|LessThan0~1_combout\);

-- Location: LCCOMB_X19_Y21_N22
\u1|u1|u1|LessThan0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|LessThan0~2_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # ((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\) # ((\u1|u1|u1|LessThan0~0_combout\ & 
-- \u1|u1|u1|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datac => \u1|u1|u1|LessThan0~0_combout\,
	datad => \u1|u1|u1|LessThan0~1_combout\,
	combout => \u1|u1|u1|LessThan0~2_combout\);

-- Location: LCCOMB_X19_Y21_N24
\u1|u1|u1|LessThan0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|LessThan0~3_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\) # ((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # 
-- ((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & \u1|u1|u1|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datac => \u1|u1|u1|LessThan0~2_combout\,
	datad => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	combout => \u1|u1|u1|LessThan0~3_combout\);

-- Location: LCCOMB_X20_Y21_N2
\u1|u1|u1|Add2~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~31_combout\ = (\u1|u1|u1|LessThan0~3_combout\ & ((\u1|u1|u1|Add1~24_combout\))) # (!\u1|u1|u1|LessThan0~3_combout\ & (\u1|u1|u1|Add2~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u1|Add2~23_combout\,
	datac => \u1|u1|u1|Add1~24_combout\,
	datad => \u1|u1|u1|LessThan0~3_combout\,
	combout => \u1|u1|u1|Add2~31_combout\);

-- Location: LCCOMB_X19_Y21_N28
\u1|u1|u1|sum[14]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[14]~18_combout\ = (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datac => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	combout => \u1|u1|u1|sum[14]~18_combout\);

-- Location: LCCOMB_X19_Y21_N18
\u1|u1|u1|sum[14]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[14]~19_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & \u1|u1|u1|sum[14]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datac => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => \u1|u1|u1|sum[14]~18_combout\,
	combout => \u1|u1|u1|sum[14]~19_combout\);

-- Location: LCCOMB_X19_Y21_N26
\u1|u1|u1|sum[14]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[14]~17_combout\ = (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datac => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	combout => \u1|u1|u1|sum[14]~17_combout\);

-- Location: LCCOMB_X25_Y21_N0
\u1|u1|u1|sum[14]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[14]~20_combout\ = (((!\u1|u1|u1|sum[14]~17_combout\) # (!\u1|u1|u1|LessThan0~1_combout\)) # (!\r0|Q\(15))) # (!\u1|u1|u1|sum[14]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u1|sum[14]~19_combout\,
	datab => \r0|Q\(15),
	datac => \u1|u1|u1|LessThan0~1_combout\,
	datad => \u1|u1|u1|sum[14]~17_combout\,
	combout => \u1|u1|u1|sum[14]~20_combout\);

-- Location: FF_X25_Y21_N27
\u1|u1|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1|u1|sum[12]~43_combout\,
	asdata => \u1|u1|u1|Add2~31_combout\,
	sload => \r0|Q\(15),
	ena => \u1|u1|u1|sum[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1|u1|sum\(12));

-- Location: FF_X25_Y22_N11
\u1|r1|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1|u1|sum\(12),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u1|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1|Q\(12));

-- Location: LCCOMB_X24_Y21_N24
\u1|u1|u1|Add2~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~32_combout\ = (\u1|u1|u1|LessThan0~3_combout\ & ((\u1|u1|u1|Add1~22_combout\))) # (!\u1|u1|u1|LessThan0~3_combout\ & (\u1|u1|u1|Add2~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u1|LessThan0~3_combout\,
	datac => \u1|u1|u1|Add2~21_combout\,
	datad => \u1|u1|u1|Add1~22_combout\,
	combout => \u1|u1|u1|Add2~32_combout\);

-- Location: FF_X25_Y21_N25
\u1|u1|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1|u1|sum[11]~41_combout\,
	asdata => \u1|u1|u1|Add2~32_combout\,
	sload => \r0|Q\(15),
	ena => \u1|u1|u1|sum[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1|u1|sum\(11));

-- Location: FF_X25_Y22_N23
\u1|r1|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1|u1|sum\(11),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u1|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1|Q\(11));

-- Location: LCCOMB_X24_Y21_N18
\u1|u1|u1|Add2~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~33_combout\ = (\u1|u1|u1|LessThan0~3_combout\ & ((\u1|u1|u1|Add1~20_combout\))) # (!\u1|u1|u1|LessThan0~3_combout\ & (\u1|u1|u1|Add2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u1|LessThan0~3_combout\,
	datac => \u1|u1|u1|Add2~19_combout\,
	datad => \u1|u1|u1|Add1~20_combout\,
	combout => \u1|u1|u1|Add2~33_combout\);

-- Location: FF_X25_Y21_N23
\u1|u1|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1|u1|sum[10]~39_combout\,
	asdata => \u1|u1|u1|Add2~33_combout\,
	sload => \r0|Q\(15),
	ena => \u1|u1|u1|sum[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1|u1|sum\(10));

-- Location: FF_X25_Y22_N29
\u1|r1|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1|u1|sum\(10),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u1|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1|Q\(10));

-- Location: LCCOMB_X28_Y25_N10
\u1|u0|u1|sum[8]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sum[8]~7_combout\ = (\u1|u0|u1|LessThan0~2_combout\ & (\u1|u0|u1|Add1~14_combout\)) # (!\u1|u0|u1|LessThan0~2_combout\ & ((\u1|u0|u1|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u1|Add1~14_combout\,
	datab => \u1|u0|u1|LessThan0~2_combout\,
	datad => \u1|u0|u1|Add2~16_combout\,
	combout => \u1|u0|u1|sum[8]~7_combout\);

-- Location: FF_X28_Y25_N11
\u1|u0|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u0|u1|sum[8]~7_combout\,
	asdata => \u1|u0|u1|Add0~14_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	ena => \u1|u0|u1|sum[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u0|u1|sum\(8));

-- Location: LCCOMB_X24_Y21_N0
\u1|u1|u1|Add2~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~35_combout\ = (\u1|u1|u1|LessThan0~3_combout\ & (\u1|u1|u1|Add1~16_combout\)) # (!\u1|u1|u1|LessThan0~3_combout\ & ((\u1|u1|u1|Add2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u1|Add1~16_combout\,
	datac => \u1|u1|u1|Add2~15_combout\,
	datad => \u1|u1|u1|LessThan0~3_combout\,
	combout => \u1|u1|u1|Add2~35_combout\);

-- Location: FF_X25_Y21_N19
\u1|u1|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1|u1|sum[8]~35_combout\,
	asdata => \u1|u1|u1|Add2~35_combout\,
	sload => \r0|Q\(15),
	ena => \u1|u1|u1|sum[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1|u1|sum\(8));

-- Location: FF_X26_Y22_N1
\u1|r1|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1|u1|sum\(8),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u1|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1|Q\(8));

-- Location: LCCOMB_X24_Y21_N26
\u1|u1|u1|Add2~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~36_combout\ = (\u1|u1|u1|LessThan0~3_combout\ & (\u1|u1|u1|Add1~14_combout\)) # (!\u1|u1|u1|LessThan0~3_combout\ & ((\u1|u1|u1|Add2~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u1|LessThan0~3_combout\,
	datac => \u1|u1|u1|Add1~14_combout\,
	datad => \u1|u1|u1|Add2~13_combout\,
	combout => \u1|u1|u1|Add2~36_combout\);

-- Location: FF_X25_Y21_N17
\u1|u1|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1|u1|sum[7]~33_combout\,
	asdata => \u1|u1|u1|Add2~36_combout\,
	sload => \r0|Q\(15),
	ena => \u1|u1|u1|sum[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1|u1|sum\(7));

-- Location: FF_X25_Y22_N15
\u1|r1|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1|u1|sum\(7),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u1|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1|Q\(7));

-- Location: LCCOMB_X28_Y25_N28
\u1|u0|u1|sum[7]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sum[7]~6_combout\ = (\u1|u0|u1|LessThan0~2_combout\ & (\u1|u0|u1|Add1~12_combout\)) # (!\u1|u0|u1|LessThan0~2_combout\ & ((\u1|u0|u1|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u1|Add1~12_combout\,
	datab => \u1|u0|u1|Add2~14_combout\,
	datad => \u1|u0|u1|LessThan0~2_combout\,
	combout => \u1|u0|u1|sum[7]~6_combout\);

-- Location: FF_X28_Y25_N29
\u1|u0|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u0|u1|sum[7]~6_combout\,
	asdata => \u1|u0|u1|Add0~12_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	ena => \u1|u0|u1|sum[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u0|u1|sum\(7));

-- Location: LCCOMB_X24_Y21_N28
\u1|u1|u1|Add2~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~38_combout\ = (\u1|u1|u1|LessThan0~3_combout\ & ((\u1|u1|u1|Add1~10_combout\))) # (!\u1|u1|u1|LessThan0~3_combout\ & (\u1|u1|u1|Add2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u1|Add2~9_combout\,
	datab => \u1|u1|u1|LessThan0~3_combout\,
	datad => \u1|u1|u1|Add1~10_combout\,
	combout => \u1|u1|u1|Add2~38_combout\);

-- Location: FF_X25_Y21_N13
\u1|u1|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1|u1|sum[5]~29_combout\,
	asdata => \u1|u1|u1|Add2~38_combout\,
	sload => \r0|Q\(15),
	ena => \u1|u1|u1|sum[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1|u1|sum\(5));

-- Location: FF_X26_Y22_N27
\u1|r1|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1|u1|sum\(5),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u1|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1|Q\(5));

-- Location: LCCOMB_X24_Y21_N16
\u1|u1|u1|Add2~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~39_combout\ = (\u1|u1|u1|LessThan0~3_combout\ & ((\u1|u1|u1|Add1~8_combout\))) # (!\u1|u1|u1|LessThan0~3_combout\ & (\u1|u1|u1|Add2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u1|LessThan0~3_combout\,
	datac => \u1|u1|u1|Add2~7_combout\,
	datad => \u1|u1|u1|Add1~8_combout\,
	combout => \u1|u1|u1|Add2~39_combout\);

-- Location: FF_X25_Y21_N11
\u1|u1|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1|u1|sum[4]~27_combout\,
	asdata => \u1|u1|u1|Add2~39_combout\,
	sload => \r0|Q\(15),
	ena => \u1|u1|u1|sum[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1|u1|sum\(4));

-- Location: LCCOMB_X25_Y22_N30
\u1|r1|Q[4]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|r1|Q[4]~feeder_combout\ = \u1|u1|u1|sum\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|u1|u1|sum\(4),
	combout => \u1|r1|Q[4]~feeder_combout\);

-- Location: FF_X25_Y22_N31
\u1|r1|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|r1|Q[4]~feeder_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1|Q\(4));

-- Location: LCCOMB_X20_Y21_N4
\u1|u1|u1|Add2~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~40_combout\ = (\u1|u1|u1|LessThan0~3_combout\ & ((\u1|u1|u1|Add1~6_combout\))) # (!\u1|u1|u1|LessThan0~3_combout\ & (\u1|u1|u1|Add2~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u1|Add2~5_combout\,
	datac => \u1|u1|u1|Add1~6_combout\,
	datad => \u1|u1|u1|LessThan0~3_combout\,
	combout => \u1|u1|u1|Add2~40_combout\);

-- Location: FF_X25_Y21_N9
\u1|u1|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1|u1|sum[3]~25_combout\,
	asdata => \u1|u1|u1|Add2~40_combout\,
	sload => \r0|Q\(15),
	ena => \u1|u1|u1|sum[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1|u1|sum\(3));

-- Location: FF_X25_Y22_N17
\u1|r1|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1|u1|sum\(3),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u1|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1|Q\(3));

-- Location: LCCOMB_X29_Y25_N30
\u1|u0|u1|sum[2]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sum[2]~1_combout\ = (\u1|u0|u1|LessThan0~2_combout\ & ((\u1|u0|u1|Add1~2_combout\))) # (!\u1|u0|u1|LessThan0~2_combout\ & (\u1|u0|u1|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u1|Add2~4_combout\,
	datab => \u1|u0|u1|Add1~2_combout\,
	datad => \u1|u0|u1|LessThan0~2_combout\,
	combout => \u1|u0|u1|sum[2]~1_combout\);

-- Location: FF_X29_Y25_N31
\u1|u0|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u0|u1|sum[2]~1_combout\,
	asdata => \u1|u0|u1|Add0~2_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	ena => \u1|u0|u1|sum[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u0|u1|sum\(2));

-- Location: LCCOMB_X24_Y21_N30
\u1|u1|u1|Add2~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~41_combout\ = (\u1|u1|u1|LessThan0~3_combout\ & ((\u1|u1|u1|Add1~4_combout\))) # (!\u1|u1|u1|LessThan0~3_combout\ & (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datac => \u1|u1|u1|Add1~4_combout\,
	datad => \u1|u1|u1|LessThan0~3_combout\,
	combout => \u1|u1|u1|Add2~41_combout\);

-- Location: FF_X25_Y21_N7
\u1|u1|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1|u1|sum[2]~23_combout\,
	asdata => \u1|u1|u1|Add2~41_combout\,
	sload => \r0|Q\(15),
	ena => \u1|u1|u1|sum[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1|u1|sum\(2));

-- Location: FF_X25_Y22_N25
\u1|r1|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1|u1|sum\(2),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u1|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1|Q\(2));

-- Location: LCCOMB_X24_Y21_N14
\u1|u1|u1|Add2~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~42_combout\ = !\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	combout => \u1|u1|u1|Add2~42_combout\);

-- Location: LCCOMB_X24_Y21_N22
\u1|u1|u1|Add2~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~44_combout\ = (\u1|u1|u1|LessThan0~3_combout\ & (\u1|u1|u1|Add1~2_combout\)) # (!\u1|u1|u1|LessThan0~3_combout\ & ((\u1|u1|u1|Add2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u1|Add1~2_combout\,
	datac => \u1|u1|u1|Add2~42_combout\,
	datad => \u1|u1|u1|LessThan0~3_combout\,
	combout => \u1|u1|u1|Add2~44_combout\);

-- Location: FF_X25_Y21_N5
\u1|u1|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1|u1|sum[1]~21_combout\,
	asdata => \u1|u1|u1|Add2~44_combout\,
	sload => \r0|Q\(15),
	ena => \u1|u1|u1|sum[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1|u1|sum\(1));

-- Location: FF_X25_Y22_N1
\u1|r1|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1|u1|sum\(1),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u1|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1|Q\(1));

-- Location: FF_X31_Y25_N9
\u1|u0|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	ena => \u1|u0|u1|sum[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u0|u1|sum\(0));

-- Location: LCCOMB_X21_Y21_N20
\u1|u1|u1|Add2~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~0_combout\ = !\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	combout => \u1|u1|u1|Add2~0_combout\);

-- Location: LCCOMB_X24_Y21_N6
\u1|u1|u1|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~2_combout\ = (\u1|u1|u1|LessThan0~3_combout\ & ((\u1|u1|u1|Add1~0_combout\))) # (!\u1|u1|u1|LessThan0~3_combout\ & (\u1|u1|u1|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u1|Add2~0_combout\,
	datab => \u1|u1|u1|LessThan0~3_combout\,
	datad => \u1|u1|u1|Add1~0_combout\,
	combout => \u1|u1|u1|Add2~2_combout\);

-- Location: FF_X25_Y21_N3
\u1|u1|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1|u1|sum[0]~15_combout\,
	asdata => \u1|u1|u1|Add2~2_combout\,
	sload => \r0|Q\(15),
	ena => \u1|u1|u1|sum[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1|u1|sum\(0));

-- Location: FF_X26_Y22_N23
\u1|r1|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1|u1|sum\(0),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u1|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1|Q\(0));

-- Location: LCCOMB_X25_Y23_N2
\u1|u2|sum[0]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[0]~15_combout\ = (\u1|r0|Q\(0) & (\u1|r1|Q\(0) $ (VCC))) # (!\u1|r0|Q\(0) & (\u1|r1|Q\(0) & VCC))
-- \u1|u2|sum[0]~16\ = CARRY((\u1|r0|Q\(0) & \u1|r1|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(0),
	datab => \u1|r1|Q\(0),
	datad => VCC,
	combout => \u1|u2|sum[0]~15_combout\,
	cout => \u1|u2|sum[0]~16\);

-- Location: LCCOMB_X27_Y23_N0
\u1|u2|sum[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[0]~feeder_combout\ = \u1|u2|sum[0]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|sum[0]~15_combout\,
	combout => \u1|u2|sum[0]~feeder_combout\);

-- Location: LCCOMB_X26_Y23_N2
\u1|u2|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add1~0_combout\ = (\u1|r0|Q\(0) & ((GND) # (!\u1|r1|Q\(0)))) # (!\u1|r0|Q\(0) & (\u1|r1|Q\(0) $ (GND)))
-- \u1|u2|Add1~1\ = CARRY((\u1|r0|Q\(0)) # (!\u1|r1|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(0),
	datab => \u1|r1|Q\(0),
	datad => VCC,
	combout => \u1|u2|Add1~0_combout\,
	cout => \u1|u2|Add1~1\);

-- Location: LCCOMB_X28_Y23_N0
\u1|u2|Add2~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~0_combout\ = (\u1|r1|Q\(0) & ((GND) # (!\u1|r0|Q\(0)))) # (!\u1|r1|Q\(0) & (\u1|r0|Q\(0) $ (GND)))
-- \u1|u2|Add2~1\ = CARRY((\u1|r1|Q\(0)) # (!\u1|r0|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(0),
	datab => \u1|r0|Q\(0),
	datad => VCC,
	combout => \u1|u2|Add2~0_combout\,
	cout => \u1|u2|Add2~1\);

-- Location: LCCOMB_X27_Y23_N28
\u1|u2|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~2_combout\ = (\u1|u2|LessThan0~28_combout\ & (\u1|u2|Add1~0_combout\)) # (!\u1|u2|LessThan0~28_combout\ & ((\u1|u2|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Add1~0_combout\,
	datac => \u1|u2|Add2~0_combout\,
	datad => \u1|u2|LessThan0~28_combout\,
	combout => \u1|u2|Add2~2_combout\);

-- Location: LCCOMB_X24_Y21_N8
\u1|u1|u1|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sgn~0_combout\ = (\r0|Q\(15) & \u1|u1|u1|LessThan0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r0|Q\(15),
	datad => \u1|u1|u1|LessThan0~3_combout\,
	combout => \u1|u1|u1|sgn~0_combout\);

-- Location: FF_X24_Y21_N9
\u1|u1|u1|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1|u1|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1|u1|sgn~q\);

-- Location: FF_X24_Y21_N7
\u1|r1|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1|u1|sgn~q\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u1|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1|Q\(15));

-- Location: LCCOMB_X24_Y21_N12
\u1|u2|process_0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|process_0~0_combout\ = \u1|r0|Q\(15) $ (\u1|r1|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|r0|Q\(15),
	datad => \u1|r1|Q\(15),
	combout => \u1|u2|process_0~0_combout\);

-- Location: LCCOMB_X25_Y21_N28
\u1|u1|u1|sum[13]~45\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[13]~45_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u1|u1|u1|sum[12]~44\)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- ((\u1|u1|u1|sum[12]~44\) # (GND)))
-- \u1|u1|u1|sum[13]~46\ = CARRY((!\u1|u1|u1|sum[12]~44\) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u1|u1|u1|sum[12]~44\,
	combout => \u1|u1|u1|sum[13]~45_combout\,
	cout => \u1|u1|u1|sum[13]~46\);

-- Location: LCCOMB_X20_Y21_N28
\u1|u1|u1|Add2~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~25_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((\u1|u1|u1|Add2~24\) # (GND))) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (!\u1|u1|u1|Add2~24\))
-- \u1|u1|u1|Add2~26\ = CARRY((\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\) # (!\u1|u1|u1|Add2~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add2~24\,
	combout => \u1|u1|u1|Add2~25_combout\,
	cout => \u1|u1|u1|Add2~26\);

-- Location: LCCOMB_X23_Y21_N28
\u1|u1|u1|Add1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add1~26_combout\ = (\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (\u1|u1|u1|Add1~25\ & VCC)) # (!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (!\u1|u1|u1|Add1~25\))
-- \u1|u1|u1|Add1~27\ = CARRY((!\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & !\u1|u1|u1|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u1|u1|u1|Add1~25\,
	combout => \u1|u1|u1|Add1~26_combout\,
	cout => \u1|u1|u1|Add1~27\);

-- Location: LCCOMB_X24_Y21_N20
\u1|u1|u1|Add2~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~30_combout\ = (\u1|u1|u1|LessThan0~3_combout\ & ((\u1|u1|u1|Add1~26_combout\))) # (!\u1|u1|u1|LessThan0~3_combout\ & (\u1|u1|u1|Add2~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u1|LessThan0~3_combout\,
	datac => \u1|u1|u1|Add2~25_combout\,
	datad => \u1|u1|u1|Add1~26_combout\,
	combout => \u1|u1|u1|Add2~30_combout\);

-- Location: FF_X25_Y21_N29
\u1|u1|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1|u1|sum[13]~45_combout\,
	asdata => \u1|u1|u1|Add2~30_combout\,
	sload => \r0|Q\(15),
	ena => \u1|u1|u1|sum[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1|u1|sum\(13));

-- Location: FF_X25_Y22_N27
\u1|r1|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1|u1|sum\(13),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u1|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1|Q\(13));

-- Location: LCCOMB_X25_Y23_N26
\u1|u2|sum[12]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[12]~40_combout\ = ((\u1|r0|Q\(12) $ (\u1|r1|Q\(12) $ (!\u1|u2|sum[11]~39\)))) # (GND)
-- \u1|u2|sum[12]~41\ = CARRY((\u1|r0|Q\(12) & ((\u1|r1|Q\(12)) # (!\u1|u2|sum[11]~39\))) # (!\u1|r0|Q\(12) & (\u1|r1|Q\(12) & !\u1|u2|sum[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(12),
	datab => \u1|r1|Q\(12),
	datad => VCC,
	cin => \u1|u2|sum[11]~39\,
	combout => \u1|u2|sum[12]~40_combout\,
	cout => \u1|u2|sum[12]~41\);

-- Location: LCCOMB_X25_Y23_N28
\u1|u2|sum[13]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[13]~42_combout\ = (\u1|r0|Q\(13) & ((\u1|r1|Q\(13) & (\u1|u2|sum[12]~41\ & VCC)) # (!\u1|r1|Q\(13) & (!\u1|u2|sum[12]~41\)))) # (!\u1|r0|Q\(13) & ((\u1|r1|Q\(13) & (!\u1|u2|sum[12]~41\)) # (!\u1|r1|Q\(13) & ((\u1|u2|sum[12]~41\) # (GND)))))
-- \u1|u2|sum[13]~43\ = CARRY((\u1|r0|Q\(13) & (!\u1|r1|Q\(13) & !\u1|u2|sum[12]~41\)) # (!\u1|r0|Q\(13) & ((!\u1|u2|sum[12]~41\) # (!\u1|r1|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(13),
	datab => \u1|r1|Q\(13),
	datad => VCC,
	cin => \u1|u2|sum[12]~41\,
	combout => \u1|u2|sum[13]~42_combout\,
	cout => \u1|u2|sum[13]~43\);

-- Location: LCCOMB_X24_Y23_N20
\u1|u2|sum[13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[13]~feeder_combout\ = \u1|u2|sum[13]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|u2|sum[13]~42_combout\,
	combout => \u1|u2|sum[13]~feeder_combout\);

-- Location: LCCOMB_X26_Y23_N4
\u1|u2|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add1~2_combout\ = (\u1|r1|Q\(1) & ((\u1|r0|Q\(1) & (!\u1|u2|Add1~1\)) # (!\u1|r0|Q\(1) & ((\u1|u2|Add1~1\) # (GND))))) # (!\u1|r1|Q\(1) & ((\u1|r0|Q\(1) & (\u1|u2|Add1~1\ & VCC)) # (!\u1|r0|Q\(1) & (!\u1|u2|Add1~1\))))
-- \u1|u2|Add1~3\ = CARRY((\u1|r1|Q\(1) & ((!\u1|u2|Add1~1\) # (!\u1|r0|Q\(1)))) # (!\u1|r1|Q\(1) & (!\u1|r0|Q\(1) & !\u1|u2|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(1),
	datab => \u1|r0|Q\(1),
	datad => VCC,
	cin => \u1|u2|Add1~1\,
	combout => \u1|u2|Add1~2_combout\,
	cout => \u1|u2|Add1~3\);

-- Location: LCCOMB_X26_Y23_N6
\u1|u2|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add1~4_combout\ = ((\u1|r0|Q\(2) $ (\u1|r1|Q\(2) $ (\u1|u2|Add1~3\)))) # (GND)
-- \u1|u2|Add1~5\ = CARRY((\u1|r0|Q\(2) & ((!\u1|u2|Add1~3\) # (!\u1|r1|Q\(2)))) # (!\u1|r0|Q\(2) & (!\u1|r1|Q\(2) & !\u1|u2|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(2),
	datab => \u1|r1|Q\(2),
	datad => VCC,
	cin => \u1|u2|Add1~3\,
	combout => \u1|u2|Add1~4_combout\,
	cout => \u1|u2|Add1~5\);

-- Location: LCCOMB_X26_Y23_N8
\u1|u2|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add1~6_combout\ = (\u1|r1|Q\(3) & ((\u1|r0|Q\(3) & (!\u1|u2|Add1~5\)) # (!\u1|r0|Q\(3) & ((\u1|u2|Add1~5\) # (GND))))) # (!\u1|r1|Q\(3) & ((\u1|r0|Q\(3) & (\u1|u2|Add1~5\ & VCC)) # (!\u1|r0|Q\(3) & (!\u1|u2|Add1~5\))))
-- \u1|u2|Add1~7\ = CARRY((\u1|r1|Q\(3) & ((!\u1|u2|Add1~5\) # (!\u1|r0|Q\(3)))) # (!\u1|r1|Q\(3) & (!\u1|r0|Q\(3) & !\u1|u2|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(3),
	datab => \u1|r0|Q\(3),
	datad => VCC,
	cin => \u1|u2|Add1~5\,
	combout => \u1|u2|Add1~6_combout\,
	cout => \u1|u2|Add1~7\);

-- Location: LCCOMB_X26_Y23_N10
\u1|u2|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add1~8_combout\ = ((\u1|r1|Q\(4) $ (\u1|r0|Q\(4) $ (\u1|u2|Add1~7\)))) # (GND)
-- \u1|u2|Add1~9\ = CARRY((\u1|r1|Q\(4) & (\u1|r0|Q\(4) & !\u1|u2|Add1~7\)) # (!\u1|r1|Q\(4) & ((\u1|r0|Q\(4)) # (!\u1|u2|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(4),
	datab => \u1|r0|Q\(4),
	datad => VCC,
	cin => \u1|u2|Add1~7\,
	combout => \u1|u2|Add1~8_combout\,
	cout => \u1|u2|Add1~9\);

-- Location: LCCOMB_X26_Y23_N12
\u1|u2|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add1~10_combout\ = (\u1|r1|Q\(5) & ((\u1|r0|Q\(5) & (!\u1|u2|Add1~9\)) # (!\u1|r0|Q\(5) & ((\u1|u2|Add1~9\) # (GND))))) # (!\u1|r1|Q\(5) & ((\u1|r0|Q\(5) & (\u1|u2|Add1~9\ & VCC)) # (!\u1|r0|Q\(5) & (!\u1|u2|Add1~9\))))
-- \u1|u2|Add1~11\ = CARRY((\u1|r1|Q\(5) & ((!\u1|u2|Add1~9\) # (!\u1|r0|Q\(5)))) # (!\u1|r1|Q\(5) & (!\u1|r0|Q\(5) & !\u1|u2|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(5),
	datab => \u1|r0|Q\(5),
	datad => VCC,
	cin => \u1|u2|Add1~9\,
	combout => \u1|u2|Add1~10_combout\,
	cout => \u1|u2|Add1~11\);

-- Location: LCCOMB_X26_Y23_N14
\u1|u2|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add1~12_combout\ = ((\u1|r0|Q\(6) $ (\u1|r1|Q\(6) $ (\u1|u2|Add1~11\)))) # (GND)
-- \u1|u2|Add1~13\ = CARRY((\u1|r0|Q\(6) & ((!\u1|u2|Add1~11\) # (!\u1|r1|Q\(6)))) # (!\u1|r0|Q\(6) & (!\u1|r1|Q\(6) & !\u1|u2|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(6),
	datab => \u1|r1|Q\(6),
	datad => VCC,
	cin => \u1|u2|Add1~11\,
	combout => \u1|u2|Add1~12_combout\,
	cout => \u1|u2|Add1~13\);

-- Location: LCCOMB_X26_Y23_N16
\u1|u2|Add1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add1~14_combout\ = (\u1|r1|Q\(7) & ((\u1|r0|Q\(7) & (!\u1|u2|Add1~13\)) # (!\u1|r0|Q\(7) & ((\u1|u2|Add1~13\) # (GND))))) # (!\u1|r1|Q\(7) & ((\u1|r0|Q\(7) & (\u1|u2|Add1~13\ & VCC)) # (!\u1|r0|Q\(7) & (!\u1|u2|Add1~13\))))
-- \u1|u2|Add1~15\ = CARRY((\u1|r1|Q\(7) & ((!\u1|u2|Add1~13\) # (!\u1|r0|Q\(7)))) # (!\u1|r1|Q\(7) & (!\u1|r0|Q\(7) & !\u1|u2|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(7),
	datab => \u1|r0|Q\(7),
	datad => VCC,
	cin => \u1|u2|Add1~13\,
	combout => \u1|u2|Add1~14_combout\,
	cout => \u1|u2|Add1~15\);

-- Location: LCCOMB_X26_Y23_N18
\u1|u2|Add1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add1~16_combout\ = ((\u1|r0|Q\(8) $ (\u1|r1|Q\(8) $ (\u1|u2|Add1~15\)))) # (GND)
-- \u1|u2|Add1~17\ = CARRY((\u1|r0|Q\(8) & ((!\u1|u2|Add1~15\) # (!\u1|r1|Q\(8)))) # (!\u1|r0|Q\(8) & (!\u1|r1|Q\(8) & !\u1|u2|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(8),
	datab => \u1|r1|Q\(8),
	datad => VCC,
	cin => \u1|u2|Add1~15\,
	combout => \u1|u2|Add1~16_combout\,
	cout => \u1|u2|Add1~17\);

-- Location: LCCOMB_X26_Y23_N20
\u1|u2|Add1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add1~18_combout\ = (\u1|r0|Q\(9) & ((\u1|r1|Q\(9) & (!\u1|u2|Add1~17\)) # (!\u1|r1|Q\(9) & (\u1|u2|Add1~17\ & VCC)))) # (!\u1|r0|Q\(9) & ((\u1|r1|Q\(9) & ((\u1|u2|Add1~17\) # (GND))) # (!\u1|r1|Q\(9) & (!\u1|u2|Add1~17\))))
-- \u1|u2|Add1~19\ = CARRY((\u1|r0|Q\(9) & (\u1|r1|Q\(9) & !\u1|u2|Add1~17\)) # (!\u1|r0|Q\(9) & ((\u1|r1|Q\(9)) # (!\u1|u2|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(9),
	datab => \u1|r1|Q\(9),
	datad => VCC,
	cin => \u1|u2|Add1~17\,
	combout => \u1|u2|Add1~18_combout\,
	cout => \u1|u2|Add1~19\);

-- Location: LCCOMB_X26_Y23_N22
\u1|u2|Add1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add1~20_combout\ = ((\u1|r1|Q\(10) $ (\u1|r0|Q\(10) $ (\u1|u2|Add1~19\)))) # (GND)
-- \u1|u2|Add1~21\ = CARRY((\u1|r1|Q\(10) & (\u1|r0|Q\(10) & !\u1|u2|Add1~19\)) # (!\u1|r1|Q\(10) & ((\u1|r0|Q\(10)) # (!\u1|u2|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(10),
	datab => \u1|r0|Q\(10),
	datad => VCC,
	cin => \u1|u2|Add1~19\,
	combout => \u1|u2|Add1~20_combout\,
	cout => \u1|u2|Add1~21\);

-- Location: LCCOMB_X26_Y23_N24
\u1|u2|Add1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add1~22_combout\ = (\u1|r0|Q\(11) & ((\u1|r1|Q\(11) & (!\u1|u2|Add1~21\)) # (!\u1|r1|Q\(11) & (\u1|u2|Add1~21\ & VCC)))) # (!\u1|r0|Q\(11) & ((\u1|r1|Q\(11) & ((\u1|u2|Add1~21\) # (GND))) # (!\u1|r1|Q\(11) & (!\u1|u2|Add1~21\))))
-- \u1|u2|Add1~23\ = CARRY((\u1|r0|Q\(11) & (\u1|r1|Q\(11) & !\u1|u2|Add1~21\)) # (!\u1|r0|Q\(11) & ((\u1|r1|Q\(11)) # (!\u1|u2|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(11),
	datab => \u1|r1|Q\(11),
	datad => VCC,
	cin => \u1|u2|Add1~21\,
	combout => \u1|u2|Add1~22_combout\,
	cout => \u1|u2|Add1~23\);

-- Location: LCCOMB_X26_Y23_N26
\u1|u2|Add1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add1~24_combout\ = ((\u1|r1|Q\(12) $ (\u1|r0|Q\(12) $ (\u1|u2|Add1~23\)))) # (GND)
-- \u1|u2|Add1~25\ = CARRY((\u1|r1|Q\(12) & (\u1|r0|Q\(12) & !\u1|u2|Add1~23\)) # (!\u1|r1|Q\(12) & ((\u1|r0|Q\(12)) # (!\u1|u2|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(12),
	datab => \u1|r0|Q\(12),
	datad => VCC,
	cin => \u1|u2|Add1~23\,
	combout => \u1|u2|Add1~24_combout\,
	cout => \u1|u2|Add1~25\);

-- Location: LCCOMB_X26_Y23_N28
\u1|u2|Add1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add1~26_combout\ = (\u1|r1|Q\(13) & ((\u1|r0|Q\(13) & (!\u1|u2|Add1~25\)) # (!\u1|r0|Q\(13) & ((\u1|u2|Add1~25\) # (GND))))) # (!\u1|r1|Q\(13) & ((\u1|r0|Q\(13) & (\u1|u2|Add1~25\ & VCC)) # (!\u1|r0|Q\(13) & (!\u1|u2|Add1~25\))))
-- \u1|u2|Add1~27\ = CARRY((\u1|r1|Q\(13) & ((!\u1|u2|Add1~25\) # (!\u1|r0|Q\(13)))) # (!\u1|r1|Q\(13) & (!\u1|r0|Q\(13) & !\u1|u2|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(13),
	datab => \u1|r0|Q\(13),
	datad => VCC,
	cin => \u1|u2|Add1~25\,
	combout => \u1|u2|Add1~26_combout\,
	cout => \u1|u2|Add1~27\);

-- Location: LCCOMB_X28_Y23_N2
\u1|u2|Add2~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~3_combout\ = (\u1|r1|Q\(1) & ((\u1|r0|Q\(1) & (!\u1|u2|Add2~1\)) # (!\u1|r0|Q\(1) & (\u1|u2|Add2~1\ & VCC)))) # (!\u1|r1|Q\(1) & ((\u1|r0|Q\(1) & ((\u1|u2|Add2~1\) # (GND))) # (!\u1|r0|Q\(1) & (!\u1|u2|Add2~1\))))
-- \u1|u2|Add2~4\ = CARRY((\u1|r1|Q\(1) & (\u1|r0|Q\(1) & !\u1|u2|Add2~1\)) # (!\u1|r1|Q\(1) & ((\u1|r0|Q\(1)) # (!\u1|u2|Add2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(1),
	datab => \u1|r0|Q\(1),
	datad => VCC,
	cin => \u1|u2|Add2~1\,
	combout => \u1|u2|Add2~3_combout\,
	cout => \u1|u2|Add2~4\);

-- Location: LCCOMB_X28_Y23_N4
\u1|u2|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~6_combout\ = ((\u1|r0|Q\(2) $ (\u1|r1|Q\(2) $ (\u1|u2|Add2~4\)))) # (GND)
-- \u1|u2|Add2~7\ = CARRY((\u1|r0|Q\(2) & (\u1|r1|Q\(2) & !\u1|u2|Add2~4\)) # (!\u1|r0|Q\(2) & ((\u1|r1|Q\(2)) # (!\u1|u2|Add2~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(2),
	datab => \u1|r1|Q\(2),
	datad => VCC,
	cin => \u1|u2|Add2~4\,
	combout => \u1|u2|Add2~6_combout\,
	cout => \u1|u2|Add2~7\);

-- Location: LCCOMB_X28_Y23_N6
\u1|u2|Add2~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~9_combout\ = (\u1|r0|Q\(3) & ((\u1|r1|Q\(3) & (!\u1|u2|Add2~7\)) # (!\u1|r1|Q\(3) & ((\u1|u2|Add2~7\) # (GND))))) # (!\u1|r0|Q\(3) & ((\u1|r1|Q\(3) & (\u1|u2|Add2~7\ & VCC)) # (!\u1|r1|Q\(3) & (!\u1|u2|Add2~7\))))
-- \u1|u2|Add2~10\ = CARRY((\u1|r0|Q\(3) & ((!\u1|u2|Add2~7\) # (!\u1|r1|Q\(3)))) # (!\u1|r0|Q\(3) & (!\u1|r1|Q\(3) & !\u1|u2|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(3),
	datab => \u1|r1|Q\(3),
	datad => VCC,
	cin => \u1|u2|Add2~7\,
	combout => \u1|u2|Add2~9_combout\,
	cout => \u1|u2|Add2~10\);

-- Location: LCCOMB_X28_Y23_N8
\u1|u2|Add2~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~12_combout\ = ((\u1|r1|Q\(4) $ (\u1|r0|Q\(4) $ (\u1|u2|Add2~10\)))) # (GND)
-- \u1|u2|Add2~13\ = CARRY((\u1|r1|Q\(4) & ((!\u1|u2|Add2~10\) # (!\u1|r0|Q\(4)))) # (!\u1|r1|Q\(4) & (!\u1|r0|Q\(4) & !\u1|u2|Add2~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(4),
	datab => \u1|r0|Q\(4),
	datad => VCC,
	cin => \u1|u2|Add2~10\,
	combout => \u1|u2|Add2~12_combout\,
	cout => \u1|u2|Add2~13\);

-- Location: LCCOMB_X28_Y23_N10
\u1|u2|Add2~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~15_combout\ = (\u1|r1|Q\(5) & ((\u1|r0|Q\(5) & (!\u1|u2|Add2~13\)) # (!\u1|r0|Q\(5) & (\u1|u2|Add2~13\ & VCC)))) # (!\u1|r1|Q\(5) & ((\u1|r0|Q\(5) & ((\u1|u2|Add2~13\) # (GND))) # (!\u1|r0|Q\(5) & (!\u1|u2|Add2~13\))))
-- \u1|u2|Add2~16\ = CARRY((\u1|r1|Q\(5) & (\u1|r0|Q\(5) & !\u1|u2|Add2~13\)) # (!\u1|r1|Q\(5) & ((\u1|r0|Q\(5)) # (!\u1|u2|Add2~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(5),
	datab => \u1|r0|Q\(5),
	datad => VCC,
	cin => \u1|u2|Add2~13\,
	combout => \u1|u2|Add2~15_combout\,
	cout => \u1|u2|Add2~16\);

-- Location: LCCOMB_X28_Y23_N12
\u1|u2|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~18_combout\ = ((\u1|r0|Q\(6) $ (\u1|r1|Q\(6) $ (\u1|u2|Add2~16\)))) # (GND)
-- \u1|u2|Add2~19\ = CARRY((\u1|r0|Q\(6) & (\u1|r1|Q\(6) & !\u1|u2|Add2~16\)) # (!\u1|r0|Q\(6) & ((\u1|r1|Q\(6)) # (!\u1|u2|Add2~16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(6),
	datab => \u1|r1|Q\(6),
	datad => VCC,
	cin => \u1|u2|Add2~16\,
	combout => \u1|u2|Add2~18_combout\,
	cout => \u1|u2|Add2~19\);

-- Location: LCCOMB_X28_Y23_N14
\u1|u2|Add2~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~21_combout\ = (\u1|r0|Q\(7) & ((\u1|r1|Q\(7) & (!\u1|u2|Add2~19\)) # (!\u1|r1|Q\(7) & ((\u1|u2|Add2~19\) # (GND))))) # (!\u1|r0|Q\(7) & ((\u1|r1|Q\(7) & (\u1|u2|Add2~19\ & VCC)) # (!\u1|r1|Q\(7) & (!\u1|u2|Add2~19\))))
-- \u1|u2|Add2~22\ = CARRY((\u1|r0|Q\(7) & ((!\u1|u2|Add2~19\) # (!\u1|r1|Q\(7)))) # (!\u1|r0|Q\(7) & (!\u1|r1|Q\(7) & !\u1|u2|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(7),
	datab => \u1|r1|Q\(7),
	datad => VCC,
	cin => \u1|u2|Add2~19\,
	combout => \u1|u2|Add2~21_combout\,
	cout => \u1|u2|Add2~22\);

-- Location: LCCOMB_X28_Y23_N16
\u1|u2|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~24_combout\ = ((\u1|r1|Q\(8) $ (\u1|r0|Q\(8) $ (\u1|u2|Add2~22\)))) # (GND)
-- \u1|u2|Add2~25\ = CARRY((\u1|r1|Q\(8) & ((!\u1|u2|Add2~22\) # (!\u1|r0|Q\(8)))) # (!\u1|r1|Q\(8) & (!\u1|r0|Q\(8) & !\u1|u2|Add2~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(8),
	datab => \u1|r0|Q\(8),
	datad => VCC,
	cin => \u1|u2|Add2~22\,
	combout => \u1|u2|Add2~24_combout\,
	cout => \u1|u2|Add2~25\);

-- Location: LCCOMB_X28_Y23_N18
\u1|u2|Add2~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~27_combout\ = (\u1|r1|Q\(9) & ((\u1|r0|Q\(9) & (!\u1|u2|Add2~25\)) # (!\u1|r0|Q\(9) & (\u1|u2|Add2~25\ & VCC)))) # (!\u1|r1|Q\(9) & ((\u1|r0|Q\(9) & ((\u1|u2|Add2~25\) # (GND))) # (!\u1|r0|Q\(9) & (!\u1|u2|Add2~25\))))
-- \u1|u2|Add2~28\ = CARRY((\u1|r1|Q\(9) & (\u1|r0|Q\(9) & !\u1|u2|Add2~25\)) # (!\u1|r1|Q\(9) & ((\u1|r0|Q\(9)) # (!\u1|u2|Add2~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(9),
	datab => \u1|r0|Q\(9),
	datad => VCC,
	cin => \u1|u2|Add2~25\,
	combout => \u1|u2|Add2~27_combout\,
	cout => \u1|u2|Add2~28\);

-- Location: LCCOMB_X28_Y23_N20
\u1|u2|Add2~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~30_combout\ = ((\u1|r0|Q\(10) $ (\u1|r1|Q\(10) $ (\u1|u2|Add2~28\)))) # (GND)
-- \u1|u2|Add2~31\ = CARRY((\u1|r0|Q\(10) & (\u1|r1|Q\(10) & !\u1|u2|Add2~28\)) # (!\u1|r0|Q\(10) & ((\u1|r1|Q\(10)) # (!\u1|u2|Add2~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(10),
	datab => \u1|r1|Q\(10),
	datad => VCC,
	cin => \u1|u2|Add2~28\,
	combout => \u1|u2|Add2~30_combout\,
	cout => \u1|u2|Add2~31\);

-- Location: LCCOMB_X28_Y23_N22
\u1|u2|Add2~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~33_combout\ = (\u1|r0|Q\(11) & ((\u1|r1|Q\(11) & (!\u1|u2|Add2~31\)) # (!\u1|r1|Q\(11) & ((\u1|u2|Add2~31\) # (GND))))) # (!\u1|r0|Q\(11) & ((\u1|r1|Q\(11) & (\u1|u2|Add2~31\ & VCC)) # (!\u1|r1|Q\(11) & (!\u1|u2|Add2~31\))))
-- \u1|u2|Add2~34\ = CARRY((\u1|r0|Q\(11) & ((!\u1|u2|Add2~31\) # (!\u1|r1|Q\(11)))) # (!\u1|r0|Q\(11) & (!\u1|r1|Q\(11) & !\u1|u2|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(11),
	datab => \u1|r1|Q\(11),
	datad => VCC,
	cin => \u1|u2|Add2~31\,
	combout => \u1|u2|Add2~33_combout\,
	cout => \u1|u2|Add2~34\);

-- Location: LCCOMB_X28_Y23_N24
\u1|u2|Add2~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~36_combout\ = ((\u1|r0|Q\(12) $ (\u1|r1|Q\(12) $ (\u1|u2|Add2~34\)))) # (GND)
-- \u1|u2|Add2~37\ = CARRY((\u1|r0|Q\(12) & (\u1|r1|Q\(12) & !\u1|u2|Add2~34\)) # (!\u1|r0|Q\(12) & ((\u1|r1|Q\(12)) # (!\u1|u2|Add2~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(12),
	datab => \u1|r1|Q\(12),
	datad => VCC,
	cin => \u1|u2|Add2~34\,
	combout => \u1|u2|Add2~36_combout\,
	cout => \u1|u2|Add2~37\);

-- Location: LCCOMB_X28_Y23_N26
\u1|u2|Add2~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~39_combout\ = (\u1|r0|Q\(13) & ((\u1|r1|Q\(13) & (!\u1|u2|Add2~37\)) # (!\u1|r1|Q\(13) & ((\u1|u2|Add2~37\) # (GND))))) # (!\u1|r0|Q\(13) & ((\u1|r1|Q\(13) & (\u1|u2|Add2~37\ & VCC)) # (!\u1|r1|Q\(13) & (!\u1|u2|Add2~37\))))
-- \u1|u2|Add2~40\ = CARRY((\u1|r0|Q\(13) & ((!\u1|u2|Add2~37\) # (!\u1|r1|Q\(13)))) # (!\u1|r0|Q\(13) & (!\u1|r1|Q\(13) & !\u1|u2|Add2~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(13),
	datab => \u1|r1|Q\(13),
	datad => VCC,
	cin => \u1|u2|Add2~37\,
	combout => \u1|u2|Add2~39_combout\,
	cout => \u1|u2|Add2~40\);

-- Location: LCCOMB_X24_Y23_N26
\u1|u2|Add2~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~44_combout\ = (\u1|u2|LessThan0~28_combout\ & (\u1|u2|Add1~26_combout\)) # (!\u1|u2|LessThan0~28_combout\ & ((\u1|u2|Add2~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Add1~26_combout\,
	datac => \u1|u2|LessThan0~28_combout\,
	datad => \u1|u2|Add2~39_combout\,
	combout => \u1|u2|Add2~44_combout\);

-- Location: FF_X24_Y23_N21
\u1|u2|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|sum[13]~feeder_combout\,
	asdata => \u1|u2|Add2~44_combout\,
	sload => \u1|u2|process_0~0_combout\,
	ena => \u1|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|sum\(13));

-- Location: LCCOMB_X30_Y25_N18
\u1|u0|u1|Add1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add1~18_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u1|u0|u1|Add1~17\ & VCC)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- (!\u1|u0|u1|Add1~17\))
-- \u1|u0|u1|Add1~19\ = CARRY((!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u1|u0|u1|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add1~17\,
	combout => \u1|u0|u1|Add1~18_combout\,
	cout => \u1|u0|u1|Add1~19\);

-- Location: LCCOMB_X30_Y25_N20
\u1|u0|u1|Add1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add1~20_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u1|u0|u1|Add1~19\ $ (GND))) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (!\u1|u0|u1|Add1~19\ & VCC))
-- \u1|u0|u1|Add1~21\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u1|u0|u1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add1~19\,
	combout => \u1|u0|u1|Add1~20_combout\,
	cout => \u1|u0|u1|Add1~21\);

-- Location: LCCOMB_X30_Y25_N22
\u1|u0|u1|Add1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add1~22_combout\ = !\u1|u0|u1|Add1~21\
-- \u1|u0|u1|Add1~23\ = CARRY(!\u1|u0|u1|Add1~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \u1|u0|u1|Add1~21\,
	combout => \u1|u0|u1|Add1~22_combout\,
	cout => \u1|u0|u1|Add1~23\);

-- Location: LCCOMB_X30_Y25_N24
\u1|u0|u1|Add1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add1~24_combout\ = \u1|u0|u1|Add1~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u1|u0|u1|Add1~23\,
	combout => \u1|u0|u1|Add1~24_combout\);

-- Location: LCCOMB_X29_Y25_N22
\u1|u0|u1|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add2~20_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u0|u1|Add2~19\ & VCC)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- (\u1|u0|u1|Add2~19\ $ (GND)))
-- \u1|u0|u1|Add2~21\ = CARRY((!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u1|u0|u1|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add2~19\,
	combout => \u1|u0|u1|Add2~20_combout\,
	cout => \u1|u0|u1|Add2~21\);

-- Location: LCCOMB_X29_Y25_N24
\u1|u0|u1|Add2~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add2~22_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (!\u1|u0|u1|Add2~21\)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u1|u0|u1|Add2~21\ & 
-- VCC))
-- \u1|u0|u1|Add2~23\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u1|u0|u1|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add2~21\,
	combout => \u1|u0|u1|Add2~22_combout\,
	cout => \u1|u0|u1|Add2~23\);

-- Location: LCCOMB_X29_Y25_N26
\u1|u0|u1|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add2~24_combout\ = \u1|u0|u1|Add2~23\ $ (GND)
-- \u1|u0|u1|Add2~25\ = CARRY(!\u1|u0|u1|Add2~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \u1|u0|u1|Add2~23\,
	combout => \u1|u0|u1|Add2~24_combout\,
	cout => \u1|u0|u1|Add2~25\);

-- Location: LCCOMB_X29_Y25_N28
\u1|u0|u1|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add2~26_combout\ = !\u1|u0|u1|Add2~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u1|u0|u1|Add2~25\,
	combout => \u1|u0|u1|Add2~26_combout\);

-- Location: LCCOMB_X28_Y25_N26
\u1|u0|u1|Add1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add1~26_combout\ = (\x[15]~140_combout\ & ((\u1|u0|u1|LessThan0~2_combout\ & (\u1|u0|u1|Add1~24_combout\)) # (!\u1|u0|u1|LessThan0~2_combout\ & ((\u1|u0|u1|Add2~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[15]~140_combout\,
	datab => \u1|u0|u1|LessThan0~2_combout\,
	datac => \u1|u0|u1|Add1~24_combout\,
	datad => \u1|u0|u1|Add2~26_combout\,
	combout => \u1|u0|u1|Add1~26_combout\);

-- Location: FF_X28_Y25_N27
\u1|u0|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u0|u1|Add1~26_combout\,
	ena => \u1|u0|u1|sum[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u0|u1|sum\(13));

-- Location: LCCOMB_X27_Y24_N26
\u1|re0_in[13]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|re0_in[13]~14_combout\ = (\u1|current_state.s_mac~q\ & (((\u1|u0|u1|sum\(13))))) # (!\u1|current_state.s_mac~q\ & (\u1|current_state.s_sav~q\ & (\u1|u2|sum\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|current_state.s_sav~q\,
	datab => \u1|current_state.s_mac~q\,
	datac => \u1|u2|sum\(13),
	datad => \u1|u0|u1|sum\(13),
	combout => \u1|re0_in[13]~14_combout\);

-- Location: LCCOMB_X27_Y24_N14
\u1|r0|Q[7]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|r0|Q[7]~0_combout\ = (\u1|current_state.s_mac~q\) # (\u1|current_state.s_sav~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|current_state.s_mac~q\,
	datad => \u1|current_state.s_sav~q\,
	combout => \u1|r0|Q[7]~0_combout\);

-- Location: FF_X27_Y24_N27
\u1|r0|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|re0_in[13]~14_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|r0|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r0|Q\(13));

-- Location: LCCOMB_X25_Y23_N30
\u1|u2|sum[14]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[14]~44_combout\ = \u1|r1|Q\(14) $ (\u1|u2|sum[13]~43\ $ (!\u1|r0|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(14),
	datad => \u1|r0|Q\(14),
	cin => \u1|u2|sum[13]~43\,
	combout => \u1|u2|sum[14]~44_combout\);

-- Location: LCCOMB_X27_Y23_N10
\u1|u2|sum[14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[14]~feeder_combout\ = \u1|u2|sum[14]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|u2|sum[14]~44_combout\,
	combout => \u1|u2|sum[14]~feeder_combout\);

-- Location: LCCOMB_X26_Y23_N30
\u1|u2|Add1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add1~28_combout\ = \u1|r1|Q\(14) $ (\u1|u2|Add1~27\ $ (\u1|r0|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(14),
	datad => \u1|r0|Q\(14),
	cin => \u1|u2|Add1~27\,
	combout => \u1|u2|Add1~28_combout\);

-- Location: LCCOMB_X28_Y23_N28
\u1|u2|Add2~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~41_combout\ = \u1|r1|Q\(14) $ (\u1|u2|Add2~40\ $ (\u1|r0|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(14),
	datad => \u1|r0|Q\(14),
	cin => \u1|u2|Add2~40\,
	combout => \u1|u2|Add2~41_combout\);

-- Location: LCCOMB_X27_Y23_N14
\u1|u2|Add2~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~43_combout\ = (\u1|u2|LessThan0~28_combout\ & (\u1|u2|Add1~28_combout\)) # (!\u1|u2|LessThan0~28_combout\ & ((\u1|u2|Add2~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u2|Add1~28_combout\,
	datac => \u1|u2|Add2~41_combout\,
	datad => \u1|u2|LessThan0~28_combout\,
	combout => \u1|u2|Add2~43_combout\);

-- Location: FF_X27_Y23_N11
\u1|u2|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|sum[14]~feeder_combout\,
	asdata => \u1|u2|Add2~43_combout\,
	sload => \u1|u2|process_0~0_combout\,
	ena => \u1|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|sum\(14));

-- Location: LCCOMB_X27_Y24_N8
\u1|re0_in[14]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|re0_in[14]~13_combout\ = (\u1|current_state.s_mac~q\ & (((\u1|u0|u1|sum\(13))))) # (!\u1|current_state.s_mac~q\ & (\u1|current_state.s_sav~q\ & (\u1|u2|sum\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|current_state.s_sav~q\,
	datab => \u1|current_state.s_mac~q\,
	datac => \u1|u2|sum\(14),
	datad => \u1|u0|u1|sum\(13),
	combout => \u1|re0_in[14]~13_combout\);

-- Location: FF_X27_Y24_N9
\u1|r0|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|re0_in[14]~13_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|r0|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r0|Q\(14));

-- Location: LCCOMB_X25_Y22_N0
\u1|u2|LessThan1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan1~1_cout\ = CARRY((!\u1|r0|Q\(0) & \u1|r1|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(0),
	datab => \u1|r1|Q\(0),
	datad => VCC,
	cout => \u1|u2|LessThan1~1_cout\);

-- Location: LCCOMB_X25_Y22_N2
\u1|u2|LessThan1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan1~3_cout\ = CARRY((\u1|r0|Q\(1) & ((!\u1|u2|LessThan1~1_cout\) # (!\u1|r1|Q\(1)))) # (!\u1|r0|Q\(1) & (!\u1|r1|Q\(1) & !\u1|u2|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(1),
	datab => \u1|r1|Q\(1),
	datad => VCC,
	cin => \u1|u2|LessThan1~1_cout\,
	cout => \u1|u2|LessThan1~3_cout\);

-- Location: LCCOMB_X25_Y22_N4
\u1|u2|LessThan1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan1~5_cout\ = CARRY((\u1|r0|Q\(2) & (\u1|r1|Q\(2) & !\u1|u2|LessThan1~3_cout\)) # (!\u1|r0|Q\(2) & ((\u1|r1|Q\(2)) # (!\u1|u2|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(2),
	datab => \u1|r1|Q\(2),
	datad => VCC,
	cin => \u1|u2|LessThan1~3_cout\,
	cout => \u1|u2|LessThan1~5_cout\);

-- Location: LCCOMB_X25_Y22_N6
\u1|u2|LessThan1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan1~7_cout\ = CARRY((\u1|r0|Q\(3) & ((!\u1|u2|LessThan1~5_cout\) # (!\u1|r1|Q\(3)))) # (!\u1|r0|Q\(3) & (!\u1|r1|Q\(3) & !\u1|u2|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(3),
	datab => \u1|r1|Q\(3),
	datad => VCC,
	cin => \u1|u2|LessThan1~5_cout\,
	cout => \u1|u2|LessThan1~7_cout\);

-- Location: LCCOMB_X25_Y22_N8
\u1|u2|LessThan1~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan1~9_cout\ = CARRY((\u1|r1|Q\(4) & ((!\u1|u2|LessThan1~7_cout\) # (!\u1|r0|Q\(4)))) # (!\u1|r1|Q\(4) & (!\u1|r0|Q\(4) & !\u1|u2|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(4),
	datab => \u1|r0|Q\(4),
	datad => VCC,
	cin => \u1|u2|LessThan1~7_cout\,
	cout => \u1|u2|LessThan1~9_cout\);

-- Location: LCCOMB_X25_Y22_N10
\u1|u2|LessThan1~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan1~11_cout\ = CARRY((\u1|r0|Q\(5) & ((!\u1|u2|LessThan1~9_cout\) # (!\u1|r1|Q\(5)))) # (!\u1|r0|Q\(5) & (!\u1|r1|Q\(5) & !\u1|u2|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(5),
	datab => \u1|r1|Q\(5),
	datad => VCC,
	cin => \u1|u2|LessThan1~9_cout\,
	cout => \u1|u2|LessThan1~11_cout\);

-- Location: LCCOMB_X25_Y22_N12
\u1|u2|LessThan1~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan1~13_cout\ = CARRY((\u1|r1|Q\(6) & ((!\u1|u2|LessThan1~11_cout\) # (!\u1|r0|Q\(6)))) # (!\u1|r1|Q\(6) & (!\u1|r0|Q\(6) & !\u1|u2|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(6),
	datab => \u1|r0|Q\(6),
	datad => VCC,
	cin => \u1|u2|LessThan1~11_cout\,
	cout => \u1|u2|LessThan1~13_cout\);

-- Location: LCCOMB_X25_Y22_N14
\u1|u2|LessThan1~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan1~15_cout\ = CARRY((\u1|r0|Q\(7) & ((!\u1|u2|LessThan1~13_cout\) # (!\u1|r1|Q\(7)))) # (!\u1|r0|Q\(7) & (!\u1|r1|Q\(7) & !\u1|u2|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(7),
	datab => \u1|r1|Q\(7),
	datad => VCC,
	cin => \u1|u2|LessThan1~13_cout\,
	cout => \u1|u2|LessThan1~15_cout\);

-- Location: LCCOMB_X25_Y22_N16
\u1|u2|LessThan1~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan1~17_cout\ = CARRY((\u1|r0|Q\(8) & (\u1|r1|Q\(8) & !\u1|u2|LessThan1~15_cout\)) # (!\u1|r0|Q\(8) & ((\u1|r1|Q\(8)) # (!\u1|u2|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(8),
	datab => \u1|r1|Q\(8),
	datad => VCC,
	cin => \u1|u2|LessThan1~15_cout\,
	cout => \u1|u2|LessThan1~17_cout\);

-- Location: LCCOMB_X25_Y22_N18
\u1|u2|LessThan1~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan1~19_cout\ = CARRY((\u1|r0|Q\(9) & ((!\u1|u2|LessThan1~17_cout\) # (!\u1|r1|Q\(9)))) # (!\u1|r0|Q\(9) & (!\u1|r1|Q\(9) & !\u1|u2|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(9),
	datab => \u1|r1|Q\(9),
	datad => VCC,
	cin => \u1|u2|LessThan1~17_cout\,
	cout => \u1|u2|LessThan1~19_cout\);

-- Location: LCCOMB_X25_Y22_N20
\u1|u2|LessThan1~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan1~21_cout\ = CARRY((\u1|r0|Q\(10) & (\u1|r1|Q\(10) & !\u1|u2|LessThan1~19_cout\)) # (!\u1|r0|Q\(10) & ((\u1|r1|Q\(10)) # (!\u1|u2|LessThan1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(10),
	datab => \u1|r1|Q\(10),
	datad => VCC,
	cin => \u1|u2|LessThan1~19_cout\,
	cout => \u1|u2|LessThan1~21_cout\);

-- Location: LCCOMB_X25_Y22_N22
\u1|u2|LessThan1~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan1~23_cout\ = CARRY((\u1|r1|Q\(11) & (\u1|r0|Q\(11) & !\u1|u2|LessThan1~21_cout\)) # (!\u1|r1|Q\(11) & ((\u1|r0|Q\(11)) # (!\u1|u2|LessThan1~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(11),
	datab => \u1|r0|Q\(11),
	datad => VCC,
	cin => \u1|u2|LessThan1~21_cout\,
	cout => \u1|u2|LessThan1~23_cout\);

-- Location: LCCOMB_X25_Y22_N24
\u1|u2|LessThan1~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan1~25_cout\ = CARRY((\u1|r1|Q\(12) & ((!\u1|u2|LessThan1~23_cout\) # (!\u1|r0|Q\(12)))) # (!\u1|r1|Q\(12) & (!\u1|r0|Q\(12) & !\u1|u2|LessThan1~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(12),
	datab => \u1|r0|Q\(12),
	datad => VCC,
	cin => \u1|u2|LessThan1~23_cout\,
	cout => \u1|u2|LessThan1~25_cout\);

-- Location: LCCOMB_X25_Y22_N26
\u1|u2|LessThan1~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan1~27_cout\ = CARRY((\u1|r1|Q\(13) & (\u1|r0|Q\(13) & !\u1|u2|LessThan1~25_cout\)) # (!\u1|r1|Q\(13) & ((\u1|r0|Q\(13)) # (!\u1|u2|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(13),
	datab => \u1|r0|Q\(13),
	datad => VCC,
	cin => \u1|u2|LessThan1~25_cout\,
	cout => \u1|u2|LessThan1~27_cout\);

-- Location: LCCOMB_X25_Y22_N28
\u1|u2|LessThan1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan1~28_combout\ = (\u1|r1|Q\(14) & ((!\u1|r0|Q\(14)) # (!\u1|u2|LessThan1~27_cout\))) # (!\u1|r1|Q\(14) & (!\u1|u2|LessThan1~27_cout\ & !\u1|r0|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|r1|Q\(14),
	datad => \u1|r0|Q\(14),
	cin => \u1|u2|LessThan1~27_cout\,
	combout => \u1|u2|LessThan1~28_combout\);

-- Location: LCCOMB_X24_Y21_N10
\u1|u2|sum[2]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[2]~17_combout\ = (\u1|u2|LessThan0~28_combout\) # ((\u1|u2|LessThan1~28_combout\) # (\u1|r0|Q\(15) $ (!\u1|r1|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|LessThan0~28_combout\,
	datab => \u1|r0|Q\(15),
	datac => \u1|u2|LessThan1~28_combout\,
	datad => \u1|r1|Q\(15),
	combout => \u1|u2|sum[2]~17_combout\);

-- Location: FF_X27_Y23_N1
\u1|u2|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|sum[0]~feeder_combout\,
	asdata => \u1|u2|Add2~2_combout\,
	sload => \u1|u2|process_0~0_combout\,
	ena => \u1|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|sum\(0));

-- Location: LCCOMB_X27_Y24_N20
\u1|re0_in[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|re0_in[0]~0_combout\ = (\u1|current_state.s_mac~q\ & (((\u1|u0|u1|sum\(0))))) # (!\u1|current_state.s_mac~q\ & (\u1|current_state.s_sav~q\ & ((\u1|u2|sum\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|current_state.s_sav~q\,
	datab => \u1|current_state.s_mac~q\,
	datac => \u1|u0|u1|sum\(0),
	datad => \u1|u2|sum\(0),
	combout => \u1|re0_in[0]~0_combout\);

-- Location: FF_X27_Y24_N21
\u1|r0|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|re0_in[0]~0_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|r0|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r0|Q\(0));

-- Location: LCCOMB_X25_Y23_N4
\u1|u2|sum[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[1]~18_combout\ = (\u1|r0|Q\(1) & ((\u1|r1|Q\(1) & (\u1|u2|sum[0]~16\ & VCC)) # (!\u1|r1|Q\(1) & (!\u1|u2|sum[0]~16\)))) # (!\u1|r0|Q\(1) & ((\u1|r1|Q\(1) & (!\u1|u2|sum[0]~16\)) # (!\u1|r1|Q\(1) & ((\u1|u2|sum[0]~16\) # (GND)))))
-- \u1|u2|sum[1]~19\ = CARRY((\u1|r0|Q\(1) & (!\u1|r1|Q\(1) & !\u1|u2|sum[0]~16\)) # (!\u1|r0|Q\(1) & ((!\u1|u2|sum[0]~16\) # (!\u1|r1|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(1),
	datab => \u1|r1|Q\(1),
	datad => VCC,
	cin => \u1|u2|sum[0]~16\,
	combout => \u1|u2|sum[1]~18_combout\,
	cout => \u1|u2|sum[1]~19\);

-- Location: LCCOMB_X27_Y23_N6
\u1|u2|sum[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[1]~feeder_combout\ = \u1|u2|sum[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|sum[1]~18_combout\,
	combout => \u1|u2|sum[1]~feeder_combout\);

-- Location: LCCOMB_X27_Y23_N30
\u1|u2|Add2~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~5_combout\ = (\u1|u2|LessThan0~28_combout\ & ((\u1|u2|Add1~2_combout\))) # (!\u1|u2|LessThan0~28_combout\ & (\u1|u2|Add2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Add2~3_combout\,
	datac => \u1|u2|Add1~2_combout\,
	datad => \u1|u2|LessThan0~28_combout\,
	combout => \u1|u2|Add2~5_combout\);

-- Location: FF_X27_Y23_N7
\u1|u2|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|sum[1]~feeder_combout\,
	asdata => \u1|u2|Add2~5_combout\,
	sload => \u1|u2|process_0~0_combout\,
	ena => \u1|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|sum\(1));

-- Location: LCCOMB_X29_Y25_N0
\u1|u0|u1|sum[1]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sum[1]~0_combout\ = (\u1|u0|u1|LessThan0~2_combout\ & (\u1|u0|u1|Add1~0_combout\)) # (!\u1|u0|u1|LessThan0~2_combout\ & ((\u1|u0|u1|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u1|Add1~0_combout\,
	datab => \u1|u0|u1|Add2~2_combout\,
	datad => \u1|u0|u1|LessThan0~2_combout\,
	combout => \u1|u0|u1|sum[1]~0_combout\);

-- Location: FF_X29_Y25_N1
\u1|u0|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u0|u1|sum[1]~0_combout\,
	asdata => \u1|u0|u1|Add0~0_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	ena => \u1|u0|u1|sum[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u0|u1|sum\(1));

-- Location: LCCOMB_X28_Y22_N20
\u1|re0_in[1]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|re0_in[1]~1_combout\ = (\u1|current_state.s_mac~q\ & (((\u1|u0|u1|sum\(1))))) # (!\u1|current_state.s_mac~q\ & (\u1|u2|sum\(1) & ((\u1|current_state.s_sav~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|current_state.s_mac~q\,
	datab => \u1|u2|sum\(1),
	datac => \u1|u0|u1|sum\(1),
	datad => \u1|current_state.s_sav~q\,
	combout => \u1|re0_in[1]~1_combout\);

-- Location: FF_X28_Y22_N21
\u1|r0|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|re0_in[1]~1_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|r0|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r0|Q\(1));

-- Location: LCCOMB_X25_Y23_N6
\u1|u2|sum[2]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[2]~20_combout\ = ((\u1|r0|Q\(2) $ (\u1|r1|Q\(2) $ (!\u1|u2|sum[1]~19\)))) # (GND)
-- \u1|u2|sum[2]~21\ = CARRY((\u1|r0|Q\(2) & ((\u1|r1|Q\(2)) # (!\u1|u2|sum[1]~19\))) # (!\u1|r0|Q\(2) & (\u1|r1|Q\(2) & !\u1|u2|sum[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(2),
	datab => \u1|r1|Q\(2),
	datad => VCC,
	cin => \u1|u2|sum[1]~19\,
	combout => \u1|u2|sum[2]~20_combout\,
	cout => \u1|u2|sum[2]~21\);

-- Location: LCCOMB_X27_Y23_N20
\u1|u2|sum[2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[2]~feeder_combout\ = \u1|u2|sum[2]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|sum[2]~20_combout\,
	combout => \u1|u2|sum[2]~feeder_combout\);

-- Location: LCCOMB_X27_Y23_N8
\u1|u2|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~8_combout\ = (\u1|u2|LessThan0~28_combout\ & ((\u1|u2|Add1~4_combout\))) # (!\u1|u2|LessThan0~28_combout\ & (\u1|u2|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Add2~6_combout\,
	datac => \u1|u2|Add1~4_combout\,
	datad => \u1|u2|LessThan0~28_combout\,
	combout => \u1|u2|Add2~8_combout\);

-- Location: FF_X27_Y23_N21
\u1|u2|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|sum[2]~feeder_combout\,
	asdata => \u1|u2|Add2~8_combout\,
	sload => \u1|u2|process_0~0_combout\,
	ena => \u1|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|sum\(2));

-- Location: LCCOMB_X28_Y22_N26
\u1|re0_in[2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|re0_in[2]~2_combout\ = (\u1|current_state.s_mac~q\ & (\u1|u0|u1|sum\(2))) # (!\u1|current_state.s_mac~q\ & (((\u1|current_state.s_sav~q\ & \u1|u2|sum\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u1|sum\(2),
	datab => \u1|current_state.s_sav~q\,
	datac => \u1|u2|sum\(2),
	datad => \u1|current_state.s_mac~q\,
	combout => \u1|re0_in[2]~2_combout\);

-- Location: FF_X28_Y22_N27
\u1|r0|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|re0_in[2]~2_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|r0|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r0|Q\(2));

-- Location: LCCOMB_X25_Y23_N8
\u1|u2|sum[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[3]~22_combout\ = (\u1|r0|Q\(3) & ((\u1|r1|Q\(3) & (\u1|u2|sum[2]~21\ & VCC)) # (!\u1|r1|Q\(3) & (!\u1|u2|sum[2]~21\)))) # (!\u1|r0|Q\(3) & ((\u1|r1|Q\(3) & (!\u1|u2|sum[2]~21\)) # (!\u1|r1|Q\(3) & ((\u1|u2|sum[2]~21\) # (GND)))))
-- \u1|u2|sum[3]~23\ = CARRY((\u1|r0|Q\(3) & (!\u1|r1|Q\(3) & !\u1|u2|sum[2]~21\)) # (!\u1|r0|Q\(3) & ((!\u1|u2|sum[2]~21\) # (!\u1|r1|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(3),
	datab => \u1|r1|Q\(3),
	datad => VCC,
	cin => \u1|u2|sum[2]~21\,
	combout => \u1|u2|sum[3]~22_combout\,
	cout => \u1|u2|sum[3]~23\);

-- Location: LCCOMB_X27_Y23_N18
\u1|u2|sum[3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[3]~feeder_combout\ = \u1|u2|sum[3]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|u2|sum[3]~22_combout\,
	combout => \u1|u2|sum[3]~feeder_combout\);

-- Location: LCCOMB_X27_Y23_N26
\u1|u2|Add2~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~11_combout\ = (\u1|u2|LessThan0~28_combout\ & (\u1|u2|Add1~6_combout\)) # (!\u1|u2|LessThan0~28_combout\ & ((\u1|u2|Add2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Add1~6_combout\,
	datac => \u1|u2|Add2~9_combout\,
	datad => \u1|u2|LessThan0~28_combout\,
	combout => \u1|u2|Add2~11_combout\);

-- Location: FF_X27_Y23_N19
\u1|u2|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|sum[3]~feeder_combout\,
	asdata => \u1|u2|Add2~11_combout\,
	sload => \u1|u2|process_0~0_combout\,
	ena => \u1|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|sum\(3));

-- Location: LCCOMB_X28_Y25_N0
\u1|u0|u1|sum[3]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sum[3]~2_combout\ = (\u1|u0|u1|LessThan0~2_combout\ & (\u1|u0|u1|Add1~4_combout\)) # (!\u1|u0|u1|LessThan0~2_combout\ & ((\u1|u0|u1|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u1|Add1~4_combout\,
	datab => \u1|u0|u1|Add2~6_combout\,
	datad => \u1|u0|u1|LessThan0~2_combout\,
	combout => \u1|u0|u1|sum[3]~2_combout\);

-- Location: FF_X28_Y25_N1
\u1|u0|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u0|u1|sum[3]~2_combout\,
	asdata => \u1|u0|u1|Add0~4_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	ena => \u1|u0|u1|sum[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u0|u1|sum\(3));

-- Location: LCCOMB_X27_Y24_N6
\u1|re0_in[3]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|re0_in[3]~3_combout\ = (\u1|current_state.s_mac~q\ & (((\u1|u0|u1|sum\(3))))) # (!\u1|current_state.s_mac~q\ & (\u1|u2|sum\(3) & (\u1|current_state.s_sav~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|sum\(3),
	datab => \u1|current_state.s_mac~q\,
	datac => \u1|current_state.s_sav~q\,
	datad => \u1|u0|u1|sum\(3),
	combout => \u1|re0_in[3]~3_combout\);

-- Location: FF_X27_Y24_N7
\u1|r0|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|re0_in[3]~3_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|r0|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r0|Q\(3));

-- Location: LCCOMB_X25_Y23_N10
\u1|u2|sum[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[4]~24_combout\ = ((\u1|r1|Q\(4) $ (\u1|r0|Q\(4) $ (!\u1|u2|sum[3]~23\)))) # (GND)
-- \u1|u2|sum[4]~25\ = CARRY((\u1|r1|Q\(4) & ((\u1|r0|Q\(4)) # (!\u1|u2|sum[3]~23\))) # (!\u1|r1|Q\(4) & (\u1|r0|Q\(4) & !\u1|u2|sum[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(4),
	datab => \u1|r0|Q\(4),
	datad => VCC,
	cin => \u1|u2|sum[3]~23\,
	combout => \u1|u2|sum[4]~24_combout\,
	cout => \u1|u2|sum[4]~25\);

-- Location: LCCOMB_X24_Y23_N0
\u1|u2|sum[4]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[4]~feeder_combout\ = \u1|u2|sum[4]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u2|sum[4]~24_combout\,
	combout => \u1|u2|sum[4]~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N22
\u1|u2|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~14_combout\ = (\u1|u2|LessThan0~28_combout\ & ((\u1|u2|Add1~8_combout\))) # (!\u1|u2|LessThan0~28_combout\ & (\u1|u2|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Add2~12_combout\,
	datac => \u1|u2|LessThan0~28_combout\,
	datad => \u1|u2|Add1~8_combout\,
	combout => \u1|u2|Add2~14_combout\);

-- Location: FF_X24_Y23_N1
\u1|u2|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|sum[4]~feeder_combout\,
	asdata => \u1|u2|Add2~14_combout\,
	sload => \u1|u2|process_0~0_combout\,
	ena => \u1|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|sum\(4));

-- Location: LCCOMB_X28_Y25_N18
\u1|u0|u1|sum[4]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sum[4]~3_combout\ = (\u1|u0|u1|LessThan0~2_combout\ & ((\u1|u0|u1|Add1~6_combout\))) # (!\u1|u0|u1|LessThan0~2_combout\ & (\u1|u0|u1|Add2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u1|Add2~8_combout\,
	datab => \u1|u0|u1|Add1~6_combout\,
	datad => \u1|u0|u1|LessThan0~2_combout\,
	combout => \u1|u0|u1|sum[4]~3_combout\);

-- Location: FF_X28_Y25_N19
\u1|u0|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u0|u1|sum[4]~3_combout\,
	asdata => \u1|u0|u1|Add0~6_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	ena => \u1|u0|u1|sum[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u0|u1|sum\(4));

-- Location: LCCOMB_X27_Y24_N16
\u1|re0_in[4]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|re0_in[4]~4_combout\ = (\u1|current_state.s_mac~q\ & (((\u1|u0|u1|sum\(4))))) # (!\u1|current_state.s_mac~q\ & (\u1|current_state.s_sav~q\ & (\u1|u2|sum\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|current_state.s_sav~q\,
	datab => \u1|current_state.s_mac~q\,
	datac => \u1|u2|sum\(4),
	datad => \u1|u0|u1|sum\(4),
	combout => \u1|re0_in[4]~4_combout\);

-- Location: FF_X27_Y24_N17
\u1|r0|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|re0_in[4]~4_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|r0|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r0|Q\(4));

-- Location: LCCOMB_X25_Y23_N12
\u1|u2|sum[5]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[5]~26_combout\ = (\u1|r0|Q\(5) & ((\u1|r1|Q\(5) & (\u1|u2|sum[4]~25\ & VCC)) # (!\u1|r1|Q\(5) & (!\u1|u2|sum[4]~25\)))) # (!\u1|r0|Q\(5) & ((\u1|r1|Q\(5) & (!\u1|u2|sum[4]~25\)) # (!\u1|r1|Q\(5) & ((\u1|u2|sum[4]~25\) # (GND)))))
-- \u1|u2|sum[5]~27\ = CARRY((\u1|r0|Q\(5) & (!\u1|r1|Q\(5) & !\u1|u2|sum[4]~25\)) # (!\u1|r0|Q\(5) & ((!\u1|u2|sum[4]~25\) # (!\u1|r1|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(5),
	datab => \u1|r1|Q\(5),
	datad => VCC,
	cin => \u1|u2|sum[4]~25\,
	combout => \u1|u2|sum[5]~26_combout\,
	cout => \u1|u2|sum[5]~27\);

-- Location: LCCOMB_X27_Y23_N12
\u1|u2|sum[5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[5]~feeder_combout\ = \u1|u2|sum[5]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|u2|sum[5]~26_combout\,
	combout => \u1|u2|sum[5]~feeder_combout\);

-- Location: LCCOMB_X27_Y23_N4
\u1|u2|Add2~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~17_combout\ = (\u1|u2|LessThan0~28_combout\ & (\u1|u2|Add1~10_combout\)) # (!\u1|u2|LessThan0~28_combout\ & ((\u1|u2|Add2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Add1~10_combout\,
	datac => \u1|u2|Add2~15_combout\,
	datad => \u1|u2|LessThan0~28_combout\,
	combout => \u1|u2|Add2~17_combout\);

-- Location: FF_X27_Y23_N13
\u1|u2|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|sum[5]~feeder_combout\,
	asdata => \u1|u2|Add2~17_combout\,
	sload => \u1|u2|process_0~0_combout\,
	ena => \u1|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|sum\(5));

-- Location: LCCOMB_X27_Y25_N24
\u1|u0|u1|sum[5]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sum[5]~4_combout\ = (\u1|u0|u1|LessThan0~2_combout\ & (\u1|u0|u1|Add1~8_combout\)) # (!\u1|u0|u1|LessThan0~2_combout\ & ((\u1|u0|u1|Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u1|Add1~8_combout\,
	datab => \u1|u0|u1|Add2~10_combout\,
	datad => \u1|u0|u1|LessThan0~2_combout\,
	combout => \u1|u0|u1|sum[5]~4_combout\);

-- Location: FF_X27_Y25_N25
\u1|u0|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u0|u1|sum[5]~4_combout\,
	asdata => \u1|u0|u1|Add0~8_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	ena => \u1|u0|u1|sum[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u0|u1|sum\(5));

-- Location: LCCOMB_X27_Y24_N2
\u1|re0_in[5]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|re0_in[5]~5_combout\ = (\u1|current_state.s_mac~q\ & (((\u1|u0|u1|sum\(5))))) # (!\u1|current_state.s_mac~q\ & (\u1|current_state.s_sav~q\ & (\u1|u2|sum\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|current_state.s_sav~q\,
	datab => \u1|current_state.s_mac~q\,
	datac => \u1|u2|sum\(5),
	datad => \u1|u0|u1|sum\(5),
	combout => \u1|re0_in[5]~5_combout\);

-- Location: FF_X27_Y24_N3
\u1|r0|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|re0_in[5]~5_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|r0|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r0|Q\(5));

-- Location: LCCOMB_X25_Y23_N14
\u1|u2|sum[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[6]~28_combout\ = ((\u1|r1|Q\(6) $ (\u1|r0|Q\(6) $ (!\u1|u2|sum[5]~27\)))) # (GND)
-- \u1|u2|sum[6]~29\ = CARRY((\u1|r1|Q\(6) & ((\u1|r0|Q\(6)) # (!\u1|u2|sum[5]~27\))) # (!\u1|r1|Q\(6) & (\u1|r0|Q\(6) & !\u1|u2|sum[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(6),
	datab => \u1|r0|Q\(6),
	datad => VCC,
	cin => \u1|u2|sum[5]~27\,
	combout => \u1|u2|sum[6]~28_combout\,
	cout => \u1|u2|sum[6]~29\);

-- Location: LCCOMB_X25_Y23_N16
\u1|u2|sum[7]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[7]~30_combout\ = (\u1|r1|Q\(7) & ((\u1|r0|Q\(7) & (\u1|u2|sum[6]~29\ & VCC)) # (!\u1|r0|Q\(7) & (!\u1|u2|sum[6]~29\)))) # (!\u1|r1|Q\(7) & ((\u1|r0|Q\(7) & (!\u1|u2|sum[6]~29\)) # (!\u1|r0|Q\(7) & ((\u1|u2|sum[6]~29\) # (GND)))))
-- \u1|u2|sum[7]~31\ = CARRY((\u1|r1|Q\(7) & (!\u1|r0|Q\(7) & !\u1|u2|sum[6]~29\)) # (!\u1|r1|Q\(7) & ((!\u1|u2|sum[6]~29\) # (!\u1|r0|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(7),
	datab => \u1|r0|Q\(7),
	datad => VCC,
	cin => \u1|u2|sum[6]~29\,
	combout => \u1|u2|sum[7]~30_combout\,
	cout => \u1|u2|sum[7]~31\);

-- Location: LCCOMB_X27_Y23_N16
\u1|u2|sum[7]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[7]~feeder_combout\ = \u1|u2|sum[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|u2|sum[7]~30_combout\,
	combout => \u1|u2|sum[7]~feeder_combout\);

-- Location: LCCOMB_X27_Y23_N24
\u1|u2|Add2~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~23_combout\ = (\u1|u2|LessThan0~28_combout\ & ((\u1|u2|Add1~14_combout\))) # (!\u1|u2|LessThan0~28_combout\ & (\u1|u2|Add2~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u2|Add2~21_combout\,
	datac => \u1|u2|Add1~14_combout\,
	datad => \u1|u2|LessThan0~28_combout\,
	combout => \u1|u2|Add2~23_combout\);

-- Location: FF_X27_Y23_N17
\u1|u2|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|sum[7]~feeder_combout\,
	asdata => \u1|u2|Add2~23_combout\,
	sload => \u1|u2|process_0~0_combout\,
	ena => \u1|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|sum\(7));

-- Location: LCCOMB_X27_Y24_N18
\u1|re0_in[7]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|re0_in[7]~7_combout\ = (\u1|current_state.s_mac~q\ & (((\u1|u0|u1|sum\(7))))) # (!\u1|current_state.s_mac~q\ & (\u1|current_state.s_sav~q\ & ((\u1|u2|sum\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|current_state.s_sav~q\,
	datab => \u1|current_state.s_mac~q\,
	datac => \u1|u0|u1|sum\(7),
	datad => \u1|u2|sum\(7),
	combout => \u1|re0_in[7]~7_combout\);

-- Location: FF_X27_Y24_N19
\u1|r0|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|re0_in[7]~7_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|r0|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r0|Q\(7));

-- Location: LCCOMB_X25_Y23_N18
\u1|u2|sum[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[8]~32_combout\ = ((\u1|r0|Q\(8) $ (\u1|r1|Q\(8) $ (!\u1|u2|sum[7]~31\)))) # (GND)
-- \u1|u2|sum[8]~33\ = CARRY((\u1|r0|Q\(8) & ((\u1|r1|Q\(8)) # (!\u1|u2|sum[7]~31\))) # (!\u1|r0|Q\(8) & (\u1|r1|Q\(8) & !\u1|u2|sum[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(8),
	datab => \u1|r1|Q\(8),
	datad => VCC,
	cin => \u1|u2|sum[7]~31\,
	combout => \u1|u2|sum[8]~32_combout\,
	cout => \u1|u2|sum[8]~33\);

-- Location: LCCOMB_X24_Y23_N10
\u1|u2|sum[8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[8]~feeder_combout\ = \u1|u2|sum[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|u2|sum[8]~32_combout\,
	combout => \u1|u2|sum[8]~feeder_combout\);

-- Location: LCCOMB_X25_Y23_N0
\u1|u2|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~26_combout\ = (\u1|u2|LessThan0~28_combout\ & ((\u1|u2|Add1~16_combout\))) # (!\u1|u2|LessThan0~28_combout\ & (\u1|u2|Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Add2~24_combout\,
	datab => \u1|u2|Add1~16_combout\,
	datad => \u1|u2|LessThan0~28_combout\,
	combout => \u1|u2|Add2~26_combout\);

-- Location: FF_X24_Y23_N11
\u1|u2|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|sum[8]~feeder_combout\,
	asdata => \u1|u2|Add2~26_combout\,
	sload => \u1|u2|process_0~0_combout\,
	ena => \u1|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|sum\(8));

-- Location: LCCOMB_X27_Y24_N4
\u1|re0_in[8]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|re0_in[8]~8_combout\ = (\u1|current_state.s_mac~q\ & (((\u1|u0|u1|sum\(8))))) # (!\u1|current_state.s_mac~q\ & (\u1|current_state.s_sav~q\ & ((\u1|u2|sum\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|current_state.s_sav~q\,
	datab => \u1|current_state.s_mac~q\,
	datac => \u1|u0|u1|sum\(8),
	datad => \u1|u2|sum\(8),
	combout => \u1|re0_in[8]~8_combout\);

-- Location: FF_X27_Y24_N5
\u1|r0|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|re0_in[8]~8_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|r0|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r0|Q\(8));

-- Location: LCCOMB_X25_Y23_N20
\u1|u2|sum[9]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[9]~34_combout\ = (\u1|r1|Q\(9) & ((\u1|r0|Q\(9) & (\u1|u2|sum[8]~33\ & VCC)) # (!\u1|r0|Q\(9) & (!\u1|u2|sum[8]~33\)))) # (!\u1|r1|Q\(9) & ((\u1|r0|Q\(9) & (!\u1|u2|sum[8]~33\)) # (!\u1|r0|Q\(9) & ((\u1|u2|sum[8]~33\) # (GND)))))
-- \u1|u2|sum[9]~35\ = CARRY((\u1|r1|Q\(9) & (!\u1|r0|Q\(9) & !\u1|u2|sum[8]~33\)) # (!\u1|r1|Q\(9) & ((!\u1|u2|sum[8]~33\) # (!\u1|r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(9),
	datab => \u1|r0|Q\(9),
	datad => VCC,
	cin => \u1|u2|sum[8]~33\,
	combout => \u1|u2|sum[9]~34_combout\,
	cout => \u1|u2|sum[9]~35\);

-- Location: LCCOMB_X25_Y23_N22
\u1|u2|sum[10]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[10]~36_combout\ = ((\u1|r1|Q\(10) $ (\u1|r0|Q\(10) $ (!\u1|u2|sum[9]~35\)))) # (GND)
-- \u1|u2|sum[10]~37\ = CARRY((\u1|r1|Q\(10) & ((\u1|r0|Q\(10)) # (!\u1|u2|sum[9]~35\))) # (!\u1|r1|Q\(10) & (\u1|r0|Q\(10) & !\u1|u2|sum[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(10),
	datab => \u1|r0|Q\(10),
	datad => VCC,
	cin => \u1|u2|sum[9]~35\,
	combout => \u1|u2|sum[10]~36_combout\,
	cout => \u1|u2|sum[10]~37\);

-- Location: LCCOMB_X24_Y23_N6
\u1|u2|sum[10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[10]~feeder_combout\ = \u1|u2|sum[10]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|u2|sum[10]~36_combout\,
	combout => \u1|u2|sum[10]~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N14
\u1|u2|Add2~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~32_combout\ = (\u1|u2|LessThan0~28_combout\ & ((\u1|u2|Add1~20_combout\))) # (!\u1|u2|LessThan0~28_combout\ & (\u1|u2|Add2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Add2~30_combout\,
	datac => \u1|u2|LessThan0~28_combout\,
	datad => \u1|u2|Add1~20_combout\,
	combout => \u1|u2|Add2~32_combout\);

-- Location: FF_X24_Y23_N7
\u1|u2|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|sum[10]~feeder_combout\,
	asdata => \u1|u2|Add2~32_combout\,
	sload => \u1|u2|process_0~0_combout\,
	ena => \u1|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|sum\(10));

-- Location: LCCOMB_X27_Y25_N26
\u1|u0|u1|sum[10]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sum[10]~9_combout\ = (\u1|u0|u1|LessThan0~2_combout\ & (\u1|u0|u1|Add1~18_combout\)) # (!\u1|u0|u1|LessThan0~2_combout\ & ((\u1|u0|u1|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u1|Add1~18_combout\,
	datab => \u1|u0|u1|LessThan0~2_combout\,
	datad => \u1|u0|u1|Add2~20_combout\,
	combout => \u1|u0|u1|sum[10]~9_combout\);

-- Location: LCCOMB_X27_Y25_N18
\u1|u0|u1|Add0~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add0~18_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u1|u0|u1|Add0~17\)) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u1|u0|u1|Add0~17\) 
-- # (GND)))
-- \u1|u0|u1|Add0~19\ = CARRY((!\u1|u0|u1|Add0~17\) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add0~17\,
	combout => \u1|u0|u1|Add0~18_combout\,
	cout => \u1|u0|u1|Add0~19\);

-- Location: FF_X27_Y25_N27
\u1|u0|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u0|u1|sum[10]~9_combout\,
	asdata => \u1|u0|u1|Add0~18_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	ena => \u1|u0|u1|sum[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u0|u1|sum\(10));

-- Location: LCCOMB_X27_Y24_N10
\u1|re0_in[10]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|re0_in[10]~10_combout\ = (\u1|current_state.s_mac~q\ & (((\u1|u0|u1|sum\(10))))) # (!\u1|current_state.s_mac~q\ & (\u1|current_state.s_sav~q\ & (\u1|u2|sum\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|current_state.s_sav~q\,
	datab => \u1|u2|sum\(10),
	datac => \u1|u0|u1|sum\(10),
	datad => \u1|current_state.s_mac~q\,
	combout => \u1|re0_in[10]~10_combout\);

-- Location: FF_X27_Y24_N11
\u1|r0|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|re0_in[10]~10_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|r0|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r0|Q\(10));

-- Location: LCCOMB_X25_Y23_N24
\u1|u2|sum[11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[11]~38_combout\ = (\u1|r1|Q\(11) & ((\u1|r0|Q\(11) & (\u1|u2|sum[10]~37\ & VCC)) # (!\u1|r0|Q\(11) & (!\u1|u2|sum[10]~37\)))) # (!\u1|r1|Q\(11) & ((\u1|r0|Q\(11) & (!\u1|u2|sum[10]~37\)) # (!\u1|r0|Q\(11) & ((\u1|u2|sum[10]~37\) # (GND)))))
-- \u1|u2|sum[11]~39\ = CARRY((\u1|r1|Q\(11) & (!\u1|r0|Q\(11) & !\u1|u2|sum[10]~37\)) # (!\u1|r1|Q\(11) & ((!\u1|u2|sum[10]~37\) # (!\u1|r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(11),
	datab => \u1|r0|Q\(11),
	datad => VCC,
	cin => \u1|u2|sum[10]~37\,
	combout => \u1|u2|sum[11]~38_combout\,
	cout => \u1|u2|sum[11]~39\);

-- Location: LCCOMB_X24_Y23_N16
\u1|u2|sum[11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[11]~feeder_combout\ = \u1|u2|sum[11]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|u2|sum[11]~38_combout\,
	combout => \u1|u2|sum[11]~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N4
\u1|u2|Add2~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~35_combout\ = (\u1|u2|LessThan0~28_combout\ & ((\u1|u2|Add1~22_combout\))) # (!\u1|u2|LessThan0~28_combout\ & (\u1|u2|Add2~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Add2~33_combout\,
	datac => \u1|u2|LessThan0~28_combout\,
	datad => \u1|u2|Add1~22_combout\,
	combout => \u1|u2|Add2~35_combout\);

-- Location: FF_X24_Y23_N17
\u1|u2|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|sum[11]~feeder_combout\,
	asdata => \u1|u2|Add2~35_combout\,
	sload => \u1|u2|process_0~0_combout\,
	ena => \u1|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|sum\(11));

-- Location: LCCOMB_X27_Y25_N28
\u1|u0|u1|sum[11]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sum[11]~10_combout\ = (\u1|u0|u1|LessThan0~2_combout\ & (\u1|u0|u1|Add1~20_combout\)) # (!\u1|u0|u1|LessThan0~2_combout\ & ((\u1|u0|u1|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u1|Add1~20_combout\,
	datab => \u1|u0|u1|LessThan0~2_combout\,
	datad => \u1|u0|u1|Add2~22_combout\,
	combout => \u1|u0|u1|sum[11]~10_combout\);

-- Location: LCCOMB_X27_Y25_N20
\u1|u0|u1|Add0~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add0~20_combout\ = (\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((GND) # (!\u1|u0|u1|Add0~19\))) # (!\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u1|u0|u1|Add0~19\ $ (GND)))
-- \u1|u0|u1|Add0~21\ = CARRY((\u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u1|u0|u1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u1|u0|u1|Add0~19\,
	combout => \u1|u0|u1|Add0~20_combout\,
	cout => \u1|u0|u1|Add0~21\);

-- Location: FF_X27_Y25_N29
\u1|u0|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u0|u1|sum[11]~10_combout\,
	asdata => \u1|u0|u1|Add0~20_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	ena => \u1|u0|u1|sum[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u0|u1|sum\(11));

-- Location: LCCOMB_X27_Y24_N0
\u1|re0_in[11]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|re0_in[11]~11_combout\ = (\u1|current_state.s_mac~q\ & (((\u1|u0|u1|sum\(11))))) # (!\u1|current_state.s_mac~q\ & (\u1|current_state.s_sav~q\ & (\u1|u2|sum\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|current_state.s_sav~q\,
	datab => \u1|current_state.s_mac~q\,
	datac => \u1|u2|sum\(11),
	datad => \u1|u0|u1|sum\(11),
	combout => \u1|re0_in[11]~11_combout\);

-- Location: FF_X27_Y24_N1
\u1|r0|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|re0_in[11]~11_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|r0|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r0|Q\(11));

-- Location: LCCOMB_X24_Y23_N18
\u1|u2|sum[12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[12]~feeder_combout\ = \u1|u2|sum[12]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|u2|sum[12]~40_combout\,
	combout => \u1|u2|sum[12]~feeder_combout\);

-- Location: LCCOMB_X26_Y23_N0
\u1|u2|Add2~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~38_combout\ = (\u1|u2|LessThan0~28_combout\ & (\u1|u2|Add1~24_combout\)) # (!\u1|u2|LessThan0~28_combout\ & ((\u1|u2|Add2~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|LessThan0~28_combout\,
	datac => \u1|u2|Add1~24_combout\,
	datad => \u1|u2|Add2~36_combout\,
	combout => \u1|u2|Add2~38_combout\);

-- Location: FF_X24_Y23_N19
\u1|u2|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|sum[12]~feeder_combout\,
	asdata => \u1|u2|Add2~38_combout\,
	sload => \u1|u2|process_0~0_combout\,
	ena => \u1|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|sum\(12));

-- Location: LCCOMB_X27_Y25_N30
\u1|u0|u1|sum[12]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sum[12]~11_combout\ = (\u1|u0|u1|LessThan0~2_combout\ & ((\u1|u0|u1|Add1~22_combout\))) # (!\u1|u0|u1|LessThan0~2_combout\ & (\u1|u0|u1|Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u1|Add2~24_combout\,
	datab => \u1|u0|u1|LessThan0~2_combout\,
	datad => \u1|u0|u1|Add1~22_combout\,
	combout => \u1|u0|u1|sum[12]~11_combout\);

-- Location: LCCOMB_X27_Y25_N22
\u1|u0|u1|Add0~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|Add0~22_combout\ = \u1|u0|u1|Add0~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u1|u0|u1|Add0~21\,
	combout => \u1|u0|u1|Add0~22_combout\);

-- Location: FF_X27_Y25_N31
\u1|u0|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u0|u1|sum[12]~11_combout\,
	asdata => \u1|u0|u1|Add0~22_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	ena => \u1|u0|u1|sum[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u0|u1|sum\(12));

-- Location: LCCOMB_X27_Y24_N22
\u1|re0_in[12]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|re0_in[12]~12_combout\ = (\u1|current_state.s_mac~q\ & (((\u1|u0|u1|sum\(12))))) # (!\u1|current_state.s_mac~q\ & (\u1|current_state.s_sav~q\ & (\u1|u2|sum\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|current_state.s_sav~q\,
	datab => \u1|u2|sum\(12),
	datac => \u1|u0|u1|sum\(12),
	datad => \u1|current_state.s_mac~q\,
	combout => \u1|re0_in[12]~12_combout\);

-- Location: FF_X27_Y24_N23
\u1|r0|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|re0_in[12]~12_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|r0|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r0|Q\(12));

-- Location: LCCOMB_X20_Y16_N20
\u11|u0|Mult0|mult_core|_~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|_~5_combout\ = (!\r0|Q\(13) & (\r0|Q\(12) & \r0|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(13),
	datac => \r0|Q\(12),
	datad => \r0|Q\(14),
	combout => \u11|u0|Mult0|mult_core|_~5_combout\);

-- Location: LCCOMB_X20_Y16_N22
\u11|u0|Mult0|mult_core|_~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|_~4_combout\ = (\r0|Q\(13) & (!\r0|Q\(12) & !\r0|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(13),
	datac => \r0|Q\(12),
	datad => \r0|Q\(14),
	combout => \u11|u0|Mult0|mult_core|_~4_combout\);

-- Location: LCCOMB_X20_Y16_N10
\u11|u0|Mult0|mult_core|_~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|_~6_combout\ = (\r0|Q\(10) & \r0|Q\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r0|Q\(10),
	datad => \r0|Q\(11),
	combout => \u11|u0|Mult0|mult_core|_~6_combout\);

-- Location: LCCOMB_X19_Y16_N20
\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\ $ (\u11|u0|Mult0|mult_core|_~6_combout\ $ (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\ & (\u11|u0|Mult0|mult_core|_~6_combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\ & ((\u11|u0|Mult0|mult_core|_~6_combout\) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[3][12]~0_combout\,
	datab => \u11|u0|Mult0|mult_core|_~6_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X19_Y16_N22
\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u11|u0|Mult0|mult_core|_~5_combout\ & (((!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u11|u0|Mult0|mult_core|_~5_combout\ & 
-- ((\u11|u0|Mult0|mult_core|_~4_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u11|u0|Mult0|mult_core|_~4_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY(((!\u11|u0|Mult0|mult_core|_~5_combout\ & !\u11|u0|Mult0|mult_core|_~4_combout\)) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|_~5_combout\,
	datab => \u11|u0|Mult0|mult_core|_~4_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X18_Y14_N8
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X18_Y14_N10
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X18_Y14_N12
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X18_Y14_N6
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X18_Y14_N4
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X17_Y19_N26
\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u3|u1|u0|Mult0|mult_core|romout[1][15]~combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u3|u1|u0|Mult0|mult_core|romout[1][15]~combout\ & 
-- ((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u3|u1|u0|Mult0|mult_core|romout[1][15]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|romout[1][15]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X17_Y19_N24
\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u3|u1|u0|Mult0|mult_core|romout[1][14]~combout\ & (\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[1][14]~combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[1][14]~combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|romout[1][14]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X17_Y19_N22
\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u3|u1|u0|Mult0|mult_core|romout[1][13]~4_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u3|u1|u0|Mult0|mult_core|romout[1][13]~4_combout\ 
-- & ((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u3|u1|u0|Mult0|mult_core|romout[1][13]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[1][13]~4_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X18_Y19_N30
\u3|u1|u0|Mult0|mult_core|romout[1][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[1][11]~combout\ = (\r0|Q\(6) & ((\r0|Q\(5) & (!\r0|Q\(4) & \r0|Q\(7))) # (!\r0|Q\(5) & (\r0|Q\(4))))) # (!\r0|Q\(6) & ((\r0|Q\(5) & ((\r0|Q\(7)) # (!\r0|Q\(4)))) # (!\r0|Q\(5) & (!\r0|Q\(4) & \r0|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(5),
	datac => \r0|Q\(4),
	datad => \r0|Q\(7),
	combout => \u3|u1|u0|Mult0|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X18_Y19_N16
\u3|u1|u0|Mult0|mult_core|romout[0][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[0][15]~combout\ = (\r0|Q\(3) & ((!\r0|Q\(2)))) # (!\r0|Q\(3) & (\r0|Q\(1) & \r0|Q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datac => \r0|Q\(1),
	datad => \r0|Q\(2),
	combout => \u3|u1|u0|Mult0|mult_core|romout[0][15]~combout\);

-- Location: LCCOMB_X18_Y19_N8
\u3|u1|u0|Mult0|mult_core|romout[0][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[0][14]~combout\ = (\r0|Q\(2) & ((\r0|Q\(1) & (\r0|Q\(0) & \r0|Q\(3))) # (!\r0|Q\(1) & ((!\r0|Q\(3)))))) # (!\r0|Q\(2) & ((\r0|Q\(0) & ((\r0|Q\(1)) # (\r0|Q\(3)))) # (!\r0|Q\(0) & (\r0|Q\(1) & \r0|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(2),
	datac => \r0|Q\(1),
	datad => \r0|Q\(3),
	combout => \u3|u1|u0|Mult0|mult_core|romout[0][14]~combout\);

-- Location: LCCOMB_X18_Y19_N18
\u3|u1|u0|Mult0|mult_core|romout[1][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[1][10]~combout\ = (\r0|Q\(5) & ((\r0|Q\(6) & ((\r0|Q\(4)) # (\r0|Q\(7)))) # (!\r0|Q\(6) & (\r0|Q\(4) & \r0|Q\(7))))) # (!\r0|Q\(5) & ((\r0|Q\(4) & ((!\r0|Q\(7)))) # (!\r0|Q\(4) & ((\r0|Q\(6)) # (\r0|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(5),
	datac => \r0|Q\(4),
	datad => \r0|Q\(7),
	combout => \u3|u1|u0|Mult0|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X16_Y18_N10
\u3|u1|u0|Mult0|mult_core|romout[1][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[1][9]~combout\ = (\r0|Q\(4) & (\r0|Q\(7) $ (((\r0|Q\(6) & \r0|Q\(5)))))) # (!\r0|Q\(4) & ((\r0|Q\(6) & ((\r0|Q\(5)) # (!\r0|Q\(7)))) # (!\r0|Q\(6) & (\r0|Q\(5) & !\r0|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(5),
	datac => \r0|Q\(4),
	datad => \r0|Q\(7),
	combout => \u3|u1|u0|Mult0|mult_core|romout[1][9]~combout\);

-- Location: LCCOMB_X16_Y18_N24
\u3|u1|u0|Mult0|mult_core|romout[1][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[1][8]~combout\ = (\r0|Q\(6) & (\r0|Q\(5) & ((\r0|Q\(4)) # (\r0|Q\(7))))) # (!\r0|Q\(6) & ((\r0|Q\(5) & ((!\r0|Q\(7)) # (!\r0|Q\(4)))) # (!\r0|Q\(5) & ((\r0|Q\(4)) # (\r0|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(5),
	datac => \r0|Q\(4),
	datad => \r0|Q\(7),
	combout => \u3|u1|u0|Mult0|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X18_Y19_N4
\u3|u1|u0|Mult0|mult_core|romout[0][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[0][11]~combout\ = (\r0|Q\(2) & ((\r0|Q\(1) & (\r0|Q\(3) & !\r0|Q\(0))) # (!\r0|Q\(1) & ((\r0|Q\(0)))))) # (!\r0|Q\(2) & ((\r0|Q\(3) & ((\r0|Q\(1)) # (!\r0|Q\(0)))) # (!\r0|Q\(3) & (\r0|Q\(1) & !\r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(2),
	datac => \r0|Q\(1),
	datad => \r0|Q\(0),
	combout => \u3|u1|u0|Mult0|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X16_Y18_N26
\u3|u1|u0|Mult0|mult_core|romout[1][10]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[1][10]~5_combout\ = (\r0|Q\(5) & ((\r0|Q\(6) & (!\r0|Q\(4) & !\r0|Q\(7))) # (!\r0|Q\(6) & ((!\r0|Q\(7)) # (!\r0|Q\(4)))))) # (!\r0|Q\(5) & (\r0|Q\(7) $ (((!\r0|Q\(6) & !\r0|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(5),
	datac => \r0|Q\(4),
	datad => \r0|Q\(7),
	combout => \u3|u1|u0|Mult0|mult_core|romout[1][10]~5_combout\);

-- Location: LCCOMB_X18_Y19_N2
\u3|u1|u0|Mult0|mult_core|romout[0][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[0][10]~combout\ = (\r0|Q\(3) & ((\r0|Q\(1) & ((\r0|Q\(2)) # (\r0|Q\(0)))) # (!\r0|Q\(1) & ((!\r0|Q\(0)))))) # (!\r0|Q\(3) & ((\r0|Q\(2) & ((\r0|Q\(0)) # (!\r0|Q\(1)))) # (!\r0|Q\(2) & (!\r0|Q\(1) & \r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(2),
	datac => \r0|Q\(1),
	datad => \r0|Q\(0),
	combout => \u3|u1|u0|Mult0|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X18_Y19_N0
\u3|u1|u0|Mult0|mult_core|romout[0][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[0][9]~combout\ = (\r0|Q\(3) & (\r0|Q\(0) $ (((\r0|Q\(2) & \r0|Q\(1)))))) # (!\r0|Q\(3) & ((\r0|Q\(2) & ((\r0|Q\(1)) # (!\r0|Q\(0)))) # (!\r0|Q\(2) & (\r0|Q\(1) & !\r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(2),
	datac => \r0|Q\(1),
	datad => \r0|Q\(0),
	combout => \u3|u1|u0|Mult0|mult_core|romout[0][9]~combout\);

-- Location: LCCOMB_X18_Y19_N14
\u3|u1|u0|Mult0|mult_core|romout[0][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[0][8]~combout\ = (\r0|Q\(2) & (\r0|Q\(1) & ((\r0|Q\(0)) # (\r0|Q\(3))))) # (!\r0|Q\(2) & ((\r0|Q\(0) & ((!\r0|Q\(3)) # (!\r0|Q\(1)))) # (!\r0|Q\(0) & ((\r0|Q\(1)) # (\r0|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(2),
	datac => \r0|Q\(1),
	datad => \r0|Q\(3),
	combout => \u3|u1|u0|Mult0|mult_core|romout[0][8]~combout\);

-- Location: LCCOMB_X18_Y19_N20
\u3|u1|u0|Mult0|mult_core|romout[0][10]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[0][10]~6_combout\ = (\r0|Q\(3) & (\r0|Q\(1) $ (((\r0|Q\(2)) # (\r0|Q\(0)))))) # (!\r0|Q\(3) & ((\r0|Q\(2) & (\r0|Q\(1) & !\r0|Q\(0))) # (!\r0|Q\(2) & ((\r0|Q\(1)) # (!\r0|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(2),
	datac => \r0|Q\(1),
	datad => \r0|Q\(0),
	combout => \u3|u1|u0|Mult0|mult_core|romout[0][10]~6_combout\);

-- Location: LCCOMB_X17_Y19_N0
\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u10|u0|Mult0|mult_core|romout[0][9]~combout\ & \r0|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[0][9]~combout\,
	datab => \r0|Q\(4),
	datad => VCC,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X17_Y19_N2
\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[0][10]~6_combout\ & ((!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\r0|Q\(5)))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[0][10]~6_combout\ & (!\r0|Q\(5) & !\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[0][10]~6_combout\,
	datab => \r0|Q\(5),
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X17_Y19_N4
\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u0|u1|u0|Mult0|mult_core|romout[1][7]~0_combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[0][8]~combout\) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # (!\u0|u1|u0|Mult0|mult_core|romout[1][7]~0_combout\ & (\u3|u1|u0|Mult0|mult_core|romout[0][8]~combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|romout[1][7]~0_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[0][8]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X17_Y19_N6
\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u0|u1|u0|Mult0|mult_core|romout[1][8]~combout\ & (!\u3|u1|u0|Mult0|mult_core|romout[0][9]~combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u0|u1|u0|Mult0|mult_core|romout[1][8]~combout\ & ((!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u3|u1|u0|Mult0|mult_core|romout[0][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|romout[1][8]~combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[0][9]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X17_Y19_N8
\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u3|u1|u0|Mult0|mult_core|romout[0][10]~combout\ $ (\u10|u0|Mult0|mult_core|romout[1][9]~8_combout\ $ (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) 
-- # (GND)
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[0][10]~combout\ & ((\u10|u0|Mult0|mult_core|romout[1][9]~8_combout\) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[0][10]~combout\ & (\u10|u0|Mult0|mult_core|romout[1][9]~8_combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[0][10]~combout\,
	datab => \u10|u0|Mult0|mult_core|romout[1][9]~8_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X17_Y19_N10
\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u3|u1|u0|Mult0|mult_core|romout[0][11]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[1][10]~5_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[1][10]~5_combout\ & (\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)))) # (!\u3|u1|u0|Mult0|mult_core|romout[0][11]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[1][10]~5_combout\ & 
-- ((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND))) # (!\u3|u1|u0|Mult0|mult_core|romout[1][10]~5_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\))))
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[0][11]~combout\ & (\u3|u1|u0|Mult0|mult_core|romout[1][10]~5_combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[0][11]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[1][10]~5_combout\) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[0][11]~combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[1][10]~5_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X17_Y19_N12
\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u3|u1|u0|Mult0|mult_core|romout[0][12]~combout\ $ (\u3|u1|u0|Mult0|mult_core|romout[1][8]~combout\ $ (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # 
-- (GND)
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[0][12]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[1][8]~combout\) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[0][12]~combout\ & (\u3|u1|u0|Mult0|mult_core|romout[1][8]~combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[0][12]~combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[1][8]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X17_Y19_N14
\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u3|u1|u0|Mult0|mult_core|romout[0][13]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[1][9]~combout\ & (\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) 
-- # (!\u3|u1|u0|Mult0|mult_core|romout[1][9]~combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u3|u1|u0|Mult0|mult_core|romout[0][13]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[1][9]~combout\ & 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u3|u1|u0|Mult0|mult_core|romout[1][9]~combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[0][13]~combout\ & (!\u3|u1|u0|Mult0|mult_core|romout[1][9]~combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[0][13]~combout\ & ((!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u3|u1|u0|Mult0|mult_core|romout[1][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[0][13]~combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[1][9]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X17_Y19_N16
\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u3|u1|u0|Mult0|mult_core|romout[0][14]~combout\ $ (\u3|u1|u0|Mult0|mult_core|romout[1][10]~combout\ $ (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # 
-- (GND)
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[0][14]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[1][10]~combout\) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[0][14]~combout\ & (\u3|u1|u0|Mult0|mult_core|romout[1][10]~combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[0][14]~combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X17_Y19_N18
\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u3|u1|u0|Mult0|mult_core|romout[1][11]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[0][15]~combout\ & (\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) 
-- # (!\u3|u1|u0|Mult0|mult_core|romout[0][15]~combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u3|u1|u0|Mult0|mult_core|romout[1][11]~combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[0][15]~combout\ & 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u3|u1|u0|Mult0|mult_core|romout[0][15]~combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[1][11]~combout\ & (!\u3|u1|u0|Mult0|mult_core|romout[0][15]~combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[1][11]~combout\ & ((!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u3|u1|u0|Mult0|mult_core|romout[0][15]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[1][11]~combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[0][15]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X17_Y19_N20
\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u3|u1|u0|Mult0|mult_core|romout[1][12]~combout\ $ (\u11|u0|Mult0|mult_core|_~8_combout\ $ (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u3|u1|u0|Mult0|mult_core|romout[1][12]~combout\ & ((\u11|u0|Mult0|mult_core|_~8_combout\) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[1][12]~combout\ & (\u11|u0|Mult0|mult_core|_~8_combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|romout[1][12]~combout\,
	datab => \u11|u0|Mult0|mult_core|_~8_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X18_Y15_N14
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \r0|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \r0|Q\(8),
	datad => VCC,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X18_Y15_N16
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\r0|Q\(9) & (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\r0|Q\(9) & ((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X18_Y15_N18
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[2][4]~7_combout\) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\u3|u1|u0|Mult0|mult_core|romout[2][4]~7_combout\ & 
-- !\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[2][4]~7_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X18_Y15_N20
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[2][5]~combout\ & 
-- (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # (!\u3|u1|u0|Mult0|mult_core|romout[2][5]~combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)))) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u3|u1|u0|Mult0|mult_core|romout[2][5]~combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[2][5]~combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # (GND)))))
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u3|u1|u0|Mult0|mult_core|romout[2][5]~combout\ & 
-- !\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u3|u1|u0|Mult0|mult_core|romout[2][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|romout[2][5]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X18_Y15_N22
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y15_N24
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- !\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X18_Y15_N26
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X18_Y15_N28
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X18_Y15_N30
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ 
-- (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & 
-- !\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X18_Y14_N0
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- !\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X18_Y14_N2
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ (\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X16_Y14_N0
\u3|u1|u1|sum[0]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[0]~15_combout\ = \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ $ (VCC)
-- \u3|u1|u1|sum[0]~16\ = CARRY(\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	combout => \u3|u1|u1|sum[0]~15_combout\,
	cout => \u3|u1|u1|sum[0]~16\);

-- Location: LCCOMB_X16_Y14_N2
\u3|u1|u1|sum[1]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[1]~17_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (!\u3|u1|u1|sum[0]~16\)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- ((\u3|u1|u1|sum[0]~16\) # (GND)))
-- \u3|u1|u1|sum[1]~18\ = CARRY((!\u3|u1|u1|sum[0]~16\) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u3|u1|u1|sum[0]~16\,
	combout => \u3|u1|u1|sum[1]~17_combout\,
	cout => \u3|u1|u1|sum[1]~18\);

-- Location: LCCOMB_X16_Y14_N4
\u3|u1|u1|sum[2]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[2]~19_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((GND) # (!\u3|u1|u1|sum[1]~18\))) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\u3|u1|u1|sum[1]~18\ $ (GND)))
-- \u3|u1|u1|sum[2]~20\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\) # (!\u3|u1|u1|sum[1]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u3|u1|u1|sum[1]~18\,
	combout => \u3|u1|u1|sum[2]~19_combout\,
	cout => \u3|u1|u1|sum[2]~20\);

-- Location: LCCOMB_X16_Y14_N6
\u3|u1|u1|sum[3]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[3]~21_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u3|u1|u1|sum[2]~20\)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- ((\u3|u1|u1|sum[2]~20\) # (GND)))
-- \u3|u1|u1|sum[3]~22\ = CARRY((!\u3|u1|u1|sum[2]~20\) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u3|u1|u1|sum[2]~20\,
	combout => \u3|u1|u1|sum[3]~21_combout\,
	cout => \u3|u1|u1|sum[3]~22\);

-- Location: LCCOMB_X16_Y14_N8
\u3|u1|u1|sum[4]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[4]~23_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # (!\u3|u1|u1|sum[3]~22\))) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u3|u1|u1|sum[3]~22\ $ (GND)))
-- \u3|u1|u1|sum[4]~24\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u3|u1|u1|sum[3]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u3|u1|u1|sum[3]~22\,
	combout => \u3|u1|u1|sum[4]~23_combout\,
	cout => \u3|u1|u1|sum[4]~24\);

-- Location: LCCOMB_X16_Y14_N10
\u3|u1|u1|sum[5]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[5]~25_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u3|u1|u1|sum[4]~24\)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- ((\u3|u1|u1|sum[4]~24\) # (GND)))
-- \u3|u1|u1|sum[5]~26\ = CARRY((!\u3|u1|u1|sum[4]~24\) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u3|u1|u1|sum[4]~24\,
	combout => \u3|u1|u1|sum[5]~25_combout\,
	cout => \u3|u1|u1|sum[5]~26\);

-- Location: LCCOMB_X16_Y14_N12
\u3|u1|u1|sum[6]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[6]~27_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((GND) # (!\u3|u1|u1|sum[5]~26\))) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u3|u1|u1|sum[5]~26\ $ (GND)))
-- \u3|u1|u1|sum[6]~28\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (!\u3|u1|u1|sum[5]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u3|u1|u1|sum[5]~26\,
	combout => \u3|u1|u1|sum[6]~27_combout\,
	cout => \u3|u1|u1|sum[6]~28\);

-- Location: LCCOMB_X16_Y14_N14
\u3|u1|u1|sum[7]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[7]~29_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u3|u1|u1|sum[6]~28\ & VCC)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\u3|u1|u1|sum[6]~28\))
-- \u3|u1|u1|sum[7]~30\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u3|u1|u1|sum[6]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u3|u1|u1|sum[6]~28\,
	combout => \u3|u1|u1|sum[7]~29_combout\,
	cout => \u3|u1|u1|sum[7]~30\);

-- Location: LCCOMB_X16_Y14_N16
\u3|u1|u1|sum[8]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[8]~31_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((GND) # (!\u3|u1|u1|sum[7]~30\))) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u3|u1|u1|sum[7]~30\ $ (GND)))
-- \u3|u1|u1|sum[8]~32\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u3|u1|u1|sum[7]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u3|u1|u1|sum[7]~30\,
	combout => \u3|u1|u1|sum[8]~31_combout\,
	cout => \u3|u1|u1|sum[8]~32\);

-- Location: LCCOMB_X16_Y14_N18
\u3|u1|u1|sum[9]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[9]~33_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u3|u1|u1|sum[8]~32\)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- ((\u3|u1|u1|sum[8]~32\) # (GND)))
-- \u3|u1|u1|sum[9]~34\ = CARRY((!\u3|u1|u1|sum[8]~32\) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u3|u1|u1|sum[8]~32\,
	combout => \u3|u1|u1|sum[9]~33_combout\,
	cout => \u3|u1|u1|sum[9]~34\);

-- Location: LCCOMB_X16_Y14_N20
\u3|u1|u1|sum[10]~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[10]~35_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # (!\u3|u1|u1|sum[9]~34\))) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u3|u1|u1|sum[9]~34\ $ (GND)))
-- \u3|u1|u1|sum[10]~36\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u3|u1|u1|sum[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u3|u1|u1|sum[9]~34\,
	combout => \u3|u1|u1|sum[10]~35_combout\,
	cout => \u3|u1|u1|sum[10]~36\);

-- Location: LCCOMB_X16_Y14_N22
\u3|u1|u1|sum[11]~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[11]~37_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u3|u1|u1|sum[10]~36\)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- ((\u3|u1|u1|sum[10]~36\) # (GND)))
-- \u3|u1|u1|sum[11]~38\ = CARRY((!\u3|u1|u1|sum[10]~36\) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u3|u1|u1|sum[10]~36\,
	combout => \u3|u1|u1|sum[11]~37_combout\,
	cout => \u3|u1|u1|sum[11]~38\);

-- Location: LCCOMB_X16_Y14_N24
\u3|u1|u1|sum[12]~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[12]~39_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((GND) # (!\u3|u1|u1|sum[11]~38\))) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u3|u1|u1|sum[11]~38\ $ (GND)))
-- \u3|u1|u1|sum[12]~40\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u3|u1|u1|sum[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u3|u1|u1|sum[11]~38\,
	combout => \u3|u1|u1|sum[12]~39_combout\,
	cout => \u3|u1|u1|sum[12]~40\);

-- Location: LCCOMB_X14_Y14_N2
\u3|u1|u1|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add1~0_combout\ = \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ $ (VCC)
-- \u3|u1|u1|Add1~1\ = CARRY(\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	combout => \u3|u1|u1|Add1~0_combout\,
	cout => \u3|u1|u1|Add1~1\);

-- Location: LCCOMB_X14_Y14_N4
\u3|u1|u1|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add1~2_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\u3|u1|u1|Add1~1\ & VCC)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (!\u3|u1|u1|Add1~1\))
-- \u3|u1|u1|Add1~3\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\u3|u1|u1|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add1~1\,
	combout => \u3|u1|u1|Add1~2_combout\,
	cout => \u3|u1|u1|Add1~3\);

-- Location: LCCOMB_X14_Y14_N6
\u3|u1|u1|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add1~4_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\u3|u1|u1|Add1~3\ $ (GND))) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (!\u3|u1|u1|Add1~3\ & VCC))
-- \u3|u1|u1|Add1~5\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\u3|u1|u1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add1~3\,
	combout => \u3|u1|u1|Add1~4_combout\,
	cout => \u3|u1|u1|Add1~5\);

-- Location: LCCOMB_X14_Y14_N8
\u3|u1|u1|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add1~6_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u3|u1|u1|Add1~5\ & VCC)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\u3|u1|u1|Add1~5\))
-- \u3|u1|u1|Add1~7\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u3|u1|u1|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add1~5\,
	combout => \u3|u1|u1|Add1~6_combout\,
	cout => \u3|u1|u1|Add1~7\);

-- Location: LCCOMB_X14_Y14_N10
\u3|u1|u1|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add1~8_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u3|u1|u1|Add1~7\ $ (GND))) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\u3|u1|u1|Add1~7\ & VCC))
-- \u3|u1|u1|Add1~9\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u3|u1|u1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add1~7\,
	combout => \u3|u1|u1|Add1~8_combout\,
	cout => \u3|u1|u1|Add1~9\);

-- Location: LCCOMB_X14_Y14_N12
\u3|u1|u1|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add1~10_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u3|u1|u1|Add1~9\ & VCC)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\u3|u1|u1|Add1~9\))
-- \u3|u1|u1|Add1~11\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u3|u1|u1|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add1~9\,
	combout => \u3|u1|u1|Add1~10_combout\,
	cout => \u3|u1|u1|Add1~11\);

-- Location: LCCOMB_X14_Y14_N14
\u3|u1|u1|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add1~12_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u3|u1|u1|Add1~11\ $ (GND))) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u3|u1|u1|Add1~11\ & VCC))
-- \u3|u1|u1|Add1~13\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u3|u1|u1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add1~11\,
	combout => \u3|u1|u1|Add1~12_combout\,
	cout => \u3|u1|u1|Add1~13\);

-- Location: LCCOMB_X14_Y14_N16
\u3|u1|u1|Add1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add1~14_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u3|u1|u1|Add1~13\)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\u3|u1|u1|Add1~13\) 
-- # (GND)))
-- \u3|u1|u1|Add1~15\ = CARRY((!\u3|u1|u1|Add1~13\) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add1~13\,
	combout => \u3|u1|u1|Add1~14_combout\,
	cout => \u3|u1|u1|Add1~15\);

-- Location: LCCOMB_X14_Y14_N18
\u3|u1|u1|Add1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add1~16_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u3|u1|u1|Add1~15\ $ (GND))) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\u3|u1|u1|Add1~15\ & VCC))
-- \u3|u1|u1|Add1~17\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u3|u1|u1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add1~15\,
	combout => \u3|u1|u1|Add1~16_combout\,
	cout => \u3|u1|u1|Add1~17\);

-- Location: LCCOMB_X14_Y14_N20
\u3|u1|u1|Add1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add1~18_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u3|u1|u1|Add1~17\ & VCC)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\u3|u1|u1|Add1~17\))
-- \u3|u1|u1|Add1~19\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u3|u1|u1|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add1~17\,
	combout => \u3|u1|u1|Add1~18_combout\,
	cout => \u3|u1|u1|Add1~19\);

-- Location: LCCOMB_X14_Y14_N22
\u3|u1|u1|Add1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add1~20_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u3|u1|u1|Add1~19\ $ (GND))) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (!\u3|u1|u1|Add1~19\ & VCC))
-- \u3|u1|u1|Add1~21\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u3|u1|u1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add1~19\,
	combout => \u3|u1|u1|Add1~20_combout\,
	cout => \u3|u1|u1|Add1~21\);

-- Location: LCCOMB_X14_Y14_N24
\u3|u1|u1|Add1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add1~22_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u3|u1|u1|Add1~21\ & VCC)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- (!\u3|u1|u1|Add1~21\))
-- \u3|u1|u1|Add1~23\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u3|u1|u1|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add1~21\,
	combout => \u3|u1|u1|Add1~22_combout\,
	cout => \u3|u1|u1|Add1~23\);

-- Location: LCCOMB_X14_Y14_N26
\u3|u1|u1|Add1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add1~24_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u3|u1|u1|Add1~23\ $ (GND))) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (!\u3|u1|u1|Add1~23\ & VCC))
-- \u3|u1|u1|Add1~25\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u3|u1|u1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add1~23\,
	combout => \u3|u1|u1|Add1~24_combout\,
	cout => \u3|u1|u1|Add1~25\);

-- Location: LCCOMB_X19_Y16_N24
\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = (\u11|u0|Mult0|mult_core|romout[3][8]~combout\ & (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (GND))) # (!\u11|u0|Mult0|mult_core|romout[3][8]~combout\ & 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ & VCC))
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][8]~combout\ & !\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|romout[3][8]~combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X18_Y14_N14
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (GND))) # 
-- (!\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & !\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X18_Y14_N30
\u3|u1|u1|LessThan0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|LessThan0~0_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datac => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \u3|u1|u1|LessThan0~0_combout\);

-- Location: LCCOMB_X17_Y14_N0
\u3|u1|u1|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|LessThan0~1_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # ((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datac => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	combout => \u3|u1|u1|LessThan0~1_combout\);

-- Location: LCCOMB_X17_Y14_N2
\u3|u1|u1|LessThan0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|LessThan0~2_combout\ = (\u3|u1|u1|LessThan0~0_combout\ & ((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\) # ((\u3|u1|u1|LessThan0~1_combout\ & 
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u1|LessThan0~0_combout\,
	datab => \u3|u1|u1|LessThan0~1_combout\,
	datac => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	combout => \u3|u1|u1|LessThan0~2_combout\);

-- Location: LCCOMB_X18_Y14_N24
\u3|u1|u1|LessThan0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|LessThan0~3_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\) # ((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- ((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\) # (\u3|u1|u1|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datac => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => \u3|u1|u1|LessThan0~2_combout\,
	combout => \u3|u1|u1|LessThan0~3_combout\);

-- Location: LCCOMB_X18_Y14_N18
\u3|u1|u1|LessThan0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|LessThan0~4_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\) # ((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\) # 
-- ((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & \u3|u1|u1|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datac => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => \u3|u1|u1|LessThan0~3_combout\,
	combout => \u3|u1|u1|LessThan0~4_combout\);

-- Location: LCCOMB_X15_Y14_N4
\u3|u1|u1|Add2~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~1_cout\ = CARRY(!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u3|u1|u1|Add2~1_cout\);

-- Location: LCCOMB_X15_Y14_N6
\u3|u1|u1|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~2_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u3|u1|u1|Add2~1_cout\)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\u3|u1|u1|Add2~1_cout\ & VCC))
-- \u3|u1|u1|Add2~3\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\u3|u1|u1|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add2~1_cout\,
	combout => \u3|u1|u1|Add2~2_combout\,
	cout => \u3|u1|u1|Add2~3\);

-- Location: LCCOMB_X15_Y14_N8
\u3|u1|u1|Add2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~4_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u3|u1|u1|Add2~3\ & VCC)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u3|u1|u1|Add2~3\ 
-- $ (GND)))
-- \u3|u1|u1|Add2~5\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u3|u1|u1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add2~3\,
	combout => \u3|u1|u1|Add2~4_combout\,
	cout => \u3|u1|u1|Add2~5\);

-- Location: LCCOMB_X15_Y14_N10
\u3|u1|u1|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~6_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\u3|u1|u1|Add2~5\)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u3|u1|u1|Add2~5\ & 
-- VCC))
-- \u3|u1|u1|Add2~7\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u3|u1|u1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add2~5\,
	combout => \u3|u1|u1|Add2~6_combout\,
	cout => \u3|u1|u1|Add2~7\);

-- Location: LCCOMB_X15_Y14_N12
\u3|u1|u1|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~8_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u3|u1|u1|Add2~7\ & VCC)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u3|u1|u1|Add2~7\ 
-- $ (GND)))
-- \u3|u1|u1|Add2~9\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u3|u1|u1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add2~7\,
	combout => \u3|u1|u1|Add2~8_combout\,
	cout => \u3|u1|u1|Add2~9\);

-- Location: LCCOMB_X15_Y14_N14
\u3|u1|u1|Add2~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~10_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u3|u1|u1|Add2~9\)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u3|u1|u1|Add2~9\ & 
-- VCC))
-- \u3|u1|u1|Add2~11\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u3|u1|u1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add2~9\,
	combout => \u3|u1|u1|Add2~10_combout\,
	cout => \u3|u1|u1|Add2~11\);

-- Location: LCCOMB_X15_Y14_N16
\u3|u1|u1|Add2~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~12_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u3|u1|u1|Add2~11\ $ (GND))) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((GND) # 
-- (!\u3|u1|u1|Add2~11\)))
-- \u3|u1|u1|Add2~13\ = CARRY((!\u3|u1|u1|Add2~11\) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add2~11\,
	combout => \u3|u1|u1|Add2~12_combout\,
	cout => \u3|u1|u1|Add2~13\);

-- Location: LCCOMB_X15_Y14_N18
\u3|u1|u1|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~14_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u3|u1|u1|Add2~13\)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u3|u1|u1|Add2~13\ & 
-- VCC))
-- \u3|u1|u1|Add2~15\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u3|u1|u1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add2~13\,
	combout => \u3|u1|u1|Add2~14_combout\,
	cout => \u3|u1|u1|Add2~15\);

-- Location: LCCOMB_X15_Y14_N20
\u3|u1|u1|Add2~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~16_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u3|u1|u1|Add2~15\ & VCC)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (\u3|u1|u1|Add2~15\ $ (GND)))
-- \u3|u1|u1|Add2~17\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u3|u1|u1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add2~15\,
	combout => \u3|u1|u1|Add2~16_combout\,
	cout => \u3|u1|u1|Add2~17\);

-- Location: LCCOMB_X15_Y14_N22
\u3|u1|u1|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~18_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (!\u3|u1|u1|Add2~17\)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u3|u1|u1|Add2~17\ & 
-- VCC))
-- \u3|u1|u1|Add2~19\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u3|u1|u1|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add2~17\,
	combout => \u3|u1|u1|Add2~18_combout\,
	cout => \u3|u1|u1|Add2~19\);

-- Location: LCCOMB_X15_Y14_N24
\u3|u1|u1|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~20_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u3|u1|u1|Add2~19\ & VCC)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- (\u3|u1|u1|Add2~19\ $ (GND)))
-- \u3|u1|u1|Add2~21\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u3|u1|u1|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add2~19\,
	combout => \u3|u1|u1|Add2~20_combout\,
	cout => \u3|u1|u1|Add2~21\);

-- Location: LCCOMB_X15_Y14_N26
\u3|u1|u1|Add2~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~22_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (!\u3|u1|u1|Add2~21\)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u3|u1|u1|Add2~21\ & 
-- VCC))
-- \u3|u1|u1|Add2~23\ = CARRY((\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u3|u1|u1|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add2~21\,
	combout => \u3|u1|u1|Add2~22_combout\,
	cout => \u3|u1|u1|Add2~23\);

-- Location: LCCOMB_X14_Y14_N0
\u3|u1|u1|Add2~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~30_combout\ = (\u3|u1|u1|LessThan0~4_combout\ & (\u3|u1|u1|Add1~24_combout\)) # (!\u3|u1|u1|LessThan0~4_combout\ & ((\u3|u1|u1|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u1|Add1~24_combout\,
	datac => \u3|u1|u1|LessThan0~4_combout\,
	datad => \u3|u1|u1|Add2~22_combout\,
	combout => \u3|u1|u1|Add2~30_combout\);

-- Location: LCCOMB_X17_Y14_N26
\u3|u1|u1|sum[7]~47\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[7]~47_combout\ = (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datac => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	combout => \u3|u1|u1|sum[7]~47_combout\);

-- Location: LCCOMB_X18_Y14_N20
\u3|u1|u1|sum[7]~48\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[7]~48_combout\ = (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datac => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	combout => \u3|u1|u1|sum[7]~48_combout\);

-- Location: LCCOMB_X18_Y14_N26
\u3|u1|u1|sum[7]~46\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[7]~46_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datac => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	combout => \u3|u1|u1|sum[7]~46_combout\);

-- Location: LCCOMB_X18_Y14_N28
\u3|u1|u1|sum[7]~45\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[7]~45_combout\ = (\r0|Q\(15) & (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datac => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \u3|u1|u1|sum[7]~45_combout\);

-- Location: LCCOMB_X18_Y14_N22
\u3|u1|u1|sum[7]~49\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[7]~49_combout\ = (((!\u3|u1|u1|sum[7]~45_combout\) # (!\u3|u1|u1|sum[7]~46_combout\)) # (!\u3|u1|u1|sum[7]~48_combout\)) # (!\u3|u1|u1|sum[7]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u1|sum[7]~47_combout\,
	datab => \u3|u1|u1|sum[7]~48_combout\,
	datac => \u3|u1|u1|sum[7]~46_combout\,
	datad => \u3|u1|u1|sum[7]~45_combout\,
	combout => \u3|u1|u1|sum[7]~49_combout\);

-- Location: FF_X16_Y14_N25
\u3|u1|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u1|u1|sum[12]~39_combout\,
	asdata => \u3|u1|u1|Add2~30_combout\,
	sload => \r0|Q\(15),
	ena => \u3|u1|u1|sum[7]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|u1|sum\(12));

-- Location: FF_X17_Y22_N27
\u3|r1|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u3|u1|u1|sum\(12),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u3|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r1|Q\(12));

-- Location: LCCOMB_X15_Y14_N2
\u3|u1|u1|Add2~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~31_combout\ = (\u3|u1|u1|LessThan0~4_combout\ & ((\u3|u1|u1|Add1~22_combout\))) # (!\u3|u1|u1|LessThan0~4_combout\ & (\u3|u1|u1|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u1|LessThan0~4_combout\,
	datab => \u3|u1|u1|Add2~20_combout\,
	datad => \u3|u1|u1|Add1~22_combout\,
	combout => \u3|u1|u1|Add2~31_combout\);

-- Location: FF_X16_Y14_N23
\u3|u1|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u1|u1|sum[11]~37_combout\,
	asdata => \u3|u1|u1|Add2~31_combout\,
	sload => \r0|Q\(15),
	ena => \u3|u1|u1|sum[7]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|u1|sum\(11));

-- Location: FF_X18_Y22_N25
\u3|r1|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u3|u1|u1|sum\(11),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u3|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r1|Q\(11));

-- Location: LCCOMB_X17_Y14_N14
\u3|u1|u1|Add2~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~33_combout\ = (\u3|u1|u1|LessThan0~4_combout\ & ((\u3|u1|u1|Add1~18_combout\))) # (!\u3|u1|u1|LessThan0~4_combout\ & (\u3|u1|u1|Add2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u1|Add2~16_combout\,
	datac => \u3|u1|u1|Add1~18_combout\,
	datad => \u3|u1|u1|LessThan0~4_combout\,
	combout => \u3|u1|u1|Add2~33_combout\);

-- Location: FF_X16_Y14_N19
\u3|u1|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u1|u1|sum[9]~33_combout\,
	asdata => \u3|u1|u1|Add2~33_combout\,
	sload => \r0|Q\(15),
	ena => \u3|u1|u1|sum[7]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|u1|sum\(9));

-- Location: FF_X17_Y22_N25
\u3|r1|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u3|u1|u1|sum\(9),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u3|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r1|Q\(9));

-- Location: LCCOMB_X17_Y14_N24
\u3|u1|u1|Add2~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~34_combout\ = (\u3|u1|u1|LessThan0~4_combout\ & (\u3|u1|u1|Add1~16_combout\)) # (!\u3|u1|u1|LessThan0~4_combout\ & ((\u3|u1|u1|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u1|Add1~16_combout\,
	datac => \u3|u1|u1|Add2~14_combout\,
	datad => \u3|u1|u1|LessThan0~4_combout\,
	combout => \u3|u1|u1|Add2~34_combout\);

-- Location: FF_X16_Y14_N17
\u3|u1|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u1|u1|sum[8]~31_combout\,
	asdata => \u3|u1|u1|Add2~34_combout\,
	sload => \r0|Q\(15),
	ena => \u3|u1|u1|sum[7]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|u1|sum\(8));

-- Location: FF_X17_Y22_N19
\u3|r1|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u3|u1|u1|sum\(8),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u3|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r1|Q\(8));

-- Location: LCCOMB_X17_Y14_N10
\u3|u1|u1|Add2~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~35_combout\ = (\u3|u1|u1|LessThan0~4_combout\ & (\u3|u1|u1|Add1~14_combout\)) # (!\u3|u1|u1|LessThan0~4_combout\ & ((\u3|u1|u1|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u1|Add1~14_combout\,
	datac => \u3|u1|u1|Add2~12_combout\,
	datad => \u3|u1|u1|LessThan0~4_combout\,
	combout => \u3|u1|u1|Add2~35_combout\);

-- Location: FF_X16_Y14_N15
\u3|u1|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u1|u1|sum[7]~29_combout\,
	asdata => \u3|u1|u1|Add2~35_combout\,
	sload => \r0|Q\(15),
	ena => \u3|u1|u1|sum[7]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|u1|sum\(7));

-- Location: FF_X18_Y22_N17
\u3|r1|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u3|u1|u1|sum\(7),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u3|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r1|Q\(7));

-- Location: LCCOMB_X17_Y14_N8
\u3|u1|u1|Add2~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~36_combout\ = (\u3|u1|u1|LessThan0~4_combout\ & (\u3|u1|u1|Add1~12_combout\)) # (!\u3|u1|u1|LessThan0~4_combout\ & ((\u3|u1|u1|Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u1|Add1~12_combout\,
	datac => \u3|u1|u1|Add2~10_combout\,
	datad => \u3|u1|u1|LessThan0~4_combout\,
	combout => \u3|u1|u1|Add2~36_combout\);

-- Location: FF_X16_Y14_N13
\u3|u1|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u1|u1|sum[6]~27_combout\,
	asdata => \u3|u1|u1|Add2~36_combout\,
	sload => \r0|Q\(15),
	ena => \u3|u1|u1|sum[7]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|u1|sum\(6));

-- Location: FF_X17_Y22_N15
\u3|r1|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u3|u1|u1|sum\(6),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u3|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r1|Q\(6));

-- Location: LCCOMB_X17_Y14_N30
\u3|u1|u1|Add2~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~37_combout\ = (\u3|u1|u1|LessThan0~4_combout\ & ((\u3|u1|u1|Add1~10_combout\))) # (!\u3|u1|u1|LessThan0~4_combout\ & (\u3|u1|u1|Add2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u1|Add2~8_combout\,
	datac => \u3|u1|u1|Add1~10_combout\,
	datad => \u3|u1|u1|LessThan0~4_combout\,
	combout => \u3|u1|u1|Add2~37_combout\);

-- Location: FF_X16_Y14_N11
\u3|u1|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u1|u1|sum[5]~25_combout\,
	asdata => \u3|u1|u1|Add2~37_combout\,
	sload => \r0|Q\(15),
	ena => \u3|u1|u1|sum[7]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|u1|sum\(5));

-- Location: FF_X17_Y22_N9
\u3|r1|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u3|u1|u1|sum\(5),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u3|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r1|Q\(5));

-- Location: LCCOMB_X17_Y14_N12
\u3|u1|u1|Add2~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~38_combout\ = (\u3|u1|u1|LessThan0~4_combout\ & (\u3|u1|u1|Add1~8_combout\)) # (!\u3|u1|u1|LessThan0~4_combout\ & ((\u3|u1|u1|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u1|Add1~8_combout\,
	datac => \u3|u1|u1|Add2~6_combout\,
	datad => \u3|u1|u1|LessThan0~4_combout\,
	combout => \u3|u1|u1|Add2~38_combout\);

-- Location: FF_X16_Y14_N9
\u3|u1|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u1|u1|sum[4]~23_combout\,
	asdata => \u3|u1|u1|Add2~38_combout\,
	sload => \r0|Q\(15),
	ena => \u3|u1|u1|sum[7]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|u1|sum\(4));

-- Location: FF_X17_Y22_N11
\u3|r1|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u3|u1|u1|sum\(4),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u3|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r1|Q\(4));

-- Location: LCCOMB_X32_Y27_N26
\u3|u0|u0|Mult0|mult_core|romout[1][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[1][10]~combout\ = (\x[6]~31_combout\ & ((\x[5]~46_combout\ & (\x[7]~24_combout\ & !\x[4]~38_combout\)) # (!\x[5]~46_combout\ & ((\x[4]~38_combout\))))) # (!\x[6]~31_combout\ & ((\x[7]~24_combout\ & ((\x[5]~46_combout\) # 
-- (!\x[4]~38_combout\))) # (!\x[7]~24_combout\ & (\x[5]~46_combout\ & !\x[4]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[6]~31_combout\,
	datab => \x[7]~24_combout\,
	datac => \x[5]~46_combout\,
	datad => \x[4]~38_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X32_Y27_N30
\u3|u0|u0|Mult0|mult_core|romout[1][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[1][9]~combout\ = (\x[7]~24_combout\ & ((\x[5]~46_combout\ & ((\x[6]~31_combout\) # (\x[4]~38_combout\))) # (!\x[5]~46_combout\ & ((!\x[4]~38_combout\))))) # (!\x[7]~24_combout\ & ((\x[6]~31_combout\ & ((\x[4]~38_combout\) 
-- # (!\x[5]~46_combout\))) # (!\x[6]~31_combout\ & (!\x[5]~46_combout\ & \x[4]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[7]~24_combout\,
	datab => \x[6]~31_combout\,
	datac => \x[5]~46_combout\,
	datad => \x[4]~38_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[1][9]~combout\);

-- Location: LCCOMB_X35_Y27_N10
\u3|u0|u0|Mult0|mult_core|romout[1][8]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[1][8]~0_combout\ = (\x[6]~31_combout\ & ((\x[5]~46_combout\ & ((!\x[7]~24_combout\) # (!\x[4]~38_combout\))) # (!\x[5]~46_combout\ & (!\x[4]~38_combout\ & !\x[7]~24_combout\)))) # (!\x[6]~31_combout\ & ((\x[4]~38_combout\ 
-- & ((\x[7]~24_combout\))) # (!\x[4]~38_combout\ & (\x[5]~46_combout\ & !\x[7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[6]~31_combout\,
	datab => \x[5]~46_combout\,
	datac => \x[4]~38_combout\,
	datad => \x[7]~24_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[1][8]~0_combout\);

-- Location: LCCOMB_X35_Y27_N8
\u3|u0|u0|Mult0|mult_core|romout[1][7]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[1][7]~1_combout\ = (\x[6]~31_combout\ & ((\x[5]~46_combout\ & ((\x[4]~38_combout\) # (\x[7]~24_combout\))) # (!\x[5]~46_combout\ & (\x[4]~38_combout\ & \x[7]~24_combout\)))) # (!\x[6]~31_combout\ & ((\x[5]~46_combout\ & 
-- ((!\x[7]~24_combout\))) # (!\x[5]~46_combout\ & ((\x[4]~38_combout\) # (\x[7]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[6]~31_combout\,
	datab => \x[5]~46_combout\,
	datac => \x[4]~38_combout\,
	datad => \x[7]~24_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[1][7]~1_combout\);

-- Location: LCCOMB_X34_Y24_N10
\u3|u0|u0|Mult0|mult_core|romout[0][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[0][10]~combout\ = (\x[0]~142_combout\ & ((\x[2]~54_combout\ & ((!\x[1]~68_combout\))) # (!\x[2]~54_combout\ & (\x[3]~61_combout\ & \x[1]~68_combout\)))) # (!\x[0]~142_combout\ & ((\x[2]~54_combout\ & (\x[3]~61_combout\ & 
-- \x[1]~68_combout\)) # (!\x[2]~54_combout\ & ((\x[3]~61_combout\) # (\x[1]~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[0]~142_combout\,
	datab => \x[2]~54_combout\,
	datac => \x[3]~61_combout\,
	datad => \x[1]~68_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X35_Y27_N14
\u3|u0|u0|Mult0|mult_core|romout[1][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[1][6]~combout\ = (\x[6]~31_combout\ & (\x[5]~46_combout\ $ (\x[4]~38_combout\ $ (!\x[7]~24_combout\)))) # (!\x[6]~31_combout\ & ((\x[5]~46_combout\ & (!\x[4]~38_combout\ & \x[7]~24_combout\)) # (!\x[5]~46_combout\ & 
-- (\x[4]~38_combout\ & !\x[7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[6]~31_combout\,
	datab => \x[5]~46_combout\,
	datac => \x[4]~38_combout\,
	datad => \x[7]~24_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[1][6]~combout\);

-- Location: LCCOMB_X35_Y27_N6
\u3|u0|u0|Mult0|mult_core|romout[0][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[0][9]~combout\ = (\x[0]~142_combout\ & ((\x[1]~68_combout\ & ((\x[3]~61_combout\) # (\x[2]~54_combout\))) # (!\x[1]~68_combout\ & (!\x[3]~61_combout\)))) # (!\x[0]~142_combout\ & ((\x[1]~68_combout\ & (\x[3]~61_combout\ & 
-- \x[2]~54_combout\)) # (!\x[1]~68_combout\ & ((\x[3]~61_combout\) # (\x[2]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[0]~142_combout\,
	datab => \x[1]~68_combout\,
	datac => \x[3]~61_combout\,
	datad => \x[2]~54_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[0][9]~combout\);

-- Location: LCCOMB_X35_Y27_N28
\u3|u0|u0|Mult0|mult_core|romout[1][5]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[1][5]~2_combout\ = (\x[4]~38_combout\ & (\x[6]~31_combout\ $ (((\x[5]~46_combout\ & \x[7]~24_combout\))))) # (!\x[4]~38_combout\ & (!\x[6]~31_combout\ & ((\x[5]~46_combout\) # (\x[7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[6]~31_combout\,
	datab => \x[5]~46_combout\,
	datac => \x[4]~38_combout\,
	datad => \x[7]~24_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[1][5]~2_combout\);

-- Location: LCCOMB_X35_Y27_N12
\u3|u0|u0|Mult0|mult_core|romout[1][9]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[1][9]~3_combout\ = (\x[4]~38_combout\ & ((\x[5]~46_combout\ $ (\x[7]~24_combout\)))) # (!\x[4]~38_combout\ & ((\x[5]~46_combout\) # ((!\x[6]~31_combout\ & !\x[7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[6]~31_combout\,
	datab => \x[5]~46_combout\,
	datac => \x[4]~38_combout\,
	datad => \x[7]~24_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[1][9]~3_combout\);

-- Location: LCCOMB_X35_Y27_N18
\u3|u0|u0|Mult0|mult_core|romout[0][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[0][8]~combout\ = (\x[0]~142_combout\ & ((\x[3]~61_combout\ & ((!\x[2]~54_combout\))) # (!\x[3]~61_combout\ & (\x[1]~68_combout\ & \x[2]~54_combout\)))) # (!\x[0]~142_combout\ & ((\x[1]~68_combout\ & ((\x[2]~54_combout\) # 
-- (!\x[3]~61_combout\))) # (!\x[1]~68_combout\ & (!\x[3]~61_combout\ & \x[2]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[0]~142_combout\,
	datab => \x[1]~68_combout\,
	datac => \x[3]~61_combout\,
	datad => \x[2]~54_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[0][8]~combout\);

-- Location: LCCOMB_X35_Y27_N20
\u3|u0|u0|Mult0|mult_core|romout[0][7]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[0][7]~4_combout\ = (\x[1]~68_combout\ & ((\x[3]~61_combout\ & ((\x[2]~54_combout\))) # (!\x[3]~61_combout\ & ((\x[0]~142_combout\) # (!\x[2]~54_combout\))))) # (!\x[1]~68_combout\ & ((\x[0]~142_combout\ & 
-- ((\x[3]~61_combout\) # (!\x[2]~54_combout\))) # (!\x[0]~142_combout\ & (\x[3]~61_combout\ & !\x[2]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[0]~142_combout\,
	datab => \x[1]~68_combout\,
	datac => \x[3]~61_combout\,
	datad => \x[2]~54_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[0][7]~4_combout\);

-- Location: LCCOMB_X34_Y27_N0
\u3|u0|u0|Mult0|mult_core|romout[0][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[0][6]~combout\ = (\x[2]~54_combout\ & (\x[3]~61_combout\ $ (\x[0]~142_combout\ $ (!\x[1]~68_combout\)))) # (!\x[2]~54_combout\ & ((\x[3]~61_combout\ & (!\x[0]~142_combout\ & \x[1]~68_combout\)) # (!\x[3]~61_combout\ & 
-- (\x[0]~142_combout\ & !\x[1]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[3]~61_combout\,
	datab => \x[2]~54_combout\,
	datac => \x[0]~142_combout\,
	datad => \x[1]~68_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[0][6]~combout\);

-- Location: LCCOMB_X35_Y27_N30
\u3|u0|u0|Mult0|mult_core|romout[0][5]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[0][5]~5_combout\ = (\x[0]~142_combout\ & (\x[2]~54_combout\ $ (((\x[3]~61_combout\ & \x[1]~68_combout\))))) # (!\x[0]~142_combout\ & (!\x[2]~54_combout\ & ((\x[3]~61_combout\) # (\x[1]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[0]~142_combout\,
	datab => \x[2]~54_combout\,
	datac => \x[3]~61_combout\,
	datad => \x[1]~68_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[0][5]~5_combout\);

-- Location: LCCOMB_X34_Y27_N30
\u3|u0|u0|Mult0|mult_core|romout[0][4]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[0][4]~combout\ = (\x[3]~61_combout\ & ((\x[0]~142_combout\ $ (!\x[1]~68_combout\)))) # (!\x[3]~61_combout\ & (!\x[1]~68_combout\ & ((\x[2]~54_combout\) # (\x[0]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[3]~61_combout\,
	datab => \x[2]~54_combout\,
	datac => \x[0]~142_combout\,
	datad => \x[1]~68_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[0][4]~combout\);

-- Location: LCCOMB_X34_Y27_N2
\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[0][4]~combout\ & \x[4]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[0][4]~combout\,
	datab => \x[4]~38_combout\,
	datad => VCC,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X34_Y27_N4
\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[0][5]~5_combout\ & (!\u2|u0|u0|Mult0|mult_core|romout[1][10]~9_combout\ & 
-- !\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\u3|u0|u0|Mult0|mult_core|romout[0][5]~5_combout\ & ((!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[1][10]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[0][5]~5_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[1][10]~9_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X34_Y27_N6
\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[0][6]~combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[1][11]~8_combout\) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # (!\u3|u0|u0|Mult0|mult_core|romout[0][6]~combout\ & (\u2|u0|u0|Mult0|mult_core|romout[1][11]~8_combout\ & 
-- !\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[0][6]~combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[1][11]~8_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X34_Y27_N8
\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[0][7]~4_combout\ & (!\u2|u0|u0|Mult0|mult_core|romout[1][12]~7_combout\ & 
-- !\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # (!\u3|u0|u0|Mult0|mult_core|romout[0][7]~4_combout\ & ((!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[1][12]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[0][7]~4_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[1][12]~7_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X34_Y27_N10
\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u3|u0|u0|Mult0|mult_core|romout[1][9]~3_combout\ $ (\u3|u0|u0|Mult0|mult_core|romout[0][8]~combout\ $ (\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) 
-- # (GND)
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[1][9]~3_combout\ & (\u3|u0|u0|Mult0|mult_core|romout[0][8]~combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[1][9]~3_combout\ & ((\u3|u0|u0|Mult0|mult_core|romout[0][8]~combout\) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[1][9]~3_combout\,
	datab => \u3|u0|u0|Mult0|mult_core|romout[0][8]~combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X34_Y27_N12
\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u3|u0|u0|Mult0|mult_core|romout[0][9]~combout\ & ((\u3|u0|u0|Mult0|mult_core|romout[1][5]~2_combout\ & (\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) 
-- # (!\u3|u0|u0|Mult0|mult_core|romout[1][5]~2_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u3|u0|u0|Mult0|mult_core|romout[0][9]~combout\ & ((\u3|u0|u0|Mult0|mult_core|romout[1][5]~2_combout\ & 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u3|u0|u0|Mult0|mult_core|romout[1][5]~2_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[0][9]~combout\ & (!\u3|u0|u0|Mult0|mult_core|romout[1][5]~2_combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[0][9]~combout\ & ((!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u3|u0|u0|Mult0|mult_core|romout[1][5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[0][9]~combout\,
	datab => \u3|u0|u0|Mult0|mult_core|romout[1][5]~2_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X34_Y27_N14
\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u3|u0|u0|Mult0|mult_core|romout[0][10]~combout\ $ (\u3|u0|u0|Mult0|mult_core|romout[1][6]~combout\ $ (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # 
-- (GND)
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[0][10]~combout\ & ((\u3|u0|u0|Mult0|mult_core|romout[1][6]~combout\) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[0][10]~combout\ & (\u3|u0|u0|Mult0|mult_core|romout[1][6]~combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[0][10]~combout\,
	datab => \u3|u0|u0|Mult0|mult_core|romout[1][6]~combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X34_Y27_N16
\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u3|u0|u0|Mult0|mult_core|romout[0][11]~combout\ & ((\u3|u0|u0|Mult0|mult_core|romout[1][7]~1_combout\ & (\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & 
-- VCC)) # (!\u3|u0|u0|Mult0|mult_core|romout[1][7]~1_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u3|u0|u0|Mult0|mult_core|romout[0][11]~combout\ & ((\u3|u0|u0|Mult0|mult_core|romout[1][7]~1_combout\ & 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u3|u0|u0|Mult0|mult_core|romout[1][7]~1_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[0][11]~combout\ & (!\u3|u0|u0|Mult0|mult_core|romout[1][7]~1_combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[0][11]~combout\ & ((!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u3|u0|u0|Mult0|mult_core|romout[1][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[0][11]~combout\,
	datab => \u3|u0|u0|Mult0|mult_core|romout[1][7]~1_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X34_Y27_N18
\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u3|u0|u0|Mult0|mult_core|romout[0][12]~combout\ $ (\u3|u0|u0|Mult0|mult_core|romout[1][8]~0_combout\ $ (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # 
-- (GND)
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[0][12]~combout\ & ((\u3|u0|u0|Mult0|mult_core|romout[1][8]~0_combout\) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[0][12]~combout\ & (\u3|u0|u0|Mult0|mult_core|romout[1][8]~0_combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[0][12]~combout\,
	datab => \u3|u0|u0|Mult0|mult_core|romout[1][8]~0_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X34_Y27_N20
\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u3|u0|u0|Mult0|mult_core|romout[1][9]~combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[0][15]~0_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[0][15]~0_combout\ & (\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)))) # (!\u3|u0|u0|Mult0|mult_core|romout[1][9]~combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[0][15]~0_combout\ & 
-- ((\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND))) # (!\u2|u0|u0|Mult0|mult_core|romout[0][15]~0_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\))))
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[1][9]~combout\ & (\u2|u0|u0|Mult0|mult_core|romout[0][15]~0_combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[1][9]~combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[0][15]~0_combout\) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[1][9]~combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[0][15]~0_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X34_Y27_N22
\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\u3|u0|u0|Mult0|mult_core|romout[1][10]~combout\ & (\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[1][10]~combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[1][10]~combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X34_Y27_N24
\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u0|u0|u0|Mult0|mult_core|romout[1][10]~14_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u0|u0|u0|Mult0|mult_core|romout[1][10]~14_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u0|u0|u0|Mult0|mult_core|romout[1][10]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[1][10]~14_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X34_Y27_N26
\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u0|u0|u0|Mult0|mult_core|romout[1][11]~combout\ & (\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u0|u0|u0|Mult0|mult_core|romout[1][11]~combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u0|u0|u0|Mult0|mult_core|romout[1][11]~combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X34_Y27_N28
\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ $ (!\u2|u0|u0|Mult0|mult_core|romout[1][15]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u2|u0|u0|Mult0|mult_core|romout[1][15]~16_combout\,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X34_Y26_N18
\u3|u0|u0|Mult0|mult_core|romout[3][5]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[3][5]~9_combout\ = ((\x[12]~110_combout\ & (!\x[14]~122_combout\)) # (!\x[12]~110_combout\ & ((\x[14]~122_combout\) # (!\x[13]~80_combout\)))) # (!\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[12]~110_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[14]~122_combout\,
	datad => \x[13]~80_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[3][5]~9_combout\);

-- Location: LCCOMB_X36_Y26_N2
\u3|u0|u0|Mult0|mult_core|romout[2][9]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[2][9]~10_combout\ = (\x[8]~136_combout\ & ((\x[11]~137_combout\ & (\x[9]~139_combout\)) # (!\x[11]~137_combout\ & ((\x[10]~138_combout\) # (!\x[9]~139_combout\))))) # (!\x[8]~136_combout\ & ((\x[11]~137_combout\ & 
-- ((\x[10]~138_combout\) # (!\x[9]~139_combout\))) # (!\x[11]~137_combout\ & (!\x[9]~139_combout\ & \x[10]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datab => \x[11]~137_combout\,
	datac => \x[9]~139_combout\,
	datad => \x[10]~138_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[2][9]~10_combout\);

-- Location: LCCOMB_X34_Y26_N16
\u3|u0|u0|Mult0|mult_core|romout[3][4]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[3][4]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & (!\x[13]~80_combout\ & ((\x[12]~110_combout\) # (\x[14]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[12]~110_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[14]~122_combout\,
	datad => \x[13]~80_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[3][4]~combout\);

-- Location: LCCOMB_X36_Y26_N22
\u3|u0|u0|Mult0|mult_core|romout[2][8]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[2][8]~8_combout\ = (\x[8]~136_combout\ & ((\x[11]~137_combout\ & ((!\x[10]~138_combout\))) # (!\x[11]~137_combout\ & (\x[9]~139_combout\ & \x[10]~138_combout\)))) # (!\x[8]~136_combout\ & ((\x[11]~137_combout\ & 
-- (\x[9]~139_combout\ & \x[10]~138_combout\)) # (!\x[11]~137_combout\ & ((\x[9]~139_combout\) # (\x[10]~138_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datab => \x[11]~137_combout\,
	datac => \x[9]~139_combout\,
	datad => \x[10]~138_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[2][8]~8_combout\);

-- Location: LCCOMB_X31_Y26_N30
\u3|u0|u0|Mult0|mult_core|romout[2][7]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[2][7]~7_combout\ = (\x[9]~139_combout\ & ((\x[11]~137_combout\ & ((\x[10]~138_combout\))) # (!\x[11]~137_combout\ & ((\x[8]~136_combout\) # (!\x[10]~138_combout\))))) # (!\x[9]~139_combout\ & ((\x[8]~136_combout\ & 
-- ((\x[11]~137_combout\) # (!\x[10]~138_combout\))) # (!\x[8]~136_combout\ & (\x[11]~137_combout\ & !\x[10]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datab => \x[9]~139_combout\,
	datac => \x[11]~137_combout\,
	datad => \x[10]~138_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[2][7]~7_combout\);

-- Location: LCCOMB_X36_Y26_N8
\u3|u0|u0|Mult0|mult_core|romout[2][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[2][6]~combout\ = (\x[10]~138_combout\ & (\x[8]~136_combout\ $ (\x[11]~137_combout\ $ (!\x[9]~139_combout\)))) # (!\x[10]~138_combout\ & ((\x[8]~136_combout\ & (!\x[11]~137_combout\ & !\x[9]~139_combout\)) # 
-- (!\x[8]~136_combout\ & (\x[11]~137_combout\ & \x[9]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datab => \x[11]~137_combout\,
	datac => \x[9]~139_combout\,
	datad => \x[10]~138_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[2][6]~combout\);

-- Location: LCCOMB_X31_Y26_N0
\u3|u0|u0|Mult0|mult_core|romout[2][5]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[2][5]~6_combout\ = (\x[8]~136_combout\ & (\x[10]~138_combout\ $ (((\x[11]~137_combout\ & \x[9]~139_combout\))))) # (!\x[8]~136_combout\ & (!\x[10]~138_combout\ & ((\x[11]~137_combout\) # (\x[9]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[10]~138_combout\,
	datab => \x[11]~137_combout\,
	datac => \x[9]~139_combout\,
	datad => \x[8]~136_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[2][5]~6_combout\);

-- Location: LCCOMB_X31_Y26_N28
\u3|u0|u0|Mult0|mult_core|romout[2][4]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[2][4]~combout\ = (\x[11]~137_combout\ & ((\x[9]~139_combout\ $ (!\x[8]~136_combout\)))) # (!\x[11]~137_combout\ & (!\x[9]~139_combout\ & ((\x[10]~138_combout\) # (\x[8]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[10]~138_combout\,
	datab => \x[11]~137_combout\,
	datac => \x[9]~139_combout\,
	datad => \x[8]~136_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[2][4]~combout\);

-- Location: LCCOMB_X31_Y26_N2
\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & (\u3|u0|u0|Mult0|mult_core|romout[2][4]~combout\ $ (VCC))) # (!\u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & 
-- (\u3|u0|u0|Mult0|mult_core|romout[2][4]~combout\ & VCC))
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & \u3|u0|u0|Mult0|mult_core|romout[2][4]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u0|u0|Mult0|mult_core|romout[3][1]~combout\,
	datab => \u3|u0|u0|Mult0|mult_core|romout[2][4]~combout\,
	datad => VCC,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X31_Y26_N4
\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & ((\u3|u0|u0|Mult0|mult_core|romout[2][5]~6_combout\ & (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[2][5]~6_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & ((\u3|u0|u0|Mult0|mult_core|romout[2][5]~6_combout\ & 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u3|u0|u0|Mult0|mult_core|romout[2][5]~6_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & (!\u3|u0|u0|Mult0|mult_core|romout[2][5]~6_combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\ & ((!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u3|u0|u0|Mult0|mult_core|romout[2][5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u0|u0|Mult0|mult_core|romout[3][1]~combout\,
	datab => \u3|u0|u0|Mult0|mult_core|romout[2][5]~6_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X31_Y26_N6
\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u3|u0|u0|Mult0|mult_core|romout[2][6]~combout\ $ (\u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\ $ (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # 
-- (GND)
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[2][6]~combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[2][6]~combout\ & (\u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[2][6]~combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[3][11]~15_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X31_Y26_N8
\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u3|u0|u0|Mult0|mult_core|romout[2][7]~7_combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\ & (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) 
-- # (!\u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u3|u0|u0|Mult0|mult_core|romout[2][7]~7_combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\ & 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[2][7]~7_combout\ & (!\u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[2][7]~7_combout\ & ((!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[2][7]~7_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[3][12]~combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X31_Y26_N10
\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u3|u0|u0|Mult0|mult_core|romout[3][4]~combout\ $ (\u3|u0|u0|Mult0|mult_core|romout[2][8]~8_combout\ $ (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # 
-- (GND)
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[3][4]~combout\ & ((\u3|u0|u0|Mult0|mult_core|romout[2][8]~8_combout\) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[3][4]~combout\ & (\u3|u0|u0|Mult0|mult_core|romout[2][8]~8_combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[3][4]~combout\,
	datab => \u3|u0|u0|Mult0|mult_core|romout[2][8]~8_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X31_Y26_N12
\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u3|u0|u0|Mult0|mult_core|romout[3][5]~9_combout\ & ((\u3|u0|u0|Mult0|mult_core|romout[2][9]~10_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[2][9]~10_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND))))) # (!\u3|u0|u0|Mult0|mult_core|romout[3][5]~9_combout\ & ((\u3|u0|u0|Mult0|mult_core|romout[2][9]~10_combout\ & 
-- (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # (!\u3|u0|u0|Mult0|mult_core|romout[2][9]~10_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\))))
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[3][5]~9_combout\ & ((!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u3|u0|u0|Mult0|mult_core|romout[2][9]~10_combout\))) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[3][5]~9_combout\ & (!\u3|u0|u0|Mult0|mult_core|romout[2][9]~10_combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[3][5]~9_combout\,
	datab => \u3|u0|u0|Mult0|mult_core|romout[2][9]~10_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X30_Y27_N16
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\x[8]~136_combout\ & \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[8]~136_combout\,
	datab => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X30_Y27_N18
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u2|u0|u0|Mult0|mult_core|romout[2][10]~14_combout\ & 
-- !\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[2][10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[2][10]~14_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X30_Y27_N20
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[2][11]~13_combout\) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\u2|u0|u0|Mult0|mult_core|romout[2][11]~13_combout\ & 
-- !\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[2][11]~13_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X30_Y27_N22
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u2|u0|u0|Mult0|mult_core|romout[2][12]~12_combout\ & 
-- !\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[2][12]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[2][12]~12_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X30_Y27_N24
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\))) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X30_Y27_N26
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\ & VCC)) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\)))) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\)) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\) # 
-- (GND)))))
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- !\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\)) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_cout\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X30_Y27_N28
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X30_Y27_N30
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X30_Y26_N0
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ 
-- (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & 
-- !\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X30_Y26_N2
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- !\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X29_Y24_N6
\u3|u0|u1|sum[0]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|sum[0]~14_combout\ = \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (GND)
-- \u3|u0|u1|sum[0]~15\ = CARRY(!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u3|u0|u1|sum[0]~14_combout\,
	cout => \u3|u0|u1|sum[0]~15\);

-- Location: LCCOMB_X29_Y24_N8
\u3|u0|u1|sum[1]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|sum[1]~16_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\u3|u0|u1|sum[0]~15\) # (GND))) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\u3|u0|u1|sum[0]~15\))
-- \u3|u0|u1|sum[1]~17\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # (!\u3|u0|u1|sum[0]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u3|u0|u1|sum[0]~15\,
	combout => \u3|u0|u1|sum[1]~16_combout\,
	cout => \u3|u0|u1|sum[1]~17\);

-- Location: LCCOMB_X29_Y24_N10
\u3|u0|u1|sum[2]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|sum[2]~18_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u3|u0|u1|sum[1]~17\ $ (GND))) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # 
-- (!\u3|u0|u1|sum[1]~17\)))
-- \u3|u0|u1|sum[2]~19\ = CARRY((!\u3|u0|u1|sum[1]~17\) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u3|u0|u1|sum[1]~17\,
	combout => \u3|u0|u1|sum[2]~18_combout\,
	cout => \u3|u0|u1|sum[2]~19\);

-- Location: LCCOMB_X29_Y24_N12
\u3|u0|u1|sum[3]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|sum[3]~20_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u3|u0|u1|sum[2]~19\)) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (\u3|u0|u1|sum[2]~19\ & VCC))
-- \u3|u0|u1|sum[3]~21\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u3|u0|u1|sum[2]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u3|u0|u1|sum[2]~19\,
	combout => \u3|u0|u1|sum[3]~20_combout\,
	cout => \u3|u0|u1|sum[3]~21\);

-- Location: LCCOMB_X29_Y24_N14
\u3|u0|u1|sum[4]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|sum[4]~22_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u3|u0|u1|sum[3]~21\ $ (GND))) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((GND) # 
-- (!\u3|u0|u1|sum[3]~21\)))
-- \u3|u0|u1|sum[4]~23\ = CARRY((!\u3|u0|u1|sum[3]~21\) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u3|u0|u1|sum[3]~21\,
	combout => \u3|u0|u1|sum[4]~22_combout\,
	cout => \u3|u0|u1|sum[4]~23\);

-- Location: LCCOMB_X30_Y24_N2
\u3|u0|u1|Add0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|Add0~0_combout\ = \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (VCC)
-- \u3|u0|u1|Add0~1\ = CARRY(\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	combout => \u3|u0|u1|Add0~0_combout\,
	cout => \u3|u0|u1|Add0~1\);

-- Location: LCCOMB_X30_Y24_N4
\u3|u0|u1|Add0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|Add0~2_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u3|u0|u1|Add0~1\ & VCC)) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\u3|u0|u1|Add0~1\))
-- \u3|u0|u1|Add0~3\ = CARRY((!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u3|u0|u1|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u3|u0|u1|Add0~1\,
	combout => \u3|u0|u1|Add0~2_combout\,
	cout => \u3|u0|u1|Add0~3\);

-- Location: LCCOMB_X30_Y24_N6
\u3|u0|u1|Add0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|Add0~4_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((GND) # (!\u3|u0|u1|Add0~3\))) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u3|u0|u1|Add0~3\ $ (GND)))
-- \u3|u0|u1|Add0~5\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (!\u3|u0|u1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u3|u0|u1|Add0~3\,
	combout => \u3|u0|u1|Add0~4_combout\,
	cout => \u3|u0|u1|Add0~5\);

-- Location: FF_X29_Y24_N15
\u3|u0|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u0|u1|sum[4]~22_combout\,
	asdata => \u3|u0|u1|Add0~4_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|u1|sum\(4));

-- Location: LCCOMB_X17_Y14_N18
\u3|u1|u1|Add2~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~39_combout\ = (\u3|u1|u1|LessThan0~4_combout\ & (\u3|u1|u1|Add1~6_combout\)) # (!\u3|u1|u1|LessThan0~4_combout\ & ((\u3|u1|u1|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u1|Add1~6_combout\,
	datac => \u3|u1|u1|Add2~4_combout\,
	datad => \u3|u1|u1|LessThan0~4_combout\,
	combout => \u3|u1|u1|Add2~39_combout\);

-- Location: FF_X16_Y14_N7
\u3|u1|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u1|u1|sum[3]~21_combout\,
	asdata => \u3|u1|u1|Add2~39_combout\,
	sload => \r0|Q\(15),
	ena => \u3|u1|u1|sum[7]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|u1|sum\(3));

-- Location: FF_X17_Y22_N5
\u3|r1|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u3|u1|u1|sum\(3),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u3|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r1|Q\(3));

-- Location: FF_X29_Y24_N13
\u3|u0|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u0|u1|sum[3]~20_combout\,
	asdata => \u3|u0|u1|Add0~2_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|u1|sum\(3));

-- Location: LCCOMB_X16_Y14_N30
\u3|u1|u1|Add2~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~40_combout\ = (\u3|u1|u1|LessThan0~4_combout\ & ((\u3|u1|u1|Add1~4_combout\))) # (!\u3|u1|u1|LessThan0~4_combout\ & (\u3|u1|u1|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u1|Add2~2_combout\,
	datab => \u3|u1|u1|Add1~4_combout\,
	datad => \u3|u1|u1|LessThan0~4_combout\,
	combout => \u3|u1|u1|Add2~40_combout\);

-- Location: FF_X16_Y14_N5
\u3|u1|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u1|u1|sum[2]~19_combout\,
	asdata => \u3|u1|u1|Add2~40_combout\,
	sload => \r0|Q\(15),
	ena => \u3|u1|u1|sum[7]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|u1|sum\(2));

-- Location: FF_X17_Y22_N7
\u3|r1|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u3|u1|u1|sum\(2),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u3|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r1|Q\(2));

-- Location: LCCOMB_X17_Y14_N4
\u3|u1|u1|Add2~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~42_combout\ = !\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	combout => \u3|u1|u1|Add2~42_combout\);

-- Location: LCCOMB_X17_Y14_N22
\u3|u1|u1|Add2~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~44_combout\ = (\u3|u1|u1|LessThan0~4_combout\ & ((\u3|u1|u1|Add1~0_combout\))) # (!\u3|u1|u1|LessThan0~4_combout\ & (\u3|u1|u1|Add2~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u1|Add2~42_combout\,
	datac => \u3|u1|u1|Add1~0_combout\,
	datad => \u3|u1|u1|LessThan0~4_combout\,
	combout => \u3|u1|u1|Add2~44_combout\);

-- Location: FF_X16_Y14_N1
\u3|u1|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u1|u1|sum[0]~15_combout\,
	asdata => \u3|u1|u1|Add2~44_combout\,
	sload => \r0|Q\(15),
	ena => \u3|u1|u1|sum[7]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|u1|sum\(0));

-- Location: LCCOMB_X17_Y22_N0
\u3|r1|Q[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|r1|Q[0]~feeder_combout\ = \u3|u1|u1|sum\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|u1|u1|sum\(0),
	combout => \u3|r1|Q[0]~feeder_combout\);

-- Location: FF_X17_Y22_N1
\u3|r1|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|r1|Q[0]~feeder_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r1|Q\(0));

-- Location: LCCOMB_X20_Y24_N2
\u3|u2|sum[0]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[0]~15_combout\ = (\u3|r0|Q\(0) & (\u3|r1|Q\(0) $ (VCC))) # (!\u3|r0|Q\(0) & (\u3|r1|Q\(0) & VCC))
-- \u3|u2|sum[0]~16\ = CARRY((\u3|r0|Q\(0) & \u3|r1|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(0),
	datab => \u3|r1|Q\(0),
	datad => VCC,
	combout => \u3|u2|sum[0]~15_combout\,
	cout => \u3|u2|sum[0]~16\);

-- Location: LCCOMB_X21_Y24_N24
\u3|u2|sum[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[0]~feeder_combout\ = \u3|u2|sum[0]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|u2|sum[0]~15_combout\,
	combout => \u3|u2|sum[0]~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N26
\u3|u1|u1|sum[13]~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[13]~41_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u3|u1|u1|sum[12]~40\)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- ((\u3|u1|u1|sum[12]~40\) # (GND)))
-- \u3|u1|u1|sum[13]~42\ = CARRY((!\u3|u1|u1|sum[12]~40\) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u3|u1|u1|sum[12]~40\,
	combout => \u3|u1|u1|sum[13]~41_combout\,
	cout => \u3|u1|u1|sum[13]~42\);

-- Location: LCCOMB_X15_Y14_N28
\u3|u1|u1|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~24_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u3|u1|u1|Add2~23\ & VCC)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (\u3|u1|u1|Add2~23\ $ (GND)))
-- \u3|u1|u1|Add2~25\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & !\u3|u1|u1|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add2~23\,
	combout => \u3|u1|u1|Add2~24_combout\,
	cout => \u3|u1|u1|Add2~25\);

-- Location: LCCOMB_X14_Y14_N28
\u3|u1|u1|Add1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add1~26_combout\ = (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (\u3|u1|u1|Add1~25\ & VCC)) # (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (!\u3|u1|u1|Add1~25\))
-- \u3|u1|u1|Add1~27\ = CARRY((!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & !\u3|u1|u1|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u3|u1|u1|Add1~25\,
	combout => \u3|u1|u1|Add1~26_combout\,
	cout => \u3|u1|u1|Add1~27\);

-- Location: LCCOMB_X15_Y14_N0
\u3|u1|u1|Add2~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~29_combout\ = (\u3|u1|u1|LessThan0~4_combout\ & ((\u3|u1|u1|Add1~26_combout\))) # (!\u3|u1|u1|LessThan0~4_combout\ & (\u3|u1|u1|Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u1|Add2~24_combout\,
	datac => \u3|u1|u1|Add1~26_combout\,
	datad => \u3|u1|u1|LessThan0~4_combout\,
	combout => \u3|u1|u1|Add2~29_combout\);

-- Location: FF_X16_Y14_N27
\u3|u1|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u1|u1|sum[13]~41_combout\,
	asdata => \u3|u1|u1|Add2~29_combout\,
	sload => \r0|Q\(15),
	ena => \u3|u1|u1|sum[7]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|u1|sum\(13));

-- Location: FF_X17_Y22_N13
\u3|r1|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u3|u1|u1|sum\(13),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u3|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r1|Q\(13));

-- Location: LCCOMB_X20_Y24_N26
\u3|u2|sum[12]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[12]~40_combout\ = ((\u3|r0|Q\(12) $ (\u3|r1|Q\(12) $ (!\u3|u2|sum[11]~39\)))) # (GND)
-- \u3|u2|sum[12]~41\ = CARRY((\u3|r0|Q\(12) & ((\u3|r1|Q\(12)) # (!\u3|u2|sum[11]~39\))) # (!\u3|r0|Q\(12) & (\u3|r1|Q\(12) & !\u3|u2|sum[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(12),
	datab => \u3|r1|Q\(12),
	datad => VCC,
	cin => \u3|u2|sum[11]~39\,
	combout => \u3|u2|sum[12]~40_combout\,
	cout => \u3|u2|sum[12]~41\);

-- Location: LCCOMB_X20_Y24_N28
\u3|u2|sum[13]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[13]~42_combout\ = (\u3|r0|Q\(13) & ((\u3|r1|Q\(13) & (\u3|u2|sum[12]~41\ & VCC)) # (!\u3|r1|Q\(13) & (!\u3|u2|sum[12]~41\)))) # (!\u3|r0|Q\(13) & ((\u3|r1|Q\(13) & (!\u3|u2|sum[12]~41\)) # (!\u3|r1|Q\(13) & ((\u3|u2|sum[12]~41\) # (GND)))))
-- \u3|u2|sum[13]~43\ = CARRY((\u3|r0|Q\(13) & (!\u3|r1|Q\(13) & !\u3|u2|sum[12]~41\)) # (!\u3|r0|Q\(13) & ((!\u3|u2|sum[12]~41\) # (!\u3|r1|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(13),
	datab => \u3|r1|Q\(13),
	datad => VCC,
	cin => \u3|u2|sum[12]~41\,
	combout => \u3|u2|sum[13]~42_combout\,
	cout => \u3|u2|sum[13]~43\);

-- Location: LCCOMB_X21_Y24_N28
\u3|u2|sum[13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[13]~feeder_combout\ = \u3|u2|sum[13]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|u2|sum[13]~42_combout\,
	combout => \u3|u2|sum[13]~feeder_combout\);

-- Location: LCCOMB_X17_Y24_N0
\u3|u2|Add2~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~0_combout\ = (\u3|r0|Q\(0) & (\u3|r1|Q\(0) $ (VCC))) # (!\u3|r0|Q\(0) & ((\u3|r1|Q\(0)) # (GND)))
-- \u3|u2|Add2~1\ = CARRY((\u3|r1|Q\(0)) # (!\u3|r0|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(0),
	datab => \u3|r1|Q\(0),
	datad => VCC,
	combout => \u3|u2|Add2~0_combout\,
	cout => \u3|u2|Add2~1\);

-- Location: LCCOMB_X17_Y24_N2
\u3|u2|Add2~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~3_combout\ = (\u3|r1|Q\(1) & ((\u3|r0|Q\(1) & (!\u3|u2|Add2~1\)) # (!\u3|r0|Q\(1) & (\u3|u2|Add2~1\ & VCC)))) # (!\u3|r1|Q\(1) & ((\u3|r0|Q\(1) & ((\u3|u2|Add2~1\) # (GND))) # (!\u3|r0|Q\(1) & (!\u3|u2|Add2~1\))))
-- \u3|u2|Add2~4\ = CARRY((\u3|r1|Q\(1) & (\u3|r0|Q\(1) & !\u3|u2|Add2~1\)) # (!\u3|r1|Q\(1) & ((\u3|r0|Q\(1)) # (!\u3|u2|Add2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(1),
	datab => \u3|r0|Q\(1),
	datad => VCC,
	cin => \u3|u2|Add2~1\,
	combout => \u3|u2|Add2~3_combout\,
	cout => \u3|u2|Add2~4\);

-- Location: LCCOMB_X17_Y24_N4
\u3|u2|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~6_combout\ = ((\u3|r1|Q\(2) $ (\u3|r0|Q\(2) $ (\u3|u2|Add2~4\)))) # (GND)
-- \u3|u2|Add2~7\ = CARRY((\u3|r1|Q\(2) & ((!\u3|u2|Add2~4\) # (!\u3|r0|Q\(2)))) # (!\u3|r1|Q\(2) & (!\u3|r0|Q\(2) & !\u3|u2|Add2~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(2),
	datab => \u3|r0|Q\(2),
	datad => VCC,
	cin => \u3|u2|Add2~4\,
	combout => \u3|u2|Add2~6_combout\,
	cout => \u3|u2|Add2~7\);

-- Location: LCCOMB_X17_Y24_N6
\u3|u2|Add2~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~9_combout\ = (\u3|r0|Q\(3) & ((\u3|r1|Q\(3) & (!\u3|u2|Add2~7\)) # (!\u3|r1|Q\(3) & ((\u3|u2|Add2~7\) # (GND))))) # (!\u3|r0|Q\(3) & ((\u3|r1|Q\(3) & (\u3|u2|Add2~7\ & VCC)) # (!\u3|r1|Q\(3) & (!\u3|u2|Add2~7\))))
-- \u3|u2|Add2~10\ = CARRY((\u3|r0|Q\(3) & ((!\u3|u2|Add2~7\) # (!\u3|r1|Q\(3)))) # (!\u3|r0|Q\(3) & (!\u3|r1|Q\(3) & !\u3|u2|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(3),
	datab => \u3|r1|Q\(3),
	datad => VCC,
	cin => \u3|u2|Add2~7\,
	combout => \u3|u2|Add2~9_combout\,
	cout => \u3|u2|Add2~10\);

-- Location: LCCOMB_X17_Y24_N8
\u3|u2|Add2~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~12_combout\ = ((\u3|r1|Q\(4) $ (\u3|r0|Q\(4) $ (\u3|u2|Add2~10\)))) # (GND)
-- \u3|u2|Add2~13\ = CARRY((\u3|r1|Q\(4) & ((!\u3|u2|Add2~10\) # (!\u3|r0|Q\(4)))) # (!\u3|r1|Q\(4) & (!\u3|r0|Q\(4) & !\u3|u2|Add2~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(4),
	datab => \u3|r0|Q\(4),
	datad => VCC,
	cin => \u3|u2|Add2~10\,
	combout => \u3|u2|Add2~12_combout\,
	cout => \u3|u2|Add2~13\);

-- Location: LCCOMB_X17_Y24_N10
\u3|u2|Add2~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~15_combout\ = (\u3|r1|Q\(5) & ((\u3|r0|Q\(5) & (!\u3|u2|Add2~13\)) # (!\u3|r0|Q\(5) & (\u3|u2|Add2~13\ & VCC)))) # (!\u3|r1|Q\(5) & ((\u3|r0|Q\(5) & ((\u3|u2|Add2~13\) # (GND))) # (!\u3|r0|Q\(5) & (!\u3|u2|Add2~13\))))
-- \u3|u2|Add2~16\ = CARRY((\u3|r1|Q\(5) & (\u3|r0|Q\(5) & !\u3|u2|Add2~13\)) # (!\u3|r1|Q\(5) & ((\u3|r0|Q\(5)) # (!\u3|u2|Add2~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(5),
	datab => \u3|r0|Q\(5),
	datad => VCC,
	cin => \u3|u2|Add2~13\,
	combout => \u3|u2|Add2~15_combout\,
	cout => \u3|u2|Add2~16\);

-- Location: LCCOMB_X17_Y24_N12
\u3|u2|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~18_combout\ = ((\u3|r1|Q\(6) $ (\u3|r0|Q\(6) $ (\u3|u2|Add2~16\)))) # (GND)
-- \u3|u2|Add2~19\ = CARRY((\u3|r1|Q\(6) & ((!\u3|u2|Add2~16\) # (!\u3|r0|Q\(6)))) # (!\u3|r1|Q\(6) & (!\u3|r0|Q\(6) & !\u3|u2|Add2~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(6),
	datab => \u3|r0|Q\(6),
	datad => VCC,
	cin => \u3|u2|Add2~16\,
	combout => \u3|u2|Add2~18_combout\,
	cout => \u3|u2|Add2~19\);

-- Location: LCCOMB_X17_Y24_N14
\u3|u2|Add2~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~21_combout\ = (\u3|r0|Q\(7) & ((\u3|r1|Q\(7) & (!\u3|u2|Add2~19\)) # (!\u3|r1|Q\(7) & ((\u3|u2|Add2~19\) # (GND))))) # (!\u3|r0|Q\(7) & ((\u3|r1|Q\(7) & (\u3|u2|Add2~19\ & VCC)) # (!\u3|r1|Q\(7) & (!\u3|u2|Add2~19\))))
-- \u3|u2|Add2~22\ = CARRY((\u3|r0|Q\(7) & ((!\u3|u2|Add2~19\) # (!\u3|r1|Q\(7)))) # (!\u3|r0|Q\(7) & (!\u3|r1|Q\(7) & !\u3|u2|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(7),
	datab => \u3|r1|Q\(7),
	datad => VCC,
	cin => \u3|u2|Add2~19\,
	combout => \u3|u2|Add2~21_combout\,
	cout => \u3|u2|Add2~22\);

-- Location: LCCOMB_X17_Y24_N16
\u3|u2|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~24_combout\ = ((\u3|r0|Q\(8) $ (\u3|r1|Q\(8) $ (\u3|u2|Add2~22\)))) # (GND)
-- \u3|u2|Add2~25\ = CARRY((\u3|r0|Q\(8) & (\u3|r1|Q\(8) & !\u3|u2|Add2~22\)) # (!\u3|r0|Q\(8) & ((\u3|r1|Q\(8)) # (!\u3|u2|Add2~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(8),
	datab => \u3|r1|Q\(8),
	datad => VCC,
	cin => \u3|u2|Add2~22\,
	combout => \u3|u2|Add2~24_combout\,
	cout => \u3|u2|Add2~25\);

-- Location: LCCOMB_X17_Y24_N18
\u3|u2|Add2~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~27_combout\ = (\u3|r0|Q\(9) & ((\u3|r1|Q\(9) & (!\u3|u2|Add2~25\)) # (!\u3|r1|Q\(9) & ((\u3|u2|Add2~25\) # (GND))))) # (!\u3|r0|Q\(9) & ((\u3|r1|Q\(9) & (\u3|u2|Add2~25\ & VCC)) # (!\u3|r1|Q\(9) & (!\u3|u2|Add2~25\))))
-- \u3|u2|Add2~28\ = CARRY((\u3|r0|Q\(9) & ((!\u3|u2|Add2~25\) # (!\u3|r1|Q\(9)))) # (!\u3|r0|Q\(9) & (!\u3|r1|Q\(9) & !\u3|u2|Add2~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(9),
	datab => \u3|r1|Q\(9),
	datad => VCC,
	cin => \u3|u2|Add2~25\,
	combout => \u3|u2|Add2~27_combout\,
	cout => \u3|u2|Add2~28\);

-- Location: LCCOMB_X17_Y24_N20
\u3|u2|Add2~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~30_combout\ = ((\u3|r0|Q\(10) $ (\u3|r1|Q\(10) $ (\u3|u2|Add2~28\)))) # (GND)
-- \u3|u2|Add2~31\ = CARRY((\u3|r0|Q\(10) & (\u3|r1|Q\(10) & !\u3|u2|Add2~28\)) # (!\u3|r0|Q\(10) & ((\u3|r1|Q\(10)) # (!\u3|u2|Add2~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(10),
	datab => \u3|r1|Q\(10),
	datad => VCC,
	cin => \u3|u2|Add2~28\,
	combout => \u3|u2|Add2~30_combout\,
	cout => \u3|u2|Add2~31\);

-- Location: LCCOMB_X17_Y24_N22
\u3|u2|Add2~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~33_combout\ = (\u3|r0|Q\(11) & ((\u3|r1|Q\(11) & (!\u3|u2|Add2~31\)) # (!\u3|r1|Q\(11) & ((\u3|u2|Add2~31\) # (GND))))) # (!\u3|r0|Q\(11) & ((\u3|r1|Q\(11) & (\u3|u2|Add2~31\ & VCC)) # (!\u3|r1|Q\(11) & (!\u3|u2|Add2~31\))))
-- \u3|u2|Add2~34\ = CARRY((\u3|r0|Q\(11) & ((!\u3|u2|Add2~31\) # (!\u3|r1|Q\(11)))) # (!\u3|r0|Q\(11) & (!\u3|r1|Q\(11) & !\u3|u2|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(11),
	datab => \u3|r1|Q\(11),
	datad => VCC,
	cin => \u3|u2|Add2~31\,
	combout => \u3|u2|Add2~33_combout\,
	cout => \u3|u2|Add2~34\);

-- Location: LCCOMB_X17_Y24_N24
\u3|u2|Add2~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~36_combout\ = ((\u3|r1|Q\(12) $ (\u3|r0|Q\(12) $ (\u3|u2|Add2~34\)))) # (GND)
-- \u3|u2|Add2~37\ = CARRY((\u3|r1|Q\(12) & ((!\u3|u2|Add2~34\) # (!\u3|r0|Q\(12)))) # (!\u3|r1|Q\(12) & (!\u3|r0|Q\(12) & !\u3|u2|Add2~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(12),
	datab => \u3|r0|Q\(12),
	datad => VCC,
	cin => \u3|u2|Add2~34\,
	combout => \u3|u2|Add2~36_combout\,
	cout => \u3|u2|Add2~37\);

-- Location: LCCOMB_X17_Y24_N26
\u3|u2|Add2~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~39_combout\ = (\u3|r0|Q\(13) & ((\u3|r1|Q\(13) & (!\u3|u2|Add2~37\)) # (!\u3|r1|Q\(13) & ((\u3|u2|Add2~37\) # (GND))))) # (!\u3|r0|Q\(13) & ((\u3|r1|Q\(13) & (\u3|u2|Add2~37\ & VCC)) # (!\u3|r1|Q\(13) & (!\u3|u2|Add2~37\))))
-- \u3|u2|Add2~40\ = CARRY((\u3|r0|Q\(13) & ((!\u3|u2|Add2~37\) # (!\u3|r1|Q\(13)))) # (!\u3|r0|Q\(13) & (!\u3|r1|Q\(13) & !\u3|u2|Add2~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(13),
	datab => \u3|r1|Q\(13),
	datad => VCC,
	cin => \u3|u2|Add2~37\,
	combout => \u3|u2|Add2~39_combout\,
	cout => \u3|u2|Add2~40\);

-- Location: LCCOMB_X19_Y24_N2
\u3|u2|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add1~0_combout\ = (\u3|r0|Q\(0) & ((GND) # (!\u3|r1|Q\(0)))) # (!\u3|r0|Q\(0) & (\u3|r1|Q\(0) $ (GND)))
-- \u3|u2|Add1~1\ = CARRY((\u3|r0|Q\(0)) # (!\u3|r1|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(0),
	datab => \u3|r1|Q\(0),
	datad => VCC,
	combout => \u3|u2|Add1~0_combout\,
	cout => \u3|u2|Add1~1\);

-- Location: LCCOMB_X19_Y24_N4
\u3|u2|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add1~2_combout\ = (\u3|r0|Q\(1) & ((\u3|r1|Q\(1) & (!\u3|u2|Add1~1\)) # (!\u3|r1|Q\(1) & (\u3|u2|Add1~1\ & VCC)))) # (!\u3|r0|Q\(1) & ((\u3|r1|Q\(1) & ((\u3|u2|Add1~1\) # (GND))) # (!\u3|r1|Q\(1) & (!\u3|u2|Add1~1\))))
-- \u3|u2|Add1~3\ = CARRY((\u3|r0|Q\(1) & (\u3|r1|Q\(1) & !\u3|u2|Add1~1\)) # (!\u3|r0|Q\(1) & ((\u3|r1|Q\(1)) # (!\u3|u2|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(1),
	datab => \u3|r1|Q\(1),
	datad => VCC,
	cin => \u3|u2|Add1~1\,
	combout => \u3|u2|Add1~2_combout\,
	cout => \u3|u2|Add1~3\);

-- Location: LCCOMB_X19_Y24_N6
\u3|u2|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add1~4_combout\ = ((\u3|r0|Q\(2) $ (\u3|r1|Q\(2) $ (\u3|u2|Add1~3\)))) # (GND)
-- \u3|u2|Add1~5\ = CARRY((\u3|r0|Q\(2) & ((!\u3|u2|Add1~3\) # (!\u3|r1|Q\(2)))) # (!\u3|r0|Q\(2) & (!\u3|r1|Q\(2) & !\u3|u2|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(2),
	datab => \u3|r1|Q\(2),
	datad => VCC,
	cin => \u3|u2|Add1~3\,
	combout => \u3|u2|Add1~4_combout\,
	cout => \u3|u2|Add1~5\);

-- Location: LCCOMB_X19_Y24_N8
\u3|u2|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add1~6_combout\ = (\u3|r1|Q\(3) & ((\u3|r0|Q\(3) & (!\u3|u2|Add1~5\)) # (!\u3|r0|Q\(3) & ((\u3|u2|Add1~5\) # (GND))))) # (!\u3|r1|Q\(3) & ((\u3|r0|Q\(3) & (\u3|u2|Add1~5\ & VCC)) # (!\u3|r0|Q\(3) & (!\u3|u2|Add1~5\))))
-- \u3|u2|Add1~7\ = CARRY((\u3|r1|Q\(3) & ((!\u3|u2|Add1~5\) # (!\u3|r0|Q\(3)))) # (!\u3|r1|Q\(3) & (!\u3|r0|Q\(3) & !\u3|u2|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(3),
	datab => \u3|r0|Q\(3),
	datad => VCC,
	cin => \u3|u2|Add1~5\,
	combout => \u3|u2|Add1~6_combout\,
	cout => \u3|u2|Add1~7\);

-- Location: LCCOMB_X19_Y24_N10
\u3|u2|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add1~8_combout\ = ((\u3|r0|Q\(4) $ (\u3|r1|Q\(4) $ (\u3|u2|Add1~7\)))) # (GND)
-- \u3|u2|Add1~9\ = CARRY((\u3|r0|Q\(4) & ((!\u3|u2|Add1~7\) # (!\u3|r1|Q\(4)))) # (!\u3|r0|Q\(4) & (!\u3|r1|Q\(4) & !\u3|u2|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(4),
	datab => \u3|r1|Q\(4),
	datad => VCC,
	cin => \u3|u2|Add1~7\,
	combout => \u3|u2|Add1~8_combout\,
	cout => \u3|u2|Add1~9\);

-- Location: LCCOMB_X19_Y24_N12
\u3|u2|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add1~10_combout\ = (\u3|r1|Q\(5) & ((\u3|r0|Q\(5) & (!\u3|u2|Add1~9\)) # (!\u3|r0|Q\(5) & ((\u3|u2|Add1~9\) # (GND))))) # (!\u3|r1|Q\(5) & ((\u3|r0|Q\(5) & (\u3|u2|Add1~9\ & VCC)) # (!\u3|r0|Q\(5) & (!\u3|u2|Add1~9\))))
-- \u3|u2|Add1~11\ = CARRY((\u3|r1|Q\(5) & ((!\u3|u2|Add1~9\) # (!\u3|r0|Q\(5)))) # (!\u3|r1|Q\(5) & (!\u3|r0|Q\(5) & !\u3|u2|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(5),
	datab => \u3|r0|Q\(5),
	datad => VCC,
	cin => \u3|u2|Add1~9\,
	combout => \u3|u2|Add1~10_combout\,
	cout => \u3|u2|Add1~11\);

-- Location: LCCOMB_X19_Y24_N14
\u3|u2|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add1~12_combout\ = ((\u3|r1|Q\(6) $ (\u3|r0|Q\(6) $ (\u3|u2|Add1~11\)))) # (GND)
-- \u3|u2|Add1~13\ = CARRY((\u3|r1|Q\(6) & (\u3|r0|Q\(6) & !\u3|u2|Add1~11\)) # (!\u3|r1|Q\(6) & ((\u3|r0|Q\(6)) # (!\u3|u2|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(6),
	datab => \u3|r0|Q\(6),
	datad => VCC,
	cin => \u3|u2|Add1~11\,
	combout => \u3|u2|Add1~12_combout\,
	cout => \u3|u2|Add1~13\);

-- Location: LCCOMB_X19_Y24_N16
\u3|u2|Add1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add1~14_combout\ = (\u3|r1|Q\(7) & ((\u3|r0|Q\(7) & (!\u3|u2|Add1~13\)) # (!\u3|r0|Q\(7) & ((\u3|u2|Add1~13\) # (GND))))) # (!\u3|r1|Q\(7) & ((\u3|r0|Q\(7) & (\u3|u2|Add1~13\ & VCC)) # (!\u3|r0|Q\(7) & (!\u3|u2|Add1~13\))))
-- \u3|u2|Add1~15\ = CARRY((\u3|r1|Q\(7) & ((!\u3|u2|Add1~13\) # (!\u3|r0|Q\(7)))) # (!\u3|r1|Q\(7) & (!\u3|r0|Q\(7) & !\u3|u2|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(7),
	datab => \u3|r0|Q\(7),
	datad => VCC,
	cin => \u3|u2|Add1~13\,
	combout => \u3|u2|Add1~14_combout\,
	cout => \u3|u2|Add1~15\);

-- Location: LCCOMB_X19_Y24_N18
\u3|u2|Add1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add1~16_combout\ = ((\u3|r1|Q\(8) $ (\u3|r0|Q\(8) $ (\u3|u2|Add1~15\)))) # (GND)
-- \u3|u2|Add1~17\ = CARRY((\u3|r1|Q\(8) & (\u3|r0|Q\(8) & !\u3|u2|Add1~15\)) # (!\u3|r1|Q\(8) & ((\u3|r0|Q\(8)) # (!\u3|u2|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(8),
	datab => \u3|r0|Q\(8),
	datad => VCC,
	cin => \u3|u2|Add1~15\,
	combout => \u3|u2|Add1~16_combout\,
	cout => \u3|u2|Add1~17\);

-- Location: LCCOMB_X19_Y24_N20
\u3|u2|Add1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add1~18_combout\ = (\u3|r0|Q\(9) & ((\u3|r1|Q\(9) & (!\u3|u2|Add1~17\)) # (!\u3|r1|Q\(9) & (\u3|u2|Add1~17\ & VCC)))) # (!\u3|r0|Q\(9) & ((\u3|r1|Q\(9) & ((\u3|u2|Add1~17\) # (GND))) # (!\u3|r1|Q\(9) & (!\u3|u2|Add1~17\))))
-- \u3|u2|Add1~19\ = CARRY((\u3|r0|Q\(9) & (\u3|r1|Q\(9) & !\u3|u2|Add1~17\)) # (!\u3|r0|Q\(9) & ((\u3|r1|Q\(9)) # (!\u3|u2|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(9),
	datab => \u3|r1|Q\(9),
	datad => VCC,
	cin => \u3|u2|Add1~17\,
	combout => \u3|u2|Add1~18_combout\,
	cout => \u3|u2|Add1~19\);

-- Location: LCCOMB_X19_Y24_N22
\u3|u2|Add1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add1~20_combout\ = ((\u3|r1|Q\(10) $ (\u3|r0|Q\(10) $ (\u3|u2|Add1~19\)))) # (GND)
-- \u3|u2|Add1~21\ = CARRY((\u3|r1|Q\(10) & (\u3|r0|Q\(10) & !\u3|u2|Add1~19\)) # (!\u3|r1|Q\(10) & ((\u3|r0|Q\(10)) # (!\u3|u2|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(10),
	datab => \u3|r0|Q\(10),
	datad => VCC,
	cin => \u3|u2|Add1~19\,
	combout => \u3|u2|Add1~20_combout\,
	cout => \u3|u2|Add1~21\);

-- Location: LCCOMB_X19_Y24_N24
\u3|u2|Add1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add1~22_combout\ = (\u3|r0|Q\(11) & ((\u3|r1|Q\(11) & (!\u3|u2|Add1~21\)) # (!\u3|r1|Q\(11) & (\u3|u2|Add1~21\ & VCC)))) # (!\u3|r0|Q\(11) & ((\u3|r1|Q\(11) & ((\u3|u2|Add1~21\) # (GND))) # (!\u3|r1|Q\(11) & (!\u3|u2|Add1~21\))))
-- \u3|u2|Add1~23\ = CARRY((\u3|r0|Q\(11) & (\u3|r1|Q\(11) & !\u3|u2|Add1~21\)) # (!\u3|r0|Q\(11) & ((\u3|r1|Q\(11)) # (!\u3|u2|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(11),
	datab => \u3|r1|Q\(11),
	datad => VCC,
	cin => \u3|u2|Add1~21\,
	combout => \u3|u2|Add1~22_combout\,
	cout => \u3|u2|Add1~23\);

-- Location: LCCOMB_X19_Y24_N26
\u3|u2|Add1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add1~24_combout\ = ((\u3|r0|Q\(12) $ (\u3|r1|Q\(12) $ (\u3|u2|Add1~23\)))) # (GND)
-- \u3|u2|Add1~25\ = CARRY((\u3|r0|Q\(12) & ((!\u3|u2|Add1~23\) # (!\u3|r1|Q\(12)))) # (!\u3|r0|Q\(12) & (!\u3|r1|Q\(12) & !\u3|u2|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(12),
	datab => \u3|r1|Q\(12),
	datad => VCC,
	cin => \u3|u2|Add1~23\,
	combout => \u3|u2|Add1~24_combout\,
	cout => \u3|u2|Add1~25\);

-- Location: LCCOMB_X19_Y24_N28
\u3|u2|Add1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add1~26_combout\ = (\u3|r1|Q\(13) & ((\u3|r0|Q\(13) & (!\u3|u2|Add1~25\)) # (!\u3|r0|Q\(13) & ((\u3|u2|Add1~25\) # (GND))))) # (!\u3|r1|Q\(13) & ((\u3|r0|Q\(13) & (\u3|u2|Add1~25\ & VCC)) # (!\u3|r0|Q\(13) & (!\u3|u2|Add1~25\))))
-- \u3|u2|Add1~27\ = CARRY((\u3|r1|Q\(13) & ((!\u3|u2|Add1~25\) # (!\u3|r0|Q\(13)))) # (!\u3|r1|Q\(13) & (!\u3|r0|Q\(13) & !\u3|u2|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(13),
	datab => \u3|r0|Q\(13),
	datad => VCC,
	cin => \u3|u2|Add1~25\,
	combout => \u3|u2|Add1~26_combout\,
	cout => \u3|u2|Add1~27\);

-- Location: LCCOMB_X18_Y24_N18
\u3|u2|Add2~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~44_combout\ = (\u3|u2|LessThan0~28_combout\ & ((\u3|u2|Add1~26_combout\))) # (!\u3|u2|LessThan0~28_combout\ & (\u3|u2|Add2~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u2|LessThan0~28_combout\,
	datac => \u3|u2|Add2~39_combout\,
	datad => \u3|u2|Add1~26_combout\,
	combout => \u3|u2|Add2~44_combout\);

-- Location: LCCOMB_X17_Y14_N6
\u3|u1|u1|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sgn~0_combout\ = (\r0|Q\(15) & \u3|u1|u1|LessThan0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(15),
	datad => \u3|u1|u1|LessThan0~4_combout\,
	combout => \u3|u1|u1|sgn~0_combout\);

-- Location: FF_X17_Y14_N7
\u3|u1|u1|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u1|u1|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|u1|sgn~q\);

-- Location: LCCOMB_X17_Y24_N30
\u3|r1|Q[15]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|r1|Q[15]~feeder_combout\ = \u3|u1|u1|sgn~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|u1|u1|sgn~q\,
	combout => \u3|r1|Q[15]~feeder_combout\);

-- Location: FF_X17_Y24_N31
\u3|r1|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|r1|Q[15]~feeder_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r1|Q\(15));

-- Location: LCCOMB_X18_Y24_N24
\u3|u2|process_0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|process_0~0_combout\ = \u3|r0|Q\(15) $ (\u3|r1|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(15),
	datad => \u3|r1|Q\(15),
	combout => \u3|u2|process_0~0_combout\);

-- Location: LCCOMB_X18_Y24_N10
\u3|u2|sum[4]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[4]~17_combout\ = (\u3|u2|LessThan1~28_combout\) # ((\u3|u2|LessThan0~28_combout\) # (\u3|r1|Q\(15) $ (!\u3|r0|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u2|LessThan1~28_combout\,
	datab => \u3|r1|Q\(15),
	datac => \u3|u2|LessThan0~28_combout\,
	datad => \u3|r0|Q\(15),
	combout => \u3|u2|sum[4]~17_combout\);

-- Location: FF_X21_Y24_N29
\u3|u2|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u2|sum[13]~feeder_combout\,
	asdata => \u3|u2|Add2~44_combout\,
	sload => \u3|u2|process_0~0_combout\,
	ena => \u3|u2|sum[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u2|sum\(13));

-- Location: LCCOMB_X30_Y24_N28
\u3|u0|u1|sum[13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|sum[13]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	combout => \u3|u0|u1|sum[13]~feeder_combout\);

-- Location: LCCOMB_X34_Y26_N20
\u3|u0|u0|Mult0|mult_core|romout[3][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[3][9]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & ((\x[12]~110_combout\ & ((\x[14]~122_combout\) # (!\x[13]~80_combout\))) # (!\x[12]~110_combout\ & (\x[14]~122_combout\ & !\x[13]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[12]~110_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[14]~122_combout\,
	datad => \x[13]~80_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[3][9]~combout\);

-- Location: LCCOMB_X34_Y26_N22
\u3|u0|u0|Mult0|mult_core|romout[3][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[3][8]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & ((\x[12]~110_combout\ & (\x[14]~122_combout\ & \x[13]~80_combout\)) # (!\x[12]~110_combout\ & ((\x[14]~122_combout\) # (\x[13]~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[12]~110_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[14]~122_combout\,
	datad => \x[13]~80_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[3][8]~combout\);

-- Location: LCCOMB_X34_Y26_N24
\u3|u0|u0|Mult0|mult_core|romout[3][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[3][7]~combout\ = (\u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\ & ((\x[12]~110_combout\ & ((\x[13]~80_combout\) # (!\x[14]~122_combout\))) # (!\x[12]~110_combout\ & (!\x[14]~122_combout\ & \x[13]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[12]~110_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|romout[1][2]~2_combout\,
	datac => \x[14]~122_combout\,
	datad => \x[13]~80_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X37_Y26_N10
\u3|u0|u0|Mult0|mult_core|romout[2][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|romout[2][10]~combout\ = (\x[8]~136_combout\ & ((\x[9]~139_combout\ & (\x[11]~137_combout\ & !\x[10]~138_combout\)) # (!\x[9]~139_combout\ & ((\x[10]~138_combout\))))) # (!\x[8]~136_combout\ & ((\x[11]~137_combout\ & 
-- ((\x[9]~139_combout\) # (!\x[10]~138_combout\))) # (!\x[11]~137_combout\ & (\x[9]~139_combout\ & !\x[10]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[11]~137_combout\,
	datab => \x[8]~136_combout\,
	datac => \x[9]~139_combout\,
	datad => \x[10]~138_combout\,
	combout => \u3|u0|u0|Mult0|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X31_Y26_N14
\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u3|u0|u0|Mult0|mult_core|romout[2][10]~combout\ $ (\u3|u0|u0|Mult0|mult_core|romout[3][6]~combout\ $ (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # 
-- (GND)
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[2][10]~combout\ & ((\u3|u0|u0|Mult0|mult_core|romout[3][6]~combout\) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[2][10]~combout\ & (\u3|u0|u0|Mult0|mult_core|romout[3][6]~combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[2][10]~combout\,
	datab => \u3|u0|u0|Mult0|mult_core|romout[3][6]~combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X31_Y26_N16
\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u0|u0|u0|Mult0|mult_core|romout[2][10]~20_combout\ & ((\u3|u0|u0|Mult0|mult_core|romout[3][7]~combout\ & (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & 
-- VCC)) # (!\u3|u0|u0|Mult0|mult_core|romout[3][7]~combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u0|u0|u0|Mult0|mult_core|romout[2][10]~20_combout\ & ((\u3|u0|u0|Mult0|mult_core|romout[3][7]~combout\ & 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u3|u0|u0|Mult0|mult_core|romout[3][7]~combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u0|u0|u0|Mult0|mult_core|romout[2][10]~20_combout\ & (!\u3|u0|u0|Mult0|mult_core|romout[3][7]~combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u0|u0|u0|Mult0|mult_core|romout[2][10]~20_combout\ & ((!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u3|u0|u0|Mult0|mult_core|romout[3][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|romout[2][10]~20_combout\,
	datab => \u3|u0|u0|Mult0|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X31_Y26_N18
\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u3|u0|u0|Mult0|mult_core|romout[3][8]~combout\ $ (\u0|u0|u0|Mult0|mult_core|romout[2][11]~21_combout\ $ (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) 
-- # (GND)
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[3][8]~combout\ & ((\u0|u0|u0|Mult0|mult_core|romout[2][11]~21_combout\) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[3][8]~combout\ & (\u0|u0|u0|Mult0|mult_core|romout[2][11]~21_combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[3][8]~combout\,
	datab => \u0|u0|u0|Mult0|mult_core|romout[2][11]~21_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X31_Y26_N20
\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u3|u0|u0|Mult0|mult_core|romout[3][9]~combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[2][15]~17_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u2|u0|u0|Mult0|mult_core|romout[2][15]~17_combout\ & (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)))) # (!\u3|u0|u0|Mult0|mult_core|romout[3][9]~combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[2][15]~17_combout\ & 
-- ((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND))) # (!\u2|u0|u0|Mult0|mult_core|romout[2][15]~17_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\))))
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u3|u0|u0|Mult0|mult_core|romout[3][9]~combout\ & (\u2|u0|u0|Mult0|mult_core|romout[2][15]~17_combout\ & !\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u3|u0|u0|Mult0|mult_core|romout[3][9]~combout\ & ((\u2|u0|u0|Mult0|mult_core|romout[2][15]~17_combout\) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|romout[3][9]~combout\,
	datab => \u2|u0|u0|Mult0|mult_core|romout[2][15]~17_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X31_Y26_N22
\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ & (((\u0|u0|u0|Mult0|mult_core|_~2_combout\) # (\u1|u0|u0|Mult0|mult_core|_~1_combout\)))) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ & ((((\u0|u0|u0|Mult0|mult_core|_~2_combout\) # (\u1|u0|u0|Mult0|mult_core|_~1_combout\)))))
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ & ((\u0|u0|u0|Mult0|mult_core|_~2_combout\) # (\u1|u0|u0|Mult0|mult_core|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|_~2_combout\,
	datab => \u1|u0|u0|Mult0|mult_core|_~1_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X31_Y26_N24
\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u0|u0|u0|Mult0|mult_core|romout[3][10]~combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u0|u0|u0|Mult0|mult_core|romout[3][10]~combout\ & 
-- ((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u0|u0|u0|Mult0|mult_core|romout[3][10]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u0|u0|Mult0|mult_core|romout[3][10]~combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X31_Y26_N26
\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (((!\u0|u0|u0|Mult0|mult_core|_~3_combout\ & !\u0|u0|u0|Mult0|mult_core|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u0|Mult0|mult_core|_~3_combout\,
	datad => \u0|u0|u0|Mult0|mult_core|_~0_combout\,
	cin => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X30_Y26_N4
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ $ (GND))) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & !\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X30_Y26_N6
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X30_Y26_N8
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X30_Y26_N10
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X30_Y26_N12
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X30_Y26_N14
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X30_Y26_N16
\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (!\u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u3|u0|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cin => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\);

-- Location: LCCOMB_X30_Y24_N8
\u3|u0|u1|Add0~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|Add0~6_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u3|u0|u1|Add0~5\)) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\u3|u0|u1|Add0~5\) # 
-- (GND)))
-- \u3|u0|u1|Add0~7\ = CARRY((!\u3|u0|u1|Add0~5\) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u3|u0|u1|Add0~5\,
	combout => \u3|u0|u1|Add0~6_combout\,
	cout => \u3|u0|u1|Add0~7\);

-- Location: LCCOMB_X30_Y24_N10
\u3|u0|u1|Add0~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|Add0~8_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((GND) # (!\u3|u0|u1|Add0~7\))) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u3|u0|u1|Add0~7\ $ (GND)))
-- \u3|u0|u1|Add0~9\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u3|u0|u1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u3|u0|u1|Add0~7\,
	combout => \u3|u0|u1|Add0~8_combout\,
	cout => \u3|u0|u1|Add0~9\);

-- Location: LCCOMB_X30_Y24_N12
\u3|u0|u1|Add0~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|Add0~10_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u3|u0|u1|Add0~9\)) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\u3|u0|u1|Add0~9\) # 
-- (GND)))
-- \u3|u0|u1|Add0~11\ = CARRY((!\u3|u0|u1|Add0~9\) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u3|u0|u1|Add0~9\,
	combout => \u3|u0|u1|Add0~10_combout\,
	cout => \u3|u0|u1|Add0~11\);

-- Location: LCCOMB_X30_Y24_N14
\u3|u0|u1|Add0~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|Add0~12_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # (!\u3|u0|u1|Add0~11\))) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u3|u0|u1|Add0~11\ $ (GND)))
-- \u3|u0|u1|Add0~13\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u3|u0|u1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u3|u0|u1|Add0~11\,
	combout => \u3|u0|u1|Add0~12_combout\,
	cout => \u3|u0|u1|Add0~13\);

-- Location: LCCOMB_X30_Y24_N16
\u3|u0|u1|Add0~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|Add0~14_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u3|u0|u1|Add0~13\)) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u3|u0|u1|Add0~13\) 
-- # (GND)))
-- \u3|u0|u1|Add0~15\ = CARRY((!\u3|u0|u1|Add0~13\) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u3|u0|u1|Add0~13\,
	combout => \u3|u0|u1|Add0~14_combout\,
	cout => \u3|u0|u1|Add0~15\);

-- Location: LCCOMB_X30_Y24_N18
\u3|u0|u1|Add0~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|Add0~16_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((GND) # (!\u3|u0|u1|Add0~15\))) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u3|u0|u1|Add0~15\ $ (GND)))
-- \u3|u0|u1|Add0~17\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u3|u0|u1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u3|u0|u1|Add0~15\,
	combout => \u3|u0|u1|Add0~16_combout\,
	cout => \u3|u0|u1|Add0~17\);

-- Location: LCCOMB_X30_Y24_N20
\u3|u0|u1|Add0~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|Add0~18_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u3|u0|u1|Add0~17\)) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((\u3|u0|u1|Add0~17\) 
-- # (GND)))
-- \u3|u0|u1|Add0~19\ = CARRY((!\u3|u0|u1|Add0~17\) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u3|u0|u1|Add0~17\,
	combout => \u3|u0|u1|Add0~18_combout\,
	cout => \u3|u0|u1|Add0~19\);

-- Location: LCCOMB_X30_Y24_N22
\u3|u0|u1|Add0~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|Add0~20_combout\ = \u3|u0|u1|Add0~19\ $ (GND)
-- \u3|u0|u1|Add0~21\ = CARRY(!\u3|u0|u1|Add0~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \u3|u0|u1|Add0~19\,
	combout => \u3|u0|u1|Add0~20_combout\,
	cout => \u3|u0|u1|Add0~21\);

-- Location: LCCOMB_X30_Y24_N24
\u3|u0|u1|Add0~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|Add0~22_combout\ = \u3|u0|u1|Add0~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u3|u0|u1|Add0~21\,
	combout => \u3|u0|u1|Add0~22_combout\);

-- Location: FF_X30_Y24_N29
\u3|u0|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u0|u1|sum[13]~feeder_combout\,
	asdata => \u3|u0|u1|Add0~22_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|u1|sum\(13));

-- Location: LCCOMB_X28_Y24_N22
\u3|re0_in[13]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|re0_in[13]~15_combout\ = (\u3|current_state.s_mac~q\ & (((\u3|u0|u1|sum\(13))))) # (!\u3|current_state.s_mac~q\ & (\u3|current_state.s_sav~q\ & (\u3|u2|sum\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|current_state.s_mac~q\,
	datab => \u3|current_state.s_sav~q\,
	datac => \u3|u2|sum\(13),
	datad => \u3|u0|u1|sum\(13),
	combout => \u3|re0_in[13]~15_combout\);

-- Location: LCCOMB_X28_Y24_N4
\u3|r0|Q[5]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|r0|Q[5]~0_combout\ = (\u3|current_state.s_sav~q\) # (\u3|current_state.s_mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|current_state.s_sav~q\,
	datad => \u3|current_state.s_mac~q\,
	combout => \u3|r0|Q[5]~0_combout\);

-- Location: FF_X28_Y24_N23
\u3|r0|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|re0_in[13]~15_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|r0|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r0|Q\(13));

-- Location: LCCOMB_X17_Y22_N2
\u3|u2|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan0~1_cout\ = CARRY((\u3|r0|Q\(0) & !\u3|r1|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(0),
	datab => \u3|r1|Q\(0),
	datad => VCC,
	cout => \u3|u2|LessThan0~1_cout\);

-- Location: LCCOMB_X17_Y22_N4
\u3|u2|LessThan0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan0~3_cout\ = CARRY((\u3|r1|Q\(1) & ((!\u3|u2|LessThan0~1_cout\) # (!\u3|r0|Q\(1)))) # (!\u3|r1|Q\(1) & (!\u3|r0|Q\(1) & !\u3|u2|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(1),
	datab => \u3|r0|Q\(1),
	datad => VCC,
	cin => \u3|u2|LessThan0~1_cout\,
	cout => \u3|u2|LessThan0~3_cout\);

-- Location: LCCOMB_X17_Y22_N6
\u3|u2|LessThan0~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan0~5_cout\ = CARRY((\u3|r1|Q\(2) & (\u3|r0|Q\(2) & !\u3|u2|LessThan0~3_cout\)) # (!\u3|r1|Q\(2) & ((\u3|r0|Q\(2)) # (!\u3|u2|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(2),
	datab => \u3|r0|Q\(2),
	datad => VCC,
	cin => \u3|u2|LessThan0~3_cout\,
	cout => \u3|u2|LessThan0~5_cout\);

-- Location: LCCOMB_X17_Y22_N8
\u3|u2|LessThan0~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan0~7_cout\ = CARRY((\u3|r0|Q\(3) & (\u3|r1|Q\(3) & !\u3|u2|LessThan0~5_cout\)) # (!\u3|r0|Q\(3) & ((\u3|r1|Q\(3)) # (!\u3|u2|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(3),
	datab => \u3|r1|Q\(3),
	datad => VCC,
	cin => \u3|u2|LessThan0~5_cout\,
	cout => \u3|u2|LessThan0~7_cout\);

-- Location: LCCOMB_X17_Y22_N10
\u3|u2|LessThan0~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan0~9_cout\ = CARRY((\u3|r1|Q\(4) & (\u3|r0|Q\(4) & !\u3|u2|LessThan0~7_cout\)) # (!\u3|r1|Q\(4) & ((\u3|r0|Q\(4)) # (!\u3|u2|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(4),
	datab => \u3|r0|Q\(4),
	datad => VCC,
	cin => \u3|u2|LessThan0~7_cout\,
	cout => \u3|u2|LessThan0~9_cout\);

-- Location: LCCOMB_X17_Y22_N12
\u3|u2|LessThan0~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan0~11_cout\ = CARRY((\u3|r0|Q\(5) & (\u3|r1|Q\(5) & !\u3|u2|LessThan0~9_cout\)) # (!\u3|r0|Q\(5) & ((\u3|r1|Q\(5)) # (!\u3|u2|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(5),
	datab => \u3|r1|Q\(5),
	datad => VCC,
	cin => \u3|u2|LessThan0~9_cout\,
	cout => \u3|u2|LessThan0~11_cout\);

-- Location: LCCOMB_X17_Y22_N14
\u3|u2|LessThan0~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan0~13_cout\ = CARRY((\u3|r0|Q\(6) & ((!\u3|u2|LessThan0~11_cout\) # (!\u3|r1|Q\(6)))) # (!\u3|r0|Q\(6) & (!\u3|r1|Q\(6) & !\u3|u2|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(6),
	datab => \u3|r1|Q\(6),
	datad => VCC,
	cin => \u3|u2|LessThan0~11_cout\,
	cout => \u3|u2|LessThan0~13_cout\);

-- Location: LCCOMB_X17_Y22_N16
\u3|u2|LessThan0~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan0~15_cout\ = CARRY((\u3|r0|Q\(7) & (\u3|r1|Q\(7) & !\u3|u2|LessThan0~13_cout\)) # (!\u3|r0|Q\(7) & ((\u3|r1|Q\(7)) # (!\u3|u2|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(7),
	datab => \u3|r1|Q\(7),
	datad => VCC,
	cin => \u3|u2|LessThan0~13_cout\,
	cout => \u3|u2|LessThan0~15_cout\);

-- Location: LCCOMB_X17_Y22_N18
\u3|u2|LessThan0~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan0~17_cout\ = CARRY((\u3|r0|Q\(8) & ((!\u3|u2|LessThan0~15_cout\) # (!\u3|r1|Q\(8)))) # (!\u3|r0|Q\(8) & (!\u3|r1|Q\(8) & !\u3|u2|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(8),
	datab => \u3|r1|Q\(8),
	datad => VCC,
	cin => \u3|u2|LessThan0~15_cout\,
	cout => \u3|u2|LessThan0~17_cout\);

-- Location: LCCOMB_X17_Y22_N20
\u3|u2|LessThan0~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan0~19_cout\ = CARRY((\u3|r0|Q\(9) & (\u3|r1|Q\(9) & !\u3|u2|LessThan0~17_cout\)) # (!\u3|r0|Q\(9) & ((\u3|r1|Q\(9)) # (!\u3|u2|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(9),
	datab => \u3|r1|Q\(9),
	datad => VCC,
	cin => \u3|u2|LessThan0~17_cout\,
	cout => \u3|u2|LessThan0~19_cout\);

-- Location: LCCOMB_X17_Y22_N22
\u3|u2|LessThan0~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan0~21_cout\ = CARRY((\u3|r1|Q\(10) & (\u3|r0|Q\(10) & !\u3|u2|LessThan0~19_cout\)) # (!\u3|r1|Q\(10) & ((\u3|r0|Q\(10)) # (!\u3|u2|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(10),
	datab => \u3|r0|Q\(10),
	datad => VCC,
	cin => \u3|u2|LessThan0~19_cout\,
	cout => \u3|u2|LessThan0~21_cout\);

-- Location: LCCOMB_X17_Y22_N24
\u3|u2|LessThan0~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan0~23_cout\ = CARRY((\u3|r0|Q\(11) & (\u3|r1|Q\(11) & !\u3|u2|LessThan0~21_cout\)) # (!\u3|r0|Q\(11) & ((\u3|r1|Q\(11)) # (!\u3|u2|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(11),
	datab => \u3|r1|Q\(11),
	datad => VCC,
	cin => \u3|u2|LessThan0~21_cout\,
	cout => \u3|u2|LessThan0~23_cout\);

-- Location: LCCOMB_X17_Y22_N26
\u3|u2|LessThan0~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan0~25_cout\ = CARRY((\u3|r1|Q\(12) & (\u3|r0|Q\(12) & !\u3|u2|LessThan0~23_cout\)) # (!\u3|r1|Q\(12) & ((\u3|r0|Q\(12)) # (!\u3|u2|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(12),
	datab => \u3|r0|Q\(12),
	datad => VCC,
	cin => \u3|u2|LessThan0~23_cout\,
	cout => \u3|u2|LessThan0~25_cout\);

-- Location: LCCOMB_X17_Y22_N28
\u3|u2|LessThan0~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan0~27_cout\ = CARRY((\u3|r1|Q\(13) & ((!\u3|u2|LessThan0~25_cout\) # (!\u3|r0|Q\(13)))) # (!\u3|r1|Q\(13) & (!\u3|r0|Q\(13) & !\u3|u2|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(13),
	datab => \u3|r0|Q\(13),
	datad => VCC,
	cin => \u3|u2|LessThan0~25_cout\,
	cout => \u3|u2|LessThan0~27_cout\);

-- Location: LCCOMB_X17_Y22_N30
\u3|u2|LessThan0~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan0~28_combout\ = (\u3|r0|Q\(14) & ((!\u3|r1|Q\(14)) # (!\u3|u2|LessThan0~27_cout\))) # (!\u3|r0|Q\(14) & (!\u3|u2|LessThan0~27_cout\ & !\u3|r1|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(14),
	datad => \u3|r1|Q\(14),
	cin => \u3|u2|LessThan0~27_cout\,
	combout => \u3|u2|LessThan0~28_combout\);

-- Location: LCCOMB_X18_Y24_N2
\u3|u2|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~2_combout\ = (\u3|u2|LessThan0~28_combout\ & ((\u3|u2|Add1~0_combout\))) # (!\u3|u2|LessThan0~28_combout\ & (\u3|u2|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u2|LessThan0~28_combout\,
	datac => \u3|u2|Add2~0_combout\,
	datad => \u3|u2|Add1~0_combout\,
	combout => \u3|u2|Add2~2_combout\);

-- Location: FF_X21_Y24_N25
\u3|u2|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u2|sum[0]~feeder_combout\,
	asdata => \u3|u2|Add2~2_combout\,
	sload => \u3|u2|process_0~0_combout\,
	ena => \u3|u2|sum[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u2|sum\(0));

-- Location: FF_X29_Y24_N7
\u3|u0|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u0|u1|sum[0]~14_combout\,
	asdata => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|u1|sum\(0));

-- Location: LCCOMB_X28_Y24_N6
\u3|re0_in[0]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|re0_in[0]~1_combout\ = (\u3|current_state.s_mac~q\ & (((\u3|u0|u1|sum\(0))))) # (!\u3|current_state.s_mac~q\ & (\u3|current_state.s_sav~q\ & (\u3|u2|sum\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|current_state.s_mac~q\,
	datab => \u3|current_state.s_sav~q\,
	datac => \u3|u2|sum\(0),
	datad => \u3|u0|u1|sum\(0),
	combout => \u3|re0_in[0]~1_combout\);

-- Location: FF_X28_Y24_N7
\u3|r0|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|re0_in[0]~1_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|r0|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r0|Q\(0));

-- Location: LCCOMB_X20_Y24_N4
\u3|u2|sum[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[1]~18_combout\ = (\u3|r0|Q\(1) & ((\u3|r1|Q\(1) & (\u3|u2|sum[0]~16\ & VCC)) # (!\u3|r1|Q\(1) & (!\u3|u2|sum[0]~16\)))) # (!\u3|r0|Q\(1) & ((\u3|r1|Q\(1) & (!\u3|u2|sum[0]~16\)) # (!\u3|r1|Q\(1) & ((\u3|u2|sum[0]~16\) # (GND)))))
-- \u3|u2|sum[1]~19\ = CARRY((\u3|r0|Q\(1) & (!\u3|r1|Q\(1) & !\u3|u2|sum[0]~16\)) # (!\u3|r0|Q\(1) & ((!\u3|u2|sum[0]~16\) # (!\u3|r1|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(1),
	datab => \u3|r1|Q\(1),
	datad => VCC,
	cin => \u3|u2|sum[0]~16\,
	combout => \u3|u2|sum[1]~18_combout\,
	cout => \u3|u2|sum[1]~19\);

-- Location: LCCOMB_X20_Y24_N6
\u3|u2|sum[2]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[2]~20_combout\ = ((\u3|r1|Q\(2) $ (\u3|r0|Q\(2) $ (!\u3|u2|sum[1]~19\)))) # (GND)
-- \u3|u2|sum[2]~21\ = CARRY((\u3|r1|Q\(2) & ((\u3|r0|Q\(2)) # (!\u3|u2|sum[1]~19\))) # (!\u3|r1|Q\(2) & (\u3|r0|Q\(2) & !\u3|u2|sum[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(2),
	datab => \u3|r0|Q\(2),
	datad => VCC,
	cin => \u3|u2|sum[1]~19\,
	combout => \u3|u2|sum[2]~20_combout\,
	cout => \u3|u2|sum[2]~21\);

-- Location: LCCOMB_X21_Y24_N8
\u3|u2|sum[2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[2]~feeder_combout\ = \u3|u2|sum[2]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u2|sum[2]~20_combout\,
	combout => \u3|u2|sum[2]~feeder_combout\);

-- Location: LCCOMB_X18_Y24_N30
\u3|u2|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~8_combout\ = (\u3|u2|LessThan0~28_combout\ & ((\u3|u2|Add1~4_combout\))) # (!\u3|u2|LessThan0~28_combout\ & (\u3|u2|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u2|LessThan0~28_combout\,
	datac => \u3|u2|Add2~6_combout\,
	datad => \u3|u2|Add1~4_combout\,
	combout => \u3|u2|Add2~8_combout\);

-- Location: FF_X21_Y24_N9
\u3|u2|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u2|sum[2]~feeder_combout\,
	asdata => \u3|u2|Add2~8_combout\,
	sload => \u3|u2|process_0~0_combout\,
	ena => \u3|u2|sum[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u2|sum\(2));

-- Location: FF_X29_Y24_N11
\u3|u0|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u0|u1|sum[2]~18_combout\,
	asdata => \u3|u0|u1|Add0~0_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|u1|sum\(2));

-- Location: LCCOMB_X28_Y24_N14
\u3|re0_in[2]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|re0_in[2]~3_combout\ = (\u3|current_state.s_mac~q\ & (((\u3|u0|u1|sum\(2))))) # (!\u3|current_state.s_mac~q\ & (\u3|u2|sum\(2) & (\u3|current_state.s_sav~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u2|sum\(2),
	datab => \u3|current_state.s_sav~q\,
	datac => \u3|u0|u1|sum\(2),
	datad => \u3|current_state.s_mac~q\,
	combout => \u3|re0_in[2]~3_combout\);

-- Location: FF_X28_Y24_N15
\u3|r0|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|re0_in[2]~3_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|r0|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r0|Q\(2));

-- Location: LCCOMB_X20_Y24_N8
\u3|u2|sum[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[3]~22_combout\ = (\u3|r1|Q\(3) & ((\u3|r0|Q\(3) & (\u3|u2|sum[2]~21\ & VCC)) # (!\u3|r0|Q\(3) & (!\u3|u2|sum[2]~21\)))) # (!\u3|r1|Q\(3) & ((\u3|r0|Q\(3) & (!\u3|u2|sum[2]~21\)) # (!\u3|r0|Q\(3) & ((\u3|u2|sum[2]~21\) # (GND)))))
-- \u3|u2|sum[3]~23\ = CARRY((\u3|r1|Q\(3) & (!\u3|r0|Q\(3) & !\u3|u2|sum[2]~21\)) # (!\u3|r1|Q\(3) & ((!\u3|u2|sum[2]~21\) # (!\u3|r0|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(3),
	datab => \u3|r0|Q\(3),
	datad => VCC,
	cin => \u3|u2|sum[2]~21\,
	combout => \u3|u2|sum[3]~22_combout\,
	cout => \u3|u2|sum[3]~23\);

-- Location: LCCOMB_X21_Y24_N18
\u3|u2|sum[3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[3]~feeder_combout\ = \u3|u2|sum[3]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|u2|sum[3]~22_combout\,
	combout => \u3|u2|sum[3]~feeder_combout\);

-- Location: LCCOMB_X18_Y24_N28
\u3|u2|Add2~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~11_combout\ = (\u3|u2|LessThan0~28_combout\ & ((\u3|u2|Add1~6_combout\))) # (!\u3|u2|LessThan0~28_combout\ & (\u3|u2|Add2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u2|Add2~9_combout\,
	datac => \u3|u2|Add1~6_combout\,
	datad => \u3|u2|LessThan0~28_combout\,
	combout => \u3|u2|Add2~11_combout\);

-- Location: FF_X21_Y24_N19
\u3|u2|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u2|sum[3]~feeder_combout\,
	asdata => \u3|u2|Add2~11_combout\,
	sload => \u3|u2|process_0~0_combout\,
	ena => \u3|u2|sum[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u2|sum\(3));

-- Location: LCCOMB_X28_Y24_N12
\u3|re0_in[3]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|re0_in[3]~4_combout\ = (\u3|current_state.s_mac~q\ & (((\u3|u0|u1|sum\(3))))) # (!\u3|current_state.s_mac~q\ & (\u3|current_state.s_sav~q\ & ((\u3|u2|sum\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|current_state.s_mac~q\,
	datab => \u3|current_state.s_sav~q\,
	datac => \u3|u0|u1|sum\(3),
	datad => \u3|u2|sum\(3),
	combout => \u3|re0_in[3]~4_combout\);

-- Location: FF_X28_Y24_N13
\u3|r0|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|re0_in[3]~4_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|r0|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r0|Q\(3));

-- Location: LCCOMB_X20_Y24_N10
\u3|u2|sum[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[4]~24_combout\ = ((\u3|r1|Q\(4) $ (\u3|r0|Q\(4) $ (!\u3|u2|sum[3]~23\)))) # (GND)
-- \u3|u2|sum[4]~25\ = CARRY((\u3|r1|Q\(4) & ((\u3|r0|Q\(4)) # (!\u3|u2|sum[3]~23\))) # (!\u3|r1|Q\(4) & (\u3|r0|Q\(4) & !\u3|u2|sum[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(4),
	datab => \u3|r0|Q\(4),
	datad => VCC,
	cin => \u3|u2|sum[3]~23\,
	combout => \u3|u2|sum[4]~24_combout\,
	cout => \u3|u2|sum[4]~25\);

-- Location: LCCOMB_X21_Y24_N12
\u3|u2|sum[4]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[4]~feeder_combout\ = \u3|u2|sum[4]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|u2|sum[4]~24_combout\,
	combout => \u3|u2|sum[4]~feeder_combout\);

-- Location: LCCOMB_X18_Y24_N22
\u3|u2|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~14_combout\ = (\u3|u2|LessThan0~28_combout\ & (\u3|u2|Add1~8_combout\)) # (!\u3|u2|LessThan0~28_combout\ & ((\u3|u2|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u2|LessThan0~28_combout\,
	datac => \u3|u2|Add1~8_combout\,
	datad => \u3|u2|Add2~12_combout\,
	combout => \u3|u2|Add2~14_combout\);

-- Location: FF_X21_Y24_N13
\u3|u2|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u2|sum[4]~feeder_combout\,
	asdata => \u3|u2|Add2~14_combout\,
	sload => \u3|u2|process_0~0_combout\,
	ena => \u3|u2|sum[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u2|sum\(4));

-- Location: LCCOMB_X28_Y24_N0
\u3|re0_in[4]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|re0_in[4]~5_combout\ = (\u3|current_state.s_mac~q\ & (((\u3|u0|u1|sum\(4))))) # (!\u3|current_state.s_mac~q\ & (\u3|current_state.s_sav~q\ & ((\u3|u2|sum\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|current_state.s_mac~q\,
	datab => \u3|current_state.s_sav~q\,
	datac => \u3|u0|u1|sum\(4),
	datad => \u3|u2|sum\(4),
	combout => \u3|re0_in[4]~5_combout\);

-- Location: FF_X28_Y24_N1
\u3|r0|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|re0_in[4]~5_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|r0|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r0|Q\(4));

-- Location: LCCOMB_X20_Y24_N12
\u3|u2|sum[5]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[5]~26_combout\ = (\u3|r1|Q\(5) & ((\u3|r0|Q\(5) & (\u3|u2|sum[4]~25\ & VCC)) # (!\u3|r0|Q\(5) & (!\u3|u2|sum[4]~25\)))) # (!\u3|r1|Q\(5) & ((\u3|r0|Q\(5) & (!\u3|u2|sum[4]~25\)) # (!\u3|r0|Q\(5) & ((\u3|u2|sum[4]~25\) # (GND)))))
-- \u3|u2|sum[5]~27\ = CARRY((\u3|r1|Q\(5) & (!\u3|r0|Q\(5) & !\u3|u2|sum[4]~25\)) # (!\u3|r1|Q\(5) & ((!\u3|u2|sum[4]~25\) # (!\u3|r0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(5),
	datab => \u3|r0|Q\(5),
	datad => VCC,
	cin => \u3|u2|sum[4]~25\,
	combout => \u3|u2|sum[5]~26_combout\,
	cout => \u3|u2|sum[5]~27\);

-- Location: LCCOMB_X21_Y24_N2
\u3|u2|sum[5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[5]~feeder_combout\ = \u3|u2|sum[5]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|u2|sum[5]~26_combout\,
	combout => \u3|u2|sum[5]~feeder_combout\);

-- Location: LCCOMB_X18_Y24_N0
\u3|u2|Add2~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~17_combout\ = (\u3|u2|LessThan0~28_combout\ & (\u3|u2|Add1~10_combout\)) # (!\u3|u2|LessThan0~28_combout\ & ((\u3|u2|Add2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u2|LessThan0~28_combout\,
	datac => \u3|u2|Add1~10_combout\,
	datad => \u3|u2|Add2~15_combout\,
	combout => \u3|u2|Add2~17_combout\);

-- Location: FF_X21_Y24_N3
\u3|u2|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u2|sum[5]~feeder_combout\,
	asdata => \u3|u2|Add2~17_combout\,
	sload => \u3|u2|process_0~0_combout\,
	ena => \u3|u2|sum[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u2|sum\(5));

-- Location: LCCOMB_X29_Y24_N16
\u3|u0|u1|sum[5]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|sum[5]~24_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\u3|u0|u1|sum[4]~23\) # (GND))) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\u3|u0|u1|sum[4]~23\))
-- \u3|u0|u1|sum[5]~25\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\) # (!\u3|u0|u1|sum[4]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u3|u0|u1|sum[4]~23\,
	combout => \u3|u0|u1|sum[5]~24_combout\,
	cout => \u3|u0|u1|sum[5]~25\);

-- Location: FF_X29_Y24_N17
\u3|u0|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u0|u1|sum[5]~24_combout\,
	asdata => \u3|u0|u1|Add0~6_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|u1|sum\(5));

-- Location: LCCOMB_X28_Y24_N28
\u3|re0_in[5]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|re0_in[5]~6_combout\ = (\u3|current_state.s_mac~q\ & (((\u3|u0|u1|sum\(5))))) # (!\u3|current_state.s_mac~q\ & (\u3|current_state.s_sav~q\ & (\u3|u2|sum\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|current_state.s_mac~q\,
	datab => \u3|current_state.s_sav~q\,
	datac => \u3|u2|sum\(5),
	datad => \u3|u0|u1|sum\(5),
	combout => \u3|re0_in[5]~6_combout\);

-- Location: FF_X28_Y24_N29
\u3|r0|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|re0_in[5]~6_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|r0|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r0|Q\(5));

-- Location: LCCOMB_X20_Y24_N14
\u3|u2|sum[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[6]~28_combout\ = ((\u3|r0|Q\(6) $ (\u3|r1|Q\(6) $ (!\u3|u2|sum[5]~27\)))) # (GND)
-- \u3|u2|sum[6]~29\ = CARRY((\u3|r0|Q\(6) & ((\u3|r1|Q\(6)) # (!\u3|u2|sum[5]~27\))) # (!\u3|r0|Q\(6) & (\u3|r1|Q\(6) & !\u3|u2|sum[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(6),
	datab => \u3|r1|Q\(6),
	datad => VCC,
	cin => \u3|u2|sum[5]~27\,
	combout => \u3|u2|sum[6]~28_combout\,
	cout => \u3|u2|sum[6]~29\);

-- Location: LCCOMB_X21_Y24_N20
\u3|u2|sum[6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[6]~feeder_combout\ = \u3|u2|sum[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|u2|sum[6]~28_combout\,
	combout => \u3|u2|sum[6]~feeder_combout\);

-- Location: LCCOMB_X18_Y24_N6
\u3|u2|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~20_combout\ = (\u3|u2|LessThan0~28_combout\ & (\u3|u2|Add1~12_combout\)) # (!\u3|u2|LessThan0~28_combout\ & ((\u3|u2|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u2|LessThan0~28_combout\,
	datac => \u3|u2|Add1~12_combout\,
	datad => \u3|u2|Add2~18_combout\,
	combout => \u3|u2|Add2~20_combout\);

-- Location: FF_X21_Y24_N21
\u3|u2|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u2|sum[6]~feeder_combout\,
	asdata => \u3|u2|Add2~20_combout\,
	sload => \u3|u2|process_0~0_combout\,
	ena => \u3|u2|sum[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u2|sum\(6));

-- Location: LCCOMB_X29_Y24_N18
\u3|u0|u1|sum[6]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|sum[6]~26_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u3|u0|u1|sum[5]~25\ $ (GND))) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((GND) # 
-- (!\u3|u0|u1|sum[5]~25\)))
-- \u3|u0|u1|sum[6]~27\ = CARRY((!\u3|u0|u1|sum[5]~25\) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u3|u0|u1|sum[5]~25\,
	combout => \u3|u0|u1|sum[6]~26_combout\,
	cout => \u3|u0|u1|sum[6]~27\);

-- Location: FF_X29_Y24_N19
\u3|u0|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u0|u1|sum[6]~26_combout\,
	asdata => \u3|u0|u1|Add0~8_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|u1|sum\(6));

-- Location: LCCOMB_X28_Y24_N10
\u3|re0_in[6]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|re0_in[6]~7_combout\ = (\u3|current_state.s_mac~q\ & (((\u3|u0|u1|sum\(6))))) # (!\u3|current_state.s_mac~q\ & (\u3|current_state.s_sav~q\ & (\u3|u2|sum\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|current_state.s_mac~q\,
	datab => \u3|current_state.s_sav~q\,
	datac => \u3|u2|sum\(6),
	datad => \u3|u0|u1|sum\(6),
	combout => \u3|re0_in[6]~7_combout\);

-- Location: FF_X28_Y24_N11
\u3|r0|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|re0_in[6]~7_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|r0|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r0|Q\(6));

-- Location: LCCOMB_X20_Y24_N16
\u3|u2|sum[7]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[7]~30_combout\ = (\u3|r1|Q\(7) & ((\u3|r0|Q\(7) & (\u3|u2|sum[6]~29\ & VCC)) # (!\u3|r0|Q\(7) & (!\u3|u2|sum[6]~29\)))) # (!\u3|r1|Q\(7) & ((\u3|r0|Q\(7) & (!\u3|u2|sum[6]~29\)) # (!\u3|r0|Q\(7) & ((\u3|u2|sum[6]~29\) # (GND)))))
-- \u3|u2|sum[7]~31\ = CARRY((\u3|r1|Q\(7) & (!\u3|r0|Q\(7) & !\u3|u2|sum[6]~29\)) # (!\u3|r1|Q\(7) & ((!\u3|u2|sum[6]~29\) # (!\u3|r0|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(7),
	datab => \u3|r0|Q\(7),
	datad => VCC,
	cin => \u3|u2|sum[6]~29\,
	combout => \u3|u2|sum[7]~30_combout\,
	cout => \u3|u2|sum[7]~31\);

-- Location: LCCOMB_X21_Y24_N14
\u3|u2|sum[7]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[7]~feeder_combout\ = \u3|u2|sum[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u2|sum[7]~30_combout\,
	combout => \u3|u2|sum[7]~feeder_combout\);

-- Location: LCCOMB_X20_Y24_N0
\u3|u2|Add2~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~23_combout\ = (\u3|u2|LessThan0~28_combout\ & ((\u3|u2|Add1~14_combout\))) # (!\u3|u2|LessThan0~28_combout\ & (\u3|u2|Add2~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u2|LessThan0~28_combout\,
	datac => \u3|u2|Add2~21_combout\,
	datad => \u3|u2|Add1~14_combout\,
	combout => \u3|u2|Add2~23_combout\);

-- Location: FF_X21_Y24_N15
\u3|u2|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u2|sum[7]~feeder_combout\,
	asdata => \u3|u2|Add2~23_combout\,
	sload => \u3|u2|process_0~0_combout\,
	ena => \u3|u2|sum[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u2|sum\(7));

-- Location: LCCOMB_X29_Y24_N20
\u3|u0|u1|sum[7]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|sum[7]~28_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\u3|u0|u1|sum[6]~27\) # (GND))) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\u3|u0|u1|sum[6]~27\))
-- \u3|u0|u1|sum[7]~29\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\) # (!\u3|u0|u1|sum[6]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u3|u0|u1|sum[6]~27\,
	combout => \u3|u0|u1|sum[7]~28_combout\,
	cout => \u3|u0|u1|sum[7]~29\);

-- Location: FF_X29_Y24_N21
\u3|u0|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u0|u1|sum[7]~28_combout\,
	asdata => \u3|u0|u1|Add0~10_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|u1|sum\(7));

-- Location: LCCOMB_X28_Y24_N26
\u3|re0_in[7]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|re0_in[7]~8_combout\ = (\u3|current_state.s_mac~q\ & (((\u3|u0|u1|sum\(7))))) # (!\u3|current_state.s_mac~q\ & (\u3|u2|sum\(7) & (\u3|current_state.s_sav~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u2|sum\(7),
	datab => \u3|current_state.s_sav~q\,
	datac => \u3|u0|u1|sum\(7),
	datad => \u3|current_state.s_mac~q\,
	combout => \u3|re0_in[7]~8_combout\);

-- Location: FF_X28_Y24_N27
\u3|r0|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|re0_in[7]~8_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|r0|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r0|Q\(7));

-- Location: LCCOMB_X20_Y24_N18
\u3|u2|sum[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[8]~32_combout\ = ((\u3|r0|Q\(8) $ (\u3|r1|Q\(8) $ (!\u3|u2|sum[7]~31\)))) # (GND)
-- \u3|u2|sum[8]~33\ = CARRY((\u3|r0|Q\(8) & ((\u3|r1|Q\(8)) # (!\u3|u2|sum[7]~31\))) # (!\u3|r0|Q\(8) & (\u3|r1|Q\(8) & !\u3|u2|sum[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(8),
	datab => \u3|r1|Q\(8),
	datad => VCC,
	cin => \u3|u2|sum[7]~31\,
	combout => \u3|u2|sum[8]~32_combout\,
	cout => \u3|u2|sum[8]~33\);

-- Location: LCCOMB_X21_Y24_N0
\u3|u2|sum[8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[8]~feeder_combout\ = \u3|u2|sum[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|u2|sum[8]~32_combout\,
	combout => \u3|u2|sum[8]~feeder_combout\);

-- Location: LCCOMB_X18_Y24_N4
\u3|u2|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~26_combout\ = (\u3|u2|LessThan0~28_combout\ & ((\u3|u2|Add1~16_combout\))) # (!\u3|u2|LessThan0~28_combout\ & (\u3|u2|Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u2|LessThan0~28_combout\,
	datac => \u3|u2|Add2~24_combout\,
	datad => \u3|u2|Add1~16_combout\,
	combout => \u3|u2|Add2~26_combout\);

-- Location: FF_X21_Y24_N1
\u3|u2|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u2|sum[8]~feeder_combout\,
	asdata => \u3|u2|Add2~26_combout\,
	sload => \u3|u2|process_0~0_combout\,
	ena => \u3|u2|sum[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u2|sum\(8));

-- Location: LCCOMB_X29_Y24_N22
\u3|u0|u1|sum[8]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|sum[8]~30_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u3|u0|u1|sum[7]~29\ $ (GND))) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # 
-- (!\u3|u0|u1|sum[7]~29\)))
-- \u3|u0|u1|sum[8]~31\ = CARRY((!\u3|u0|u1|sum[7]~29\) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u3|u0|u1|sum[7]~29\,
	combout => \u3|u0|u1|sum[8]~30_combout\,
	cout => \u3|u0|u1|sum[8]~31\);

-- Location: FF_X29_Y24_N23
\u3|u0|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u0|u1|sum[8]~30_combout\,
	asdata => \u3|u0|u1|Add0~12_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|u1|sum\(8));

-- Location: LCCOMB_X28_Y24_N24
\u3|re0_in[8]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|re0_in[8]~9_combout\ = (\u3|current_state.s_mac~q\ & (((\u3|u0|u1|sum\(8))))) # (!\u3|current_state.s_mac~q\ & (\u3|current_state.s_sav~q\ & (\u3|u2|sum\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|current_state.s_mac~q\,
	datab => \u3|current_state.s_sav~q\,
	datac => \u3|u2|sum\(8),
	datad => \u3|u0|u1|sum\(8),
	combout => \u3|re0_in[8]~9_combout\);

-- Location: FF_X28_Y24_N25
\u3|r0|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|re0_in[8]~9_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|r0|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r0|Q\(8));

-- Location: LCCOMB_X20_Y24_N20
\u3|u2|sum[9]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[9]~34_combout\ = (\u3|r1|Q\(9) & ((\u3|r0|Q\(9) & (\u3|u2|sum[8]~33\ & VCC)) # (!\u3|r0|Q\(9) & (!\u3|u2|sum[8]~33\)))) # (!\u3|r1|Q\(9) & ((\u3|r0|Q\(9) & (!\u3|u2|sum[8]~33\)) # (!\u3|r0|Q\(9) & ((\u3|u2|sum[8]~33\) # (GND)))))
-- \u3|u2|sum[9]~35\ = CARRY((\u3|r1|Q\(9) & (!\u3|r0|Q\(9) & !\u3|u2|sum[8]~33\)) # (!\u3|r1|Q\(9) & ((!\u3|u2|sum[8]~33\) # (!\u3|r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(9),
	datab => \u3|r0|Q\(9),
	datad => VCC,
	cin => \u3|u2|sum[8]~33\,
	combout => \u3|u2|sum[9]~34_combout\,
	cout => \u3|u2|sum[9]~35\);

-- Location: LCCOMB_X21_Y24_N22
\u3|u2|sum[9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[9]~feeder_combout\ = \u3|u2|sum[9]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|u2|sum[9]~34_combout\,
	combout => \u3|u2|sum[9]~feeder_combout\);

-- Location: LCCOMB_X18_Y24_N14
\u3|u2|Add2~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~29_combout\ = (\u3|u2|LessThan0~28_combout\ & (\u3|u2|Add1~18_combout\)) # (!\u3|u2|LessThan0~28_combout\ & ((\u3|u2|Add2~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u2|LessThan0~28_combout\,
	datac => \u3|u2|Add1~18_combout\,
	datad => \u3|u2|Add2~27_combout\,
	combout => \u3|u2|Add2~29_combout\);

-- Location: FF_X21_Y24_N23
\u3|u2|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u2|sum[9]~feeder_combout\,
	asdata => \u3|u2|Add2~29_combout\,
	sload => \u3|u2|process_0~0_combout\,
	ena => \u3|u2|sum[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u2|sum\(9));

-- Location: LCCOMB_X29_Y24_N24
\u3|u0|u1|sum[9]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|sum[9]~32_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u3|u0|u1|sum[8]~31\) # (GND))) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- (!\u3|u0|u1|sum[8]~31\))
-- \u3|u0|u1|sum[9]~33\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\) # (!\u3|u0|u1|sum[8]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u3|u0|u1|sum[8]~31\,
	combout => \u3|u0|u1|sum[9]~32_combout\,
	cout => \u3|u0|u1|sum[9]~33\);

-- Location: FF_X29_Y24_N25
\u3|u0|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u0|u1|sum[9]~32_combout\,
	asdata => \u3|u0|u1|Add0~14_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|u1|sum\(9));

-- Location: LCCOMB_X28_Y24_N8
\u3|re0_in[9]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|re0_in[9]~10_combout\ = (\u3|current_state.s_mac~q\ & (((\u3|u0|u1|sum\(9))))) # (!\u3|current_state.s_mac~q\ & (\u3|current_state.s_sav~q\ & (\u3|u2|sum\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|current_state.s_mac~q\,
	datab => \u3|current_state.s_sav~q\,
	datac => \u3|u2|sum\(9),
	datad => \u3|u0|u1|sum\(9),
	combout => \u3|re0_in[9]~10_combout\);

-- Location: FF_X28_Y24_N9
\u3|r0|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|re0_in[9]~10_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|r0|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r0|Q\(9));

-- Location: LCCOMB_X20_Y24_N22
\u3|u2|sum[10]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[10]~36_combout\ = ((\u3|r0|Q\(10) $ (\u3|r1|Q\(10) $ (!\u3|u2|sum[9]~35\)))) # (GND)
-- \u3|u2|sum[10]~37\ = CARRY((\u3|r0|Q\(10) & ((\u3|r1|Q\(10)) # (!\u3|u2|sum[9]~35\))) # (!\u3|r0|Q\(10) & (\u3|r1|Q\(10) & !\u3|u2|sum[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(10),
	datab => \u3|r1|Q\(10),
	datad => VCC,
	cin => \u3|u2|sum[9]~35\,
	combout => \u3|u2|sum[10]~36_combout\,
	cout => \u3|u2|sum[10]~37\);

-- Location: LCCOMB_X20_Y24_N24
\u3|u2|sum[11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[11]~38_combout\ = (\u3|r1|Q\(11) & ((\u3|r0|Q\(11) & (\u3|u2|sum[10]~37\ & VCC)) # (!\u3|r0|Q\(11) & (!\u3|u2|sum[10]~37\)))) # (!\u3|r1|Q\(11) & ((\u3|r0|Q\(11) & (!\u3|u2|sum[10]~37\)) # (!\u3|r0|Q\(11) & ((\u3|u2|sum[10]~37\) # (GND)))))
-- \u3|u2|sum[11]~39\ = CARRY((\u3|r1|Q\(11) & (!\u3|r0|Q\(11) & !\u3|u2|sum[10]~37\)) # (!\u3|r1|Q\(11) & ((!\u3|u2|sum[10]~37\) # (!\u3|r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(11),
	datab => \u3|r0|Q\(11),
	datad => VCC,
	cin => \u3|u2|sum[10]~37\,
	combout => \u3|u2|sum[11]~38_combout\,
	cout => \u3|u2|sum[11]~39\);

-- Location: LCCOMB_X21_Y24_N10
\u3|u2|sum[11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[11]~feeder_combout\ = \u3|u2|sum[11]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|u2|sum[11]~38_combout\,
	combout => \u3|u2|sum[11]~feeder_combout\);

-- Location: LCCOMB_X19_Y24_N0
\u3|u2|Add2~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~35_combout\ = (\u3|u2|LessThan0~28_combout\ & ((\u3|u2|Add1~22_combout\))) # (!\u3|u2|LessThan0~28_combout\ & (\u3|u2|Add2~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u2|Add2~33_combout\,
	datac => \u3|u2|LessThan0~28_combout\,
	datad => \u3|u2|Add1~22_combout\,
	combout => \u3|u2|Add2~35_combout\);

-- Location: FF_X21_Y24_N11
\u3|u2|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u2|sum[11]~feeder_combout\,
	asdata => \u3|u2|Add2~35_combout\,
	sload => \u3|u2|process_0~0_combout\,
	ena => \u3|u2|sum[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u2|sum\(11));

-- Location: LCCOMB_X29_Y24_N26
\u3|u0|u1|sum[10]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|sum[10]~34_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u3|u0|u1|sum[9]~33\ $ (GND))) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((GND) # 
-- (!\u3|u0|u1|sum[9]~33\)))
-- \u3|u0|u1|sum[10]~35\ = CARRY((!\u3|u0|u1|sum[9]~33\) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u3|u0|u1|sum[9]~33\,
	combout => \u3|u0|u1|sum[10]~34_combout\,
	cout => \u3|u0|u1|sum[10]~35\);

-- Location: LCCOMB_X29_Y24_N28
\u3|u0|u1|sum[11]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|sum[11]~36_combout\ = (\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((\u3|u0|u1|sum[10]~35\) # (GND))) # (!\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & 
-- (!\u3|u0|u1|sum[10]~35\))
-- \u3|u0|u1|sum[11]~37\ = CARRY((\u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\) # (!\u3|u0|u1|sum[10]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u3|u0|u1|sum[10]~35\,
	combout => \u3|u0|u1|sum[11]~36_combout\,
	cout => \u3|u0|u1|sum[11]~37\);

-- Location: FF_X29_Y24_N29
\u3|u0|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u0|u1|sum[11]~36_combout\,
	asdata => \u3|u0|u1|Add0~18_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|u1|sum\(11));

-- Location: LCCOMB_X28_Y24_N2
\u3|re0_in[11]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|re0_in[11]~12_combout\ = (\u3|current_state.s_mac~q\ & (((\u3|u0|u1|sum\(11))))) # (!\u3|current_state.s_mac~q\ & (\u3|current_state.s_sav~q\ & (\u3|u2|sum\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|current_state.s_mac~q\,
	datab => \u3|current_state.s_sav~q\,
	datac => \u3|u2|sum\(11),
	datad => \u3|u0|u1|sum\(11),
	combout => \u3|re0_in[11]~12_combout\);

-- Location: FF_X28_Y24_N3
\u3|r0|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|re0_in[11]~12_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|r0|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r0|Q\(11));

-- Location: LCCOMB_X21_Y24_N16
\u3|u2|sum[12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[12]~feeder_combout\ = \u3|u2|sum[12]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u2|sum[12]~40_combout\,
	combout => \u3|u2|sum[12]~feeder_combout\);

-- Location: LCCOMB_X18_Y24_N26
\u3|u2|Add2~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~38_combout\ = (\u3|u2|LessThan0~28_combout\ & ((\u3|u2|Add1~24_combout\))) # (!\u3|u2|LessThan0~28_combout\ & (\u3|u2|Add2~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u2|Add2~36_combout\,
	datac => \u3|u2|LessThan0~28_combout\,
	datad => \u3|u2|Add1~24_combout\,
	combout => \u3|u2|Add2~38_combout\);

-- Location: FF_X21_Y24_N17
\u3|u2|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u2|sum[12]~feeder_combout\,
	asdata => \u3|u2|Add2~38_combout\,
	sload => \u3|u2|process_0~0_combout\,
	ena => \u3|u2|sum[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u2|sum\(12));

-- Location: LCCOMB_X29_Y24_N30
\u3|u0|u1|sum[12]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u0|u1|sum[12]~38_combout\ = !\u3|u0|u1|sum[11]~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u3|u0|u1|sum[11]~37\,
	combout => \u3|u0|u1|sum[12]~38_combout\);

-- Location: FF_X29_Y24_N31
\u3|u0|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u0|u1|sum[12]~38_combout\,
	asdata => \u3|u0|u1|Add0~20_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|u1|sum\(12));

-- Location: LCCOMB_X28_Y24_N20
\u3|re0_in[12]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|re0_in[12]~13_combout\ = (\u3|current_state.s_mac~q\ & (((\u3|u0|u1|sum\(12))))) # (!\u3|current_state.s_mac~q\ & (\u3|u2|sum\(12) & (\u3|current_state.s_sav~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u2|sum\(12),
	datab => \u3|current_state.s_sav~q\,
	datac => \u3|u0|u1|sum\(12),
	datad => \u3|current_state.s_mac~q\,
	combout => \u3|re0_in[12]~13_combout\);

-- Location: FF_X28_Y24_N21
\u3|r0|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|re0_in[12]~13_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|r0|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r0|Q\(12));

-- Location: LCCOMB_X30_Y22_N24
\lut_ad~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~27_combout\ = (\lut_ad~0_combout\ & (((\lut_ad~2_combout\)))) # (!\lut_ad~0_combout\ & ((\lut_ad~2_combout\ & ((\u3|r0|Q\(12)))) # (!\lut_ad~2_combout\ & (\u2|r0|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(12),
	datab => \lut_ad~0_combout\,
	datac => \lut_ad~2_combout\,
	datad => \u3|r0|Q\(12),
	combout => \lut_ad~27_combout\);

-- Location: LCCOMB_X29_Y22_N20
\lut_ad~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~28_combout\ = (\lut_ad~1_combout\ & ((\lut_ad~27_combout\ & ((\u1|r0|Q\(12)))) # (!\lut_ad~27_combout\ & (\u0|r0|Q\(12))))) # (!\lut_ad~1_combout\ & (((\lut_ad~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~1_combout\,
	datab => \u0|r0|Q\(12),
	datac => \u1|r0|Q\(12),
	datad => \lut_ad~27_combout\,
	combout => \lut_ad~28_combout\);

-- Location: LCCOMB_X30_Y22_N18
\Selector10~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector10~0_combout\ = (\current_state.state_gate~q\ & ((\lut_ad~28_combout\) # ((\current_state.state_stanh~q\ & \r1|Q\(12))))) # (!\current_state.state_gate~q\ & (\current_state.state_stanh~q\ & (\r1|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datab => \current_state.state_stanh~q\,
	datac => \r1|Q\(12),
	datad => \lut_ad~28_combout\,
	combout => \Selector10~0_combout\);

-- Location: M9K_X22_Y8_N0
\m0|altsyncram_component|auto_generated|ram_block1a27\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y27_N0
\m0|altsyncram_component|auto_generated|ram_block1a57\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y11_N0
\m0|altsyncram_component|auto_generated|ram_block1a42\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y21_N0
\m0|altsyncram_component|auto_generated|ram_block1a12\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y17_N24
\m0|altsyncram_component|auto_generated|mux2|result_node[12]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[12]~4_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\m0|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\m0|altsyncram_component|auto_generated|ram_block1a42~portadataout\)) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\m0|altsyncram_component|auto_generated|ram_block1a12~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \m0|altsyncram_component|auto_generated|ram_block1a42~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[12]~4_combout\);

-- Location: LCCOMB_X23_Y17_N22
\m0|altsyncram_component|auto_generated|mux2|result_node[12]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[12]~5_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|mux2|result_node[12]~4_combout\ & 
-- ((\m0|altsyncram_component|auto_generated|ram_block1a57~portadataout\))) # (!\m0|altsyncram_component|auto_generated|mux2|result_node[12]~4_combout\ & (\m0|altsyncram_component|auto_generated|ram_block1a27~portadataout\)))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\m0|altsyncram_component|auto_generated|mux2|result_node[12]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|ram_block1a27~portadataout\,
	datac => \m0|altsyncram_component|auto_generated|ram_block1a57~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[12]~4_combout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[12]~5_combout\);

-- Location: LCCOMB_X17_Y18_N26
\r0|Q~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~6_combout\ = (!\current_state.state_idle~q\ & (\r8|Q\(1) & !\current_state.state_linear_f~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \r8|Q\(1),
	datad => \current_state.state_linear_f~q\,
	combout => \r0|Q~6_combout\);

-- Location: FF_X17_Y18_N27
\r0|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~6_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r0|Q[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(1));

-- Location: LCCOMB_X17_Y16_N22
\u11|u0|Mult0|mult_core|romout[0][11]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[0][11]~10_combout\ = ((!\r0|Q\(2)) # (!\r0|Q\(1))) # (!\r0|Q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(3),
	datac => \r0|Q\(1),
	datad => \r0|Q\(2),
	combout => \u11|u0|Mult0|mult_core|romout[0][11]~10_combout\);

-- Location: LCCOMB_X18_Y16_N24
\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u10|u0|Mult0|mult_core|romout[1][12]~combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u10|u0|Mult0|mult_core|romout[1][12]~combout\ & 
-- ((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u10|u0|Mult0|mult_core|romout[1][12]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|romout[1][12]~combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X23_Y16_N30
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ $ (\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ $ 
-- (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X23_Y15_N0
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & 
-- (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & 
-- !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X23_Y15_N2
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ $ (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ $ 
-- (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X23_Y15_N6
\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X26_Y15_N24
\u0|u1|u1|Add2~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~34_combout\ = (\u0|u1|u1|sum[8]~18_combout\ & (\u0|u1|u1|Add2~23_combout\)) # (!\u0|u1|u1|sum[8]~18_combout\ & ((\u0|u1|u1|Add1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u1|sum[8]~18_combout\,
	datac => \u0|u1|u1|Add2~23_combout\,
	datad => \u0|u1|u1|Add1~22_combout\,
	combout => \u0|u1|u1|Add2~34_combout\);

-- Location: FF_X27_Y15_N23
\u0|u1|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|u1|sum[11]~43_combout\,
	asdata => \u0|u1|u1|Add2~34_combout\,
	sload => \u11|u0|res\(15),
	ena => \u0|u1|u1|sum[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|u1|sum\(11));

-- Location: FF_X28_Y19_N23
\u0|r1|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|u1|sum\(11),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(11));

-- Location: LCCOMB_X29_Y19_N4
\u0|u2|sum[11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[11]~feeder_combout\ = \u0|u2|sum[11]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|u2|sum[11]~38_combout\,
	combout => \u0|u2|sum[11]~feeder_combout\);

-- Location: LCCOMB_X29_Y20_N8
\u0|u2|Add2~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~35_combout\ = (\u0|u2|LessThan0~28_combout\ & ((\u0|u2|Add1~22_combout\))) # (!\u0|u2|LessThan0~28_combout\ & (\u0|u2|Add2~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u2|Add2~33_combout\,
	datac => \u0|u2|LessThan0~28_combout\,
	datad => \u0|u2|Add1~22_combout\,
	combout => \u0|u2|Add2~35_combout\);

-- Location: FF_X29_Y19_N5
\u0|u2|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|sum[11]~feeder_combout\,
	asdata => \u0|u2|Add2~35_combout\,
	sload => \u0|u2|process_0~0_combout\,
	ena => \u0|u2|sum[14]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|sum\(11));

-- Location: LCCOMB_X29_Y23_N22
\u0|u0|u1|sum[11]~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u0|u1|sum[11]~35_combout\ = \u0|u0|u1|sum[10]~34\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0|u0|u1|sum[10]~34\,
	combout => \u0|u0|u1|sum[11]~35_combout\);

-- Location: FF_X29_Y23_N23
\u0|u0|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|u1|sum[11]~35_combout\,
	asdata => \u0|u0|u1|Add0~18_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|u1|sum\(11));

-- Location: LCCOMB_X29_Y21_N30
\u0|re0_in[11]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|re0_in[11]~11_combout\ = (\u0|current_state.s_mac~q\ & (((\u0|u0|u1|sum\(11))))) # (!\u0|current_state.s_mac~q\ & (\u0|u2|sum\(11) & (\u0|current_state.s_sav~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|sum\(11),
	datab => \u0|current_state.s_sav~q\,
	datac => \u0|u0|u1|sum\(11),
	datad => \u0|current_state.s_mac~q\,
	combout => \u0|re0_in[11]~11_combout\);

-- Location: FF_X29_Y21_N31
\u0|r0|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|re0_in[11]~11_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|r0|Q[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(11));

-- Location: LCCOMB_X28_Y22_N18
\lut_ad~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~25_combout\ = (\lut_ad~2_combout\ & ((\lut_ad~0_combout\) # ((\u3|r0|Q\(11))))) # (!\lut_ad~2_combout\ & (!\lut_ad~0_combout\ & ((\u2|r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~2_combout\,
	datab => \lut_ad~0_combout\,
	datac => \u3|r0|Q\(11),
	datad => \u2|r0|Q\(11),
	combout => \lut_ad~25_combout\);

-- Location: LCCOMB_X28_Y22_N12
\lut_ad~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~26_combout\ = (\lut_ad~1_combout\ & ((\lut_ad~25_combout\ & ((\u1|r0|Q\(11)))) # (!\lut_ad~25_combout\ & (\u0|r0|Q\(11))))) # (!\lut_ad~1_combout\ & (((\lut_ad~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~1_combout\,
	datab => \u0|r0|Q\(11),
	datac => \u1|r0|Q\(11),
	datad => \lut_ad~25_combout\,
	combout => \lut_ad~26_combout\);

-- Location: LCCOMB_X32_Y18_N26
\Selector11~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector11~0_combout\ = (\lut_ad~26_combout\ & ((\current_state.state_gate~q\) # ((\r1|Q\(11) & \current_state.state_stanh~q\)))) # (!\lut_ad~26_combout\ & (\r1|Q\(11) & (\current_state.state_stanh~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~26_combout\,
	datab => \r1|Q\(11),
	datac => \current_state.state_stanh~q\,
	datad => \current_state.state_gate~q\,
	combout => \Selector11~0_combout\);

-- Location: M9K_X33_Y7_N0
\m0|altsyncram_component|auto_generated|ram_block1a55\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y22_N0
\m0|altsyncram_component|auto_generated|ram_block1a25\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y14_N0
\m0|altsyncram_component|auto_generated|ram_block1a10\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y13_N0
\m0|altsyncram_component|auto_generated|ram_block1a40\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N12
\m0|altsyncram_component|auto_generated|mux2|result_node[10]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[10]~8_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\m0|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\m0|altsyncram_component|auto_generated|ram_block1a40~portadataout\))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\m0|altsyncram_component|auto_generated|ram_block1a10~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	datac => \m0|altsyncram_component|auto_generated|ram_block1a40~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[10]~8_combout\);

-- Location: LCCOMB_X34_Y17_N10
\m0|altsyncram_component|auto_generated|mux2|result_node[10]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[10]~9_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|mux2|result_node[10]~8_combout\ & 
-- (\m0|altsyncram_component|auto_generated|ram_block1a55~portadataout\)) # (!\m0|altsyncram_component|auto_generated|mux2|result_node[10]~8_combout\ & ((\m0|altsyncram_component|auto_generated|ram_block1a25~portadataout\))))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\m0|altsyncram_component|auto_generated|mux2|result_node[10]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|ram_block1a55~portadataout\,
	datac => \m0|altsyncram_component|auto_generated|ram_block1a25~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[10]~8_combout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[10]~9_combout\);

-- Location: LCCOMB_X17_Y18_N12
\r0|Q~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~5_combout\ = (\r8|Q\(3) & (!\current_state.state_idle~q\ & !\current_state.state_linear_f~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r8|Q\(3),
	datac => \current_state.state_idle~q\,
	datad => \current_state.state_linear_f~q\,
	combout => \r0|Q~5_combout\);

-- Location: FF_X17_Y18_N13
\r0|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~5_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r0|Q[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(3));

-- Location: LCCOMB_X18_Y19_N28
\u11|u0|Mult0|mult_core|_~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|_~8_combout\ = (\r0|Q\(3) & \r0|Q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u11|u0|Mult0|mult_core|_~8_combout\);

-- Location: LCCOMB_X17_Y19_N28
\u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (!\u11|u0|Mult0|mult_core|_~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u11|u0|Mult0|mult_core|_~7_combout\,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X17_Y14_N20
\u3|u1|u1|Add2~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~32_combout\ = (\u3|u1|u1|LessThan0~4_combout\ & (\u3|u1|u1|Add1~20_combout\)) # (!\u3|u1|u1|LessThan0~4_combout\ & ((\u3|u1|u1|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u1|LessThan0~4_combout\,
	datac => \u3|u1|u1|Add1~20_combout\,
	datad => \u3|u1|u1|Add2~18_combout\,
	combout => \u3|u1|u1|Add2~32_combout\);

-- Location: FF_X16_Y14_N21
\u3|u1|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u1|u1|sum[10]~35_combout\,
	asdata => \u3|u1|u1|Add2~32_combout\,
	sload => \r0|Q\(15),
	ena => \u3|u1|u1|sum[7]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|u1|sum\(10));

-- Location: FF_X17_Y22_N23
\u3|r1|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u3|u1|u1|sum\(10),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u3|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r1|Q\(10));

-- Location: LCCOMB_X21_Y24_N4
\u3|u2|sum[10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[10]~feeder_combout\ = \u3|u2|sum[10]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|u2|sum[10]~36_combout\,
	combout => \u3|u2|sum[10]~feeder_combout\);

-- Location: LCCOMB_X18_Y24_N8
\u3|u2|Add2~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~32_combout\ = (\u3|u2|LessThan0~28_combout\ & ((\u3|u2|Add1~20_combout\))) # (!\u3|u2|LessThan0~28_combout\ & (\u3|u2|Add2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u2|Add2~30_combout\,
	datac => \u3|u2|LessThan0~28_combout\,
	datad => \u3|u2|Add1~20_combout\,
	combout => \u3|u2|Add2~32_combout\);

-- Location: FF_X21_Y24_N5
\u3|u2|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u2|sum[10]~feeder_combout\,
	asdata => \u3|u2|Add2~32_combout\,
	sload => \u3|u2|process_0~0_combout\,
	ena => \u3|u2|sum[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u2|sum\(10));

-- Location: FF_X29_Y24_N27
\u3|u0|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u0|u1|sum[10]~34_combout\,
	asdata => \u3|u0|u1|Add0~16_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|u1|sum\(10));

-- Location: LCCOMB_X28_Y24_N18
\u3|re0_in[10]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|re0_in[10]~11_combout\ = (\u3|current_state.s_mac~q\ & (((\u3|u0|u1|sum\(10))))) # (!\u3|current_state.s_mac~q\ & (\u3|u2|sum\(10) & (\u3|current_state.s_sav~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|current_state.s_mac~q\,
	datab => \u3|u2|sum\(10),
	datac => \u3|current_state.s_sav~q\,
	datad => \u3|u0|u1|sum\(10),
	combout => \u3|re0_in[10]~11_combout\);

-- Location: FF_X28_Y24_N19
\u3|r0|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|re0_in[10]~11_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|r0|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r0|Q\(10));

-- Location: LCCOMB_X28_Y22_N2
\lut_ad~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~23_combout\ = (\lut_ad~2_combout\ & ((\lut_ad~0_combout\) # ((\u3|r0|Q\(10))))) # (!\lut_ad~2_combout\ & (!\lut_ad~0_combout\ & ((\u2|r0|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~2_combout\,
	datab => \lut_ad~0_combout\,
	datac => \u3|r0|Q\(10),
	datad => \u2|r0|Q\(10),
	combout => \lut_ad~23_combout\);

-- Location: LCCOMB_X28_Y22_N8
\lut_ad~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~24_combout\ = (\lut_ad~1_combout\ & ((\lut_ad~23_combout\ & (\u1|r0|Q\(10))) # (!\lut_ad~23_combout\ & ((\u0|r0|Q\(10)))))) # (!\lut_ad~1_combout\ & (\lut_ad~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~1_combout\,
	datab => \lut_ad~23_combout\,
	datac => \u1|r0|Q\(10),
	datad => \u0|r0|Q\(10),
	combout => \lut_ad~24_combout\);

-- Location: LCCOMB_X32_Y18_N0
\Selector12~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector12~0_combout\ = (\lut_ad~24_combout\ & ((\current_state.state_gate~q\) # ((\r1|Q\(10) & \current_state.state_stanh~q\)))) # (!\lut_ad~24_combout\ & (\r1|Q\(10) & (\current_state.state_stanh~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~24_combout\,
	datab => \r1|Q\(10),
	datac => \current_state.state_stanh~q\,
	datad => \current_state.state_gate~q\,
	combout => \Selector12~0_combout\);

-- Location: M9K_X33_Y8_N0
\m0|altsyncram_component|auto_generated|ram_block1a21\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y25_N0
\m0|altsyncram_component|auto_generated|ram_block1a51\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y18_N0
\m0|altsyncram_component|auto_generated|ram_block1a36\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y20_N0
\m0|altsyncram_component|auto_generated|ram_block1a6\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007FFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFF000000000000000000007FFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFF",
	mem_init0 => X"FFFFFF00000000000000000FFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N6
\m0|altsyncram_component|auto_generated|mux2|result_node[6]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\m0|altsyncram_component|auto_generated|ram_block1a36~portadataout\) # 
-- ((\m0|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \m0|altsyncram_component|auto_generated|ram_block1a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|ram_block1a36~portadataout\,
	datab => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \m0|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout\);

-- Location: LCCOMB_X34_Y17_N4
\m0|altsyncram_component|auto_generated|mux2|result_node[6]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout\ & 
-- ((\m0|altsyncram_component|auto_generated|ram_block1a51~portadataout\))) # (!\m0|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout\ & (\m0|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\m0|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	datac => \m0|altsyncram_component|auto_generated|ram_block1a51~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[6]~16_combout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\);

-- Location: LCCOMB_X17_Y18_N22
\r0|Q~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~13_combout\ = (!\current_state.state_idle~q\ & (\r8|Q\(11) & !\current_state.state_linear_f~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \r8|Q\(11),
	datad => \current_state.state_linear_f~q\,
	combout => \r0|Q~13_combout\);

-- Location: LCCOMB_X20_Y19_N4
\r0|Q[11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q[11]~feeder_combout\ = \r0|Q~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r0|Q~13_combout\,
	combout => \r0|Q[11]~feeder_combout\);

-- Location: FF_X20_Y19_N5
\r0|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q[11]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r0|Q[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(11));

-- Location: LCCOMB_X19_Y19_N0
\u11|u0|Mult0|mult_core|romout[2][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[2][9]~combout\ = (\r0|Q\(10) & (((\r0|Q\(9) & !\r0|Q\(11))))) # (!\r0|Q\(10) & (\r0|Q\(11) & ((!\r0|Q\(9)) # (!\r0|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \r0|Q\(9),
	datac => \r0|Q\(10),
	datad => \r0|Q\(11),
	combout => \u11|u0|Mult0|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X23_Y21_N0
\u1|u1|u1|Add2~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~34_combout\ = (\u1|u1|u1|LessThan0~3_combout\ & ((\u1|u1|u1|Add1~18_combout\))) # (!\u1|u1|u1|LessThan0~3_combout\ & (\u1|u1|u1|Add2~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u1|LessThan0~3_combout\,
	datac => \u1|u1|u1|Add2~17_combout\,
	datad => \u1|u1|u1|Add1~18_combout\,
	combout => \u1|u1|u1|Add2~34_combout\);

-- Location: FF_X25_Y21_N21
\u1|u1|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1|u1|sum[9]~37_combout\,
	asdata => \u1|u1|u1|Add2~34_combout\,
	sload => \r0|Q\(15),
	ena => \u1|u1|u1|sum[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1|u1|sum\(9));

-- Location: FF_X25_Y22_N19
\u1|r1|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1|u1|sum\(9),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u1|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1|Q\(9));

-- Location: LCCOMB_X24_Y23_N24
\u1|u2|sum[9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[9]~feeder_combout\ = \u1|u2|sum[9]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|sum[9]~34_combout\,
	combout => \u1|u2|sum[9]~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N8
\u1|u2|Add2~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~29_combout\ = (\u1|u2|LessThan0~28_combout\ & ((\u1|u2|Add1~18_combout\))) # (!\u1|u2|LessThan0~28_combout\ & (\u1|u2|Add2~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u2|Add2~27_combout\,
	datac => \u1|u2|LessThan0~28_combout\,
	datad => \u1|u2|Add1~18_combout\,
	combout => \u1|u2|Add2~29_combout\);

-- Location: FF_X24_Y23_N25
\u1|u2|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|sum[9]~feeder_combout\,
	asdata => \u1|u2|Add2~29_combout\,
	sload => \u1|u2|process_0~0_combout\,
	ena => \u1|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|sum\(9));

-- Location: LCCOMB_X28_Y22_N0
\u1|re0_in[9]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|re0_in[9]~9_combout\ = (\u1|current_state.s_mac~q\ & (((\u1|u0|u1|sum\(9))))) # (!\u1|current_state.s_mac~q\ & (\u1|current_state.s_sav~q\ & ((\u1|u2|sum\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|current_state.s_mac~q\,
	datab => \u1|current_state.s_sav~q\,
	datac => \u1|u0|u1|sum\(9),
	datad => \u1|u2|sum\(9),
	combout => \u1|re0_in[9]~9_combout\);

-- Location: FF_X28_Y22_N1
\u1|r0|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|re0_in[9]~9_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|r0|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r0|Q\(9));

-- Location: LCCOMB_X28_Y22_N22
\lut_ad~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~21_combout\ = (\lut_ad~2_combout\ & ((\lut_ad~0_combout\) # ((\u3|r0|Q\(9))))) # (!\lut_ad~2_combout\ & (!\lut_ad~0_combout\ & ((\u2|r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~2_combout\,
	datab => \lut_ad~0_combout\,
	datac => \u3|r0|Q\(9),
	datad => \u2|r0|Q\(9),
	combout => \lut_ad~21_combout\);

-- Location: LCCOMB_X28_Y22_N4
\lut_ad~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~22_combout\ = (\lut_ad~1_combout\ & ((\lut_ad~21_combout\ & (\u1|r0|Q\(9))) # (!\lut_ad~21_combout\ & ((\u0|r0|Q\(9)))))) # (!\lut_ad~1_combout\ & (((\lut_ad~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~1_combout\,
	datab => \u1|r0|Q\(9),
	datac => \lut_ad~21_combout\,
	datad => \u0|r0|Q\(9),
	combout => \lut_ad~22_combout\);

-- Location: LCCOMB_X32_Y18_N22
\Selector13~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector13~0_combout\ = (\current_state.state_gate~q\ & ((\lut_ad~22_combout\) # ((\current_state.state_stanh~q\ & \r1|Q\(9))))) # (!\current_state.state_gate~q\ & (((\current_state.state_stanh~q\ & \r1|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datab => \lut_ad~22_combout\,
	datac => \current_state.state_stanh~q\,
	datad => \r1|Q\(9),
	combout => \Selector13~0_combout\);

-- Location: M9K_X33_Y24_N0
\m0|altsyncram_component|auto_generated|ram_block1a29\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y15_N0
\m0|altsyncram_component|auto_generated|ram_block1a14\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y4_N0
\m0|altsyncram_component|auto_generated|ram_block1a44\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N26
\m0|altsyncram_component|auto_generated|mux2|result_node[14]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\m0|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\m0|altsyncram_component|auto_generated|ram_block1a44~portadataout\))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\m0|altsyncram_component|auto_generated|ram_block1a14~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	datac => \m0|altsyncram_component|auto_generated|ram_block1a44~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout\);

-- Location: M9K_X33_Y27_N0
\m0|altsyncram_component|auto_generated|ram_block1a59\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N16
\m0|altsyncram_component|auto_generated|mux2|result_node[14]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout\ & 
-- ((\m0|altsyncram_component|auto_generated|ram_block1a59~portadataout\))) # (!\m0|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout\ & (\m0|altsyncram_component|auto_generated|ram_block1a29~portadataout\)))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\m0|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|ram_block1a29~portadataout\,
	datac => \m0|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout\,
	datad => \m0|altsyncram_component|auto_generated|ram_block1a59~portadataout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\);

-- Location: LCCOMB_X39_Y18_N10
\u5|u1|sum[12]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum[12]~3_combout\ = \r3|Q\(13) $ (VCC)
-- \u5|u1|sum[12]~4\ = CARRY(\r3|Q\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r3|Q\(13),
	datad => VCC,
	combout => \u5|u1|sum[12]~3_combout\,
	cout => \u5|u1|sum[12]~4\);

-- Location: LCCOMB_X39_Y18_N12
\u5|u1|sum[13]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum[13]~5_combout\ = (\r3|Q\(14) & (!\u5|u1|sum[12]~4\)) # (!\r3|Q\(14) & ((\u5|u1|sum[12]~4\) # (GND)))
-- \u5|u1|sum[13]~6\ = CARRY((!\u5|u1|sum[12]~4\) # (!\r3|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r3|Q\(14),
	datad => VCC,
	cin => \u5|u1|sum[12]~4\,
	combout => \u5|u1|sum[13]~5_combout\,
	cout => \u5|u1|sum[13]~6\);

-- Location: LCCOMB_X39_Y18_N14
\u5|u1|sum[14]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum[14]~22_combout\ = !\u5|u1|sum[13]~6\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u5|u1|sum[13]~6\,
	combout => \u5|u1|sum[14]~22_combout\);

-- Location: LCCOMB_X40_Y17_N2
\u5|u1|Add2~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|Add2~1_cout\ = CARRY(!\r3|Q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(1),
	datad => VCC,
	cout => \u5|u1|Add2~1_cout\);

-- Location: LCCOMB_X40_Y17_N4
\u5|u1|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|Add2~2_combout\ = (\r3|Q\(2) & ((\u5|u1|Add2~1_cout\) # (GND))) # (!\r3|Q\(2) & (!\u5|u1|Add2~1_cout\))
-- \u5|u1|Add2~3\ = CARRY((\r3|Q\(2)) # (!\u5|u1|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(2),
	datad => VCC,
	cin => \u5|u1|Add2~1_cout\,
	combout => \u5|u1|Add2~2_combout\,
	cout => \u5|u1|Add2~3\);

-- Location: LCCOMB_X40_Y17_N6
\u5|u1|Add2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|Add2~4_combout\ = (\r3|Q\(3) & (!\u5|u1|Add2~3\ & VCC)) # (!\r3|Q\(3) & (\u5|u1|Add2~3\ $ (GND)))
-- \u5|u1|Add2~5\ = CARRY((!\r3|Q\(3) & !\u5|u1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(3),
	datad => VCC,
	cin => \u5|u1|Add2~3\,
	combout => \u5|u1|Add2~4_combout\,
	cout => \u5|u1|Add2~5\);

-- Location: LCCOMB_X40_Y17_N8
\u5|u1|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|Add2~6_combout\ = (\r3|Q\(4) & ((\u5|u1|Add2~5\) # (GND))) # (!\r3|Q\(4) & (!\u5|u1|Add2~5\))
-- \u5|u1|Add2~7\ = CARRY((\r3|Q\(4)) # (!\u5|u1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r3|Q\(4),
	datad => VCC,
	cin => \u5|u1|Add2~5\,
	combout => \u5|u1|Add2~6_combout\,
	cout => \u5|u1|Add2~7\);

-- Location: LCCOMB_X40_Y17_N10
\u5|u1|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|Add2~8_combout\ = (\r3|Q\(5) & (!\u5|u1|Add2~7\ & VCC)) # (!\r3|Q\(5) & (\u5|u1|Add2~7\ $ (GND)))
-- \u5|u1|Add2~9\ = CARRY((!\r3|Q\(5) & !\u5|u1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(5),
	datad => VCC,
	cin => \u5|u1|Add2~7\,
	combout => \u5|u1|Add2~8_combout\,
	cout => \u5|u1|Add2~9\);

-- Location: LCCOMB_X40_Y17_N12
\u5|u1|Add2~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|Add2~10_combout\ = (\r3|Q\(6) & ((\u5|u1|Add2~9\) # (GND))) # (!\r3|Q\(6) & (!\u5|u1|Add2~9\))
-- \u5|u1|Add2~11\ = CARRY((\r3|Q\(6)) # (!\u5|u1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(6),
	datad => VCC,
	cin => \u5|u1|Add2~9\,
	combout => \u5|u1|Add2~10_combout\,
	cout => \u5|u1|Add2~11\);

-- Location: LCCOMB_X40_Y17_N14
\u5|u1|Add2~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|Add2~12_combout\ = (\r3|Q\(7) & (!\u5|u1|Add2~11\ & VCC)) # (!\r3|Q\(7) & (\u5|u1|Add2~11\ $ (GND)))
-- \u5|u1|Add2~13\ = CARRY((!\r3|Q\(7) & !\u5|u1|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(7),
	datad => VCC,
	cin => \u5|u1|Add2~11\,
	combout => \u5|u1|Add2~12_combout\,
	cout => \u5|u1|Add2~13\);

-- Location: LCCOMB_X40_Y17_N16
\u5|u1|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|Add2~14_combout\ = (\r3|Q\(8) & ((\u5|u1|Add2~13\) # (GND))) # (!\r3|Q\(8) & (!\u5|u1|Add2~13\))
-- \u5|u1|Add2~15\ = CARRY((\r3|Q\(8)) # (!\u5|u1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r3|Q\(8),
	datad => VCC,
	cin => \u5|u1|Add2~13\,
	combout => \u5|u1|Add2~14_combout\,
	cout => \u5|u1|Add2~15\);

-- Location: LCCOMB_X40_Y17_N18
\u5|u1|Add2~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|Add2~16_combout\ = (\r3|Q\(9) & (!\u5|u1|Add2~15\ & VCC)) # (!\r3|Q\(9) & (\u5|u1|Add2~15\ $ (GND)))
-- \u5|u1|Add2~17\ = CARRY((!\r3|Q\(9) & !\u5|u1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r3|Q\(9),
	datad => VCC,
	cin => \u5|u1|Add2~15\,
	combout => \u5|u1|Add2~16_combout\,
	cout => \u5|u1|Add2~17\);

-- Location: LCCOMB_X40_Y17_N20
\u5|u1|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|Add2~18_combout\ = (\r3|Q\(10) & ((\u5|u1|Add2~17\) # (GND))) # (!\r3|Q\(10) & (!\u5|u1|Add2~17\))
-- \u5|u1|Add2~19\ = CARRY((\r3|Q\(10)) # (!\u5|u1|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(10),
	datad => VCC,
	cin => \u5|u1|Add2~17\,
	combout => \u5|u1|Add2~18_combout\,
	cout => \u5|u1|Add2~19\);

-- Location: LCCOMB_X40_Y17_N22
\u5|u1|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|Add2~20_combout\ = (\r3|Q\(11) & (!\u5|u1|Add2~19\ & VCC)) # (!\r3|Q\(11) & (\u5|u1|Add2~19\ $ (GND)))
-- \u5|u1|Add2~21\ = CARRY((!\r3|Q\(11) & !\u5|u1|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r3|Q\(11),
	datad => VCC,
	cin => \u5|u1|Add2~19\,
	combout => \u5|u1|Add2~20_combout\,
	cout => \u5|u1|Add2~21\);

-- Location: LCCOMB_X40_Y17_N24
\u5|u1|Add2~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|Add2~22_combout\ = (\r3|Q\(12) & ((\u5|u1|Add2~21\) # (GND))) # (!\r3|Q\(12) & (!\u5|u1|Add2~21\))
-- \u5|u1|Add2~23\ = CARRY((\r3|Q\(12)) # (!\u5|u1|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(12),
	datad => VCC,
	cin => \u5|u1|Add2~21\,
	combout => \u5|u1|Add2~22_combout\,
	cout => \u5|u1|Add2~23\);

-- Location: LCCOMB_X40_Y17_N26
\u5|u1|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|Add2~24_combout\ = (\r3|Q\(13) & (\u5|u1|Add2~23\ $ (GND))) # (!\r3|Q\(13) & ((GND) # (!\u5|u1|Add2~23\)))
-- \u5|u1|Add2~25\ = CARRY((!\u5|u1|Add2~23\) # (!\r3|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(13),
	datad => VCC,
	cin => \u5|u1|Add2~23\,
	combout => \u5|u1|Add2~24_combout\,
	cout => \u5|u1|Add2~25\);

-- Location: LCCOMB_X40_Y17_N28
\u5|u1|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|Add2~26_combout\ = (\r3|Q\(14) & ((\u5|u1|Add2~25\) # (GND))) # (!\r3|Q\(14) & (!\u5|u1|Add2~25\))
-- \u5|u1|Add2~27\ = CARRY((\r3|Q\(14)) # (!\u5|u1|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(14),
	datad => VCC,
	cin => \u5|u1|Add2~25\,
	combout => \u5|u1|Add2~26_combout\,
	cout => \u5|u1|Add2~27\);

-- Location: LCCOMB_X40_Y17_N30
\u5|u1|Add2~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|Add2~28_combout\ = \u5|u1|Add2~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u5|u1|Add2~27\,
	combout => \u5|u1|Add2~28_combout\);

-- Location: LCCOMB_X39_Y17_N26
\u5|u1|sum~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum~24_combout\ = (\u5|u1|Add2~28_combout\ & \u5|u1|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|Add2~28_combout\,
	datad => \u5|u1|LessThan0~0_combout\,
	combout => \u5|u1|sum~24_combout\);

-- Location: LCCOMB_X39_Y18_N18
\u5|u1|sum[14]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum[14]~8_combout\ = ((!\r3|Q\(15)) # (!\r3|Q\(13))) # (!\u6|WideOr0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|WideOr0~4_combout\,
	datac => \r3|Q\(13),
	datad => \r3|Q\(15),
	combout => \u5|u1|sum[14]~8_combout\);

-- Location: FF_X39_Y18_N15
\u5|u1|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u5|u1|sum[14]~22_combout\,
	asdata => \u5|u1|sum~24_combout\,
	sload => \r3|Q\(15),
	ena => \u5|u1|sum[14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|u1|sum\(14));

-- Location: LCCOMB_X38_Y17_N2
\ith_in[14]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ith_in[14]~15_combout\ = (\current_state.state_gate~q\ & (\m0|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\)) # (!\current_state.state_gate~q\ & (((\current_state.state_conv~q\ & \u5|u1|sum\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\,
	datab => \current_state.state_gate~q\,
	datac => \current_state.state_conv~q\,
	datad => \u5|u1|sum\(14),
	combout => \ith_in[14]~15_combout\);

-- Location: LCCOMB_X38_Y17_N0
\comb~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \comb~2_combout\ = (\current_state.state_conv~q\) # (\f3|q~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \current_state.state_conv~q\,
	datad => \f3|q~q\,
	combout => \comb~2_combout\);

-- Location: FF_X38_Y17_N3
\r3|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ith_in[14]~15_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r3|Q\(14));

-- Location: LCCOMB_X39_Y18_N4
\u5|u1|sum~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum~7_combout\ = (\u5|u1|Add2~26_combout\ & ((\u5|u1|LessThan0~0_combout\) # ((\r3|Q\(14) & \r3|Q\(13))))) # (!\u5|u1|Add2~26_combout\ & (\r3|Q\(14) & (\r3|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|Add2~26_combout\,
	datab => \r3|Q\(14),
	datac => \r3|Q\(13),
	datad => \u5|u1|LessThan0~0_combout\,
	combout => \u5|u1|sum~7_combout\);

-- Location: FF_X39_Y18_N13
\u5|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u5|u1|sum[13]~5_combout\,
	asdata => \u5|u1|sum~7_combout\,
	sload => \r3|Q\(15),
	ena => \u5|u1|sum[14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|u1|sum\(13));

-- Location: LCCOMB_X38_Y18_N4
\ith_in[13]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ith_in[13]~1_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout\)))) # (!\current_state.state_gate~q\ & (\u5|u1|sum\(13) & ((\current_state.state_conv~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|sum\(13),
	datab => \current_state.state_gate~q\,
	datac => \m0|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout\,
	datad => \current_state.state_conv~q\,
	combout => \ith_in[13]~1_combout\);

-- Location: FF_X38_Y18_N5
\r3|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ith_in[13]~1_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r3|Q\(13));

-- Location: LCCOMB_X39_Y18_N8
\u5|u1|sum~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum~10_combout\ = (\u5|u1|Add2~24_combout\ & ((\u5|u1|LessThan0~0_combout\) # ((!\r3|Q\(13) & \r3|Q\(14))))) # (!\u5|u1|Add2~24_combout\ & (!\r3|Q\(13) & (\r3|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|Add2~24_combout\,
	datab => \r3|Q\(13),
	datac => \r3|Q\(14),
	datad => \u5|u1|LessThan0~0_combout\,
	combout => \u5|u1|sum~10_combout\);

-- Location: FF_X39_Y18_N11
\u5|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u5|u1|sum[12]~3_combout\,
	asdata => \u5|u1|sum~10_combout\,
	sload => \r3|Q\(15),
	ena => \u5|u1|sum[14]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|u1|sum\(12));

-- Location: LCCOMB_X38_Y18_N30
\ith_in[12]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ith_in[12]~3_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[12]~5_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & (\u5|u1|sum\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \current_state.state_gate~q\,
	datac => \u5|u1|sum\(12),
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[12]~5_combout\,
	combout => \ith_in[12]~3_combout\);

-- Location: FF_X38_Y18_N31
\r3|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ith_in[12]~3_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r3|Q\(12));

-- Location: LCCOMB_X39_Y17_N20
\u5|u1|sum~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum~11_combout\ = (\u5|u1|LessThan0~0_combout\ & ((\r3|Q\(15) & (\u5|u1|Add2~22_combout\)) # (!\r3|Q\(15) & ((\r3|Q\(12)))))) # (!\u5|u1|LessThan0~0_combout\ & (((\r3|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|Add2~22_combout\,
	datab => \u5|u1|LessThan0~0_combout\,
	datac => \r3|Q\(12),
	datad => \r3|Q\(15),
	combout => \u5|u1|sum~11_combout\);

-- Location: LCCOMB_X39_Y17_N14
\u5|u1|sum[2]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum[2]~9_combout\ = ((!\u5|u1|LessThan0~0_combout\) # (!\r3|Q\(15))) # (!\r3|Q\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(13),
	datab => \r3|Q\(15),
	datad => \u5|u1|LessThan0~0_combout\,
	combout => \u5|u1|sum[2]~9_combout\);

-- Location: FF_X39_Y17_N21
\u5|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u5|u1|sum~11_combout\,
	ena => \u5|u1|sum[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|u1|sum\(11));

-- Location: LCCOMB_X38_Y17_N24
\ith_in[11]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ith_in[11]~4_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\)))) # (!\current_state.state_gate~q\ & (\u5|u1|sum\(11) & (\current_state.state_conv~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|sum\(11),
	datab => \current_state.state_gate~q\,
	datac => \current_state.state_conv~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\,
	combout => \ith_in[11]~4_combout\);

-- Location: FF_X38_Y17_N25
\r3|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ith_in[11]~4_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r3|Q\(11));

-- Location: LCCOMB_X39_Y17_N22
\u5|u1|sum~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum~12_combout\ = (\u5|u1|LessThan0~0_combout\ & ((\r3|Q\(15) & (\u5|u1|Add2~20_combout\)) # (!\r3|Q\(15) & ((\r3|Q\(11)))))) # (!\u5|u1|LessThan0~0_combout\ & (((\r3|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|Add2~20_combout\,
	datab => \u5|u1|LessThan0~0_combout\,
	datac => \r3|Q\(11),
	datad => \r3|Q\(15),
	combout => \u5|u1|sum~12_combout\);

-- Location: FF_X39_Y17_N23
\u5|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u5|u1|sum~12_combout\,
	ena => \u5|u1|sum[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|u1|sum\(10));

-- Location: LCCOMB_X38_Y17_N26
\ith_in[10]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ith_in[10]~5_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[10]~9_combout\)))) # (!\current_state.state_gate~q\ & (\u5|u1|sum\(10) & (\current_state.state_conv~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|sum\(10),
	datab => \current_state.state_conv~q\,
	datac => \current_state.state_gate~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[10]~9_combout\,
	combout => \ith_in[10]~5_combout\);

-- Location: FF_X38_Y17_N27
\r3|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ith_in[10]~5_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r3|Q\(10));

-- Location: LCCOMB_X39_Y17_N8
\u5|u1|sum~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum~13_combout\ = (\r3|Q\(15) & ((\u5|u1|LessThan0~0_combout\ & ((\u5|u1|Add2~18_combout\))) # (!\u5|u1|LessThan0~0_combout\ & (\r3|Q\(10))))) # (!\r3|Q\(15) & (\r3|Q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(10),
	datab => \r3|Q\(15),
	datac => \u5|u1|Add2~18_combout\,
	datad => \u5|u1|LessThan0~0_combout\,
	combout => \u5|u1|sum~13_combout\);

-- Location: FF_X39_Y17_N9
\u5|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u5|u1|sum~13_combout\,
	ena => \u5|u1|sum[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|u1|sum\(9));

-- Location: LCCOMB_X38_Y17_N4
\ith_in[9]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ith_in[9]~6_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[9]~11_combout\)))) # (!\current_state.state_gate~q\ & (\u5|u1|sum\(9) & (\current_state.state_conv~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|sum\(9),
	datab => \current_state.state_conv~q\,
	datac => \current_state.state_gate~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[9]~11_combout\,
	combout => \ith_in[9]~6_combout\);

-- Location: FF_X38_Y17_N5
\r3|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ith_in[9]~6_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r3|Q\(9));

-- Location: LCCOMB_X39_Y17_N10
\u5|u1|sum~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum~14_combout\ = (\u5|u1|LessThan0~0_combout\ & ((\r3|Q\(15) & (\u5|u1|Add2~16_combout\)) # (!\r3|Q\(15) & ((\r3|Q\(9)))))) # (!\u5|u1|LessThan0~0_combout\ & (((\r3|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|Add2~16_combout\,
	datab => \u5|u1|LessThan0~0_combout\,
	datac => \r3|Q\(9),
	datad => \r3|Q\(15),
	combout => \u5|u1|sum~14_combout\);

-- Location: FF_X39_Y17_N11
\u5|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u5|u1|sum~14_combout\,
	ena => \u5|u1|sum[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|u1|sum\(8));

-- Location: LCCOMB_X38_Y17_N10
\ith_in[8]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ith_in[8]~7_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[8]~13_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & (\u5|u1|sum\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \current_state.state_gate~q\,
	datac => \u5|u1|sum\(8),
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[8]~13_combout\,
	combout => \ith_in[8]~7_combout\);

-- Location: FF_X38_Y17_N11
\r3|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ith_in[8]~7_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r3|Q\(8));

-- Location: LCCOMB_X39_Y17_N4
\u5|u1|sum~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum~15_combout\ = (\u5|u1|LessThan0~0_combout\ & ((\r3|Q\(15) & ((\u5|u1|Add2~14_combout\))) # (!\r3|Q\(15) & (\r3|Q\(8))))) # (!\u5|u1|LessThan0~0_combout\ & (\r3|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(8),
	datab => \u5|u1|LessThan0~0_combout\,
	datac => \u5|u1|Add2~14_combout\,
	datad => \r3|Q\(15),
	combout => \u5|u1|sum~15_combout\);

-- Location: FF_X39_Y17_N5
\u5|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u5|u1|sum~15_combout\,
	ena => \u5|u1|sum[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|u1|sum\(7));

-- Location: LCCOMB_X38_Y17_N8
\ith_in[7]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ith_in[7]~8_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\)))) # (!\current_state.state_gate~q\ & (\u5|u1|sum\(7) & (\current_state.state_conv~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|sum\(7),
	datab => \current_state.state_conv~q\,
	datac => \current_state.state_gate~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\,
	combout => \ith_in[7]~8_combout\);

-- Location: FF_X38_Y17_N9
\r3|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ith_in[7]~8_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r3|Q\(7));

-- Location: LCCOMB_X39_Y17_N2
\u5|u1|sum~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum~16_combout\ = (\r3|Q\(15) & ((\u5|u1|LessThan0~0_combout\ & ((\u5|u1|Add2~12_combout\))) # (!\u5|u1|LessThan0~0_combout\ & (\r3|Q\(7))))) # (!\r3|Q\(15) & (\r3|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(7),
	datab => \r3|Q\(15),
	datac => \u5|u1|Add2~12_combout\,
	datad => \u5|u1|LessThan0~0_combout\,
	combout => \u5|u1|sum~16_combout\);

-- Location: FF_X39_Y17_N3
\u5|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u5|u1|sum~16_combout\,
	ena => \u5|u1|sum[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|u1|sum\(6));

-- Location: LCCOMB_X38_Y17_N18
\ith_in[6]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ith_in[6]~9_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\)))) # (!\current_state.state_gate~q\ & (\u5|u1|sum\(6) & (\current_state.state_conv~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|sum\(6),
	datab => \current_state.state_gate~q\,
	datac => \current_state.state_conv~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\,
	combout => \ith_in[6]~9_combout\);

-- Location: FF_X38_Y17_N19
\r3|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ith_in[6]~9_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r3|Q\(6));

-- Location: LCCOMB_X39_Y17_N12
\u5|u1|sum~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum~17_combout\ = (\r3|Q\(15) & ((\u5|u1|LessThan0~0_combout\ & ((\u5|u1|Add2~10_combout\))) # (!\u5|u1|LessThan0~0_combout\ & (\r3|Q\(6))))) # (!\r3|Q\(15) & (\r3|Q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(6),
	datab => \r3|Q\(15),
	datac => \u5|u1|Add2~10_combout\,
	datad => \u5|u1|LessThan0~0_combout\,
	combout => \u5|u1|sum~17_combout\);

-- Location: FF_X39_Y17_N13
\u5|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u5|u1|sum~17_combout\,
	ena => \u5|u1|sum[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|u1|sum\(5));

-- Location: LCCOMB_X38_Y17_N20
\ith_in[5]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ith_in[5]~10_combout\ = (\current_state.state_gate~q\ & (\m0|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\)) # (!\current_state.state_gate~q\ & (((\u5|u1|sum\(5) & \current_state.state_conv~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\,
	datab => \current_state.state_gate~q\,
	datac => \u5|u1|sum\(5),
	datad => \current_state.state_conv~q\,
	combout => \ith_in[5]~10_combout\);

-- Location: FF_X38_Y17_N21
\r3|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ith_in[5]~10_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r3|Q\(5));

-- Location: LCCOMB_X46_Y18_N10
\s_upd|u1|sum[7]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[7]~feeder_combout\ = \s_upd|u1|sum[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \s_upd|u1|sum[7]~30_combout\,
	combout => \s_upd|u1|sum[7]~feeder_combout\);

-- Location: LCCOMB_X46_Y18_N0
\s_upd|u1|Add2~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~23_combout\ = (\s_upd|u1|LessThan0~28_combout\ & ((\s_upd|u1|Add1~14_combout\))) # (!\s_upd|u1|LessThan0~28_combout\ & (\s_upd|u1|Add2~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_upd|u1|Add2~21_combout\,
	datac => \s_upd|u1|Add1~14_combout\,
	datad => \s_upd|u1|LessThan0~28_combout\,
	combout => \s_upd|u1|Add2~23_combout\);

-- Location: FF_X46_Y18_N11
\s_upd|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \s_upd|u1|sum[7]~feeder_combout\,
	asdata => \s_upd|u1|Add2~23_combout\,
	sload => \s_upd|u1|process_0~0_combout\,
	ena => \s_upd|u1|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_upd|u1|sum\(7));

-- Location: LCCOMB_X40_Y18_N16
\r1|Q~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q~9_combout\ = (!\current_state.state_idle~q\ & (!\current_state.state_linear_f~q\ & \s_upd|u1|sum\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \current_state.state_linear_f~q\,
	datad => \s_upd|u1|sum\(7),
	combout => \r1|Q~9_combout\);

-- Location: FF_X41_Y18_N13
\r1|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \r1|Q~9_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \r1|Q[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|Q\(7));

-- Location: LCCOMB_X44_Y18_N2
\s_upd|u1|sum[6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[6]~feeder_combout\ = \s_upd|u1|sum[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \s_upd|u1|sum[6]~28_combout\,
	combout => \s_upd|u1|sum[6]~feeder_combout\);

-- Location: LCCOMB_X44_Y18_N30
\s_upd|u1|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~20_combout\ = (\s_upd|u1|LessThan0~28_combout\ & ((\s_upd|u1|Add1~12_combout\))) # (!\s_upd|u1|LessThan0~28_combout\ & (\s_upd|u1|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u1|Add2~18_combout\,
	datac => \s_upd|u1|Add1~12_combout\,
	datad => \s_upd|u1|LessThan0~28_combout\,
	combout => \s_upd|u1|Add2~20_combout\);

-- Location: FF_X44_Y18_N3
\s_upd|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \s_upd|u1|sum[6]~feeder_combout\,
	asdata => \s_upd|u1|Add2~20_combout\,
	sload => \s_upd|u1|process_0~0_combout\,
	ena => \s_upd|u1|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_upd|u1|sum\(6));

-- Location: LCCOMB_X40_Y18_N12
\r1|Q~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q~8_combout\ = (!\current_state.state_idle~q\ & (!\current_state.state_linear_f~q\ & \s_upd|u1|sum\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \current_state.state_linear_f~q\,
	datad => \s_upd|u1|sum\(6),
	combout => \r1|Q~8_combout\);

-- Location: FF_X40_Y18_N13
\r1|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r1|Q~8_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r1|Q[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|Q\(6));

-- Location: LCCOMB_X46_Y18_N12
\s_upd|u1|sum[5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[5]~feeder_combout\ = \s_upd|u1|sum[5]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \s_upd|u1|sum[5]~26_combout\,
	combout => \s_upd|u1|sum[5]~feeder_combout\);

-- Location: LCCOMB_X46_Y18_N14
\s_upd|u1|Add2~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~17_combout\ = (\s_upd|u1|LessThan0~28_combout\ & (\s_upd|u1|Add1~10_combout\)) # (!\s_upd|u1|LessThan0~28_combout\ & ((\s_upd|u1|Add2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u1|Add1~10_combout\,
	datac => \s_upd|u1|Add2~15_combout\,
	datad => \s_upd|u1|LessThan0~28_combout\,
	combout => \s_upd|u1|Add2~17_combout\);

-- Location: FF_X46_Y18_N13
\s_upd|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \s_upd|u1|sum[5]~feeder_combout\,
	asdata => \s_upd|u1|Add2~17_combout\,
	sload => \s_upd|u1|process_0~0_combout\,
	ena => \s_upd|u1|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_upd|u1|sum\(5));

-- Location: LCCOMB_X40_Y18_N18
\r1|Q~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q~7_combout\ = (!\current_state.state_idle~q\ & (!\current_state.state_linear_f~q\ & \s_upd|u1|sum\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \current_state.state_linear_f~q\,
	datad => \s_upd|u1|sum\(5),
	combout => \r1|Q~7_combout\);

-- Location: FF_X40_Y18_N19
\r1|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r1|Q~7_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r1|Q[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|Q\(5));

-- Location: LCCOMB_X46_Y18_N2
\s_upd|u1|sum[4]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[4]~feeder_combout\ = \s_upd|u1|sum[4]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \s_upd|u1|sum[4]~24_combout\,
	combout => \s_upd|u1|sum[4]~feeder_combout\);

-- Location: LCCOMB_X46_Y18_N8
\s_upd|u1|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~14_combout\ = (\s_upd|u1|LessThan0~28_combout\ & (\s_upd|u1|Add1~8_combout\)) # (!\s_upd|u1|LessThan0~28_combout\ & ((\s_upd|u1|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u1|Add1~8_combout\,
	datac => \s_upd|u1|Add2~12_combout\,
	datad => \s_upd|u1|LessThan0~28_combout\,
	combout => \s_upd|u1|Add2~14_combout\);

-- Location: FF_X46_Y18_N3
\s_upd|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \s_upd|u1|sum[4]~feeder_combout\,
	asdata => \s_upd|u1|Add2~14_combout\,
	sload => \s_upd|u1|process_0~0_combout\,
	ena => \s_upd|u1|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_upd|u1|sum\(4));

-- Location: LCCOMB_X40_Y18_N8
\r1|Q~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q~6_combout\ = (!\current_state.state_idle~q\ & (\s_upd|u1|sum\(4) & !\current_state.state_linear_f~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datab => \s_upd|u1|sum\(4),
	datac => \current_state.state_linear_f~q\,
	combout => \r1|Q~6_combout\);

-- Location: FF_X40_Y18_N9
\r1|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r1|Q~6_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r1|Q[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|Q\(4));

-- Location: LCCOMB_X44_Y18_N28
\s_upd|u1|sum[8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[8]~feeder_combout\ = \s_upd|u1|sum[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \s_upd|u1|sum[8]~32_combout\,
	combout => \s_upd|u1|sum[8]~feeder_combout\);

-- Location: LCCOMB_X44_Y18_N0
\s_upd|u1|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~26_combout\ = (\s_upd|u1|LessThan0~28_combout\ & (\s_upd|u1|Add1~16_combout\)) # (!\s_upd|u1|LessThan0~28_combout\ & ((\s_upd|u1|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_upd|u1|Add1~16_combout\,
	datac => \s_upd|u1|Add2~24_combout\,
	datad => \s_upd|u1|LessThan0~28_combout\,
	combout => \s_upd|u1|Add2~26_combout\);

-- Location: FF_X44_Y18_N29
\s_upd|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \s_upd|u1|sum[8]~feeder_combout\,
	asdata => \s_upd|u1|Add2~26_combout\,
	sload => \s_upd|u1|process_0~0_combout\,
	ena => \s_upd|u1|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_upd|u1|sum\(8));

-- Location: LCCOMB_X40_Y18_N22
\r1|Q~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q~10_combout\ = (!\current_state.state_idle~q\ & (!\current_state.state_linear_f~q\ & \s_upd|u1|sum\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \current_state.state_linear_f~q\,
	datad => \s_upd|u1|sum\(8),
	combout => \r1|Q~10_combout\);

-- Location: FF_X40_Y18_N23
\r1|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r1|Q~10_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r1|Q[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|Q\(8));

-- Location: LCCOMB_X28_Y22_N16
\lut_ad~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~19_combout\ = (\lut_ad~2_combout\ & ((\lut_ad~0_combout\) # ((\u3|r0|Q\(8))))) # (!\lut_ad~2_combout\ & (!\lut_ad~0_combout\ & ((\u2|r0|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~2_combout\,
	datab => \lut_ad~0_combout\,
	datac => \u3|r0|Q\(8),
	datad => \u2|r0|Q\(8),
	combout => \lut_ad~19_combout\);

-- Location: LCCOMB_X28_Y22_N30
\lut_ad~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~20_combout\ = (\lut_ad~1_combout\ & ((\lut_ad~19_combout\ & ((\u1|r0|Q\(8)))) # (!\lut_ad~19_combout\ & (\u0|r0|Q\(8))))) # (!\lut_ad~1_combout\ & (((\lut_ad~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~1_combout\,
	datab => \u0|r0|Q\(8),
	datac => \u1|r0|Q\(8),
	datad => \lut_ad~19_combout\,
	combout => \lut_ad~20_combout\);

-- Location: LCCOMB_X32_Y18_N12
\Selector14~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector14~0_combout\ = (\current_state.state_gate~q\ & ((\lut_ad~20_combout\) # ((\r1|Q\(8) & \current_state.state_stanh~q\)))) # (!\current_state.state_gate~q\ & (\r1|Q\(8) & (\current_state.state_stanh~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datab => \r1|Q\(8),
	datac => \current_state.state_stanh~q\,
	datad => \lut_ad~20_combout\,
	combout => \Selector14~0_combout\);

-- Location: M9K_X22_Y12_N0
\m0|altsyncram_component|auto_generated|ram_block1a50\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y13_N0
\m0|altsyncram_component|auto_generated|ram_block1a35\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y20_N0
\m0|altsyncram_component|auto_generated|ram_block1a5\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000003FFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFE00000",
	mem_init2 => X"00000000FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000003FFFFFFFFFFFFC0000000000007FFFFFFFFFFFF0000000000003FFFFFFFFFFFF0000000000003FFFFFFFFFFFE000000000000FFFFFFFFFFFF000000000000FFFFFFFFFFFF000000000000FFFFFFFFFFFE000000000003FFFFFFFFFFF800000000001FFFFFFFFFFF800000000001FFFFFFFFFFF800000000003FFFFFFFFFFE00000000001FFFFFFFFFFF00000000000FFFFFFFFFFF00000000000FFFFFFFFFFE00000000003FFFFFFFFFF80000000000FFFFFFFFFFE00000000007FFFFFFFFFE00000000007FFFFFFFFFE0000000000FFFFFFFFFFC0000000001FFFFFFFFFF0000000",
	mem_init1 => X"000FFFFFFFFFF80000000007FFFFFFFFF80000000007FFFFFFFFF80000000007FFFFFFFFF0000000000FFFFFFFFFE0000000003FFFFFFFFF8000000001FFFFFFFFFC000000000FFFFFFFFFE0000000007FFFFFFFFE0000000007FFFFFFFFC000000000FFFFFFFFF8000000001FFFFFFFFF0000000007FFFFFFFFC000000001FFFFFFFFE000000000FFFFFFFFF0000000007FFFFFFFF8000000007FFFFFFFF8000000007FFFFFFFF800000000FFFFFFFFF000000001FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFF800000000FFFFFFFFE000000003FFFFFFFF000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFC00",
	mem_init0 => X"000000FFFFFFFFC00000000FFFFFFFF800000001FFFFFFFF800000001FFFFFFFF000000003FFFFFFFE000000007FFFFFFFC00000001FFFFFFFF000000003FFFFFFFE00000000FFFFFFFF800000003FFFFFFFE00000000FFFFFFFF800000007FFFFFFFC00000001FFFFFFFF00000000FFFFFFFF800000003FFFFFFFC00000001FFFFFFFE00000000FFFFFFFF00000000FFFFFFFF800000007FFFFFFF800000003FFFFFFFC00000003FFFFFFFC00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y23_N0
\m0|altsyncram_component|auto_generated|ram_block1a20\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"C00000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000FFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y17_N0
\m0|altsyncram_component|auto_generated|mux2|result_node[5]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\m0|altsyncram_component|auto_generated|ram_block1a20~portadataout\)))) # (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\m0|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \m0|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|ram_block1a20~portadataout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\);

-- Location: LCCOMB_X23_Y17_N14
\m0|altsyncram_component|auto_generated|mux2|result_node[5]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\m0|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\ & 
-- (\m0|altsyncram_component|auto_generated|ram_block1a50~portadataout\)) # (!\m0|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\ & ((\m0|altsyncram_component|auto_generated|ram_block1a35~portadataout\))))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\m0|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|ram_block1a50~portadataout\,
	datab => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \m0|altsyncram_component|auto_generated|ram_block1a35~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[5]~18_combout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\);

-- Location: LCCOMB_X17_Y18_N20
\r0|Q~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~14_combout\ = (\r8|Q\(10) & (!\current_state.state_idle~q\ & !\current_state.state_linear_f~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r8|Q\(10),
	datac => \current_state.state_idle~q\,
	datad => \current_state.state_linear_f~q\,
	combout => \r0|Q~14_combout\);

-- Location: FF_X20_Y18_N27
\r0|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \r0|Q~14_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \r0|Q[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(10));

-- Location: LCCOMB_X20_Y16_N18
\u10|u0|Mult0|mult_core|romout[2][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[2][12]~combout\ = (\r0|Q\(9) & (\r0|Q\(11) $ (((!\r0|Q\(10)) # (!\r0|Q\(8)))))) # (!\r0|Q\(9) & ((\r0|Q\(8) & ((\r0|Q\(10)) # (\r0|Q\(11)))) # (!\r0|Q\(8) & (\r0|Q\(10) & \r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(8),
	datac => \r0|Q\(10),
	datad => \r0|Q\(11),
	combout => \u10|u0|Mult0|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X26_Y15_N22
\u0|u1|u1|Add2~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~38_combout\ = (\u0|u1|u1|sum[8]~18_combout\ & (\u0|u1|u1|Add2~15_combout\)) # (!\u0|u1|u1|sum[8]~18_combout\ & ((\u0|u1|u1|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u1|sum[8]~18_combout\,
	datac => \u0|u1|u1|Add2~15_combout\,
	datad => \u0|u1|u1|Add1~14_combout\,
	combout => \u0|u1|u1|Add2~38_combout\);

-- Location: FF_X27_Y15_N15
\u0|u1|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|u1|sum[7]~35_combout\,
	asdata => \u0|u1|u1|Add2~38_combout\,
	sload => \u11|u0|res\(15),
	ena => \u0|u1|u1|sum[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|u1|sum\(7));

-- Location: FF_X27_Y19_N9
\u0|r1|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|u1|sum\(7),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(7));

-- Location: LCCOMB_X29_Y19_N28
\u0|u2|sum[7]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[7]~feeder_combout\ = \u0|u2|sum[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|u2|sum[7]~30_combout\,
	combout => \u0|u2|sum[7]~feeder_combout\);

-- Location: LCCOMB_X29_Y20_N4
\u0|u2|Add2~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~23_combout\ = (\u0|u2|LessThan0~28_combout\ & ((\u0|u2|Add1~14_combout\))) # (!\u0|u2|LessThan0~28_combout\ & (\u0|u2|Add2~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|Add2~21_combout\,
	datac => \u0|u2|LessThan0~28_combout\,
	datad => \u0|u2|Add1~14_combout\,
	combout => \u0|u2|Add2~23_combout\);

-- Location: FF_X29_Y19_N29
\u0|u2|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|sum[7]~feeder_combout\,
	asdata => \u0|u2|Add2~23_combout\,
	sload => \u0|u2|process_0~0_combout\,
	ena => \u0|u2|sum[14]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|sum\(7));

-- Location: LCCOMB_X29_Y19_N20
\u0|re0_in[7]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|re0_in[7]~7_combout\ = (\u0|current_state.s_mac~q\ & (\u0|u0|u1|sum\(7))) # (!\u0|current_state.s_mac~q\ & (((\u0|u2|sum\(7) & \u0|current_state.s_sav~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u1|sum\(7),
	datab => \u0|u2|sum\(7),
	datac => \u0|current_state.s_mac~q\,
	datad => \u0|current_state.s_sav~q\,
	combout => \u0|re0_in[7]~7_combout\);

-- Location: FF_X29_Y19_N21
\u0|r0|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|re0_in[7]~7_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|r0|Q[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(7));

-- Location: LCCOMB_X28_Y22_N28
\lut_ad~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~17_combout\ = (\lut_ad~0_combout\ & (((\lut_ad~2_combout\)))) # (!\lut_ad~0_combout\ & ((\lut_ad~2_combout\ & (\u3|r0|Q\(7))) # (!\lut_ad~2_combout\ & ((\u2|r0|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(7),
	datab => \lut_ad~0_combout\,
	datac => \u2|r0|Q\(7),
	datad => \lut_ad~2_combout\,
	combout => \lut_ad~17_combout\);

-- Location: LCCOMB_X28_Y22_N6
\lut_ad~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~18_combout\ = (\lut_ad~17_combout\ & (((\u1|r0|Q\(7)) # (!\lut_ad~1_combout\)))) # (!\lut_ad~17_combout\ & (\u0|r0|Q\(7) & ((\lut_ad~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(7),
	datab => \lut_ad~17_combout\,
	datac => \u1|r0|Q\(7),
	datad => \lut_ad~1_combout\,
	combout => \lut_ad~18_combout\);

-- Location: LCCOMB_X32_Y18_N30
\Selector15~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector15~0_combout\ = (\lut_ad~18_combout\ & ((\current_state.state_gate~q\) # ((\current_state.state_stanh~q\ & \r1|Q\(7))))) # (!\lut_ad~18_combout\ & (\current_state.state_stanh~q\ & (\r1|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~18_combout\,
	datab => \current_state.state_stanh~q\,
	datac => \r1|Q\(7),
	datad => \current_state.state_gate~q\,
	combout => \Selector15~0_combout\);

-- Location: M9K_X22_Y14_N0
\m0|altsyncram_component|auto_generated|ram_block1a49\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y30_N0
\m0|altsyncram_component|auto_generated|ram_block1a4\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFF0000000003FFFFFFFFE0000000007FFFFFFFFC000000003FFFFFFFFE000000001FFFFFFFFE000000001FFFFFFFFC000000007FFFFFFFF000000001FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFF800000003FFFFFFFE00000000FFFFFFFF800000007FFFFFFF800000003FFFFFFF800000007FFFFFFF80000000FFFFFFFE00000003FFFFFFF80000000FFFFFFFE00000007FFFFFFE00000007FFFFFFE00000007FFFFFFE0000000FFFFFFFC0000001FFFFFFF00000007FFFFFFC0000003FFFFFFE0000001FFFFFFF0000000FFFFFFF0000000FFFFFFF0000001FFFFFFE0000003FFFFFFC0000007FFFFFF0000001FFFFF",
	mem_init2 => X"FC000000FFFFFFE0000007FFFFFF0000003FFFFFF0000001FFFFFF0000003FFFFFF0000003FFFFFE0000007FFFFFC000000FFFFFF8000003FFFFFE000000FFFFFF8000003FFFFFC000001FFFFFE000000FFFFFF000000FFFFFF000000FFFFFF000000FFFFFF000000FFFFFF000001FFFFFE000003FFFFFC000007FFFFF000001FFFFFC000007FFFFF000001FFFFFC000007FFFFE000003FFFFF000001FFFFF800001FFFFFC00000FFFFFC00000FFFFFC00000FFFFFC00000FFFFFC00001FFFFF800003FFFFF000007FFFFE00000FFFFFC00001FFFFF000007FFFFC00001FFFFF000007FFFFC00001FFFFF00000FFFFF800003FFFFC00001FFFFE00000FFFFF00",
	mem_init1 => X"000FFFFF800007FFFF800007FFFF800007FFFFC00007FFFF800007FFFF800007FFFF80000FFFFF00000FFFFE00001FFFFC00003FFFF800007FFFF00001FFFFE00003FFFF80000FFFFF00001FFFFC00007FFFF00001FFFFC00007FFFE00003FFFF80000FFFFE00007FFFF00001FFFF80000FFFFC00007FFFE00003FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00007FFFE00007FFFE00007FFFE00007FFFE0000FFFFC0000FFFFC0001FFFF80001FFFF80003FFFF00007FFFE00007FFFC0000FFFF80001FFFF00007FFFE0000FFFFC0001FFFF00003FFFE0000FFFF80001FFFF00007FFFC0001FFFF00003FFFE0000FFFF80003FF",
	mem_init0 => X"FE0000FFFF80003FFFE0000FFFF80007FFFC0001FFFF00007FFFC0001FFFE0000FFFF80003FFFC0001FFFF00007FFF80003FFFE0001FFFF0000FFFF80003FFFC0001FFFE0000FFFF00007FFF80003FFFC0001FFFE0000FFFF00007FFF80007FFFC0003FFFE0001FFFE0000FFFF0000FFFF80007FFF80003FFFC0003FFFC0001FFFE0001FFFE0000FFFF0000FFFF0000FFFF80007FFF80007FFF80007FFFC0003FFFC0003FFFC0003FFFC0003FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y6_N0
\m0|altsyncram_component|auto_generated|ram_block1a34\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y17_N4
\m0|altsyncram_component|auto_generated|mux2|result_node[4]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[4]~20_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\m0|altsyncram_component|auto_generated|ram_block1a34~portadataout\) # 
-- (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\m0|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & 
-- ((!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	datab => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \m0|altsyncram_component|auto_generated|ram_block1a34~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[4]~20_combout\);

-- Location: M9K_X22_Y28_N0
\m0|altsyncram_component|auto_generated|ram_block1a19\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000",
	mem_init2 => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFFFE00000000000000000007FFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFC000000000",
	mem_init0 => X"00000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFC0000000000003FFFFFFFFFFFFC0000000000007FFFFFFFFFFFF0000000000003FFFFFFFFFFFE0000000000007FFFFFFFFFFF8000000000007FFFFFFFFFFF800000000000FFFFFFFFFFFE000000000003FFFFFFFFFFF000000000007FFFFFFFFFFC00000000001FFFFFFFFFFF00000000000FFFFFFFFFFE00000000001FFFFFFFFFF80000000000FFFFFFFFFFC0000000000FFFFFFFFFFC0000000001FFFFFFFFFF0000000000FFFFFFFFFF80000000007FFFFFFFFF0000000000FFFFFFFFFE0000000003FFFFFFFFF0000000003",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y17_N30
\m0|altsyncram_component|auto_generated|mux2|result_node[4]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[4]~21_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|mux2|result_node[4]~20_combout\ & 
-- (\m0|altsyncram_component|auto_generated|ram_block1a49~portadataout\)) # (!\m0|altsyncram_component|auto_generated|mux2|result_node[4]~20_combout\ & ((\m0|altsyncram_component|auto_generated|ram_block1a19~portadataout\))))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\m0|altsyncram_component|auto_generated|mux2|result_node[4]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|ram_block1a49~portadataout\,
	datac => \m0|altsyncram_component|auto_generated|mux2|result_node[4]~20_combout\,
	datad => \m0|altsyncram_component|auto_generated|ram_block1a19~portadataout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[4]~21_combout\);

-- Location: LCCOMB_X17_Y18_N0
\r0|Q~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~9_combout\ = (!\current_state.state_idle~q\ & (\r8|Q\(12) & !\current_state.state_linear_f~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \r8|Q\(12),
	datad => \current_state.state_linear_f~q\,
	combout => \r0|Q~9_combout\);

-- Location: FF_X20_Y18_N15
\r0|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \r0|Q~9_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \r0|Q[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(12));

-- Location: LCCOMB_X19_Y17_N22
\u11|u0|Mult0|mult_core|_~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|_~0_combout\ = (\r0|Q\(13) & (\r0|Q\(14) & \r0|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(14),
	datad => \r0|Q\(12),
	combout => \u11|u0|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X19_Y19_N26
\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (((!\u11|u0|Mult0|mult_core|_~9_combout\ & !\u11|u0|Mult0|mult_core|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|_~9_combout\,
	datad => \u11|u0|Mult0|mult_core|_~0_combout\,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X19_Y21_N16
\u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (!\u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u1|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cin => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\);

-- Location: LCCOMB_X25_Y21_N30
\u1|u1|u1|sum[14]~47\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|sum[14]~47_combout\ = !\u1|u1|u1|sum[13]~46\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u1|u1|u1|sum[13]~46\,
	combout => \u1|u1|u1|sum[14]~47_combout\);

-- Location: LCCOMB_X20_Y21_N30
\u1|u1|u1|Add2~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~27_combout\ = \u1|u1|u1|Add2~26\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u1|u1|u1|Add2~26\,
	combout => \u1|u1|u1|Add2~27_combout\);

-- Location: LCCOMB_X23_Y21_N30
\u1|u1|u1|Add1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add1~28_combout\ = \u1|u1|u1|Add1~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u1|u1|u1|Add1~27\,
	combout => \u1|u1|u1|Add1~28_combout\);

-- Location: LCCOMB_X20_Y21_N0
\u1|u1|u1|Add2~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~29_combout\ = (\u1|u1|u1|LessThan0~3_combout\ & ((\u1|u1|u1|Add1~28_combout\))) # (!\u1|u1|u1|LessThan0~3_combout\ & (\u1|u1|u1|Add2~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u1|LessThan0~3_combout\,
	datac => \u1|u1|u1|Add2~27_combout\,
	datad => \u1|u1|u1|Add1~28_combout\,
	combout => \u1|u1|u1|Add2~29_combout\);

-- Location: FF_X25_Y21_N31
\u1|u1|u1|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1|u1|sum[14]~47_combout\,
	asdata => \u1|u1|u1|Add2~29_combout\,
	sload => \r0|Q\(15),
	ena => \u1|u1|u1|sum[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1|u1|sum\(14));

-- Location: FF_X25_Y22_N3
\u1|r1|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1|u1|sum\(14),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u1|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1|Q\(14));

-- Location: LCCOMB_X26_Y22_N2
\u1|u2|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan0~1_cout\ = CARRY((!\u1|r1|Q\(0) & \u1|r0|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(0),
	datab => \u1|r0|Q\(0),
	datad => VCC,
	cout => \u1|u2|LessThan0~1_cout\);

-- Location: LCCOMB_X26_Y22_N4
\u1|u2|LessThan0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan0~3_cout\ = CARRY((\u1|r1|Q\(1) & ((!\u1|u2|LessThan0~1_cout\) # (!\u1|r0|Q\(1)))) # (!\u1|r1|Q\(1) & (!\u1|r0|Q\(1) & !\u1|u2|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(1),
	datab => \u1|r0|Q\(1),
	datad => VCC,
	cin => \u1|u2|LessThan0~1_cout\,
	cout => \u1|u2|LessThan0~3_cout\);

-- Location: LCCOMB_X26_Y22_N6
\u1|u2|LessThan0~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan0~5_cout\ = CARRY((\u1|r0|Q\(2) & ((!\u1|u2|LessThan0~3_cout\) # (!\u1|r1|Q\(2)))) # (!\u1|r0|Q\(2) & (!\u1|r1|Q\(2) & !\u1|u2|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(2),
	datab => \u1|r1|Q\(2),
	datad => VCC,
	cin => \u1|u2|LessThan0~3_cout\,
	cout => \u1|u2|LessThan0~5_cout\);

-- Location: LCCOMB_X26_Y22_N8
\u1|u2|LessThan0~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan0~7_cout\ = CARRY((\u1|r1|Q\(3) & ((!\u1|u2|LessThan0~5_cout\) # (!\u1|r0|Q\(3)))) # (!\u1|r1|Q\(3) & (!\u1|r0|Q\(3) & !\u1|u2|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(3),
	datab => \u1|r0|Q\(3),
	datad => VCC,
	cin => \u1|u2|LessThan0~5_cout\,
	cout => \u1|u2|LessThan0~7_cout\);

-- Location: LCCOMB_X26_Y22_N10
\u1|u2|LessThan0~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan0~9_cout\ = CARRY((\u1|r0|Q\(4) & ((!\u1|u2|LessThan0~7_cout\) # (!\u1|r1|Q\(4)))) # (!\u1|r0|Q\(4) & (!\u1|r1|Q\(4) & !\u1|u2|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(4),
	datab => \u1|r1|Q\(4),
	datad => VCC,
	cin => \u1|u2|LessThan0~7_cout\,
	cout => \u1|u2|LessThan0~9_cout\);

-- Location: LCCOMB_X26_Y22_N12
\u1|u2|LessThan0~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan0~11_cout\ = CARRY((\u1|r1|Q\(5) & ((!\u1|u2|LessThan0~9_cout\) # (!\u1|r0|Q\(5)))) # (!\u1|r1|Q\(5) & (!\u1|r0|Q\(5) & !\u1|u2|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(5),
	datab => \u1|r0|Q\(5),
	datad => VCC,
	cin => \u1|u2|LessThan0~9_cout\,
	cout => \u1|u2|LessThan0~11_cout\);

-- Location: LCCOMB_X26_Y22_N14
\u1|u2|LessThan0~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan0~13_cout\ = CARRY((\u1|r1|Q\(6) & (\u1|r0|Q\(6) & !\u1|u2|LessThan0~11_cout\)) # (!\u1|r1|Q\(6) & ((\u1|r0|Q\(6)) # (!\u1|u2|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(6),
	datab => \u1|r0|Q\(6),
	datad => VCC,
	cin => \u1|u2|LessThan0~11_cout\,
	cout => \u1|u2|LessThan0~13_cout\);

-- Location: LCCOMB_X26_Y22_N16
\u1|u2|LessThan0~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan0~15_cout\ = CARRY((\u1|r0|Q\(7) & (\u1|r1|Q\(7) & !\u1|u2|LessThan0~13_cout\)) # (!\u1|r0|Q\(7) & ((\u1|r1|Q\(7)) # (!\u1|u2|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(7),
	datab => \u1|r1|Q\(7),
	datad => VCC,
	cin => \u1|u2|LessThan0~13_cout\,
	cout => \u1|u2|LessThan0~15_cout\);

-- Location: LCCOMB_X26_Y22_N18
\u1|u2|LessThan0~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan0~17_cout\ = CARRY((\u1|r0|Q\(8) & ((!\u1|u2|LessThan0~15_cout\) # (!\u1|r1|Q\(8)))) # (!\u1|r0|Q\(8) & (!\u1|r1|Q\(8) & !\u1|u2|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(8),
	datab => \u1|r1|Q\(8),
	datad => VCC,
	cin => \u1|u2|LessThan0~15_cout\,
	cout => \u1|u2|LessThan0~17_cout\);

-- Location: LCCOMB_X26_Y22_N20
\u1|u2|LessThan0~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan0~19_cout\ = CARRY((\u1|r0|Q\(9) & (\u1|r1|Q\(9) & !\u1|u2|LessThan0~17_cout\)) # (!\u1|r0|Q\(9) & ((\u1|r1|Q\(9)) # (!\u1|u2|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(9),
	datab => \u1|r1|Q\(9),
	datad => VCC,
	cin => \u1|u2|LessThan0~17_cout\,
	cout => \u1|u2|LessThan0~19_cout\);

-- Location: LCCOMB_X26_Y22_N22
\u1|u2|LessThan0~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan0~21_cout\ = CARRY((\u1|r0|Q\(10) & ((!\u1|u2|LessThan0~19_cout\) # (!\u1|r1|Q\(10)))) # (!\u1|r0|Q\(10) & (!\u1|r1|Q\(10) & !\u1|u2|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(10),
	datab => \u1|r1|Q\(10),
	datad => VCC,
	cin => \u1|u2|LessThan0~19_cout\,
	cout => \u1|u2|LessThan0~21_cout\);

-- Location: LCCOMB_X26_Y22_N24
\u1|u2|LessThan0~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan0~23_cout\ = CARRY((\u1|r0|Q\(11) & (\u1|r1|Q\(11) & !\u1|u2|LessThan0~21_cout\)) # (!\u1|r0|Q\(11) & ((\u1|r1|Q\(11)) # (!\u1|u2|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(11),
	datab => \u1|r1|Q\(11),
	datad => VCC,
	cin => \u1|u2|LessThan0~21_cout\,
	cout => \u1|u2|LessThan0~23_cout\);

-- Location: LCCOMB_X26_Y22_N26
\u1|u2|LessThan0~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan0~25_cout\ = CARRY((\u1|r1|Q\(12) & (\u1|r0|Q\(12) & !\u1|u2|LessThan0~23_cout\)) # (!\u1|r1|Q\(12) & ((\u1|r0|Q\(12)) # (!\u1|u2|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(12),
	datab => \u1|r0|Q\(12),
	datad => VCC,
	cin => \u1|u2|LessThan0~23_cout\,
	cout => \u1|u2|LessThan0~25_cout\);

-- Location: LCCOMB_X26_Y22_N28
\u1|u2|LessThan0~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan0~27_cout\ = CARRY((\u1|r0|Q\(13) & (\u1|r1|Q\(13) & !\u1|u2|LessThan0~25_cout\)) # (!\u1|r0|Q\(13) & ((\u1|r1|Q\(13)) # (!\u1|u2|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r0|Q\(13),
	datab => \u1|r1|Q\(13),
	datad => VCC,
	cin => \u1|u2|LessThan0~25_cout\,
	cout => \u1|u2|LessThan0~27_cout\);

-- Location: LCCOMB_X26_Y22_N30
\u1|u2|LessThan0~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|LessThan0~28_combout\ = (\u1|r1|Q\(14) & (!\u1|u2|LessThan0~27_cout\ & \u1|r0|Q\(14))) # (!\u1|r1|Q\(14) & ((\u1|r0|Q\(14)) # (!\u1|u2|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|r1|Q\(14),
	datad => \u1|r0|Q\(14),
	cin => \u1|u2|LessThan0~27_cout\,
	combout => \u1|u2|LessThan0~28_combout\);

-- Location: LCCOMB_X24_Y21_N2
\u1|u2|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sgn~0_combout\ = (\u1|u2|LessThan0~28_combout\ & (\u1|r0|Q\(15))) # (!\u1|u2|LessThan0~28_combout\ & (\u1|r1|Q\(15) & ((\u1|r0|Q\(15)) # (\u1|u2|LessThan1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|LessThan0~28_combout\,
	datab => \u1|r0|Q\(15),
	datac => \u1|u2|LessThan1~28_combout\,
	datad => \u1|r1|Q\(15),
	combout => \u1|u2|sgn~0_combout\);

-- Location: FF_X24_Y21_N3
\u1|u2|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|sgn~q\);

-- Location: LCCOMB_X28_Y25_N4
\u1|u0|u1|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u0|u1|sgn~0_combout\ = (\x[15]~140_combout\ & \u1|u0|u1|LessThan0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[15]~140_combout\,
	datad => \u1|u0|u1|LessThan0~2_combout\,
	combout => \u1|u0|u1|sgn~0_combout\);

-- Location: FF_X28_Y25_N5
\u1|u0|u1|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u0|u1|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u0|u1|sgn~q\);

-- Location: LCCOMB_X27_Y24_N30
\u1|re0_in[15]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|re0_in[15]~15_combout\ = (\u1|current_state.s_mac~q\ & (((\u1|u0|u1|sgn~q\)))) # (!\u1|current_state.s_mac~q\ & (\u1|current_state.s_sav~q\ & (\u1|u2|sgn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|current_state.s_sav~q\,
	datab => \u1|current_state.s_mac~q\,
	datac => \u1|u2|sgn~q\,
	datad => \u1|u0|u1|sgn~q\,
	combout => \u1|re0_in[15]~15_combout\);

-- Location: FF_X27_Y24_N31
\u1|r0|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|re0_in[15]~15_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|r0|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r0|Q\(15));

-- Location: FF_X38_Y17_N29
\r3|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ith_in[15]~0_combout\,
	asdata => \u1|r0|Q\(15),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => \current_state.state_gate~q\,
	ena => \comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r3|Q\(15));

-- Location: LCCOMB_X39_Y17_N30
\u5|u1|sum~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum~18_combout\ = (\u5|u1|LessThan0~0_combout\ & ((\r3|Q\(15) & (\u5|u1|Add2~8_combout\)) # (!\r3|Q\(15) & ((\r3|Q\(5)))))) # (!\u5|u1|LessThan0~0_combout\ & (((\r3|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|LessThan0~0_combout\,
	datab => \r3|Q\(15),
	datac => \u5|u1|Add2~8_combout\,
	datad => \r3|Q\(5),
	combout => \u5|u1|sum~18_combout\);

-- Location: FF_X39_Y17_N31
\u5|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u5|u1|sum~18_combout\,
	ena => \u5|u1|sum[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|u1|sum\(4));

-- Location: LCCOMB_X38_Y17_N22
\ith_in[4]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ith_in[4]~11_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[4]~21_combout\)))) # (!\current_state.state_gate~q\ & (\u5|u1|sum\(4) & (\current_state.state_conv~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|sum\(4),
	datab => \current_state.state_conv~q\,
	datac => \current_state.state_gate~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[4]~21_combout\,
	combout => \ith_in[4]~11_combout\);

-- Location: FF_X38_Y17_N23
\r3|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ith_in[4]~11_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r3|Q\(4));

-- Location: LCCOMB_X39_Y17_N18
\u6|WideOr0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u6|WideOr0~3_combout\ = (!\r3|Q\(3) & (!\r3|Q\(2) & (!\r3|Q\(1) & !\r3|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(3),
	datab => \r3|Q\(2),
	datac => \r3|Q\(1),
	datad => \r3|Q\(4),
	combout => \u6|WideOr0~3_combout\);

-- Location: LCCOMB_X39_Y18_N22
\u6|WideOr0~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u6|WideOr0~5_combout\ = (\u6|WideOr0~3_combout\ & \u6|WideOr0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u6|WideOr0~3_combout\,
	datad => \u6|WideOr0~2_combout\,
	combout => \u6|WideOr0~5_combout\);

-- Location: LCCOMB_X39_Y18_N20
\u5|u1|LessThan0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|LessThan0~0_combout\ = (!\r3|Q\(14) & (((\u6|WideOr0~5_combout\ & \u6|WideOr0~1_combout\)) # (!\r3|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u6|WideOr0~5_combout\,
	datab => \r3|Q\(14),
	datac => \r3|Q\(13),
	datad => \u6|WideOr0~1_combout\,
	combout => \u5|u1|LessThan0~0_combout\);

-- Location: LCCOMB_X39_Y17_N28
\u5|u1|sum~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum~19_combout\ = (\u5|u1|LessThan0~0_combout\ & ((\r3|Q\(15) & (\u5|u1|Add2~6_combout\)) # (!\r3|Q\(15) & ((\r3|Q\(4)))))) # (!\u5|u1|LessThan0~0_combout\ & (((\r3|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|LessThan0~0_combout\,
	datab => \r3|Q\(15),
	datac => \u5|u1|Add2~6_combout\,
	datad => \r3|Q\(4),
	combout => \u5|u1|sum~19_combout\);

-- Location: FF_X39_Y17_N29
\u5|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u5|u1|sum~19_combout\,
	ena => \u5|u1|sum[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|u1|sum\(3));

-- Location: LCCOMB_X38_Y17_N12
\ith_in[3]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ith_in[3]~12_combout\ = (\current_state.state_gate~q\ & (\m0|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout\)) # (!\current_state.state_gate~q\ & (((\current_state.state_conv~q\ & \u5|u1|sum\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout\,
	datab => \current_state.state_gate~q\,
	datac => \current_state.state_conv~q\,
	datad => \u5|u1|sum\(3),
	combout => \ith_in[3]~12_combout\);

-- Location: FF_X38_Y17_N13
\r3|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ith_in[3]~12_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r3|Q\(3));

-- Location: LCCOMB_X39_Y17_N6
\u5|u1|sum~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum~20_combout\ = (\u5|u1|LessThan0~0_combout\ & ((\r3|Q\(15) & ((\u5|u1|Add2~4_combout\))) # (!\r3|Q\(15) & (\r3|Q\(3))))) # (!\u5|u1|LessThan0~0_combout\ & (\r3|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r3|Q\(3),
	datab => \u5|u1|LessThan0~0_combout\,
	datac => \u5|u1|Add2~4_combout\,
	datad => \r3|Q\(15),
	combout => \u5|u1|sum~20_combout\);

-- Location: FF_X39_Y17_N7
\u5|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u5|u1|sum~20_combout\,
	ena => \u5|u1|sum[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|u1|sum\(2));

-- Location: LCCOMB_X38_Y17_N30
\ith_in[2]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ith_in[2]~13_combout\ = (\current_state.state_gate~q\ & (\m0|altsyncram_component|auto_generated|mux2|result_node[2]~25_combout\)) # (!\current_state.state_gate~q\ & (((\current_state.state_conv~q\ & \u5|u1|sum\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|mux2|result_node[2]~25_combout\,
	datab => \current_state.state_gate~q\,
	datac => \current_state.state_conv~q\,
	datad => \u5|u1|sum\(2),
	combout => \ith_in[2]~13_combout\);

-- Location: FF_X38_Y17_N31
\r3|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ith_in[2]~13_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r3|Q\(2));

-- Location: LCCOMB_X45_Y17_N26
\s_upd|u1|sum[13]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[13]~42_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\r5|Q\(13) & (\s_upd|u1|sum[12]~41\ & VCC)) # (!\r5|Q\(13) & (!\s_upd|u1|sum[12]~41\)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\r5|Q\(13) & 
-- (!\s_upd|u1|sum[12]~41\)) # (!\r5|Q\(13) & ((\s_upd|u1|sum[12]~41\) # (GND)))))
-- \s_upd|u1|sum[13]~43\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\r5|Q\(13) & !\s_upd|u1|sum[12]~41\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((!\s_upd|u1|sum[12]~41\) # (!\r5|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \r5|Q\(13),
	datad => VCC,
	cin => \s_upd|u1|sum[12]~41\,
	combout => \s_upd|u1|sum[13]~42_combout\,
	cout => \s_upd|u1|sum[13]~43\);

-- Location: LCCOMB_X45_Y17_N28
\s_upd|u1|sum[14]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[14]~44_combout\ = \r5|Q\(14) $ (\s_upd|u1|sum[13]~43\ $ (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r5|Q\(14),
	datad => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT27\,
	cin => \s_upd|u1|sum[13]~43\,
	combout => \s_upd|u1|sum[14]~44_combout\);

-- Location: LCCOMB_X46_Y18_N18
\s_upd|u1|sum[14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[14]~feeder_combout\ = \s_upd|u1|sum[14]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u1|sum[14]~44_combout\,
	combout => \s_upd|u1|sum[14]~feeder_combout\);

-- Location: LCCOMB_X45_Y18_N28
\s_upd|u1|Add1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add1~26_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\r5|Q\(13) & (!\s_upd|u1|Add1~25\)) # (!\r5|Q\(13) & (\s_upd|u1|Add1~25\ & VCC)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\r5|Q\(13) & 
-- ((\s_upd|u1|Add1~25\) # (GND))) # (!\r5|Q\(13) & (!\s_upd|u1|Add1~25\))))
-- \s_upd|u1|Add1~27\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\r5|Q\(13) & !\s_upd|u1|Add1~25\)) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\r5|Q\(13)) # (!\s_upd|u1|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \r5|Q\(13),
	datad => VCC,
	cin => \s_upd|u1|Add1~25\,
	combout => \s_upd|u1|Add1~26_combout\,
	cout => \s_upd|u1|Add1~27\);

-- Location: LCCOMB_X45_Y18_N30
\s_upd|u1|Add1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add1~28_combout\ = \r5|Q\(14) $ (\s_upd|u1|Add1~27\ $ (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(14),
	datad => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT27\,
	cin => \s_upd|u1|Add1~27\,
	combout => \s_upd|u1|Add1~28_combout\);

-- Location: LCCOMB_X43_Y18_N26
\s_upd|u1|Add2~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~39_combout\ = (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\r5|Q\(13) & (!\s_upd|u1|Add2~37\)) # (!\r5|Q\(13) & ((\s_upd|u1|Add2~37\) # (GND))))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\r5|Q\(13) & 
-- (\s_upd|u1|Add2~37\ & VCC)) # (!\r5|Q\(13) & (!\s_upd|u1|Add2~37\))))
-- \s_upd|u1|Add2~40\ = CARRY((\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((!\s_upd|u1|Add2~37\) # (!\r5|Q\(13)))) # (!\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\r5|Q\(13) & !\s_upd|u1|Add2~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \r5|Q\(13),
	datad => VCC,
	cin => \s_upd|u1|Add2~37\,
	combout => \s_upd|u1|Add2~39_combout\,
	cout => \s_upd|u1|Add2~40\);

-- Location: LCCOMB_X43_Y18_N28
\s_upd|u1|Add2~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~41_combout\ = \r5|Q\(14) $ (\s_upd|u1|Add2~40\ $ (\s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r5|Q\(14),
	datad => \s_upd|u0|Mult0|auto_generated|mac_out2~DATAOUT27\,
	cin => \s_upd|u1|Add2~40\,
	combout => \s_upd|u1|Add2~41_combout\);

-- Location: LCCOMB_X46_Y18_N4
\s_upd|u1|Add2~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~43_combout\ = (\s_upd|u1|LessThan0~28_combout\ & (\s_upd|u1|Add1~28_combout\)) # (!\s_upd|u1|LessThan0~28_combout\ & ((\s_upd|u1|Add2~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_upd|u1|Add1~28_combout\,
	datac => \s_upd|u1|Add2~41_combout\,
	datad => \s_upd|u1|LessThan0~28_combout\,
	combout => \s_upd|u1|Add2~43_combout\);

-- Location: FF_X46_Y18_N19
\s_upd|u1|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \s_upd|u1|sum[14]~feeder_combout\,
	asdata => \s_upd|u1|Add2~43_combout\,
	sload => \s_upd|u1|process_0~0_combout\,
	ena => \s_upd|u1|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_upd|u1|sum\(14));

-- Location: LCCOMB_X41_Y18_N30
\r1|Q~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q~15_combout\ = (!\current_state.state_linear_f~q\ & (\s_upd|u1|sum\(14) & !\current_state.state_idle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_linear_f~q\,
	datac => \s_upd|u1|sum\(14),
	datad => \current_state.state_idle~q\,
	combout => \r1|Q~15_combout\);

-- Location: FF_X41_Y18_N31
\r1|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r1|Q~15_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r1|Q[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|Q\(14));

-- Location: LCCOMB_X30_Y22_N16
\lut_ad~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~29_combout\ = (\lut_ad~2_combout\ & (((\u3|r0|Q\(14)) # (\lut_ad~0_combout\)))) # (!\lut_ad~2_combout\ & (\u2|r0|Q\(14) & ((!\lut_ad~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|r0|Q\(14),
	datab => \lut_ad~2_combout\,
	datac => \u3|r0|Q\(14),
	datad => \lut_ad~0_combout\,
	combout => \lut_ad~29_combout\);

-- Location: LCCOMB_X29_Y22_N14
\lut_ad~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~30_combout\ = (\lut_ad~1_combout\ & ((\lut_ad~29_combout\ & (\u1|r0|Q\(14))) # (!\lut_ad~29_combout\ & ((\u0|r0|Q\(14)))))) # (!\lut_ad~1_combout\ & (((\lut_ad~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~1_combout\,
	datab => \u1|r0|Q\(14),
	datac => \u0|r0|Q\(14),
	datad => \lut_ad~29_combout\,
	combout => \lut_ad~30_combout\);

-- Location: LCCOMB_X30_Y22_N8
\Selector8~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector8~0_combout\ = (\current_state.state_gate~q\ & ((\lut_ad~30_combout\) # ((\current_state.state_stanh~q\ & \r1|Q\(14))))) # (!\current_state.state_gate~q\ & (\current_state.state_stanh~q\ & (\r1|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datab => \current_state.state_stanh~q\,
	datac => \r1|Q\(14),
	datad => \lut_ad~30_combout\,
	combout => \Selector8~0_combout\);

-- Location: LCCOMB_X30_Y22_N2
\m0|altsyncram_component|auto_generated|address_reg_a[1]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|address_reg_a[1]~0_combout\ = (\Selector7~1_combout\ & ((\current_state.state_gate~q\) # ((\current_state.state_stanh~q\) # (\current_state.state_stanh_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datab => \current_state.state_stanh~q\,
	datac => \current_state.state_stanh_r~q\,
	datad => \Selector7~1_combout\,
	combout => \m0|altsyncram_component|auto_generated|address_reg_a[1]~0_combout\);

-- Location: FF_X30_Y22_N9
\m0|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector8~0_combout\,
	ena => \m0|altsyncram_component|auto_generated|address_reg_a[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \m0|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X34_Y17_N24
\m0|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\ = \m0|altsyncram_component|auto_generated|address_reg_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \m0|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \m0|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\);

-- Location: FF_X34_Y17_N25
\m0|altsyncram_component|auto_generated|out_address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \m0|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\,
	ena => \WideOr7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1));

-- Location: M9K_X22_Y17_N0
\m0|altsyncram_component|auto_generated|ram_block1a32\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
	mem_init1 => X"000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000003FFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFE00000000000000000007FFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFF00000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y16_N0
\m0|altsyncram_component|auto_generated|ram_block1a2\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FF007FE00FFC01FF803FE007FC01FF803FE007FC01FF003FE00FF803FE00FFC01FF007FC01FF007FC01FF007FC01FE00FF803FE00FF807FC01FF00FF803FE01FF007F803FC01FF00FF807FC03FE01FF00FF807FC03FE01FE00FF00FF807F803FC03FE01FE01FF00FF00FF00FF807F807F807F807F807F803FC03FC07F807F807F807F807F807F80FF00FF00FF01FE01FE03FC03FC07F807F00FF01FE01FC03F807F80FF01FE03FC07F80FF01FE03FC07F80FE01FC03F80FF01FC03F80FF01FC07F80FE03FC07F01FE03F80FE03FC07F01FC07F01FC03F80FE03F80FE03F80FE03F80FE03F80FE07F01FC07F01FC07E03F80FE03F01FC07E03F80FE07F01F80FE",
	mem_init2 => X"03F01FC0FE03F01FC0FE07F01F80FC07F03F81FC0FE07F01F80FC0FE07F03F81FC0FE07E03F01F81FC0FE07E03F03F81F80FC0FE07E07F03F01F81F81FC0FC0FE07E07E03F03F03F01F81F81F81F81FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC1F81F81F81F83F03F03F03E07E07E0FC0FC0F81F81F03F03F07E07C0FC0F81F83F03F07E07C0FC1F81F03E07E0FC0F81F03F07E0FC1F81F03E07C0F81F83F07E0FC1F83F07E0FC1F03E07C0F81F03E0FC1F83E07C0F83F07E0F81F07E0FC1F03E0FC1F03E0F81F07E0F81F07C0F83E07C1F83E0F81F07C0F83E0FC1F07C0F83E0FC1F07C1F83E0F83E07C1F07C1F07E0F83E0F8",
	mem_init1 => X"3E0F81F07C1F07C1F07C1F07C1F07C1F07C1F83E1F07C1F07C1F07C1F07C1F07C1F07C1F0F83E0F83E0F83C1F07C1F07C3E0F83E0F87C1F07C3E0F83E1F07C1F0F83E0F07C1F0F83E0F07C1E0F83E1F07C3E0F87C1E0F83C1F0783E1F07C3E0F07C3E0F87C1E0F87C1E0F87C1E0F87C3E0F07C3E0F0783E1F0F83C1F0F87C1E0F0783E1F0F87C1E0F0783E1F0F87C3E1F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E1F0F87C3E1F0F0783C1E1F0F87C3C1E0F0787C3E1E0F0787C3E1E0F0787C3C1E0F0F8783C1E1F0F0787C3E1E0F0F8783C3E1E0F0F8783C3E1E1F0F0787C3C1E1E0F0F8783C3C1E1F0F0F8783C3C1E1E0F0F0787C3C3",
	mem_init0 => X"E1E1F0F0F8787C3C3C1E1E0F0F078787C3C3E1E1E0F0F078787C3C3C1E1E1F0F0F078787C3C3C3E1E1E0F0F0F07878783C3C3C1E1E1E0F0F0F0F87878783C3C3C3E1E1E1E0F0F0F0F87878787C3C3C3C3C1E1E1E1E0F0F0F0F0F8787878787C3C3C3C3C3E1E1E1E1E1E1F0F0F0F0F0F0F87878787878783C3C3C3C3C3C3C3E1E1E1E1E1E1E1E1F0F0F0F0F0F0F0F0F0F07878787878787878787878783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y17_N8
\m0|altsyncram_component|auto_generated|mux2|result_node[2]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[2]~24_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\m0|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\m0|altsyncram_component|auto_generated|ram_block1a32~portadataout\)) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\m0|altsyncram_component|auto_generated|ram_block1a2~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \m0|altsyncram_component|auto_generated|ram_block1a32~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[2]~24_combout\);

-- Location: M9K_X33_Y16_N0
\m0|altsyncram_component|auto_generated|ram_block1a17\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000007FFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFC0000000000007FFFFFFFFFFFF0000000000003FFFFFFFFFFFE000000000000FFFFFFFFFFFF000000000000FFFFFFFFFFFE000000000003FFFFFFFFFFF000000000003FFFFFFFFFFE00000000000FFFFFFFFFFF00000000000FFFFFFFFFFF00000000003FFFFFFFFFF80000000001FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF0000000000FFFFFFFFFE0000000003FFFFFFFFF8000000001FFFFFFFFF8000000001FFFFFFFFF8000000003FFFFFFFFC000000001FFFFFFFFE000000001FFFFFFFFC00000000",
	mem_init2 => X"3FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFF800000003FFFFFFFE00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFE00000003FFFFFFF80000000FFFFFFFE00000007FFFFFFE00000007FFFFFFE00000007FFFFFFC0000001FFFFFFF00000007FFFFFF80000003FFFFFFC0000003FFFFFFC0000003FFFFFF80000007FFFFFF0000001FFFFFFC000000FFFFFFE0000007FFFFFF0000003FFFFFF0000007FFFFFE000000FFFFFFC000001FFFFFF0000007FFFFFC000003FFFFFE000001FFFFFE000000FFFFFE000001FFFFFE000001FFFFFC000007FFFFF800000FFFFFE000003FFFFF000001FFFFFC00000FFFFFC000007",
	mem_init1 => X"FFFFE000007FFFFE00000FFFFFC00000FFFFF800003FFFFF000007FFFFC00001FFFFF000007FFFF800003FFFFC00001FFFFE00001FFFFE00001FFFFE00001FFFFE00001FFFFC00003FFFF800007FFFF00001FFFFC00007FFFF00001FFFFC00007FFFF00003FFFF80001FFFFC0000FFFFC0000FFFFC0000FFFFC0000FFFFC0000FFFF80001FFFF00003FFFE00007FFFC0001FFFF00007FFFC0001FFFF00007FFFC0001FFFE0000FFFF80007FFF80003FFFC0003FFFE0001FFFE0001FFFE0001FFFE0001FFFC0003FFFC0007FFF8000FFFF0001FFFE0003FFF8000FFFF0001FFFC0007FFF0001FFFC000FFFE0003FFF8001FFFC0007FFE0003FFF0003FFF8001FF",
	mem_init0 => X"F8000FFFC000FFFC000FFFC000FFFC000FFFC000FFF8001FFF8003FFF0003FFE0007FFC000FFF8003FFF0007FFC000FFF8003FFE000FFF8003FFE000FFF8003FFE001FFF0007FFC003FFE000FFF0007FF8003FFC001FFE001FFF000FFF0007FF8007FF8007FF8007FF8007FF8007FF8007FF8007FF800FFF000FFF001FFE001FFC003FF8007FF000FFE001FFC007FF800FFE003FFC007FF001FFC007FF800FFE003FF800FFE003FF001FFC007FF001FF800FFE007FF001FF800FFE007FF003FF801FFC00FFE007FE003FF003FF801FF801FFC00FFC00FFC00FFC007FE007FE007FE007FE00FFC00FFC00FFC00FF801FF801FF003FF003FE007FC00FFC01FF803",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y6_N0
\m0|altsyncram_component|auto_generated|ram_block1a47\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y17_N20
\m0|altsyncram_component|auto_generated|mux2|result_node[2]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[2]~25_combout\ = (\m0|altsyncram_component|auto_generated|mux2|result_node[2]~24_combout\ & (((\m0|altsyncram_component|auto_generated|ram_block1a47~portadataout\) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\m0|altsyncram_component|auto_generated|mux2|result_node[2]~24_combout\ & (\m0|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & 
-- (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|mux2|result_node[2]~24_combout\,
	datab => \m0|altsyncram_component|auto_generated|ram_block1a17~portadataout\,
	datac => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \m0|altsyncram_component|auto_generated|ram_block1a47~portadataout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[2]~25_combout\);

-- Location: LCCOMB_X20_Y18_N20
\r0|Q~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~10_combout\ = (\r8|Q\(13) & (!\current_state.state_linear_f~q\ & !\current_state.state_idle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r8|Q\(13),
	datac => \current_state.state_linear_f~q\,
	datad => \current_state.state_idle~q\,
	combout => \r0|Q~10_combout\);

-- Location: FF_X20_Y18_N21
\r0|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~10_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r0|Q[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(13));

-- Location: LCCOMB_X19_Y17_N2
\u11|u0|Mult0|mult_core|_~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|_~9_combout\ = (\r0|Q\(13) & (\r0|Q\(14) & !\r0|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(14),
	datad => \r0|Q\(12),
	combout => \u11|u0|Mult0|mult_core|_~9_combout\);

-- Location: LCCOMB_X19_Y16_N26
\u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ $ (((\u11|u0|Mult0|mult_core|_~9_combout\) # (\u11|u0|Mult0|mult_core|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|_~9_combout\,
	datad => \u11|u0|Mult0|mult_core|_~0_combout\,
	cin => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X18_Y14_N16
\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ $ (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cin => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\);

-- Location: LCCOMB_X16_Y14_N28
\u3|u1|u1|sum[14]~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|sum[14]~43_combout\ = \u3|u1|u1|sum[13]~42\ $ (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cin => \u3|u1|u1|sum[13]~42\,
	combout => \u3|u1|u1|sum[14]~43_combout\);

-- Location: LCCOMB_X14_Y14_N30
\u3|u1|u1|Add1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add1~28_combout\ = \u3|u1|u1|Add1~27\ $ (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cin => \u3|u1|u1|Add1~27\,
	combout => \u3|u1|u1|Add1~28_combout\);

-- Location: LCCOMB_X15_Y14_N30
\u3|u1|u1|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~26_combout\ = \u3|u1|u1|Add2~25\ $ (!\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cin => \u3|u1|u1|Add2~25\,
	combout => \u3|u1|u1|Add2~26_combout\);

-- Location: LCCOMB_X17_Y14_N16
\u3|u1|u1|Add2~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~28_combout\ = (\u3|u1|u1|LessThan0~4_combout\ & (\u3|u1|u1|Add1~28_combout\)) # (!\u3|u1|u1|LessThan0~4_combout\ & ((\u3|u1|u1|Add2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u1|u1|LessThan0~4_combout\,
	datac => \u3|u1|u1|Add1~28_combout\,
	datad => \u3|u1|u1|Add2~26_combout\,
	combout => \u3|u1|u1|Add2~28_combout\);

-- Location: FF_X16_Y14_N29
\u3|u1|u1|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u1|u1|sum[14]~43_combout\,
	asdata => \u3|u1|u1|Add2~28_combout\,
	sload => \r0|Q\(15),
	ena => \u3|u1|u1|sum[7]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|u1|sum\(14));

-- Location: FF_X17_Y22_N31
\u3|r1|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u3|u1|u1|sum\(14),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u3|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r1|Q\(14));

-- Location: LCCOMB_X20_Y24_N30
\u3|u2|sum[14]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[14]~44_combout\ = \u3|r0|Q\(14) $ (\u3|u2|sum[13]~43\ $ (!\u3|r1|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|r0|Q\(14),
	datad => \u3|r1|Q\(14),
	cin => \u3|u2|sum[13]~43\,
	combout => \u3|u2|sum[14]~44_combout\);

-- Location: LCCOMB_X21_Y24_N26
\u3|u2|sum[14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[14]~feeder_combout\ = \u3|u2|sum[14]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|u2|sum[14]~44_combout\,
	combout => \u3|u2|sum[14]~feeder_combout\);

-- Location: LCCOMB_X19_Y24_N30
\u3|u2|Add1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add1~28_combout\ = \u3|r0|Q\(14) $ (\u3|u2|Add1~27\ $ (\u3|r1|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|r0|Q\(14),
	datad => \u3|r1|Q\(14),
	cin => \u3|u2|Add1~27\,
	combout => \u3|u2|Add1~28_combout\);

-- Location: LCCOMB_X17_Y24_N28
\u3|u2|Add2~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~41_combout\ = \u3|r1|Q\(14) $ (\u3|r0|Q\(14) $ (\u3|u2|Add2~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(14),
	datab => \u3|r0|Q\(14),
	cin => \u3|u2|Add2~40\,
	combout => \u3|u2|Add2~41_combout\);

-- Location: LCCOMB_X18_Y24_N20
\u3|u2|Add2~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~43_combout\ = (\u3|u2|LessThan0~28_combout\ & (\u3|u2|Add1~28_combout\)) # (!\u3|u2|LessThan0~28_combout\ & ((\u3|u2|Add2~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u2|LessThan0~28_combout\,
	datac => \u3|u2|Add1~28_combout\,
	datad => \u3|u2|Add2~41_combout\,
	combout => \u3|u2|Add2~43_combout\);

-- Location: FF_X21_Y24_N27
\u3|u2|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u2|sum[14]~feeder_combout\,
	asdata => \u3|u2|Add2~43_combout\,
	sload => \u3|u2|process_0~0_combout\,
	ena => \u3|u2|sum[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u2|sum\(14));

-- Location: LCCOMB_X25_Y24_N16
\u3|re0_in[14]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|re0_in[14]~14_combout\ = (\u3|current_state.s_sav~q\ & \u3|u2|sum\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u3|current_state.s_sav~q\,
	datad => \u3|u2|sum\(14),
	combout => \u3|re0_in[14]~14_combout\);

-- Location: FF_X25_Y24_N17
\u3|r0|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|re0_in[14]~14_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|r0|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r0|Q\(14));

-- Location: LCCOMB_X18_Y22_N2
\u3|u2|LessThan1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan1~1_cout\ = CARRY((\u3|r1|Q\(0) & !\u3|r0|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(0),
	datab => \u3|r0|Q\(0),
	datad => VCC,
	cout => \u3|u2|LessThan1~1_cout\);

-- Location: LCCOMB_X18_Y22_N4
\u3|u2|LessThan1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan1~3_cout\ = CARRY((\u3|r0|Q\(1) & ((!\u3|u2|LessThan1~1_cout\) # (!\u3|r1|Q\(1)))) # (!\u3|r0|Q\(1) & (!\u3|r1|Q\(1) & !\u3|u2|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(1),
	datab => \u3|r1|Q\(1),
	datad => VCC,
	cin => \u3|u2|LessThan1~1_cout\,
	cout => \u3|u2|LessThan1~3_cout\);

-- Location: LCCOMB_X18_Y22_N6
\u3|u2|LessThan1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan1~5_cout\ = CARRY((\u3|r0|Q\(2) & (\u3|r1|Q\(2) & !\u3|u2|LessThan1~3_cout\)) # (!\u3|r0|Q\(2) & ((\u3|r1|Q\(2)) # (!\u3|u2|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(2),
	datab => \u3|r1|Q\(2),
	datad => VCC,
	cin => \u3|u2|LessThan1~3_cout\,
	cout => \u3|u2|LessThan1~5_cout\);

-- Location: LCCOMB_X18_Y22_N8
\u3|u2|LessThan1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan1~7_cout\ = CARRY((\u3|r0|Q\(3) & ((!\u3|u2|LessThan1~5_cout\) # (!\u3|r1|Q\(3)))) # (!\u3|r0|Q\(3) & (!\u3|r1|Q\(3) & !\u3|u2|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(3),
	datab => \u3|r1|Q\(3),
	datad => VCC,
	cin => \u3|u2|LessThan1~5_cout\,
	cout => \u3|u2|LessThan1~7_cout\);

-- Location: LCCOMB_X18_Y22_N10
\u3|u2|LessThan1~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan1~9_cout\ = CARRY((\u3|r1|Q\(4) & ((!\u3|u2|LessThan1~7_cout\) # (!\u3|r0|Q\(4)))) # (!\u3|r1|Q\(4) & (!\u3|r0|Q\(4) & !\u3|u2|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(4),
	datab => \u3|r0|Q\(4),
	datad => VCC,
	cin => \u3|u2|LessThan1~7_cout\,
	cout => \u3|u2|LessThan1~9_cout\);

-- Location: LCCOMB_X18_Y22_N12
\u3|u2|LessThan1~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan1~11_cout\ = CARRY((\u3|r1|Q\(5) & (\u3|r0|Q\(5) & !\u3|u2|LessThan1~9_cout\)) # (!\u3|r1|Q\(5) & ((\u3|r0|Q\(5)) # (!\u3|u2|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(5),
	datab => \u3|r0|Q\(5),
	datad => VCC,
	cin => \u3|u2|LessThan1~9_cout\,
	cout => \u3|u2|LessThan1~11_cout\);

-- Location: LCCOMB_X18_Y22_N14
\u3|u2|LessThan1~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan1~13_cout\ = CARRY((\u3|r0|Q\(6) & (\u3|r1|Q\(6) & !\u3|u2|LessThan1~11_cout\)) # (!\u3|r0|Q\(6) & ((\u3|r1|Q\(6)) # (!\u3|u2|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(6),
	datab => \u3|r1|Q\(6),
	datad => VCC,
	cin => \u3|u2|LessThan1~11_cout\,
	cout => \u3|u2|LessThan1~13_cout\);

-- Location: LCCOMB_X18_Y22_N16
\u3|u2|LessThan1~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan1~15_cout\ = CARRY((\u3|r0|Q\(7) & ((!\u3|u2|LessThan1~13_cout\) # (!\u3|r1|Q\(7)))) # (!\u3|r0|Q\(7) & (!\u3|r1|Q\(7) & !\u3|u2|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(7),
	datab => \u3|r1|Q\(7),
	datad => VCC,
	cin => \u3|u2|LessThan1~13_cout\,
	cout => \u3|u2|LessThan1~15_cout\);

-- Location: LCCOMB_X18_Y22_N18
\u3|u2|LessThan1~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan1~17_cout\ = CARRY((\u3|r1|Q\(8) & ((!\u3|u2|LessThan1~15_cout\) # (!\u3|r0|Q\(8)))) # (!\u3|r1|Q\(8) & (!\u3|r0|Q\(8) & !\u3|u2|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(8),
	datab => \u3|r0|Q\(8),
	datad => VCC,
	cin => \u3|u2|LessThan1~15_cout\,
	cout => \u3|u2|LessThan1~17_cout\);

-- Location: LCCOMB_X18_Y22_N20
\u3|u2|LessThan1~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan1~19_cout\ = CARRY((\u3|r0|Q\(9) & ((!\u3|u2|LessThan1~17_cout\) # (!\u3|r1|Q\(9)))) # (!\u3|r0|Q\(9) & (!\u3|r1|Q\(9) & !\u3|u2|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(9),
	datab => \u3|r1|Q\(9),
	datad => VCC,
	cin => \u3|u2|LessThan1~17_cout\,
	cout => \u3|u2|LessThan1~19_cout\);

-- Location: LCCOMB_X18_Y22_N22
\u3|u2|LessThan1~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan1~21_cout\ = CARRY((\u3|r0|Q\(10) & (\u3|r1|Q\(10) & !\u3|u2|LessThan1~19_cout\)) # (!\u3|r0|Q\(10) & ((\u3|r1|Q\(10)) # (!\u3|u2|LessThan1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(10),
	datab => \u3|r1|Q\(10),
	datad => VCC,
	cin => \u3|u2|LessThan1~19_cout\,
	cout => \u3|u2|LessThan1~21_cout\);

-- Location: LCCOMB_X18_Y22_N24
\u3|u2|LessThan1~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan1~23_cout\ = CARRY((\u3|r0|Q\(11) & ((!\u3|u2|LessThan1~21_cout\) # (!\u3|r1|Q\(11)))) # (!\u3|r0|Q\(11) & (!\u3|r1|Q\(11) & !\u3|u2|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(11),
	datab => \u3|r1|Q\(11),
	datad => VCC,
	cin => \u3|u2|LessThan1~21_cout\,
	cout => \u3|u2|LessThan1~23_cout\);

-- Location: LCCOMB_X18_Y22_N26
\u3|u2|LessThan1~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan1~25_cout\ = CARRY((\u3|r0|Q\(12) & (\u3|r1|Q\(12) & !\u3|u2|LessThan1~23_cout\)) # (!\u3|r0|Q\(12) & ((\u3|r1|Q\(12)) # (!\u3|u2|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(12),
	datab => \u3|r1|Q\(12),
	datad => VCC,
	cin => \u3|u2|LessThan1~23_cout\,
	cout => \u3|u2|LessThan1~25_cout\);

-- Location: LCCOMB_X18_Y22_N28
\u3|u2|LessThan1~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan1~27_cout\ = CARRY((\u3|r1|Q\(13) & (\u3|r0|Q\(13) & !\u3|u2|LessThan1~25_cout\)) # (!\u3|r1|Q\(13) & ((\u3|r0|Q\(13)) # (!\u3|u2|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r1|Q\(13),
	datab => \u3|r0|Q\(13),
	datad => VCC,
	cin => \u3|u2|LessThan1~25_cout\,
	cout => \u3|u2|LessThan1~27_cout\);

-- Location: LCCOMB_X18_Y22_N30
\u3|u2|LessThan1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|LessThan1~28_combout\ = (\u3|r0|Q\(14) & (!\u3|u2|LessThan1~27_cout\ & \u3|r1|Q\(14))) # (!\u3|r0|Q\(14) & ((\u3|r1|Q\(14)) # (!\u3|u2|LessThan1~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u3|r0|Q\(14),
	datad => \u3|r1|Q\(14),
	cin => \u3|u2|LessThan1~27_cout\,
	combout => \u3|u2|LessThan1~28_combout\);

-- Location: LCCOMB_X18_Y24_N16
\u3|u2|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sgn~0_combout\ = (\u3|u2|LessThan0~28_combout\ & (((\u3|r0|Q\(15))))) # (!\u3|u2|LessThan0~28_combout\ & (\u3|r1|Q\(15) & ((\u3|u2|LessThan1~28_combout\) # (\u3|r0|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u2|LessThan1~28_combout\,
	datab => \u3|r1|Q\(15),
	datac => \u3|u2|LessThan0~28_combout\,
	datad => \u3|r0|Q\(15),
	combout => \u3|u2|sgn~0_combout\);

-- Location: FF_X18_Y24_N17
\u3|u2|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u2|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u2|sgn~q\);

-- Location: LCCOMB_X21_Y24_N6
\u3|re0_in[15]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|re0_in[15]~0_combout\ = (\u3|current_state.s_sav~q\ & \u3|u2|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|current_state.s_sav~q\,
	datad => \u3|u2|sgn~q\,
	combout => \u3|re0_in[15]~0_combout\);

-- Location: FF_X21_Y24_N7
\u3|r0|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|re0_in[15]~0_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|r0|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r0|Q\(15));

-- Location: LCCOMB_X34_Y18_N4
\comb~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \comb~0_combout\ = (\f5|q~q\) # (\current_state.state_conv~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \f5|q~q\,
	datad => \current_state.state_conv~q\,
	combout => \comb~0_combout\);

-- Location: FF_X14_Y18_N9
\r6|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \oth_in[15]~0_combout\,
	asdata => \u3|r0|Q\(15),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => \current_state.state_gate~q\,
	ena => \comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r6|Q\(15));

-- Location: LCCOMB_X15_Y18_N16
\u7|u1|sum[12]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum[12]~8_combout\ = ((!\r6|Q\(13)) # (!\u8|WideOr0~4_combout\)) # (!\r6|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r6|Q\(15),
	datac => \u8|WideOr0~4_combout\,
	datad => \r6|Q\(13),
	combout => \u7|u1|sum[12]~8_combout\);

-- Location: FF_X15_Y18_N31
\u7|u1|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u7|u1|sum[14]~23_combout\,
	asdata => \u7|u1|sum~25_combout\,
	sload => \r6|Q\(15),
	ena => \u7|u1|sum[12]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|u1|sum\(14));

-- Location: LCCOMB_X14_Y18_N28
\oth_in[14]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \oth_in[14]~15_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\)))) # (!\current_state.state_gate~q\ & (\u7|u1|sum\(14) & (\current_state.state_conv~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|sum\(14),
	datab => \current_state.state_gate~q\,
	datac => \current_state.state_conv~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\,
	combout => \oth_in[14]~15_combout\);

-- Location: FF_X14_Y18_N29
\r6|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \oth_in[14]~15_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r6|Q\(14));

-- Location: LCCOMB_X17_Y18_N2
\r0|Q~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~4_combout\ = (!\current_state.state_idle~q\ & (\r8|Q\(7) & !\current_state.state_linear_f~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \r8|Q\(7),
	datad => \current_state.state_linear_f~q\,
	combout => \r0|Q~4_combout\);

-- Location: FF_X17_Y18_N3
\r0|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~4_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r0|Q[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(7));

-- Location: LCCOMB_X18_Y17_N30
\u1|u1|u0|Mult0|mult_core|romout[1][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|romout[1][15]~combout\ = (\r0|Q\(7) & ((\r0|Q\(6)) # ((\r0|Q\(5) & \r0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(6),
	datac => \r0|Q\(7),
	datad => \r0|Q\(4),
	combout => \u1|u1|u0|Mult0|mult_core|romout[1][15]~combout\);

-- Location: LCCOMB_X18_Y18_N26
\u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ $ (\u1|u1|u0|Mult0|mult_core|romout[1][15]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u1|u1|u0|Mult0|mult_core|romout[1][15]~combout\,
	cin => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u1|u1|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X24_Y21_N4
\u1|u1|u1|Add2~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u1|u1|Add2~37_combout\ = (\u1|u1|u1|LessThan0~3_combout\ & ((\u1|u1|u1|Add1~12_combout\))) # (!\u1|u1|u1|LessThan0~3_combout\ & (\u1|u1|u1|Add2~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u1|u1|u1|LessThan0~3_combout\,
	datac => \u1|u1|u1|Add2~11_combout\,
	datad => \u1|u1|u1|Add1~12_combout\,
	combout => \u1|u1|u1|Add2~37_combout\);

-- Location: FF_X25_Y21_N15
\u1|u1|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u1|u1|sum[6]~31_combout\,
	asdata => \u1|u1|u1|Add2~37_combout\,
	sload => \r0|Q\(15),
	ena => \u1|u1|u1|sum[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u1|u1|sum\(6));

-- Location: FF_X25_Y22_N7
\u1|r1|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u1|u1|u1|sum\(6),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u1|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r1|Q\(6));

-- Location: LCCOMB_X27_Y23_N2
\u1|u2|sum[6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|sum[6]~feeder_combout\ = \u1|u2|sum[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u1|u2|sum[6]~28_combout\,
	combout => \u1|u2|sum[6]~feeder_combout\);

-- Location: LCCOMB_X27_Y23_N22
\u1|u2|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|u2|Add2~20_combout\ = (\u1|u2|LessThan0~28_combout\ & (\u1|u2|Add1~12_combout\)) # (!\u1|u2|LessThan0~28_combout\ & ((\u1|u2|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u2|Add1~12_combout\,
	datac => \u1|u2|Add2~18_combout\,
	datad => \u1|u2|LessThan0~28_combout\,
	combout => \u1|u2|Add2~20_combout\);

-- Location: FF_X27_Y23_N3
\u1|u2|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|u2|sum[6]~feeder_combout\,
	asdata => \u1|u2|Add2~20_combout\,
	sload => \u1|u2|process_0~0_combout\,
	ena => \u1|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|u2|sum\(6));

-- Location: LCCOMB_X27_Y24_N24
\u1|re0_in[6]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u1|re0_in[6]~6_combout\ = (\u1|current_state.s_mac~q\ & (((\u1|u0|u1|sum\(6))))) # (!\u1|current_state.s_mac~q\ & (\u1|current_state.s_sav~q\ & ((\u1|u2|sum\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u1|current_state.s_sav~q\,
	datab => \u1|current_state.s_mac~q\,
	datac => \u1|u0|u1|sum\(6),
	datad => \u1|u2|sum\(6),
	combout => \u1|re0_in[6]~6_combout\);

-- Location: FF_X27_Y24_N25
\u1|r0|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u1|re0_in[6]~6_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u1|r0|Q[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|r0|Q\(6));

-- Location: LCCOMB_X28_Y21_N8
\lut_ad~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~15_combout\ = (\lut_ad~2_combout\ & ((\u3|r0|Q\(6)) # ((\lut_ad~0_combout\)))) # (!\lut_ad~2_combout\ & (((!\lut_ad~0_combout\ & \u2|r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~2_combout\,
	datab => \u3|r0|Q\(6),
	datac => \lut_ad~0_combout\,
	datad => \u2|r0|Q\(6),
	combout => \lut_ad~15_combout\);

-- Location: LCCOMB_X28_Y21_N22
\lut_ad~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~16_combout\ = (\lut_ad~1_combout\ & ((\lut_ad~15_combout\ & (\u1|r0|Q\(6))) # (!\lut_ad~15_combout\ & ((\u0|r0|Q\(6)))))) # (!\lut_ad~1_combout\ & (((\lut_ad~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~1_combout\,
	datab => \u1|r0|Q\(6),
	datac => \lut_ad~15_combout\,
	datad => \u0|r0|Q\(6),
	combout => \lut_ad~16_combout\);

-- Location: LCCOMB_X28_Y21_N16
\Selector16~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector16~0_combout\ = (\current_state.state_gate~q\ & ((\lut_ad~16_combout\) # ((\current_state.state_stanh~q\ & \r1|Q\(6))))) # (!\current_state.state_gate~q\ & (\current_state.state_stanh~q\ & ((\r1|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datab => \current_state.state_stanh~q\,
	datac => \lut_ad~16_combout\,
	datad => \r1|Q\(6),
	combout => \Selector16~0_combout\);

-- Location: M9K_X22_Y9_N0
\m0|altsyncram_component|auto_generated|ram_block1a58\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y3_N0
\m0|altsyncram_component|auto_generated|ram_block1a43\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y24_N0
\m0|altsyncram_component|auto_generated|ram_block1a28\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y15_N0
\m0|altsyncram_component|auto_generated|ram_block1a13\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y17_N28
\m0|altsyncram_component|auto_generated|mux2|result_node[13]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\m0|altsyncram_component|auto_generated|ram_block1a28~portadataout\)))) # (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\m0|altsyncram_component|auto_generated|ram_block1a13~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \m0|altsyncram_component|auto_generated|ram_block1a28~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout\);

-- Location: LCCOMB_X23_Y17_N6
\m0|altsyncram_component|auto_generated|mux2|result_node[13]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\m0|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout\ & 
-- (\m0|altsyncram_component|auto_generated|ram_block1a58~portadataout\)) # (!\m0|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout\ & ((\m0|altsyncram_component|auto_generated|ram_block1a43~portadataout\))))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\m0|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|ram_block1a58~portadataout\,
	datab => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \m0|altsyncram_component|auto_generated|ram_block1a43~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[13]~0_combout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout\);

-- Location: LCCOMB_X15_Y18_N18
\u7|u1|sum~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum~7_combout\ = (\r6|Q\(14) & (((\r6|Q\(13))))) # (!\r6|Q\(14) & (!\u7|u1|LessThan0~0_combout\ & ((\u7|u1|Add2~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|LessThan0~0_combout\,
	datab => \r6|Q\(13),
	datac => \u7|u1|Add2~26_combout\,
	datad => \r6|Q\(14),
	combout => \u7|u1|sum~7_combout\);

-- Location: FF_X15_Y18_N29
\u7|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u7|u1|sum[13]~5_combout\,
	asdata => \u7|u1|sum~7_combout\,
	sload => \r6|Q\(15),
	ena => \u7|u1|sum[12]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|u1|sum\(13));

-- Location: LCCOMB_X14_Y18_N30
\oth_in[13]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \oth_in[13]~1_combout\ = (\current_state.state_gate~q\ & (\m0|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout\)) # (!\current_state.state_gate~q\ & (((\current_state.state_conv~q\ & \u7|u1|sum\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|mux2|result_node[13]~1_combout\,
	datab => \current_state.state_gate~q\,
	datac => \current_state.state_conv~q\,
	datad => \u7|u1|sum\(13),
	combout => \oth_in[13]~1_combout\);

-- Location: FF_X14_Y18_N31
\r6|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \oth_in[13]~1_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r6|Q\(13));

-- Location: LCCOMB_X15_Y18_N4
\u7|u1|sum~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum~10_combout\ = (\r6|Q\(14) & (((!\r6|Q\(13))))) # (!\r6|Q\(14) & (!\u7|u1|LessThan0~0_combout\ & ((\u7|u1|Add2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|LessThan0~0_combout\,
	datab => \r6|Q\(13),
	datac => \u7|u1|Add2~24_combout\,
	datad => \r6|Q\(14),
	combout => \u7|u1|sum~10_combout\);

-- Location: FF_X15_Y18_N27
\u7|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u7|u1|sum[12]~3_combout\,
	asdata => \u7|u1|sum~10_combout\,
	sload => \r6|Q\(15),
	ena => \u7|u1|sum[12]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|u1|sum\(12));

-- Location: LCCOMB_X14_Y18_N16
\oth_in[12]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \oth_in[12]~3_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[12]~5_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & (\u7|u1|sum\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \current_state.state_gate~q\,
	datac => \u7|u1|sum\(12),
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[12]~5_combout\,
	combout => \oth_in[12]~3_combout\);

-- Location: FF_X14_Y18_N17
\r6|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \oth_in[12]~3_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r6|Q\(12));

-- Location: LCCOMB_X17_Y18_N6
\r0|Q~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~2_combout\ = (!\current_state.state_idle~q\ & (\r8|Q\(6) & !\current_state.state_linear_f~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \r8|Q\(6),
	datad => \current_state.state_linear_f~q\,
	combout => \r0|Q~2_combout\);

-- Location: FF_X17_Y18_N7
\r0|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~2_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r0|Q[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(6));

-- Location: LCCOMB_X16_Y15_N28
\u10|u0|Mult0|mult_core|romout[1][14]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[1][14]~0_combout\ = (\r0|Q\(6) & ((\r0|Q\(5) & (\r0|Q\(4) & !\r0|Q\(7))) # (!\r0|Q\(5) & ((\r0|Q\(7)))))) # (!\r0|Q\(6) & (((\r0|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(5),
	datac => \r0|Q\(4),
	datad => \r0|Q\(7),
	combout => \u10|u0|Mult0|mult_core|romout[1][14]~0_combout\);

-- Location: LCCOMB_X26_Y15_N14
\u0|u1|u1|Add2~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~40_combout\ = (\u0|u1|u1|sum[8]~18_combout\ & (\u0|u1|u1|Add2~11_combout\)) # (!\u0|u1|u1|sum[8]~18_combout\ & ((\u0|u1|u1|Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u1|sum[8]~18_combout\,
	datac => \u0|u1|u1|Add2~11_combout\,
	datad => \u0|u1|u1|Add1~10_combout\,
	combout => \u0|u1|u1|Add2~40_combout\);

-- Location: FF_X27_Y15_N11
\u0|u1|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|u1|sum[5]~31_combout\,
	asdata => \u0|u1|u1|Add2~40_combout\,
	sload => \u11|u0|res\(15),
	ena => \u0|u1|u1|sum[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|u1|sum\(5));

-- Location: FF_X27_Y19_N13
\u0|r1|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|u1|sum\(5),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(5));

-- Location: LCCOMB_X29_Y20_N0
\u0|u2|sum[5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[5]~feeder_combout\ = \u0|u2|sum[5]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|sum[5]~26_combout\,
	combout => \u0|u2|sum[5]~feeder_combout\);

-- Location: LCCOMB_X29_Y20_N20
\u0|u2|Add2~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~17_combout\ = (\u0|u2|LessThan0~28_combout\ & (\u0|u2|Add1~10_combout\)) # (!\u0|u2|LessThan0~28_combout\ & ((\u0|u2|Add2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|LessThan0~28_combout\,
	datac => \u0|u2|Add1~10_combout\,
	datad => \u0|u2|Add2~15_combout\,
	combout => \u0|u2|Add2~17_combout\);

-- Location: FF_X29_Y20_N1
\u0|u2|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|sum[5]~feeder_combout\,
	asdata => \u0|u2|Add2~17_combout\,
	sload => \u0|u2|process_0~0_combout\,
	ena => \u0|u2|sum[14]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|sum\(5));

-- Location: LCCOMB_X29_Y21_N6
\u0|re0_in[5]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|re0_in[5]~5_combout\ = (\u0|current_state.s_mac~q\ & (\u0|u0|u1|sum\(5))) # (!\u0|current_state.s_mac~q\ & (((\u0|current_state.s_sav~q\ & \u0|u2|sum\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u0|u1|sum\(5),
	datab => \u0|current_state.s_mac~q\,
	datac => \u0|current_state.s_sav~q\,
	datad => \u0|u2|sum\(5),
	combout => \u0|re0_in[5]~5_combout\);

-- Location: FF_X29_Y21_N7
\u0|r0|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|re0_in[5]~5_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|r0|Q[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(5));

-- Location: LCCOMB_X28_Y22_N24
\lut_ad~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~13_combout\ = (\lut_ad~2_combout\ & ((\lut_ad~0_combout\) # ((\u3|r0|Q\(5))))) # (!\lut_ad~2_combout\ & (!\lut_ad~0_combout\ & ((\u2|r0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~2_combout\,
	datab => \lut_ad~0_combout\,
	datac => \u3|r0|Q\(5),
	datad => \u2|r0|Q\(5),
	combout => \lut_ad~13_combout\);

-- Location: LCCOMB_X28_Y22_N10
\lut_ad~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~14_combout\ = (\lut_ad~1_combout\ & ((\lut_ad~13_combout\ & ((\u1|r0|Q\(5)))) # (!\lut_ad~13_combout\ & (\u0|r0|Q\(5))))) # (!\lut_ad~1_combout\ & (((\lut_ad~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~1_combout\,
	datab => \u0|r0|Q\(5),
	datac => \u1|r0|Q\(5),
	datad => \lut_ad~13_combout\,
	combout => \lut_ad~14_combout\);

-- Location: LCCOMB_X32_Y18_N28
\Selector17~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector17~0_combout\ = (\lut_ad~14_combout\ & ((\current_state.state_gate~q\) # ((\r1|Q\(5) & \current_state.state_stanh~q\)))) # (!\lut_ad~14_combout\ & (\r1|Q\(5) & (\current_state.state_stanh~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~14_combout\,
	datab => \r1|Q\(5),
	datac => \current_state.state_stanh~q\,
	datad => \current_state.state_gate~q\,
	combout => \Selector17~0_combout\);

-- Location: M9K_X22_Y26_N0
\m0|altsyncram_component|auto_generated|ram_block1a54\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y29_N0
\m0|altsyncram_component|auto_generated|ram_block1a39\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y19_N0
\m0|altsyncram_component|auto_generated|ram_block1a9\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y25_N0
\m0|altsyncram_component|auto_generated|ram_block1a24\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y17_N16
\m0|altsyncram_component|auto_generated|mux2|result_node[9]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[9]~10_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\m0|altsyncram_component|auto_generated|ram_block1a24~portadataout\) # 
-- (\m0|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\m0|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & 
-- ((!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	datac => \m0|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[9]~10_combout\);

-- Location: LCCOMB_X23_Y17_N10
\m0|altsyncram_component|auto_generated|mux2|result_node[9]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[9]~11_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\m0|altsyncram_component|auto_generated|mux2|result_node[9]~10_combout\ & 
-- (\m0|altsyncram_component|auto_generated|ram_block1a54~portadataout\)) # (!\m0|altsyncram_component|auto_generated|mux2|result_node[9]~10_combout\ & ((\m0|altsyncram_component|auto_generated|ram_block1a39~portadataout\))))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\m0|altsyncram_component|auto_generated|mux2|result_node[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|ram_block1a54~portadataout\,
	datab => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \m0|altsyncram_component|auto_generated|ram_block1a39~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[9]~10_combout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[9]~11_combout\);

-- Location: LCCOMB_X12_Y18_N8
\u7|u1|sum~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum~14_combout\ = (\u7|u1|sum~11_combout\ & (\r6|Q\(10))) # (!\u7|u1|sum~11_combout\ & ((\u7|u1|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r6|Q\(10),
	datab => \u7|u1|Add2~18_combout\,
	datad => \u7|u1|sum~11_combout\,
	combout => \u7|u1|sum~14_combout\);

-- Location: LCCOMB_X15_Y18_N2
\u7|u1|sum[11]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum[11]~9_combout\ = (\u7|u1|LessThan0~0_combout\) # (((\r6|Q\(14)) # (!\r6|Q\(15))) # (!\r6|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|LessThan0~0_combout\,
	datab => \r6|Q\(13),
	datac => \r6|Q\(15),
	datad => \r6|Q\(14),
	combout => \u7|u1|sum[11]~9_combout\);

-- Location: FF_X12_Y18_N9
\u7|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u7|u1|sum~14_combout\,
	ena => \u7|u1|sum[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|u1|sum\(9));

-- Location: LCCOMB_X12_Y18_N20
\oth_in[9]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \oth_in[9]~6_combout\ = (\current_state.state_gate~q\ & (\m0|altsyncram_component|auto_generated|mux2|result_node[9]~11_combout\)) # (!\current_state.state_gate~q\ & (((\u7|u1|sum\(9) & \current_state.state_conv~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|mux2|result_node[9]~11_combout\,
	datab => \u7|u1|sum\(9),
	datac => \current_state.state_gate~q\,
	datad => \current_state.state_conv~q\,
	combout => \oth_in[9]~6_combout\);

-- Location: FF_X12_Y18_N21
\r6|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \oth_in[9]~6_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r6|Q\(9));

-- Location: LCCOMB_X17_Y18_N24
\r0|Q~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~0_combout\ = (\r8|Q\(5) & (!\current_state.state_idle~q\ & !\current_state.state_linear_f~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r8|Q\(5),
	datac => \current_state.state_idle~q\,
	datad => \current_state.state_linear_f~q\,
	combout => \r0|Q~0_combout\);

-- Location: FF_X17_Y18_N25
\r0|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~0_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r0|Q[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(5));

-- Location: LCCOMB_X17_Y16_N20
\u10|u0|Mult0|mult_core|romout[1][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[1][12]~combout\ = (\r0|Q\(5) & (\r0|Q\(7) $ (((!\r0|Q\(6)) # (!\r0|Q\(4)))))) # (!\r0|Q\(5) & ((\r0|Q\(7) & ((\r0|Q\(4)) # (\r0|Q\(6)))) # (!\r0|Q\(7) & (\r0|Q\(4) & \r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(6),
	combout => \u10|u0|Mult0|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X26_Y15_N20
\u0|u1|u1|Add2~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~41_combout\ = (\u0|u1|u1|sum[8]~18_combout\ & ((\u0|u1|u1|Add2~9_combout\))) # (!\u0|u1|u1|sum[8]~18_combout\ & (\u0|u1|u1|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u1|Add1~8_combout\,
	datac => \u0|u1|u1|Add2~9_combout\,
	datad => \u0|u1|u1|sum[8]~18_combout\,
	combout => \u0|u1|u1|Add2~41_combout\);

-- Location: FF_X27_Y15_N9
\u0|u1|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|u1|sum[4]~29_combout\,
	asdata => \u0|u1|u1|Add2~41_combout\,
	sload => \u11|u0|res\(15),
	ena => \u0|u1|u1|sum[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|u1|sum\(4));

-- Location: FF_X27_Y19_N11
\u0|r1|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|u1|sum\(4),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(4));

-- Location: LCCOMB_X29_Y19_N8
\u0|u2|sum[4]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[4]~feeder_combout\ = \u0|u2|sum[4]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u2|sum[4]~24_combout\,
	combout => \u0|u2|sum[4]~feeder_combout\);

-- Location: LCCOMB_X29_Y20_N10
\u0|u2|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~14_combout\ = (\u0|u2|LessThan0~28_combout\ & (\u0|u2|Add1~8_combout\)) # (!\u0|u2|LessThan0~28_combout\ & ((\u0|u2|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|LessThan0~28_combout\,
	datac => \u0|u2|Add1~8_combout\,
	datad => \u0|u2|Add2~12_combout\,
	combout => \u0|u2|Add2~14_combout\);

-- Location: FF_X29_Y19_N9
\u0|u2|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|sum[4]~feeder_combout\,
	asdata => \u0|u2|Add2~14_combout\,
	sload => \u0|u2|process_0~0_combout\,
	ena => \u0|u2|sum[14]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|sum\(4));

-- Location: LCCOMB_X29_Y21_N24
\u0|re0_in[4]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|re0_in[4]~4_combout\ = (\u0|current_state.s_mac~q\ & (((\u0|u0|u1|sum\(4))))) # (!\u0|current_state.s_mac~q\ & (\u0|current_state.s_sav~q\ & ((\u0|u2|sum\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|current_state.s_sav~q\,
	datab => \u0|current_state.s_mac~q\,
	datac => \u0|u0|u1|sum\(4),
	datad => \u0|u2|sum\(4),
	combout => \u0|re0_in[4]~4_combout\);

-- Location: FF_X29_Y21_N25
\u0|r0|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|re0_in[4]~4_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|r0|Q[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(4));

-- Location: LCCOMB_X28_Y21_N2
\lut_ad~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~11_combout\ = (\lut_ad~0_combout\ & (((\lut_ad~2_combout\)))) # (!\lut_ad~0_combout\ & ((\lut_ad~2_combout\ & (\u3|r0|Q\(4))) # (!\lut_ad~2_combout\ & ((\u2|r0|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(4),
	datab => \lut_ad~0_combout\,
	datac => \lut_ad~2_combout\,
	datad => \u2|r0|Q\(4),
	combout => \lut_ad~11_combout\);

-- Location: LCCOMB_X28_Y21_N28
\lut_ad~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~12_combout\ = (\lut_ad~1_combout\ & ((\lut_ad~11_combout\ & ((\u1|r0|Q\(4)))) # (!\lut_ad~11_combout\ & (\u0|r0|Q\(4))))) # (!\lut_ad~1_combout\ & (((\lut_ad~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~1_combout\,
	datab => \u0|r0|Q\(4),
	datac => \u1|r0|Q\(4),
	datad => \lut_ad~11_combout\,
	combout => \lut_ad~12_combout\);

-- Location: LCCOMB_X28_Y21_N18
\Selector18~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector18~0_combout\ = (\current_state.state_gate~q\ & ((\lut_ad~12_combout\) # ((\r1|Q\(4) & \current_state.state_stanh~q\)))) # (!\current_state.state_gate~q\ & (((\r1|Q\(4) & \current_state.state_stanh~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datab => \lut_ad~12_combout\,
	datac => \r1|Q\(4),
	datad => \current_state.state_stanh~q\,
	combout => \Selector18~0_combout\);

-- Location: M9K_X33_Y31_N0
\m0|altsyncram_component|auto_generated|ram_block1a23\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y32_N0
\m0|altsyncram_component|auto_generated|ram_block1a53\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y19_N0
\m0|altsyncram_component|auto_generated|ram_block1a38\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y30_N0
\m0|altsyncram_component|auto_generated|ram_block1a8\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N0
\m0|altsyncram_component|auto_generated|mux2|result_node[8]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\m0|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\m0|altsyncram_component|auto_generated|ram_block1a38~portadataout\)) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\m0|altsyncram_component|auto_generated|ram_block1a8~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|ram_block1a38~portadataout\,
	datac => \m0|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\);

-- Location: LCCOMB_X34_Y17_N22
\m0|altsyncram_component|auto_generated|mux2|result_node[8]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[8]~13_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & 
-- ((\m0|altsyncram_component|auto_generated|ram_block1a53~portadataout\))) # (!\m0|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\ & (\m0|altsyncram_component|auto_generated|ram_block1a23~portadataout\)))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\m0|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|ram_block1a23~portadataout\,
	datac => \m0|altsyncram_component|auto_generated|ram_block1a53~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[8]~12_combout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[8]~13_combout\);

-- Location: LCCOMB_X12_Y18_N30
\u7|u1|sum~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum~15_combout\ = (\u7|u1|sum~11_combout\ & (\r6|Q\(9))) # (!\u7|u1|sum~11_combout\ & ((\u7|u1|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r6|Q\(9),
	datac => \u7|u1|Add2~16_combout\,
	datad => \u7|u1|sum~11_combout\,
	combout => \u7|u1|sum~15_combout\);

-- Location: FF_X12_Y18_N31
\u7|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u7|u1|sum~15_combout\,
	ena => \u7|u1|sum[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|u1|sum\(8));

-- Location: LCCOMB_X12_Y18_N4
\oth_in[8]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \oth_in[8]~7_combout\ = (\current_state.state_gate~q\ & (\m0|altsyncram_component|auto_generated|mux2|result_node[8]~13_combout\)) # (!\current_state.state_gate~q\ & (((\u7|u1|sum\(8) & \current_state.state_conv~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|mux2|result_node[8]~13_combout\,
	datab => \current_state.state_gate~q\,
	datac => \u7|u1|sum\(8),
	datad => \current_state.state_conv~q\,
	combout => \oth_in[8]~7_combout\);

-- Location: FF_X12_Y18_N5
\r6|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \oth_in[8]~7_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r6|Q\(8));

-- Location: LCCOMB_X17_Y18_N4
\r0|Q~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~12_combout\ = (!\current_state.state_idle~q\ & (\r8|Q\(8) & !\current_state.state_linear_f~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datab => \r8|Q\(8),
	datad => \current_state.state_linear_f~q\,
	combout => \r0|Q~12_combout\);

-- Location: FF_X19_Y18_N29
\r0|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \r0|Q~12_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \r0|Q[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(8));

-- Location: LCCOMB_X18_Y15_N8
\u3|u1|u0|Mult0|mult_core|romout[2][5]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u0|Mult0|mult_core|romout[2][5]~combout\ = \r0|Q\(9) $ (\r0|Q\(11) $ (((\r0|Q\(8) & !\r0|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(10),
	combout => \u3|u1|u0|Mult0|mult_core|romout[2][5]~combout\);

-- Location: LCCOMB_X26_Y15_N18
\u0|u1|u1|Add2~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~42_combout\ = (\u0|u1|u1|sum[8]~18_combout\ & ((\u0|u1|u1|Add2~7_combout\))) # (!\u0|u1|u1|sum[8]~18_combout\ & (\u0|u1|u1|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u1|u1|sum[8]~18_combout\,
	datac => \u0|u1|u1|Add1~6_combout\,
	datad => \u0|u1|u1|Add2~7_combout\,
	combout => \u0|u1|u1|Add2~42_combout\);

-- Location: FF_X27_Y15_N7
\u0|u1|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|u1|sum[3]~27_combout\,
	asdata => \u0|u1|u1|Add2~42_combout\,
	sload => \u11|u0|res\(15),
	ena => \u0|u1|u1|sum[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|u1|sum\(3));

-- Location: FF_X27_Y19_N3
\u0|r1|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u0|u1|u1|sum\(3),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(3));

-- Location: LCCOMB_X29_Y19_N2
\u0|u2|sum[3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[3]~feeder_combout\ = \u0|u2|sum[3]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|u2|sum[3]~22_combout\,
	combout => \u0|u2|sum[3]~feeder_combout\);

-- Location: LCCOMB_X29_Y20_N28
\u0|u2|Add2~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~11_combout\ = (\u0|u2|LessThan0~28_combout\ & ((\u0|u2|Add1~6_combout\))) # (!\u0|u2|LessThan0~28_combout\ & (\u0|u2|Add2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|LessThan0~28_combout\,
	datab => \u0|u2|Add2~9_combout\,
	datac => \u0|u2|Add1~6_combout\,
	combout => \u0|u2|Add2~11_combout\);

-- Location: FF_X29_Y19_N3
\u0|u2|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|sum[3]~feeder_combout\,
	asdata => \u0|u2|Add2~11_combout\,
	sload => \u0|u2|process_0~0_combout\,
	ena => \u0|u2|sum[14]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|sum\(3));

-- Location: LCCOMB_X29_Y21_N18
\u0|re0_in[3]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|re0_in[3]~3_combout\ = (\u0|current_state.s_mac~q\ & (((\u0|u0|u1|sum\(3))))) # (!\u0|current_state.s_mac~q\ & (\u0|current_state.s_sav~q\ & ((\u0|u2|sum\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|current_state.s_sav~q\,
	datab => \u0|current_state.s_mac~q\,
	datac => \u0|u0|u1|sum\(3),
	datad => \u0|u2|sum\(3),
	combout => \u0|re0_in[3]~3_combout\);

-- Location: FF_X29_Y21_N19
\u0|r0|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|re0_in[3]~3_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|r0|Q[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(3));

-- Location: LCCOMB_X30_Y22_N10
\lut_ad~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~9_combout\ = (\lut_ad~0_combout\ & (((\lut_ad~2_combout\)))) # (!\lut_ad~0_combout\ & ((\lut_ad~2_combout\ & (\u3|r0|Q\(3))) # (!\lut_ad~2_combout\ & ((\u2|r0|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|r0|Q\(3),
	datab => \lut_ad~0_combout\,
	datac => \lut_ad~2_combout\,
	datad => \u2|r0|Q\(3),
	combout => \lut_ad~9_combout\);

-- Location: LCCOMB_X30_Y22_N28
\lut_ad~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~10_combout\ = (\lut_ad~1_combout\ & ((\lut_ad~9_combout\ & ((\u1|r0|Q\(3)))) # (!\lut_ad~9_combout\ & (\u0|r0|Q\(3))))) # (!\lut_ad~1_combout\ & (((\lut_ad~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(3),
	datab => \lut_ad~1_combout\,
	datac => \u1|r0|Q\(3),
	datad => \lut_ad~9_combout\,
	combout => \lut_ad~10_combout\);

-- Location: LCCOMB_X30_Y22_N6
\Selector19~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector19~0_combout\ = (\r1|Q\(3) & ((\current_state.state_stanh~q\) # ((\current_state.state_gate~q\ & \lut_ad~10_combout\)))) # (!\r1|Q\(3) & (((\current_state.state_gate~q\ & \lut_ad~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r1|Q\(3),
	datab => \current_state.state_stanh~q\,
	datac => \current_state.state_gate~q\,
	datad => \lut_ad~10_combout\,
	combout => \Selector19~0_combout\);

-- Location: M9K_X22_Y31_N0
\m0|altsyncram_component|auto_generated|ram_block1a52\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y32_N0
\m0|altsyncram_component|auto_generated|ram_block1a37\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y4_N0
\m0|altsyncram_component|auto_generated|ram_block1a22\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y18_N0
\m0|altsyncram_component|auto_generated|ram_block1a7\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000",
	mem_init2 => X"00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000001FFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000FFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y17_N20
\m0|altsyncram_component|auto_generated|mux2|result_node[7]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\m0|altsyncram_component|auto_generated|ram_block1a22~portadataout\)))) # (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\m0|altsyncram_component|auto_generated|ram_block1a7~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \m0|altsyncram_component|auto_generated|ram_block1a22~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout\);

-- Location: LCCOMB_X23_Y17_N26
\m0|altsyncram_component|auto_generated|mux2|result_node[7]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\m0|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout\ & 
-- (\m0|altsyncram_component|auto_generated|ram_block1a52~portadataout\)) # (!\m0|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout\ & ((\m0|altsyncram_component|auto_generated|ram_block1a37~portadataout\))))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\m0|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|ram_block1a52~portadataout\,
	datab => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \m0|altsyncram_component|auto_generated|ram_block1a37~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\);

-- Location: LCCOMB_X12_Y18_N24
\u7|u1|sum~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum~16_combout\ = (\u7|u1|sum~11_combout\ & (\r6|Q\(8))) # (!\u7|u1|sum~11_combout\ & ((\u7|u1|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r6|Q\(8),
	datac => \u7|u1|Add2~14_combout\,
	datad => \u7|u1|sum~11_combout\,
	combout => \u7|u1|sum~16_combout\);

-- Location: FF_X12_Y18_N25
\u7|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u7|u1|sum~16_combout\,
	ena => \u7|u1|sum[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|u1|sum\(7));

-- Location: LCCOMB_X12_Y18_N14
\oth_in[7]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \oth_in[7]~8_combout\ = (\current_state.state_gate~q\ & (\m0|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\)) # (!\current_state.state_gate~q\ & (((\u7|u1|sum\(7) & \current_state.state_conv~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout\,
	datab => \u7|u1|sum\(7),
	datac => \current_state.state_gate~q\,
	datad => \current_state.state_conv~q\,
	combout => \oth_in[7]~8_combout\);

-- Location: FF_X12_Y18_N15
\r6|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \oth_in[7]~8_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r6|Q\(7));

-- Location: LCCOMB_X12_Y18_N22
\u7|u1|sum~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum~17_combout\ = (\u7|u1|sum~11_combout\ & ((\r6|Q\(7)))) # (!\u7|u1|sum~11_combout\ & (\u7|u1|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|Add2~12_combout\,
	datac => \r6|Q\(7),
	datad => \u7|u1|sum~11_combout\,
	combout => \u7|u1|sum~17_combout\);

-- Location: FF_X12_Y18_N23
\u7|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u7|u1|sum~17_combout\,
	ena => \u7|u1|sum[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|u1|sum\(6));

-- Location: LCCOMB_X12_Y18_N16
\oth_in[6]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \oth_in[6]~9_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\)))) # (!\current_state.state_gate~q\ & (\u7|u1|sum\(6) & ((\current_state.state_conv~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|sum\(6),
	datab => \current_state.state_gate~q\,
	datac => \m0|altsyncram_component|auto_generated|mux2|result_node[6]~17_combout\,
	datad => \current_state.state_conv~q\,
	combout => \oth_in[6]~9_combout\);

-- Location: FF_X12_Y18_N17
\r6|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \oth_in[6]~9_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r6|Q\(6));

-- Location: LCCOMB_X12_Y18_N12
\u7|u1|sum~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum~18_combout\ = (\u7|u1|sum~11_combout\ & ((\r6|Q\(6)))) # (!\u7|u1|sum~11_combout\ & (\u7|u1|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|Add2~10_combout\,
	datab => \r6|Q\(6),
	datad => \u7|u1|sum~11_combout\,
	combout => \u7|u1|sum~18_combout\);

-- Location: FF_X12_Y18_N13
\u7|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u7|u1|sum~18_combout\,
	ena => \u7|u1|sum[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|u1|sum\(5));

-- Location: LCCOMB_X12_Y18_N6
\oth_in[5]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \oth_in[5]~10_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\)))) # (!\current_state.state_gate~q\ & (\u7|u1|sum\(5) & ((\current_state.state_conv~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|sum\(5),
	datab => \m0|altsyncram_component|auto_generated|mux2|result_node[5]~19_combout\,
	datac => \current_state.state_gate~q\,
	datad => \current_state.state_conv~q\,
	combout => \oth_in[5]~10_combout\);

-- Location: FF_X12_Y18_N7
\r6|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \oth_in[5]~10_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r6|Q\(5));

-- Location: LCCOMB_X12_Y18_N18
\u7|u1|sum~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum~19_combout\ = (\u7|u1|sum~11_combout\ & ((\r6|Q\(5)))) # (!\u7|u1|sum~11_combout\ & (\u7|u1|Add2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|Add2~8_combout\,
	datab => \u7|u1|sum~11_combout\,
	datad => \r6|Q\(5),
	combout => \u7|u1|sum~19_combout\);

-- Location: FF_X12_Y18_N19
\u7|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u7|u1|sum~19_combout\,
	ena => \u7|u1|sum[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|u1|sum\(4));

-- Location: LCCOMB_X14_Y18_N2
\oth_in[4]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \oth_in[4]~11_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[4]~21_combout\)))) # (!\current_state.state_gate~q\ & (\u7|u1|sum\(4) & (\current_state.state_conv~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|sum\(4),
	datab => \current_state.state_gate~q\,
	datac => \current_state.state_conv~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[4]~21_combout\,
	combout => \oth_in[4]~11_combout\);

-- Location: FF_X14_Y18_N3
\r6|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \oth_in[4]~11_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r6|Q\(4));

-- Location: LCCOMB_X17_Y18_N18
\r0|Q~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~11_combout\ = (!\current_state.state_idle~q\ & (\r8|Q\(14) & !\current_state.state_linear_f~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \r8|Q\(14),
	datad => \current_state.state_linear_f~q\,
	combout => \r0|Q~11_combout\);

-- Location: FF_X20_Y18_N7
\r0|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \r0|Q~11_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \r0|Q[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(14));

-- Location: LCCOMB_X25_Y18_N16
\u2|u1|u1|Add1~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u1|u1|Add1~40_combout\ = (\u2|u1|u1|sum[12]~15_combout\ & ((\u2|u1|u1|Add2~4_combout\))) # (!\u2|u1|u1|sum[12]~15_combout\ & (\u2|u1|u1|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|u1|u1|Add1~2_combout\,
	datac => \u2|u1|u1|Add2~4_combout\,
	datad => \u2|u1|u1|sum[12]~15_combout\,
	combout => \u2|u1|u1|Add1~40_combout\);

-- Location: FF_X26_Y18_N3
\u2|u1|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u1|u1|sum[2]~22_combout\,
	asdata => \u2|u1|u1|Add1~40_combout\,
	sload => \u11|u0|res\(15),
	ena => \u2|u1|u1|sum[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u1|u1|sum\(2));

-- Location: FF_X31_Y21_N5
\u2|r1|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u2|u1|u1|sum\(2),
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u2|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r1|Q\(2));

-- Location: LCCOMB_X35_Y21_N24
\u2|u2|sum[2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|sum[2]~feeder_combout\ = \u2|u2|sum[2]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u2|sum[2]~20_combout\,
	combout => \u2|u2|sum[2]~feeder_combout\);

-- Location: LCCOMB_X35_Y21_N4
\u2|u2|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|u2|Add2~8_combout\ = (\u2|u2|LessThan0~28_combout\ & ((\u2|u2|Add1~4_combout\))) # (!\u2|u2|LessThan0~28_combout\ & (\u2|u2|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u2|u2|LessThan0~28_combout\,
	datac => \u2|u2|Add2~6_combout\,
	datad => \u2|u2|Add1~4_combout\,
	combout => \u2|u2|Add2~8_combout\);

-- Location: FF_X35_Y21_N25
\u2|u2|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|u2|sum[2]~feeder_combout\,
	asdata => \u2|u2|Add2~8_combout\,
	sload => \u2|u2|process_0~0_combout\,
	ena => \u2|u2|sum[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|u2|sum\(2));

-- Location: LCCOMB_X36_Y21_N28
\u2|re0_in[2]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u2|re0_in[2]~2_combout\ = (\u2|current_state.s_mac~q\ & (((\u2|u0|u1|sum\(2))))) # (!\u2|current_state.s_mac~q\ & (\u2|current_state.s_sav~q\ & ((\u2|u2|sum\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u2|current_state.s_sav~q\,
	datab => \u2|u0|u1|sum\(2),
	datac => \u2|current_state.s_mac~q\,
	datad => \u2|u2|sum\(2),
	combout => \u2|re0_in[2]~2_combout\);

-- Location: FF_X36_Y21_N29
\u2|r0|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u2|re0_in[2]~2_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u2|r0|Q[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|r0|Q\(2));

-- Location: LCCOMB_X28_Y21_N20
\lut_ad~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~7_combout\ = (\lut_ad~2_combout\ & ((\lut_ad~0_combout\) # ((\u3|r0|Q\(2))))) # (!\lut_ad~2_combout\ & (!\lut_ad~0_combout\ & (\u2|r0|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~2_combout\,
	datab => \lut_ad~0_combout\,
	datac => \u2|r0|Q\(2),
	datad => \u3|r0|Q\(2),
	combout => \lut_ad~7_combout\);

-- Location: LCCOMB_X28_Y21_N6
\lut_ad~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~8_combout\ = (\lut_ad~1_combout\ & ((\lut_ad~7_combout\ & (\u1|r0|Q\(2))) # (!\lut_ad~7_combout\ & ((\u0|r0|Q\(2)))))) # (!\lut_ad~1_combout\ & (\lut_ad~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~1_combout\,
	datab => \lut_ad~7_combout\,
	datac => \u1|r0|Q\(2),
	datad => \u0|r0|Q\(2),
	combout => \lut_ad~8_combout\);

-- Location: LCCOMB_X28_Y21_N4
\Selector20~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector20~0_combout\ = (\lut_ad~8_combout\ & ((\current_state.state_gate~q\) # ((\current_state.state_stanh~q\ & \r1|Q\(2))))) # (!\lut_ad~8_combout\ & (\current_state.state_stanh~q\ & (\r1|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~8_combout\,
	datab => \current_state.state_stanh~q\,
	datac => \r1|Q\(2),
	datad => \current_state.state_gate~q\,
	combout => \Selector20~0_combout\);

-- Location: M9K_X22_Y5_N0
\m0|altsyncram_component|auto_generated|ram_block1a33\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y7_N0
\m0|altsyncram_component|auto_generated|ram_block1a48\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y10_N0
\m0|altsyncram_component|auto_generated|ram_block1a3\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFF80000FFFFE00003FFFF80001FFFFC00007FFFE00003FFFF00003FFFF00001FFFF80001FFFF80001FFFF80001FFFF00003FFFF00007FFFE0000FFFFC0001FFFF80003FFFE0000FFFF80003FFFE0000FFFF80003FFFE0000FFFF00007FFFC0003FFFE0001FFFF0000FFFF00007FFF80007FFF80007FFFC0003FFF80007FFF80007FFF80007FFF0000FFFF0001FFFE0003FFFC0007FFF8000FFFE0001FFFC0007FFF0001FFFC0007FFF0001FFFC0007FFF0001FFFC000FFFE0003FFF0001FFF8000FFFC0007FFE0003FFF0003FFF8001FFF8001FFFC000FFFC000FFFC000FFFC000FFFC000FFF8001FFF8001FFF8003FFF0003FFE0007FFC000FFF8001FFF00",
	mem_init2 => X"03FFE000FFFC001FFF0007FFE000FFF8003FFE000FFF8001FFF000FFF8003FFE000FFF8003FFE001FFF0007FFC003FFE000FFF0007FF8003FFE001FFE000FFF0007FF8003FFC003FFE001FFE001FFE000FFF000FFF000FFF000FFF000FFF000FFF000FFF000FFF000FFF000FFE001FFE001FFC003FFC003FF8007FF000FFF001FFE003FFC007FF800FFF001FFC003FF8007FF001FFE003FF800FFF001FFC007FF001FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFE003FF001FFC007FF003FF800FFE007FF001FFC00FFE003FF001FF800FFE007FF003FF801FFC00FFE007FF003FF001FF800FFC00FFE007FE003FF003FF801FF801FF800FFC00FF",
	mem_init1 => X"C00FFE007FE007FE007FE007FE007FE007FE003FE007FE007FE007FE007FE007FE007FE00FFC00FFC00FFC01FF801FF803FF003FF007FE007FC00FFC01FF801FF003FF007FE00FFC00FF801FF003FE007FC00FF801FF003FE007FC01FF803FF007FC00FF801FF007FE00FF801FF007FC00FF803FF007FC01FF003FE00FF801FF007FC01FF007FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF007FC01FF007FC01FF007FC01FE00FF803FE00FF803FE01FF007FC01FF007F803FE00FF807FC01FF007F803FE00FF007FC01FE00FF807FC01FF00FF803FC01FF00FF803FC01FE00FF807FC01FE00FF007FC03FE01FF00FF803FC01FE00FF007F803FC",
	mem_init0 => X"01FE00FF007F803FC01FE00FF007F807FC03FE01FF00FF807F803FC01FE01FF00FF807F803FC03FE01FF00FF007F807FC03FC01FE01FF00FF00FF807F803FC03FC01FE01FF00FF00FF807F807FC03FC03FE01FE01FF00FF00FF007F807F807FC03FC03FC01FE01FE01FE00FF00FF00FF007F807F807F803FC03FC03FC03FC01FE01FE01FE01FE00FF00FF00FF00FF00FF807F807F807F807F807F807FC03FC03FC03FC03FC03FC03FC03FC03FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M9K_X22_Y22_N0
\m0|altsyncram_component|auto_generated|ram_block1a18\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFF8000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFE00000000000000000",
	mem_init2 => X"3FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF80000000000003FFFFFFFFFFFF8000000000000FFFFFFFFFFFFE0000000000007FFFFFFFFFFFC000000000001FFFFFFFFFFFF000000000001FFFFFFFFFFFE000000000007FFFFFFFFFFF000000000003FFFFFFFFFFE00000000000FFFFFFFFFFF8",
	mem_init1 => X"00000000007FFFFFFFFFF00000000000FFFFFFFFFFC00000000007FFFFFFFFFE00000000007FFFFFFFFFC0000000001FFFFFFFFFE0000000001FFFFFFFFFE0000000001FFFFFFFFFC0000000007FFFFFFFFE0000000007FFFFFFFFE0000000007FFFFFFFFC000000001FFFFFFFFF000000000FFFFFFFFF000000000FFFFFFFFF000000001FFFFFFFFC000000007FFFFFFFE000000007FFFFFFFE000000007FFFFFFFE00000000FFFFFFFF800000003FFFFFFFC00000001FFFFFFFE00000001FFFFFFFE00000003FFFFFFF80000000FFFFFFFE00000003FFFFFFF00000001FFFFFFF80000001FFFFFFF00000003FFFFFFE00000007FFFFFFC0000003FFFFFFE00",
	mem_init0 => X"00000FFFFFFF0000000FFFFFFF0000000FFFFFFF0000001FFFFFFC0000003FFFFFF8000000FFFFFFC0000007FFFFFF0000003FFFFFF0000003FFFFFF0000003FFFFFE0000007FFFFFC000000FFFFFF8000003FFFFFE000001FFFFFF0000007FFFFF8000007FFFFF8000007FFFFF8000007FFFFF800000FFFFFF000001FFFFFE000003FFFFF800000FFFFFE000007FFFFF000003FFFFF800001FFFFF800000FFFFFC00000FFFFFC00001FFFFF800001FFFFF000007FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFC00001FFFFE00000FFFFF00000FFFFF800007FFFF800007FFFF00000FFFFF00000FFFFE00001FFFFC00003FFFF80000FFFFE00003",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y17_N12
\m0|altsyncram_component|auto_generated|mux2|result_node[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[3]~22_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\m0|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))) # (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\m0|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \m0|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|ram_block1a18~portadataout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[3]~22_combout\);

-- Location: LCCOMB_X23_Y17_N18
\m0|altsyncram_component|auto_generated|mux2|result_node[3]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\m0|altsyncram_component|auto_generated|mux2|result_node[3]~22_combout\ & 
-- ((\m0|altsyncram_component|auto_generated|ram_block1a48~portadataout\))) # (!\m0|altsyncram_component|auto_generated|mux2|result_node[3]~22_combout\ & (\m0|altsyncram_component|auto_generated|ram_block1a33~portadataout\)))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\m0|altsyncram_component|auto_generated|mux2|result_node[3]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|ram_block1a33~portadataout\,
	datab => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \m0|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[3]~22_combout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout\);

-- Location: LCCOMB_X14_Y18_N0
\u7|u1|sum~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum~20_combout\ = (\u7|u1|sum~11_combout\ & (\r6|Q\(4))) # (!\u7|u1|sum~11_combout\ & ((\u7|u1|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|sum~11_combout\,
	datab => \r6|Q\(4),
	datac => \u7|u1|Add2~6_combout\,
	combout => \u7|u1|sum~20_combout\);

-- Location: FF_X14_Y18_N1
\u7|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u7|u1|sum~20_combout\,
	ena => \u7|u1|sum[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|u1|sum\(3));

-- Location: LCCOMB_X14_Y18_N20
\oth_in[3]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \oth_in[3]~12_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & ((\u7|u1|sum\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \current_state.state_gate~q\,
	datac => \m0|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout\,
	datad => \u7|u1|sum\(3),
	combout => \oth_in[3]~12_combout\);

-- Location: FF_X14_Y18_N21
\r6|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \oth_in[3]~12_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r6|Q\(3));

-- Location: LCCOMB_X14_Y18_N18
\u7|u1|sum~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum~21_combout\ = (\u7|u1|sum~11_combout\ & ((\r6|Q\(3)))) # (!\u7|u1|sum~11_combout\ & (\u7|u1|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|Add2~4_combout\,
	datab => \r6|Q\(3),
	datac => \u7|u1|sum~11_combout\,
	combout => \u7|u1|sum~21_combout\);

-- Location: FF_X14_Y18_N19
\u7|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u7|u1|sum~21_combout\,
	ena => \u7|u1|sum[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|u1|sum\(2));

-- Location: LCCOMB_X14_Y18_N14
\oth_in[2]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \oth_in[2]~13_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[2]~25_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & (\u7|u1|sum\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \u7|u1|sum\(2),
	datac => \current_state.state_gate~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[2]~25_combout\,
	combout => \oth_in[2]~13_combout\);

-- Location: FF_X14_Y18_N15
\r6|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \oth_in[2]~13_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r6|Q\(2));

-- Location: LCCOMB_X17_Y18_N10
\r0|Q~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~15_combout\ = (!\current_state.state_idle~q\ & (\r8|Q\(9) & !\current_state.state_linear_f~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \r8|Q\(9),
	datad => \current_state.state_linear_f~q\,
	combout => \r0|Q~15_combout\);

-- Location: FF_X19_Y18_N1
\r0|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \r0|Q~15_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \r0|Q[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(9));

-- Location: LCCOMB_X20_Y16_N2
\u10|u0|Mult0|mult_core|romout[2][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[2][9]~combout\ = (\r0|Q\(8) & ((\r0|Q\(9) & (\r0|Q\(10) & !\r0|Q\(11))) # (!\r0|Q\(9) & (!\r0|Q\(10) & \r0|Q\(11))))) # (!\r0|Q\(8) & (\r0|Q\(10) $ (((\r0|Q\(9) & !\r0|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(8),
	datac => \r0|Q\(10),
	datad => \r0|Q\(11),
	combout => \u10|u0|Mult0|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X17_Y14_N28
\u3|u1|u1|Add2~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u1|u1|Add2~41_combout\ = (\u3|u1|u1|LessThan0~4_combout\ & ((\u3|u1|u1|Add1~2_combout\))) # (!\u3|u1|u1|LessThan0~4_combout\ & (\u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datac => \u3|u1|u1|Add1~2_combout\,
	datad => \u3|u1|u1|LessThan0~4_combout\,
	combout => \u3|u1|u1|Add2~41_combout\);

-- Location: FF_X16_Y14_N3
\u3|u1|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u1|u1|sum[1]~17_combout\,
	asdata => \u3|u1|u1|Add2~41_combout\,
	sload => \r0|Q\(15),
	ena => \u3|u1|u1|sum[7]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u1|u1|sum\(1));

-- Location: LCCOMB_X18_Y22_N0
\u3|r1|Q[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|r1|Q[1]~feeder_combout\ = \u3|u1|u1|sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|u1|u1|sum\(1),
	combout => \u3|r1|Q[1]~feeder_combout\);

-- Location: FF_X18_Y22_N1
\u3|r1|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|r1|Q[1]~feeder_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r1|Q\(1));

-- Location: LCCOMB_X21_Y24_N30
\u3|u2|sum[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|sum[1]~feeder_combout\ = \u3|u2|sum[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u3|u2|sum[1]~18_combout\,
	combout => \u3|u2|sum[1]~feeder_combout\);

-- Location: LCCOMB_X18_Y24_N12
\u3|u2|Add2~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|u2|Add2~5_combout\ = (\u3|u2|LessThan0~28_combout\ & (\u3|u2|Add1~2_combout\)) # (!\u3|u2|LessThan0~28_combout\ & ((\u3|u2|Add2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u3|u2|Add1~2_combout\,
	datac => \u3|u2|LessThan0~28_combout\,
	datad => \u3|u2|Add2~3_combout\,
	combout => \u3|u2|Add2~5_combout\);

-- Location: FF_X21_Y24_N31
\u3|u2|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u2|sum[1]~feeder_combout\,
	asdata => \u3|u2|Add2~5_combout\,
	sload => \u3|u2|process_0~0_combout\,
	ena => \u3|u2|sum[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u2|sum\(1));

-- Location: FF_X29_Y24_N9
\u3|u0|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|u0|u1|sum[1]~16_combout\,
	asdata => \u3|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|u0|u1|sum\(1));

-- Location: LCCOMB_X28_Y24_N16
\u3|re0_in[1]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u3|re0_in[1]~2_combout\ = (\u3|current_state.s_mac~q\ & (((\u3|u0|u1|sum\(1))))) # (!\u3|current_state.s_mac~q\ & (\u3|u2|sum\(1) & (\u3|current_state.s_sav~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u3|u2|sum\(1),
	datab => \u3|current_state.s_sav~q\,
	datac => \u3|u0|u1|sum\(1),
	datad => \u3|current_state.s_mac~q\,
	combout => \u3|re0_in[1]~2_combout\);

-- Location: FF_X28_Y24_N17
\u3|r0|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u3|re0_in[1]~2_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u3|r0|Q[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|r0|Q\(1));

-- Location: LCCOMB_X28_Y21_N30
\lut_ad~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~5_combout\ = (\lut_ad~2_combout\ & ((\lut_ad~0_combout\) # ((\u3|r0|Q\(1))))) # (!\lut_ad~2_combout\ & (!\lut_ad~0_combout\ & ((\u2|r0|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~2_combout\,
	datab => \lut_ad~0_combout\,
	datac => \u3|r0|Q\(1),
	datad => \u2|r0|Q\(1),
	combout => \lut_ad~5_combout\);

-- Location: LCCOMB_X28_Y21_N0
\lut_ad~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~6_combout\ = (\lut_ad~5_combout\ & (((\u1|r0|Q\(1)) # (!\lut_ad~1_combout\)))) # (!\lut_ad~5_combout\ & (\u0|r0|Q\(1) & (\lut_ad~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~5_combout\,
	datab => \u0|r0|Q\(1),
	datac => \lut_ad~1_combout\,
	datad => \u1|r0|Q\(1),
	combout => \lut_ad~6_combout\);

-- Location: LCCOMB_X28_Y21_N10
\Selector21~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector21~0_combout\ = (\current_state.state_gate~q\ & ((\lut_ad~6_combout\) # ((\current_state.state_stanh~q\ & \r1|Q\(1))))) # (!\current_state.state_gate~q\ & (\current_state.state_stanh~q\ & (\r1|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datab => \current_state.state_stanh~q\,
	datac => \r1|Q\(1),
	datad => \lut_ad~6_combout\,
	combout => \Selector21~0_combout\);

-- Location: M9K_X33_Y5_N0
\m0|altsyncram_component|auto_generated|ram_block1a56\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y12_N0
\m0|altsyncram_component|auto_generated|ram_block1a41\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y21_N0
\m0|altsyncram_component|auto_generated|ram_block1a26\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y3_N0
\m0|altsyncram_component|auto_generated|ram_block1a11\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N28
\m0|altsyncram_component|auto_generated|mux2|result_node[11]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[11]~6_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|ram_block1a26~portadataout\) # 
-- ((\m0|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\m0|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & 
-- !\m0|altsyncram_component|auto_generated|out_address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|ram_block1a26~portadataout\,
	datac => \m0|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[11]~6_combout\);

-- Location: LCCOMB_X34_Y17_N30
\m0|altsyncram_component|auto_generated|mux2|result_node[11]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\m0|altsyncram_component|auto_generated|mux2|result_node[11]~6_combout\ & 
-- (\m0|altsyncram_component|auto_generated|ram_block1a56~portadataout\)) # (!\m0|altsyncram_component|auto_generated|mux2|result_node[11]~6_combout\ & ((\m0|altsyncram_component|auto_generated|ram_block1a41~portadataout\))))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\m0|altsyncram_component|auto_generated|mux2|result_node[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|ram_block1a56~portadataout\,
	datab => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \m0|altsyncram_component|auto_generated|ram_block1a41~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[11]~6_combout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\);

-- Location: LCCOMB_X12_Y18_N0
\u7|u1|sum~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum~12_combout\ = (\u7|u1|sum~11_combout\ & (\r6|Q\(12))) # (!\u7|u1|sum~11_combout\ & ((\u7|u1|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|sum~11_combout\,
	datab => \r6|Q\(12),
	datad => \u7|u1|Add2~22_combout\,
	combout => \u7|u1|sum~12_combout\);

-- Location: FF_X12_Y18_N1
\u7|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u7|u1|sum~12_combout\,
	ena => \u7|u1|sum[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|u1|sum\(11));

-- Location: LCCOMB_X12_Y18_N28
\oth_in[11]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \oth_in[11]~4_combout\ = (\current_state.state_gate~q\ & (\m0|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\)) # (!\current_state.state_gate~q\ & (((\u7|u1|sum\(11) & \current_state.state_conv~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\,
	datab => \u7|u1|sum\(11),
	datac => \current_state.state_gate~q\,
	datad => \current_state.state_conv~q\,
	combout => \oth_in[11]~4_combout\);

-- Location: FF_X12_Y18_N29
\r6|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \oth_in[11]~4_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r6|Q\(11));

-- Location: LCCOMB_X12_Y18_N26
\u7|u1|sum~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum~13_combout\ = (\u7|u1|sum~11_combout\ & (\r6|Q\(11))) # (!\u7|u1|sum~11_combout\ & ((\u7|u1|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r6|Q\(11),
	datac => \u7|u1|Add2~20_combout\,
	datad => \u7|u1|sum~11_combout\,
	combout => \u7|u1|sum~13_combout\);

-- Location: FF_X12_Y18_N27
\u7|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u7|u1|sum~13_combout\,
	ena => \u7|u1|sum[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|u1|sum\(10));

-- Location: LCCOMB_X12_Y18_N10
\oth_in[10]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \oth_in[10]~5_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[10]~9_combout\)))) # (!\current_state.state_gate~q\ & (\u7|u1|sum\(10) & ((\current_state.state_conv~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|sum\(10),
	datab => \m0|altsyncram_component|auto_generated|mux2|result_node[10]~9_combout\,
	datac => \current_state.state_gate~q\,
	datad => \current_state.state_conv~q\,
	combout => \oth_in[10]~5_combout\);

-- Location: FF_X12_Y18_N11
\r6|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \oth_in[10]~5_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r6|Q\(10));

-- Location: LCCOMB_X12_Y18_N2
\u8|WideOr0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u8|WideOr0~1_combout\ = (!\r6|Q\(10) & (!\r6|Q\(9) & (!\r6|Q\(11) & !\r6|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r6|Q\(10),
	datab => \r6|Q\(9),
	datac => \r6|Q\(11),
	datad => \r6|Q\(12),
	combout => \u8|WideOr0~1_combout\);

-- Location: LCCOMB_X15_Y18_N12
\u7|u1|LessThan0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|LessThan0~0_combout\ = (\r6|Q\(13) & (((!\u8|WideOr0~2_combout\) # (!\u8|WideOr0~3_combout\)) # (!\u8|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u8|WideOr0~1_combout\,
	datab => \u8|WideOr0~3_combout\,
	datac => \u8|WideOr0~2_combout\,
	datad => \r6|Q\(13),
	combout => \u7|u1|LessThan0~0_combout\);

-- Location: LCCOMB_X15_Y18_N10
\u7|u1|sum~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum~11_combout\ = (\u7|u1|LessThan0~0_combout\) # ((\r6|Q\(14)) # (!\r6|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|LessThan0~0_combout\,
	datac => \r6|Q\(15),
	datad => \r6|Q\(14),
	combout => \u7|u1|sum~11_combout\);

-- Location: LCCOMB_X14_Y18_N12
\u7|u1|sum~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum~22_combout\ = (\u7|u1|sum~11_combout\ & (\r6|Q\(2))) # (!\u7|u1|sum~11_combout\ & ((\u7|u1|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u7|u1|sum~11_combout\,
	datab => \r6|Q\(2),
	datac => \u7|u1|Add2~2_combout\,
	combout => \u7|u1|sum~22_combout\);

-- Location: FF_X14_Y18_N13
\u7|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u7|u1|sum~22_combout\,
	ena => \u7|u1|sum[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|u1|sum\(1));

-- Location: LCCOMB_X14_Y18_N4
\oth_in[1]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \oth_in[1]~14_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & ((\u7|u1|sum\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \m0|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout\,
	datac => \current_state.state_gate~q\,
	datad => \u7|u1|sum\(1),
	combout => \oth_in[1]~14_combout\);

-- Location: FF_X14_Y18_N5
\r6|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \oth_in[1]~14_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r6|Q\(1));

-- Location: LCCOMB_X17_Y18_N14
\r0|Q~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~8_combout\ = (!\current_state.state_idle~q\ & (\r8|Q\(0) & !\current_state.state_linear_f~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \r8|Q\(0),
	datad => \current_state.state_linear_f~q\,
	combout => \r0|Q~8_combout\);

-- Location: FF_X17_Y18_N15
\r0|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~8_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r0|Q[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(0));

-- Location: LCCOMB_X17_Y16_N14
\u10|u0|Mult0|mult_core|romout[0][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[0][13]~combout\ = (\r0|Q\(3) & ((\r0|Q\(1) $ (\r0|Q\(2))))) # (!\r0|Q\(3) & (\r0|Q\(2) & ((!\r0|Q\(1)) # (!\r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(3),
	datac => \r0|Q\(1),
	datad => \r0|Q\(2),
	combout => \u10|u0|Mult0|mult_core|romout[0][13]~combout\);

-- Location: LCCOMB_X26_Y15_N12
\u0|u1|u1|Add2~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~0_combout\ = !\u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|u1|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	combout => \u0|u1|u1|Add2~0_combout\);

-- Location: LCCOMB_X26_Y15_N6
\u0|u1|u1|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u1|u1|Add2~2_combout\ = (\u0|u1|u1|sum[8]~18_combout\ & (\u0|u1|u1|Add2~0_combout\)) # (!\u0|u1|u1|sum[8]~18_combout\ & ((\u0|u1|u1|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u1|u1|Add2~0_combout\,
	datac => \u0|u1|u1|Add1~0_combout\,
	datad => \u0|u1|u1|sum[8]~18_combout\,
	combout => \u0|u1|u1|Add2~2_combout\);

-- Location: FF_X27_Y15_N1
\u0|u1|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u1|u1|sum[0]~15_combout\,
	asdata => \u0|u1|u1|Add2~2_combout\,
	sload => \u11|u0|res\(15),
	ena => \u0|u1|u1|sum[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u1|u1|sum\(0));

-- Location: LCCOMB_X27_Y19_N0
\u0|r1|Q[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|r1|Q[0]~feeder_combout\ = \u0|u1|u1|sum\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|u1|u1|sum\(0),
	combout => \u0|r1|Q[0]~feeder_combout\);

-- Location: FF_X27_Y19_N1
\u0|r1|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|r1|Q[0]~feeder_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|current_state.s_mac~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r1|Q\(0));

-- Location: LCCOMB_X29_Y19_N0
\u0|u2|sum[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|sum[0]~feeder_combout\ = \u0|u2|sum[0]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|u2|sum[0]~15_combout\,
	combout => \u0|u2|sum[0]~feeder_combout\);

-- Location: LCCOMB_X29_Y20_N30
\u0|u2|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|u2|Add2~2_combout\ = (\u0|u2|LessThan0~28_combout\ & ((\u0|u2|Add1~0_combout\))) # (!\u0|u2|LessThan0~28_combout\ & (\u0|u2|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|LessThan0~28_combout\,
	datac => \u0|u2|Add2~0_combout\,
	datad => \u0|u2|Add1~0_combout\,
	combout => \u0|u2|Add2~2_combout\);

-- Location: FF_X29_Y19_N1
\u0|u2|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u2|sum[0]~feeder_combout\,
	asdata => \u0|u2|Add2~2_combout\,
	sload => \u0|u2|process_0~0_combout\,
	ena => \u0|u2|sum[14]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u2|sum\(0));

-- Location: FF_X29_Y23_N1
\u0|u0|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|u0|u1|sum[0]~13_combout\,
	asdata => \u0|u0|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	sload => \ALT_INV_x[15]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|u0|u1|sum\(0));

-- Location: LCCOMB_X29_Y21_N20
\u0|re0_in[0]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u0|re0_in[0]~0_combout\ = (\u0|current_state.s_mac~q\ & (((\u0|u0|u1|sum\(0))))) # (!\u0|current_state.s_mac~q\ & (\u0|u2|sum\(0) & (\u0|current_state.s_sav~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|u2|sum\(0),
	datab => \u0|current_state.s_mac~q\,
	datac => \u0|current_state.s_sav~q\,
	datad => \u0|u0|u1|sum\(0),
	combout => \u0|re0_in[0]~0_combout\);

-- Location: FF_X29_Y21_N21
\u0|r0|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u0|re0_in[0]~0_combout\,
	clrn => \u0|current_state.s_rst~clkctrl_outclk\,
	ena => \u0|r0|Q[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|r0|Q\(0));

-- Location: LCCOMB_X28_Y21_N12
\lut_ad~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~3_combout\ = (\lut_ad~2_combout\ & ((\u3|r0|Q\(0)) # ((\lut_ad~0_combout\)))) # (!\lut_ad~2_combout\ & (((!\lut_ad~0_combout\ & \u2|r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~2_combout\,
	datab => \u3|r0|Q\(0),
	datac => \lut_ad~0_combout\,
	datad => \u2|r0|Q\(0),
	combout => \lut_ad~3_combout\);

-- Location: LCCOMB_X28_Y21_N26
\lut_ad~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~4_combout\ = (\lut_ad~1_combout\ & ((\lut_ad~3_combout\ & ((\u1|r0|Q\(0)))) # (!\lut_ad~3_combout\ & (\u0|r0|Q\(0))))) # (!\lut_ad~1_combout\ & (((\lut_ad~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|r0|Q\(0),
	datab => \u1|r0|Q\(0),
	datac => \lut_ad~1_combout\,
	datad => \lut_ad~3_combout\,
	combout => \lut_ad~4_combout\);

-- Location: LCCOMB_X28_Y21_N24
\Selector22~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector22~0_combout\ = (\current_state.state_gate~q\ & ((\lut_ad~4_combout\) # ((\current_state.state_stanh~q\ & \r1|Q\(0))))) # (!\current_state.state_gate~q\ & (\current_state.state_stanh~q\ & ((\r1|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_gate~q\,
	datab => \current_state.state_stanh~q\,
	datac => \lut_ad~4_combout\,
	datad => \r1|Q\(0),
	combout => \Selector22~0_combout\);

-- Location: M9K_X33_Y29_N0
\m0|altsyncram_component|auto_generated|ram_block1a31\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000",
	mem_init2 => X"0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFF",
	mem_init1 => X"FFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF80000000000007FFFFFFFFFFFF0000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFE000000000001FFFFFFFFFFFE000000000003FFFFFFFFFFF800000000",
	mem_init0 => X"001FFFFFFFFFFF000000000003FFFFFFFFFFC00000000003FFFFFFFFFFC00000000007FFFFFFFFFF00000000001FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000007FFFFFFFFF0000000001FFFFFFFFFC0000000007FFFFFFFFE0000000007FFFFFFFFC000000001FFFFFFFFF0000000007FFFFFFFF8000000007FFFFFFFF000000000FFFFFFFFE000000007FFFFFFFF000000003FFFFFFFF000000003FFFFFFFE00000000FFFFFFFF800000007FFFFFFFC00000003FFFFFFFC00000007FFFFFFF80000000FFFFFFFE00000007FFFFFFF00000003FFFFFFF00000003FFFFFFE00000007FFFFFFC0000001FFFFFFF0000000FFFFFFF8",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y9_N0
\m0|altsyncram_component|auto_generated|ram_block1a46\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000003",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y28_N0
\m0|altsyncram_component|auto_generated|ram_block1a16\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000007FFFFFF80000007FFFFFF8000000FFFFFFF0000001FFFFFFC000000FFFFFFE0000003FFFFFF0000003FFFFFF0000003FFFFFF0000007FFFFFC000000FFFFFF8000003FFFFFC000001FFFFFF000000FFFFFF000000FFFFFF000000FFFFFF000001FFFFFE000003FFFFF800000FFFFFE000003FFFFF800001FFFFFC00000FFFFFC00000FFFFFC00000FFFFFC00000FFFFF800003FFFFF000007FFFFC00001FFFFF000007FFFFC00003FFFFE00001FFFFF00000FFFFF00000FFFFF00000FFFFE00001FFFFE00003FFFFC00007FFFF00001FFFFC00007FFFF00001FFFFC00007FFFE00003FFFF00003FFFF80001FFFF80001FFFF80001FFFF80003FFFF0000",
	mem_init2 => X"3FFFE00007FFFC0001FFFF80003FFFE0000FFFF80003FFFE0000FFFF00007FFF80003FFFC0001FFFE0000FFFF0000FFFF0000FFFF0000FFFF0000FFFE0001FFFE0003FFFC0007FFF8000FFFE0001FFFC0007FFF0001FFFC0007FFF0001FFFC0007FFE0003FFF8001FFFC000FFFC0007FFE0007FFF0003FFF0003FFF0003FFF0003FFF0003FFE0007FFE0007FFC000FFF8001FFF0003FFE000FFFC001FFF0007FFC000FFF8003FFE000FFF0007FFC001FFF000FFF8003FFC001FFE000FFF0007FF8003FFC003FFE001FFE001FFE001FFE000FFF001FFE001FFE001FFE001FFC003FFC007FF8007FF000FFE001FFC003FF800FFF001FFC003FF800FFE003FFC007",
	mem_init1 => X"FF001FFC007FF001FF800FFE003FF800FFC007FF003FF800FFC007FE003FF001FF800FFC007FE007FF003FF003FF801FF801FF801FF801FF801FF801FF801FF801FF801FF803FF003FF007FE007FC00FFC01FF803FF007FE00FFC01FF803FF007FC00FF803FE007FC01FF003FE00FF803FE00FF803FE00FF803FE00FF803FE00FF807FC01FF00FF803FE01FF007F803FE01FF00FF807FC03FE01FF00FF807FC03FC01FE01FF00FF007F807F807FC03FC03FC03FE01FE01FE01FE01FE01FE01FE01FE01FC03FC03FC03FC07F807F80FF00FF01FE01FC03FC07F80FF00FE01FC03F807F00FE01FC03F80FF01FE03F807F01FE03F807F01FC03F80FE03FC07F01FC",
	mem_init0 => X"07F00FE03F80FE03F80FE03F80FE03F80FE03F80FC07F01FC07F03F80FE03F01FC07E03F80FC07F03F80FC07F03F80FC07E03F01FC0FE07F03F81FC0FE07E03F01F81FC0FE07E03F03F81F80FC0FE07E07F03F03F01F81F81FC0FC0FC0FC07E07E07E07E07E07E07E07E07E07E07E07E07E07E07E07E0FC0FC0FC0F81F81F81F03F03E07E07E0FC0F81F81F03F07E07C0FC1F83F03E07E0FC1F83F07E07C0F81F03E07C0F81F03E0FC1F83F07C0F81F07E0F81F07E0F81F07E0F81F07C0F83F07C1F03E0F81F07C1F83E0F83E07C1F07C1F03E0F83E0F83E0F83E07C1F07C1F07C1F07C1F0F83E0F83E0F83E0F87C1F07C1F0F83E0F83C1F07C3E0F83C1F0783",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y17_N0
\m0|altsyncram_component|auto_generated|ram_block1a1\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"E0F87C1F0F83C1F0783E1F0783E1F0783E1F0783C1F0F83C1E0F07C3E1F0F83C1E0F0783C1E0F0783C1E0F0783C1E1F0F87C3C1E0F0787C3C1E0F0F8783C1E1F0F078783C3E1E0F0F0787C3C3E1E1F0F0F8787C3C3C1E1E1F0F0F0F878787C3C3C3C1E1E1E1E0F0F0F0F0F0F878787878787878787878783C3C3C3C787878787878787878787870F0F0F0F0F0E1E1E1E1C3C3C3C38787870F0F0E1E1E1C3C3C787870F0E1E1E3C3C7878F0F1E1C3C387870F1E1C3C3878F0E1E3C3878F0E1E3C7870F1E3C3878F1E1C3878F1E3C3870E1E3C78F1E3C3870E1C3870E1C3870E1C3870E1C3870E1C78F1E3C70E1C3871E3C70E1C38F1E3871E3C70E1C78E1C78F1",
	mem_init2 => X"C38F1C38F1C38F1C38F1C78E1C78E3C70E3871E38F1C78E1C70E38F1C78E3C71E38E1C71E38E1C71E38E1C71C38E3C71C78E38E1C71C78E38E1C71C71E38E38E1C71C71C38E38E38E1C71C71C71C71E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38E31C71C71C71C738E38E38E31C71C71CE38E38E71C71CE38E38C71C738E38C71C738E38C71C638E31C718E39C71CE38C71CE38C71CE39C718E39C738E71C638C718E31C638C718E31CE39C738E718E31CE39C639C738C738E718E718E71CE31CE31CE31CE31CE718E718E718C738C739C639C631CE718E738C639CE318E738C639CE318C739C6318E739C6318C739CE718C631CE7",
	mem_init1 => X"39CE718C6318C639CE739CE739CE739CE739C6319CE739CE739CE739CE739CC6318C6318CE739CE7318C6339CE7318C6339CE7318C6739CC6339CE6319CE7318CE7318CE7318CE7318CE7319CE6319CC63398C67319CE6339CC67319CE63398CE63398C67319CC67319CC67319CC663398CE63398CC67319CCE63398CC673198CE673198CE673198CE673198CC673399CC6633198CE673399CCE673399CCE673399CCE6733998CC6633199CCE6633198CCE6733199CCE6633399CCC66733199CCC66733199CCC667333998CCE667331998CCE667331998CCC6663331998CCC6663331999CCCE6673331999CCCE66633339998CCCE66633331999CCCCE6663333",
	mem_init0 => X"19998CCCC6666333339999CCCCC66667333319999CCCCC6666633333199998CCCCC66666333333999998CCCCCC6666663333331999998CCCCCCE666666733333339999999CCCCCCCC66666666333333333999999998CCCCCCCCC66666666663333333333199999999999CCCCCCCCCCCCE666666666666733333333333333399999999999999998CCCCCCCCCCCCCCCCCCC66666666666666666666666733333333333333333333333333333339999999999999999999999999999999999999999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N18
\m0|altsyncram_component|auto_generated|mux2|result_node[1]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|ram_block1a16~portadataout\) # 
-- ((\m0|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\m0|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & 
-- !\m0|altsyncram_component|auto_generated|out_address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datac => \m0|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout\);

-- Location: LCCOMB_X34_Y17_N20
\m0|altsyncram_component|auto_generated|mux2|result_node[1]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\m0|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout\ & 
-- ((\m0|altsyncram_component|auto_generated|ram_block1a46~portadataout\))) # (!\m0|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout\ & (\m0|altsyncram_component|auto_generated|ram_block1a31~portadataout\)))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\m0|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|ram_block1a31~portadataout\,
	datab => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \m0|altsyncram_component|auto_generated|ram_block1a46~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout\);

-- Location: LCCOMB_X39_Y17_N16
\u5|u1|sum~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u5|u1|sum~21_combout\ = (\u5|u1|LessThan0~0_combout\ & ((\r3|Q\(15) & (\u5|u1|Add2~2_combout\)) # (!\r3|Q\(15) & ((\r3|Q\(2)))))) # (!\u5|u1|LessThan0~0_combout\ & (((\r3|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|LessThan0~0_combout\,
	datab => \r3|Q\(15),
	datac => \u5|u1|Add2~2_combout\,
	datad => \r3|Q\(2),
	combout => \u5|u1|sum~21_combout\);

-- Location: FF_X39_Y17_N17
\u5|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u5|u1|sum~21_combout\,
	ena => \u5|u1|sum[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|u1|sum\(1));

-- Location: LCCOMB_X38_Y17_N16
\ith_in[1]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ith_in[1]~14_combout\ = (\current_state.state_gate~q\ & (\m0|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout\)) # (!\current_state.state_gate~q\ & (((\current_state.state_conv~q\ & \u5|u1|sum\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout\,
	datab => \current_state.state_gate~q\,
	datac => \current_state.state_conv~q\,
	datad => \u5|u1|sum\(1),
	combout => \ith_in[1]~14_combout\);

-- Location: FF_X38_Y17_N17
\r3|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ith_in[1]~14_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r3|Q\(1));

-- Location: FF_X39_Y17_N27
\u5|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \r3|Q\(1),
	sload => VCC,
	ena => \u5|u1|sum[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u5|u1|sum\(0));

-- Location: LCCOMB_X38_Y17_N6
\ith_in[0]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ith_in[0]~2_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout\)))) # (!\current_state.state_gate~q\ & (\u5|u1|sum\(0) & (\current_state.state_conv~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u5|u1|sum\(0),
	datab => \current_state.state_gate~q\,
	datac => \current_state.state_conv~q\,
	datad => \m0|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout\,
	combout => \ith_in[0]~2_combout\);

-- Location: FF_X38_Y17_N7
\r3|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \ith_in[0]~2_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r3|Q\(0));

-- Location: LCCOMB_X46_Y18_N28
\s_upd|u1|sum[3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[3]~feeder_combout\ = \s_upd|u1|sum[3]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u1|sum[3]~22_combout\,
	combout => \s_upd|u1|sum[3]~feeder_combout\);

-- Location: LCCOMB_X46_Y18_N22
\s_upd|u1|Add2~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~11_combout\ = (\s_upd|u1|LessThan0~28_combout\ & (\s_upd|u1|Add1~6_combout\)) # (!\s_upd|u1|LessThan0~28_combout\ & ((\s_upd|u1|Add2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_upd|u1|LessThan0~28_combout\,
	datac => \s_upd|u1|Add1~6_combout\,
	datad => \s_upd|u1|Add2~9_combout\,
	combout => \s_upd|u1|Add2~11_combout\);

-- Location: FF_X46_Y18_N29
\s_upd|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \s_upd|u1|sum[3]~feeder_combout\,
	asdata => \s_upd|u1|Add2~11_combout\,
	sload => \s_upd|u1|process_0~0_combout\,
	ena => \s_upd|u1|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_upd|u1|sum\(3));

-- Location: LCCOMB_X40_Y18_N30
\r1|Q~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q~5_combout\ = (!\current_state.state_idle~q\ & (!\current_state.state_linear_f~q\ & \s_upd|u1|sum\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \current_state.state_linear_f~q\,
	datad => \s_upd|u1|sum\(3),
	combout => \r1|Q~5_combout\);

-- Location: FF_X40_Y18_N31
\r1|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r1|Q~5_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r1|Q[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|Q\(3));

-- Location: LCCOMB_X44_Y18_N20
\s_upd|u1|sum[2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[2]~feeder_combout\ = \s_upd|u1|sum[2]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_upd|u1|sum[2]~20_combout\,
	combout => \s_upd|u1|sum[2]~feeder_combout\);

-- Location: LCCOMB_X44_Y18_N8
\s_upd|u1|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~8_combout\ = (\s_upd|u1|LessThan0~28_combout\ & (\s_upd|u1|Add1~4_combout\)) # (!\s_upd|u1|LessThan0~28_combout\ & ((\s_upd|u1|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_upd|u1|Add1~4_combout\,
	datac => \s_upd|u1|Add2~6_combout\,
	datad => \s_upd|u1|LessThan0~28_combout\,
	combout => \s_upd|u1|Add2~8_combout\);

-- Location: FF_X44_Y18_N21
\s_upd|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \s_upd|u1|sum[2]~feeder_combout\,
	asdata => \s_upd|u1|Add2~8_combout\,
	sload => \s_upd|u1|process_0~0_combout\,
	ena => \s_upd|u1|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_upd|u1|sum\(2));

-- Location: LCCOMB_X40_Y18_N4
\r1|Q~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q~4_combout\ = (!\current_state.state_idle~q\ & (!\current_state.state_linear_f~q\ & \s_upd|u1|sum\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \current_state.state_linear_f~q\,
	datad => \s_upd|u1|sum\(2),
	combout => \r1|Q~4_combout\);

-- Location: FF_X40_Y18_N5
\r1|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r1|Q~4_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r1|Q[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|Q\(2));

-- Location: LCCOMB_X44_Y18_N22
\s_upd|u1|sum[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[1]~feeder_combout\ = \s_upd|u1|sum[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \s_upd|u1|sum[1]~18_combout\,
	combout => \s_upd|u1|sum[1]~feeder_combout\);

-- Location: LCCOMB_X45_Y18_N0
\s_upd|u1|Add2~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~5_combout\ = (\s_upd|u1|LessThan0~28_combout\ & (\s_upd|u1|Add1~2_combout\)) # (!\s_upd|u1|LessThan0~28_combout\ & ((\s_upd|u1|Add2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_upd|u1|LessThan0~28_combout\,
	datac => \s_upd|u1|Add1~2_combout\,
	datad => \s_upd|u1|Add2~3_combout\,
	combout => \s_upd|u1|Add2~5_combout\);

-- Location: FF_X44_Y18_N23
\s_upd|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \s_upd|u1|sum[1]~feeder_combout\,
	asdata => \s_upd|u1|Add2~5_combout\,
	sload => \s_upd|u1|process_0~0_combout\,
	ena => \s_upd|u1|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_upd|u1|sum\(1));

-- Location: LCCOMB_X40_Y18_N26
\r1|Q~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q~3_combout\ = (!\current_state.state_idle~q\ & (!\current_state.state_linear_f~q\ & \s_upd|u1|sum\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \current_state.state_linear_f~q\,
	datad => \s_upd|u1|sum\(1),
	combout => \r1|Q~3_combout\);

-- Location: FF_X40_Y18_N27
\r1|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r1|Q~3_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r1|Q[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|Q\(1));

-- Location: LCCOMB_X44_Y18_N12
\s_upd|u1|sum[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[0]~feeder_combout\ = \s_upd|u1|sum[0]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \s_upd|u1|sum[0]~15_combout\,
	combout => \s_upd|u1|sum[0]~feeder_combout\);

-- Location: LCCOMB_X43_Y18_N30
\s_upd|u1|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~2_combout\ = (\s_upd|u1|LessThan0~28_combout\ & ((\s_upd|u1|Add1~0_combout\))) # (!\s_upd|u1|LessThan0~28_combout\ & (\s_upd|u1|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_upd|u1|Add2~0_combout\,
	datac => \s_upd|u1|Add1~0_combout\,
	datad => \s_upd|u1|LessThan0~28_combout\,
	combout => \s_upd|u1|Add2~2_combout\);

-- Location: FF_X44_Y18_N13
\s_upd|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \s_upd|u1|sum[0]~feeder_combout\,
	asdata => \s_upd|u1|Add2~2_combout\,
	sload => \s_upd|u1|process_0~0_combout\,
	ena => \s_upd|u1|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_upd|u1|sum\(0));

-- Location: LCCOMB_X40_Y18_N24
\r1|Q~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q~1_combout\ = (!\current_state.state_idle~q\ & (!\current_state.state_linear_f~q\ & \s_upd|u1|sum\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \current_state.state_linear_f~q\,
	datad => \s_upd|u1|sum\(0),
	combout => \r1|Q~1_combout\);

-- Location: FF_X40_Y18_N25
\r1|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r1|Q~1_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r1|Q[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|Q\(0));

-- Location: LCCOMB_X46_Y18_N24
\s_upd|u1|sum[13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|sum[13]~feeder_combout\ = \s_upd|u1|sum[13]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \s_upd|u1|sum[13]~42_combout\,
	combout => \s_upd|u1|sum[13]~feeder_combout\);

-- Location: LCCOMB_X46_Y18_N30
\s_upd|u1|Add2~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \s_upd|u1|Add2~44_combout\ = (\s_upd|u1|LessThan0~28_combout\ & (\s_upd|u1|Add1~26_combout\)) # (!\s_upd|u1|LessThan0~28_combout\ & ((\s_upd|u1|Add2~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_upd|u1|Add1~26_combout\,
	datac => \s_upd|u1|Add2~39_combout\,
	datad => \s_upd|u1|LessThan0~28_combout\,
	combout => \s_upd|u1|Add2~44_combout\);

-- Location: FF_X46_Y18_N25
\s_upd|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \s_upd|u1|sum[13]~feeder_combout\,
	asdata => \s_upd|u1|Add2~44_combout\,
	sload => \s_upd|u1|process_0~0_combout\,
	ena => \s_upd|u1|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_upd|u1|sum\(13));

-- Location: LCCOMB_X40_Y18_N2
\r1|Q~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r1|Q~16_combout\ = (!\current_state.state_idle~q\ & (!\current_state.state_linear_f~q\ & \s_upd|u1|sum\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \current_state.state_linear_f~q\,
	datad => \s_upd|u1|sum\(13),
	combout => \r1|Q~16_combout\);

-- Location: FF_X40_Y18_N3
\r1|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r1|Q~16_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r1|Q[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r1|Q\(13));

-- Location: LCCOMB_X30_Y22_N0
\lut_ad~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~31_combout\ = (\lut_ad~2_combout\ & ((\lut_ad~0_combout\) # ((\u3|r0|Q\(13))))) # (!\lut_ad~2_combout\ & (!\lut_ad~0_combout\ & (\u2|r0|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~2_combout\,
	datab => \lut_ad~0_combout\,
	datac => \u2|r0|Q\(13),
	datad => \u3|r0|Q\(13),
	combout => \lut_ad~31_combout\);

-- Location: LCCOMB_X29_Y22_N12
\lut_ad~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \lut_ad~32_combout\ = (\lut_ad~1_combout\ & ((\lut_ad~31_combout\ & (\u1|r0|Q\(13))) # (!\lut_ad~31_combout\ & ((\u0|r0|Q\(13)))))) # (!\lut_ad~1_combout\ & (((\lut_ad~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lut_ad~1_combout\,
	datab => \u1|r0|Q\(13),
	datac => \lut_ad~31_combout\,
	datad => \u0|r0|Q\(13),
	combout => \lut_ad~32_combout\);

-- Location: LCCOMB_X30_Y22_N30
\Selector9~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \Selector9~0_combout\ = (\r1|Q\(13) & ((\current_state.state_stanh~q\) # ((\current_state.state_gate~q\ & \lut_ad~32_combout\)))) # (!\r1|Q\(13) & (((\current_state.state_gate~q\ & \lut_ad~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r1|Q\(13),
	datab => \current_state.state_stanh~q\,
	datac => \current_state.state_gate~q\,
	datad => \lut_ad~32_combout\,
	combout => \Selector9~0_combout\);

-- Location: FF_X30_Y22_N31
\m0|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \Selector9~0_combout\,
	ena => \m0|altsyncram_component|auto_generated|address_reg_a[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \m0|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X34_Y17_N7
\m0|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \m0|altsyncram_component|auto_generated|address_reg_a\(0),
	sload => VCC,
	ena => \WideOr7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: M9K_X33_Y26_N0
\m0|altsyncram_component|auto_generated|ram_block1a15\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFE0007FFE0007FFE0007FFE0007FFC000FFFC000FFF8001FFF0003FFE000FFFC001FFF0003FFE000FFF8003FFE000FFF8003FFE000FFF0007FFC003FFE000FFF0007FF8003FFC003FFE001FFE000FFF000FFF000FFF000FFF000FFF000FFF000FFE001FFE001FFC003FFC007FF800FFF001FFE003FF8007FF001FFC003FF800FFE003FF800FFE003FF800FFE003FF800FFC007FF003FF800FFC007FF003FF801FFC00FFE007FE003FF003FF801FF801FF800FFC00FFC00FFC00FFC00FFC00FFC01FF801FF801FF803FF003FE007FE00FFC01FF803FF007FE00FFC01FF803FE007FC01FF003FE00FF803FF007FC01FF007FC01FF007FC01FF007FC03FE00FF80",
	mem_init2 => X"3FC01FF007F803FE01FF007F803FC01FE00FF007F803FC01FE00FF00FF807F807FC03FC03FE01FE01FE00FF00FF00FF00FF00FF00FF00FF00FF00FF01FE01FE01FE03FC03FC07F807F00FF01FE01FC03FC07F80FF01FE03FC07F80FF01FC03F807F01FE03F807F01FC03F80FE03FC07F01FC07F80FE03F80FE03F80FE03F80FE03F80FE03F81FC07F01FC07E03F80FE07F01FC0FE03F01FC0FE03F01FC0FE07F03F80FC07E03F01F80FC0FE07F03F81F80FC0FE07E03F03F81F81FC0FC0FE07E07E03F03F03F01F81F81F81F81F81F81F80FC0F81F81F81F81F81F81F81F83F03F03F07E07E07E0FC0FC1F81F83F03E07E0FC0F81F83F03E07C0FC1F83F03E07",
	mem_init1 => X"C0F81F03E07C0F81F07E0FC1F83E07C0F83F07C0F83F07C0F83F07C1F83E0FC1F07E0F83E07C1F07C0F83E0F83E07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C3E0F83E0F87C1F07C3E0F83E1F07C3E0F87C1F0F83E1F0783E0F07C3E0F07C3E1F0783E1F0F83C1E0F07C3E1F0F87C3E1F0F87C3E1F0F8783C1E0F0787C3E1E0F0F87C3C1E1F0F0787C3C1E1F0F0F8787C3C3E1E1F0F0F878783C3C3E1E1E1F0F0F0F0787878787C3C3C3C3C3C3C1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1C3C3C3C3C3C3C3878787878F0F0F0E1E1E1C3C3C387878F0F0E1E1E3C3C7878F0F1E1C3C3878F0F1E1C3C7870F1E1C3C7870E1E3C3870F1E3C3870F1E3",
	mem_init0 => X"C78F0E1C3870E1C3C78F1E3C78F1E3870E1C3870E3C78F1E3870E3C78F1C38F1E3871E3C70E3C70E3C70E3C70E3C70E3871E38F1C38E1C70E3871C38E1C71E38E1C71E38E1C71E38E3C71C78E38E1C71C70E38E38F1C71C71E38E38E38E3C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71CE38E38E38E71C71C718E38E39C71C718E38E71C718E38C71C638E31C738E39C718E31C738E71C638C718E31C638C718E31CE39C638C738C718E718E718E718E718E718E718E738C738C639CE31CE718C739C6318E739C6318E739CE318C631CE739CE739C6318C6318C6318C6318CE739CE739CC6318C6739CE6318CE7398C6339CC6339CC6339CC673",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y23_N0
\m0|altsyncram_component|auto_generated|ram_block1a0\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"98C67318CE63398C67319CC67319CC67319CC673398CE63319CCE63319CCE633198CE673399CCE673399CCC6633199CCE66333998CC667333998CCE667331998CCC66673339998CCCE66633339999CCCCE666633333199998CCCCCE6666673333333999999998CCCCCCCCCCE666666666666666666666673333333366666666666666666666666CCCCCCCCCCC99999999B3333332666666CCCCCD999993333266664CCCD999933326664CCC999B3336664CC999B332664CC999332664CC99933666CC99B32664CD9933664C99B3264CD993266CD9B3264C993366CD9B366CD9B366CD93264C99366CD9326CD9B264D9B26CD9326C99364D9B26C99364D9366C9",
	mem_init2 => X"B26C9B26C9B26C9B26C9B64D9364DB26C9B64D926C9B64D926C936C9B64DB24D926D926D926D926D926D926DB24DB249B64936D924DB64936D9249B6D924DB6D9249B6DB24926DB6D924924DB6DB6D924924924DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DA492492492DB6DB6D24924B6DB692492DB6D2492DB692496DB492DB6924B6D24B6D24B6D24B6D24B6925B492DA496D25B492DA4B692DA4B692DA5B496D25A4B696D25A4B49692DA5B4B49692D2DA5B4B4969692D2D25A5A5B4B4B4B6969696969692D2D2D2D2D2D2D2D2D69696969696B4B4B4B5A5A5A52D2D69694B4B5A5AD2D696B4B5A52D296B4A5A52D694B5A5296B4A5AD694B5AD294",
	mem_init1 => X"B5AD694A5AD6B5A5294A52D6B5AD6B5AD6B5A5295AD6B5AD6B5AD6B5294A52B5AD6A5294AD6B5294AD6A52B5A94AD6A52B5A94AD4A56A52B52B5A95A95AD4AD4AD4AD4AD4AD4AD4AD4AD4A95A95A952B52A56A54AD5A95AB52A54AD5A952A56AD5AB56A54A952A54A952A54A952A55AB56AD52A54AB56A952AD5AA54AB54A956A956A956A956A956A956A956AB54AB55AA552AD56A954AA55AAD56AB55AAD56AB55AA954AA556AB552A955AA955AAD54AAD54AA955AA955AAB552AA554AAD55AAB556AAD552AA554AAB556AA9556AA9556AA9556AA9554AAA555AAAD556AAB5552AA9555AAAD554AAAD555AAA95552AAA5554AAA95552AAAD5552AAAD5552AAA",
	mem_init0 => X"95556AAAA55552AAAB55552AAAB55556AAAAD5555AAAAA55555AAAAAD55556AAAAB555552AAAAA555554AAAAAB555555AAAAAAD555554AAAAAA95555556AAAAAAB55555552AAAAAAA55555555AAAAAAAAB555555556AAAAAAAAA5555555555AAAAAAAAAA955555555555AAAAAAAAAAAAD5555555555554AAAAAAAAAAAAAAB55555555555555556AAAAAAAAAAAAAAAAAAA555555555555555555555554AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X33_Y11_N0
\m0|altsyncram_component|auto_generated|ram_block1a30\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFC000000000000000FFF",
	mem_init2 => X"FFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFE0000000000003FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFC000000000003FFFFFFFFFFF800000000000FFFFFFFFFFFE00000000000FFFFFFFFFFFC00000000003FFFFFFFFFFE00000000003FFFFFFFFFFC00000000007FFFFFFFFFE00000000007FFFFFFFFFE0000000000FFFFFFFFFF80000000007FFFFFFFFF80000000007FFFFFFFFF0000000001FFFFFFFFFC000000000FFFFFFFFFC0",
	mem_init1 => X"00000001FFFFFFFFF0000000007FFFFFFFFC000000003FFFFFFFFC000000007FFFFFFFF000000001FFFFFFFFC000000007FFFFFFFE00000000FFFFFFFFC00000001FFFFFFFF000000007FFFFFFFC00000003FFFFFFFC00000003FFFFFFF80000000FFFFFFFE00000003FFFFFFF80000001FFFFFFF80000001FFFFFFF80000001FFFFFFF00000007FFFFFFC0000001FFFFFFE0000001FFFFFFE0000001FFFFFFE0000001FFFFFFC0000007FFFFFF0000001FFFFFFC000000FFFFFFE0000007FFFFFE0000007FFFFFC000000FFFFFF8000001FFFFFF0000007FFFFF8000003FFFFFC000001FFFFFE000001FFFFFE000001FFFFFC000003FFFFF8000007FFFFF000",
	mem_init0 => X"001FFFFFC00000FFFFFE000003FFFFF000003FFFFF000003FFFFF000003FFFFF000007FFFFE00000FFFFFC00001FFFFF000007FFFFC00003FFFFE00001FFFFF00000FFFFF000007FFFF800007FFFF00000FFFFF00001FFFFE00003FFFFC00007FFFF00001FFFFC00007FFFF00003FFFF80001FFFFC0000FFFFE00007FFFE00007FFFE00007FFFE0000FFFFC0000FFFF80001FFFF00007FFFE0000FFFF80003FFFE0000FFFF80003FFFC0001FFFE0000FFFF00007FFF80007FFFC0003FFFC0003FFFC0003FFF80007FFF80007FFF0000FFFE0001FFFC0007FFF8000FFFE0003FFF8000FFFE0003FFF8001FFFC0007FFE0003FFF8001FFF8000FFFC000FFFE0007",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N8
\m0|altsyncram_component|auto_generated|mux2|result_node[0]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\m0|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\m0|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\m0|altsyncram_component|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	datac => \m0|altsyncram_component|auto_generated|ram_block1a30~portadataout\,
	datad => \m0|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout\);

-- Location: M9K_X33_Y10_N0
\m0|altsyncram_component|auto_generated|ram_block1a45\ : cyclone10lp_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000FFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000003",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	clk0_output_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./init/tanh_lut.mif",
	init_file_layout => "port_a",
	logical_ram_name => "LUT:m0|altsyncram:altsyncram_component|altsyncram_gmt3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 15,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Selector7~1_combout\,
	clk0 => \clock~inputclkctrl_outclk\,
	ena0 => \WideOr7~0_combout\,
	portadatain => \m0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \m0|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \m0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N14
\m0|altsyncram_component|auto_generated|mux2|result_node[0]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \m0|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout\ = (\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\m0|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout\ & 
-- ((\m0|altsyncram_component|auto_generated|ram_block1a45~portadataout\))) # (!\m0|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout\ & (\m0|altsyncram_component|auto_generated|ram_block1a15~portadataout\)))) # 
-- (!\m0|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\m0|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \m0|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \m0|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	datac => \m0|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout\,
	datad => \m0|altsyncram_component|auto_generated|ram_block1a45~portadataout\,
	combout => \m0|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout\);

-- Location: LCCOMB_X14_Y18_N10
\u7|u1|sum[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u7|u1|sum[0]~feeder_combout\ = \r6|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r6|Q\(1),
	combout => \u7|u1|sum[0]~feeder_combout\);

-- Location: FF_X14_Y18_N11
\u7|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u7|u1|sum[0]~feeder_combout\,
	ena => \u7|u1|sum[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u7|u1|sum\(0));

-- Location: LCCOMB_X14_Y18_N24
\oth_in[0]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \oth_in[0]~2_combout\ = (\current_state.state_gate~q\ & (((\m0|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout\)))) # (!\current_state.state_gate~q\ & (\current_state.state_conv~q\ & ((\u7|u1|sum\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_conv~q\,
	datab => \m0|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout\,
	datac => \current_state.state_gate~q\,
	datad => \u7|u1|sum\(0),
	combout => \oth_in[0]~2_combout\);

-- Location: FF_X14_Y18_N25
\r6|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \oth_in[0]~2_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r6|Q\(0));

-- Location: LCCOMB_X17_Y18_N28
\r0|Q~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r0|Q~3_combout\ = (!\current_state.state_idle~q\ & (\r8|Q\(4) & !\current_state.state_linear_f~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \current_state.state_idle~q\,
	datac => \r8|Q\(4),
	datad => \current_state.state_linear_f~q\,
	combout => \r0|Q~3_combout\);

-- Location: FF_X17_Y18_N29
\r0|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r0|Q~3_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \r0|Q[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r0|Q\(4));

-- Location: LCCOMB_X16_Y16_N14
\u10|u0|Mult0|mult_core|romout[1][13]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[1][13]~1_combout\ = (\r0|Q\(7) & ((\r0|Q\(6) $ (\r0|Q\(5))))) # (!\r0|Q\(7) & (\r0|Q\(6) & ((!\r0|Q\(5)) # (!\r0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(4),
	datab => \r0|Q\(7),
	datac => \r0|Q\(6),
	datad => \r0|Q\(5),
	combout => \u10|u0|Mult0|mult_core|romout[1][13]~1_combout\);

-- Location: LCCOMB_X17_Y16_N6
\u10|u0|Mult0|mult_core|romout[1][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[1][8]~combout\ = (\r0|Q\(5) & (\r0|Q\(7) $ (((\r0|Q\(6)) # (!\r0|Q\(4)))))) # (!\r0|Q\(5) & ((\r0|Q\(7) & (!\r0|Q\(4) & \r0|Q\(6))) # (!\r0|Q\(7) & (\r0|Q\(4) & !\r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(6),
	combout => \u10|u0|Mult0|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X16_Y16_N8
\u10|u0|Mult0|mult_core|romout[1][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[1][7]~combout\ = (\r0|Q\(6) & ((\r0|Q\(5) & ((!\r0|Q\(4)))) # (!\r0|Q\(5) & (\r0|Q\(7) & \r0|Q\(4))))) # (!\r0|Q\(6) & (\r0|Q\(4) $ (((!\r0|Q\(5) & \r0|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(5),
	datac => \r0|Q\(7),
	datad => \r0|Q\(4),
	combout => \u10|u0|Mult0|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X17_Y17_N28
\u11|u0|Mult0|mult_core|romout[1][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[1][14]~combout\ = (\r0|Q\(7) & (((!\r0|Q\(5))))) # (!\r0|Q\(7) & ((\r0|Q\(4) & ((\r0|Q\(5)))) # (!\r0|Q\(4) & (\r0|Q\(6) & !\r0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(5),
	combout => \u11|u0|Mult0|mult_core|romout[1][14]~combout\);

-- Location: LCCOMB_X16_Y18_N18
\u11|u0|Mult0|mult_core|romout[1][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[1][13]~combout\ = \r0|Q\(7) $ (((!\r0|Q\(4) & ((\r0|Q\(6)) # (\r0|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(5),
	datac => \r0|Q\(4),
	datad => \r0|Q\(7),
	combout => \u11|u0|Mult0|mult_core|romout[1][13]~combout\);

-- Location: LCCOMB_X16_Y16_N0
\u12|u0|Mult0|mult_core|romout[1][12]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[1][12]~2_combout\ = \r0|Q\(6) $ (((\r0|Q\(4)) # (\r0|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datac => \r0|Q\(4),
	datad => \r0|Q\(5),
	combout => \u12|u0|Mult0|mult_core|romout[1][12]~2_combout\);

-- Location: LCCOMB_X16_Y17_N26
\u10|u0|Mult0|mult_core|romout[0][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[0][8]~combout\ = (\r0|Q\(3) & ((\r0|Q\(0) & (\r0|Q\(1) & !\r0|Q\(2))) # (!\r0|Q\(0) & (!\r0|Q\(1) & \r0|Q\(2))))) # (!\r0|Q\(3) & (\r0|Q\(1) $ (((\r0|Q\(0) & !\r0|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(0),
	datab => \r0|Q\(3),
	datac => \r0|Q\(1),
	datad => \r0|Q\(2),
	combout => \u10|u0|Mult0|mult_core|romout[0][8]~combout\);

-- Location: LCCOMB_X16_Y18_N28
\u10|u0|Mult0|mult_core|romout[0][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[0][7]~combout\ = (\r0|Q\(1) & (\r0|Q\(0) $ (((\r0|Q\(2)))))) # (!\r0|Q\(1) & ((\r0|Q\(0) & (\r0|Q\(3) $ (!\r0|Q\(2)))) # (!\r0|Q\(0) & (\r0|Q\(3) & !\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(0),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u10|u0|Mult0|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X16_Y16_N10
\u11|u0|Mult0|mult_core|romout[0][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[0][14]~combout\ = (\r0|Q\(1) & (((!\r0|Q\(3) & \r0|Q\(0))))) # (!\r0|Q\(1) & ((\r0|Q\(3)) # ((\r0|Q\(2) & !\r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(2),
	datab => \r0|Q\(1),
	datac => \r0|Q\(3),
	datad => \r0|Q\(0),
	combout => \u11|u0|Mult0|mult_core|romout[0][14]~combout\);

-- Location: LCCOMB_X17_Y20_N0
\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u11|u0|Mult0|mult_core|romout[0][14]~combout\ & \r0|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[0][14]~combout\,
	datab => \r0|Q\(4),
	datad => VCC,
	cout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X17_Y20_N2
\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ & (!\u10|u0|Mult0|mult_core|romout[0][7]~combout\ & !\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ & ((!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u10|u0|Mult0|mult_core|romout[0][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[1][6]~1_combout\,
	datab => \u10|u0|Mult0|mult_core|romout[0][7]~combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X17_Y20_N4
\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u12|u0|Mult0|mult_core|romout[1][12]~2_combout\ & ((\u10|u0|Mult0|mult_core|romout[0][8]~combout\) # (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u12|u0|Mult0|mult_core|romout[1][12]~2_combout\ & (\u10|u0|Mult0|mult_core|romout[0][8]~combout\ & !\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[1][12]~2_combout\,
	datab => \u10|u0|Mult0|mult_core|romout[0][8]~combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X17_Y20_N6
\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u10|u0|Mult0|mult_core|romout[0][9]~combout\ & (!\u11|u0|Mult0|mult_core|romout[1][13]~combout\ & !\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[0][9]~combout\ & ((!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u11|u0|Mult0|mult_core|romout[1][13]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[0][9]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[1][13]~combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X17_Y20_N8
\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u11|u0|Mult0|mult_core|romout[1][14]~combout\ $ (\u2|u1|u0|Mult0|mult_core|romout[0][15]~0_combout\ $ (\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # 
-- (GND)
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u11|u0|Mult0|mult_core|romout[1][14]~combout\ & ((!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\) # (!\u2|u1|u0|Mult0|mult_core|romout[0][15]~0_combout\))) # 
-- (!\u11|u0|Mult0|mult_core|romout[1][14]~combout\ & (!\u2|u1|u0|Mult0|mult_core|romout[0][15]~0_combout\ & !\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[1][14]~combout\,
	datab => \u2|u1|u0|Mult0|mult_core|romout[0][15]~0_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X17_Y20_N10
\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u10|u0|Mult0|mult_core|romout[1][7]~combout\ & ((\u10|u0|Mult0|mult_core|romout[0][11]~9_combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[0][11]~9_combout\ & (\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)))) # (!\u10|u0|Mult0|mult_core|romout[1][7]~combout\ & ((\u10|u0|Mult0|mult_core|romout[0][11]~9_combout\ & 
-- ((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND))) # (!\u10|u0|Mult0|mult_core|romout[0][11]~9_combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\))))
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u10|u0|Mult0|mult_core|romout[1][7]~combout\ & (\u10|u0|Mult0|mult_core|romout[0][11]~9_combout\ & !\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[1][7]~combout\ & ((\u10|u0|Mult0|mult_core|romout[0][11]~9_combout\) # (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[1][7]~combout\,
	datab => \u10|u0|Mult0|mult_core|romout[0][11]~9_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X17_Y20_N12
\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u10|u0|Mult0|mult_core|romout[1][8]~combout\ $ (\u10|u0|Mult0|mult_core|romout[0][12]~combout\ $ (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u10|u0|Mult0|mult_core|romout[1][8]~combout\ & ((\u10|u0|Mult0|mult_core|romout[0][12]~combout\) # (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u10|u0|Mult0|mult_core|romout[1][8]~combout\ & (\u10|u0|Mult0|mult_core|romout[0][12]~combout\ & !\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[1][8]~combout\,
	datab => \u10|u0|Mult0|mult_core|romout[0][12]~combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X17_Y20_N14
\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u10|u0|Mult0|mult_core|romout[1][9]~8_combout\ & ((\u10|u0|Mult0|mult_core|romout[0][13]~combout\ & (\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u10|u0|Mult0|mult_core|romout[0][13]~combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u10|u0|Mult0|mult_core|romout[1][9]~8_combout\ & ((\u10|u0|Mult0|mult_core|romout[0][13]~combout\ & 
-- (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u10|u0|Mult0|mult_core|romout[0][13]~combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u10|u0|Mult0|mult_core|romout[1][9]~8_combout\ & (!\u10|u0|Mult0|mult_core|romout[0][13]~combout\ & !\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[1][9]~8_combout\ & ((!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u10|u0|Mult0|mult_core|romout[0][13]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[1][9]~8_combout\,
	datab => \u10|u0|Mult0|mult_core|romout[0][13]~combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X17_Y20_N16
\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u10|u0|Mult0|mult_core|romout[0][14]~2_combout\ $ (\u10|u0|Mult0|mult_core|romout[1][10]~combout\ $ (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u10|u0|Mult0|mult_core|romout[0][14]~2_combout\ & ((\u10|u0|Mult0|mult_core|romout[1][10]~combout\) # (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u10|u0|Mult0|mult_core|romout[0][14]~2_combout\ & (\u10|u0|Mult0|mult_core|romout[1][10]~combout\ & !\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[0][14]~2_combout\,
	datab => \u10|u0|Mult0|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X17_Y20_N18
\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u10|u0|Mult0|mult_core|romout[1][11]~7_combout\ & ((\u11|u0|Mult0|mult_core|romout[0][11]~10_combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (GND))) # (!\u11|u0|Mult0|mult_core|romout[0][11]~10_combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u10|u0|Mult0|mult_core|romout[1][11]~7_combout\ & ((\u11|u0|Mult0|mult_core|romout[0][11]~10_combout\ & 
-- (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u11|u0|Mult0|mult_core|romout[0][11]~10_combout\ & (\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC))))
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u10|u0|Mult0|mult_core|romout[1][11]~7_combout\ & ((\u11|u0|Mult0|mult_core|romout[0][11]~10_combout\) # (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\))) # 
-- (!\u10|u0|Mult0|mult_core|romout[1][11]~7_combout\ & (\u11|u0|Mult0|mult_core|romout[0][11]~10_combout\ & !\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[1][11]~7_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[0][11]~10_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X17_Y20_N20
\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\u10|u0|Mult0|mult_core|romout[1][12]~combout\ & (\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\u10|u0|Mult0|mult_core|romout[1][12]~combout\ & 
-- (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u10|u0|Mult0|mult_core|romout[1][12]~combout\ & !\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[1][12]~combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X17_Y20_N22
\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u10|u0|Mult0|mult_core|romout[1][13]~1_combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u10|u0|Mult0|mult_core|romout[1][13]~1_combout\ & 
-- ((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u10|u0|Mult0|mult_core|romout[1][13]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[1][13]~1_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X19_Y17_N6
\u11|u0|Mult0|mult_core|romout[3][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[3][13]~combout\ = (!\r0|Q\(12) & ((\r0|Q\(13)) # (\r0|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(14),
	datad => \r0|Q\(12),
	combout => \u11|u0|Mult0|mult_core|romout[3][13]~combout\);

-- Location: LCCOMB_X19_Y17_N12
\u11|u0|Mult0|mult_core|romout[3][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[3][12]~combout\ = \r0|Q\(14) $ (((\r0|Q\(13)) # (\r0|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(14),
	datad => \r0|Q\(12),
	combout => \u11|u0|Mult0|mult_core|romout[3][12]~combout\);

-- Location: LCCOMB_X21_Y17_N28
\u10|u0|Mult0|mult_core|romout[2][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[2][8]~combout\ = (\r0|Q\(11) & ((\r0|Q\(8) & (!\r0|Q\(10) & \r0|Q\(9))) # (!\r0|Q\(8) & (\r0|Q\(10) & !\r0|Q\(9))))) # (!\r0|Q\(11) & (\r0|Q\(9) $ (((\r0|Q\(8) & !\r0|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(11),
	datab => \r0|Q\(8),
	datac => \r0|Q\(10),
	datad => \r0|Q\(9),
	combout => \u10|u0|Mult0|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X20_Y18_N26
\u10|u0|Mult0|mult_core|romout[2][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[2][7]~combout\ = (\r0|Q\(11) & (\r0|Q\(9) $ (\r0|Q\(10) $ (!\r0|Q\(8))))) # (!\r0|Q\(11) & ((\r0|Q\(10) & (\r0|Q\(9) & !\r0|Q\(8))) # (!\r0|Q\(10) & ((\r0|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(11),
	datab => \r0|Q\(9),
	datac => \r0|Q\(10),
	datad => \r0|Q\(8),
	combout => \u10|u0|Mult0|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X20_Y17_N22
\u11|u0|Mult0|mult_core|romout[2][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[2][14]~combout\ = (\r0|Q\(8) & ((\r0|Q\(11) $ (\r0|Q\(9))))) # (!\r0|Q\(8) & (!\r0|Q\(9) & ((\r0|Q\(10)) # (\r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u11|u0|Mult0|mult_core|romout[2][14]~combout\);

-- Location: LCCOMB_X21_Y17_N2
\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u11|u0|Mult0|mult_core|romout[2][14]~combout\ & (\r0|Q\(12) $ (VCC))) # (!\u11|u0|Mult0|mult_core|romout[2][14]~combout\ & (\r0|Q\(12) & VCC))
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u11|u0|Mult0|mult_core|romout[2][14]~combout\ & \r0|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[2][14]~combout\,
	datab => \r0|Q\(12),
	datad => VCC,
	combout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X21_Y17_N4
\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u10|u0|Mult0|mult_core|romout[2][7]~combout\ & (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u10|u0|Mult0|mult_core|romout[2][7]~combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u10|u0|Mult0|mult_core|romout[2][7]~combout\ & 
-- (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u10|u0|Mult0|mult_core|romout[2][7]~combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & (!\u10|u0|Mult0|mult_core|romout[2][7]~combout\ & !\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & ((!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u10|u0|Mult0|mult_core|romout[2][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][6]~combout\,
	datab => \u10|u0|Mult0|mult_core|romout[2][7]~combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X21_Y17_N6
\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u11|u0|Mult0|mult_core|romout[3][12]~combout\ $ (\u10|u0|Mult0|mult_core|romout[2][8]~combout\ $ (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & ((\u10|u0|Mult0|mult_core|romout[2][8]~combout\) # (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & (\u10|u0|Mult0|mult_core|romout[2][8]~combout\ & !\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][12]~combout\,
	datab => \u10|u0|Mult0|mult_core|romout[2][8]~combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X21_Y17_N8
\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u10|u0|Mult0|mult_core|romout[2][9]~combout\ & ((\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u10|u0|Mult0|mult_core|romout[2][9]~combout\ & ((\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & 
-- (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u10|u0|Mult0|mult_core|romout[2][9]~combout\ & (!\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & !\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[2][9]~combout\ & ((!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u11|u0|Mult0|mult_core|romout[3][13]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[2][9]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[3][13]~combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X20_Y19_N6
\u10|u0|Mult0|mult_core|romout[2][5]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|romout[2][5]~5_combout\ = \r0|Q\(11) $ (((!\r0|Q\(8) & ((\r0|Q\(9)) # (\r0|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(10),
	datac => \r0|Q\(11),
	datad => \r0|Q\(8),
	combout => \u10|u0|Mult0|mult_core|romout[2][5]~5_combout\);

-- Location: LCCOMB_X18_Y15_N0
\u11|u0|Mult0|mult_core|romout[2][12]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[2][12]~2_combout\ = \r0|Q\(10) $ (((!\r0|Q\(9) & !\r0|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(8),
	datac => \r0|Q\(10),
	combout => \u11|u0|Mult0|mult_core|romout[2][12]~2_combout\);

-- Location: LCCOMB_X21_Y20_N16
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\r0|Q\(8) & \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X21_Y20_N18
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & ((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[2][6]~3_combout\,
	datab => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X21_Y20_N20
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\) # 
-- (!\u11|u0|Mult0|mult_core|romout[2][12]~2_combout\))) # (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\u11|u0|Mult0|mult_core|romout[2][12]~2_combout\ & 
-- !\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[2][12]~2_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X21_Y20_N22
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u10|u0|Mult0|mult_core|romout[2][5]~5_combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)))) # 
-- (!\u10|u0|Mult0|mult_core|romout[2][5]~5_combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # (GND)))))
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u10|u0|Mult0|mult_core|romout[2][5]~5_combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u10|u0|Mult0|mult_core|romout[2][5]~5_combout\ & ((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[2][5]~5_combout\,
	datab => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	combout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X21_Y20_N24
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ 
-- (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X21_Y20_N26
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X21_Y20_N28
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X21_Y20_N30
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- !\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X19_Y17_N28
\u11|u0|Mult0|mult_core|romout[3][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[3][14]~combout\ = (\r0|Q\(13) & ((\r0|Q\(12)))) # (!\r0|Q\(13) & (\r0|Q\(14) & !\r0|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(14),
	datad => \r0|Q\(12),
	combout => \u11|u0|Mult0|mult_core|romout[3][14]~combout\);

-- Location: LCCOMB_X21_Y17_N10
\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u11|u0|Mult0|mult_core|romout[3][14]~combout\ $ (\u10|u0|Mult0|mult_core|romout[2][10]~combout\ $ (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][14]~combout\ & ((\u10|u0|Mult0|mult_core|romout[2][10]~combout\) # (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][14]~combout\ & (\u10|u0|Mult0|mult_core|romout[2][10]~combout\ & !\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][14]~combout\,
	datab => \u10|u0|Mult0|mult_core|romout[2][10]~combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X17_Y20_N24
\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u10|u0|Mult0|mult_core|romout[1][14]~0_combout\ & (\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\u10|u0|Mult0|mult_core|romout[1][14]~0_combout\ & 
-- (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u10|u0|Mult0|mult_core|romout[1][14]~0_combout\ & !\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[1][14]~0_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X21_Y19_N0
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datab => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X21_Y19_N26
\u10|u1|LessThan1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|LessThan1~0_combout\ = (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datac => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	combout => \u10|u1|LessThan1~0_combout\);

-- Location: LCCOMB_X21_Y17_N12
\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u10|u0|Mult0|mult_core|romout[2][11]~10_combout\ & ((\u10|u0|Mult0|mult_core|romout[3][7]~combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[3][7]~combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND))))) # (!\u10|u0|Mult0|mult_core|romout[2][11]~10_combout\ & ((\u10|u0|Mult0|mult_core|romout[3][7]~combout\ & 
-- (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # (!\u10|u0|Mult0|mult_core|romout[3][7]~combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\))))
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u10|u0|Mult0|mult_core|romout[2][11]~10_combout\ & ((!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u10|u0|Mult0|mult_core|romout[3][7]~combout\))) # 
-- (!\u10|u0|Mult0|mult_core|romout[2][11]~10_combout\ & (!\u10|u0|Mult0|mult_core|romout[3][7]~combout\ & !\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[2][11]~10_combout\,
	datab => \u10|u0|Mult0|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X17_Y20_N26
\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ $ (((\u11|u0|Mult0|mult_core|_~2_combout\) # (\u11|u0|Mult0|mult_core|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|_~2_combout\,
	datad => \u11|u0|Mult0|mult_core|_~3_combout\,
	cin => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X21_Y19_N2
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datab => \u10|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X21_Y17_N14
\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u10|u0|Mult0|mult_core|romout[2][12]~combout\ $ (\u10|u0|Mult0|mult_core|romout[3][8]~11_combout\ $ (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u10|u0|Mult0|mult_core|romout[2][12]~combout\ & ((\u10|u0|Mult0|mult_core|romout[3][8]~11_combout\) # (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # 
-- (!\u10|u0|Mult0|mult_core|romout[2][12]~combout\ & (\u10|u0|Mult0|mult_core|romout[3][8]~11_combout\ & !\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[2][12]~combout\,
	datab => \u10|u0|Mult0|mult_core|romout[3][8]~11_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X21_Y19_N4
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ $ (GND))) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & !\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X21_Y20_N8
\u10|u1|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|LessThan0~1_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\) # 
-- (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datac => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	combout => \u10|u1|LessThan0~1_combout\);

-- Location: LCCOMB_X21_Y19_N24
\u10|u1|LessThan0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|LessThan0~2_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\) # ((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\u10|u1|LessThan0~1_combout\) # 
-- (!\u10|u1|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|LessThan1~0_combout\,
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datac => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => \u10|u1|LessThan0~1_combout\,
	combout => \u10|u1|LessThan0~2_combout\);

-- Location: LCCOMB_X21_Y17_N16
\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u11|u0|Mult0|mult_core|romout[3][7]~11_combout\ & ((\u10|u0|Mult0|mult_core|romout[2][13]~4_combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[2][13]~4_combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND))))) # (!\u11|u0|Mult0|mult_core|romout[3][7]~11_combout\ & ((\u10|u0|Mult0|mult_core|romout[2][13]~4_combout\ & 
-- (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # (!\u10|u0|Mult0|mult_core|romout[2][13]~4_combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\))))
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][7]~11_combout\ & ((!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u10|u0|Mult0|mult_core|romout[2][13]~4_combout\))) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][7]~11_combout\ & (!\u10|u0|Mult0|mult_core|romout[2][13]~4_combout\ & !\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][7]~11_combout\,
	datab => \u10|u0|Mult0|mult_core|romout[2][13]~4_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X21_Y17_N18
\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u11|u0|Mult0|mult_core|romout[3][12]~12_combout\ $ (\u10|u0|Mult0|mult_core|romout[2][14]~3_combout\ $ (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # 
-- (GND)
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][12]~12_combout\ & (\u10|u0|Mult0|mult_core|romout[2][14]~3_combout\ & !\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][12]~12_combout\ & ((\u10|u0|Mult0|mult_core|romout[2][14]~3_combout\) # (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][12]~12_combout\,
	datab => \u10|u0|Mult0|mult_core|romout[2][14]~3_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X21_Y17_N20
\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u1|u1|u0|Mult0|mult_core|romout[2][15]~0_combout\ & ((\u10|u0|Mult0|mult_core|romout[3][7]~combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[3][7]~combout\ & ((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND))))) # (!\u1|u1|u0|Mult0|mult_core|romout[2][15]~0_combout\ & ((\u10|u0|Mult0|mult_core|romout[3][7]~combout\ & 
-- (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # (!\u10|u0|Mult0|mult_core|romout[3][7]~combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\))))
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u1|u1|u0|Mult0|mult_core|romout[2][15]~0_combout\ & ((!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u10|u0|Mult0|mult_core|romout[3][7]~combout\))) # 
-- (!\u1|u1|u0|Mult0|mult_core|romout[2][15]~0_combout\ & (!\u10|u0|Mult0|mult_core|romout[3][7]~combout\ & !\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u1|u1|u0|Mult0|mult_core|romout[2][15]~0_combout\,
	datab => \u10|u0|Mult0|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X21_Y19_N6
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X21_Y19_N8
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X21_Y19_N10
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X21_Y17_N22
\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = (\u10|u0|Mult0|mult_core|romout[3][12]~6_combout\ & (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ $ (GND))) # (!\u10|u0|Mult0|mult_core|romout[3][12]~6_combout\ & 
-- (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ & VCC))
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u10|u0|Mult0|mult_core|romout[3][12]~6_combout\ & !\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[3][12]~6_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X21_Y19_N12
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X21_Y19_N28
\u10|u1|LessThan0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|LessThan0~0_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datac => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	combout => \u10|u1|LessThan0~0_combout\);

-- Location: LCCOMB_X21_Y17_N24
\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u10|u0|Mult0|mult_core|romout[3][13]~combout\ & (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u10|u0|Mult0|mult_core|romout[3][13]~combout\ & 
-- ((\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u10|u0|Mult0|mult_core|romout[3][13]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[3][13]~combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X21_Y19_N14
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X21_Y17_N26
\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (!\u11|u0|Mult0|mult_core|_~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u11|u0|Mult0|mult_core|_~0_combout\,
	cin => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X21_Y19_N16
\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (!\u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u10|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cin => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\);

-- Location: LCCOMB_X21_Y19_N30
\u10|u1|LessThan0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|LessThan0~3_combout\ = (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((!\u10|u1|LessThan0~0_combout\) # 
-- (!\u10|u1|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|LessThan0~2_combout\,
	datab => \u10|u1|LessThan0~0_combout\,
	datac => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	combout => \u10|u1|LessThan0~3_combout\);

-- Location: LCCOMB_X21_Y19_N20
\u10|u1|LessThan1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|LessThan1~1_combout\ = (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (((\u10|u1|LessThan1~0_combout\ & !\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)) # 
-- (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|LessThan1~0_combout\,
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datac => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	combout => \u10|u1|LessThan1~1_combout\);

-- Location: LCCOMB_X21_Y19_N22
\u10|u1|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|sgn~0_combout\ = (\r0|Q\(15)) # ((\u10|u1|LessThan0~3_combout\ & ((\u10|u1|LessThan1~1_combout\) # (!\u10|u1|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|LessThan0~3_combout\,
	datab => \u10|u1|LessThan1~1_combout\,
	datac => \r0|Q\(15),
	datad => \u10|u1|LessThan0~0_combout\,
	combout => \u10|u1|sgn~0_combout\);

-- Location: FF_X21_Y19_N23
\u10|u1|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u10|u1|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u10|u1|sgn~q\);

-- Location: LCCOMB_X24_Y19_N6
\u10|u1|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add1~0_combout\ = \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (VCC)
-- \u10|u1|Add1~1\ = CARRY(\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u10|u1|Add1~0_combout\,
	cout => \u10|u1|Add1~1\);

-- Location: LCCOMB_X24_Y19_N8
\u10|u1|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add1~2_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u10|u1|Add1~1\ & VCC)) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u10|u1|Add1~1\))
-- \u10|u1|Add1~3\ = CARRY((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u10|u1|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u10|u1|Add1~1\,
	combout => \u10|u1|Add1~2_combout\,
	cout => \u10|u1|Add1~3\);

-- Location: LCCOMB_X24_Y19_N10
\u10|u1|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add1~4_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # (!\u10|u1|Add1~3\))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u10|u1|Add1~3\ $ 
-- (GND)))
-- \u10|u1|Add1~5\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u10|u1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u10|u1|Add1~3\,
	combout => \u10|u1|Add1~4_combout\,
	cout => \u10|u1|Add1~5\);

-- Location: LCCOMB_X24_Y19_N12
\u10|u1|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add1~6_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u10|u1|Add1~5\ & VCC)) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u10|u1|Add1~5\))
-- \u10|u1|Add1~7\ = CARRY((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u10|u1|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u10|u1|Add1~5\,
	combout => \u10|u1|Add1~6_combout\,
	cout => \u10|u1|Add1~7\);

-- Location: LCCOMB_X24_Y19_N14
\u10|u1|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add1~8_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u10|u1|Add1~7\ $ (GND))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u10|u1|Add1~7\ & VCC))
-- \u10|u1|Add1~9\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u10|u1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u10|u1|Add1~7\,
	combout => \u10|u1|Add1~8_combout\,
	cout => \u10|u1|Add1~9\);

-- Location: LCCOMB_X24_Y19_N16
\u10|u1|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add1~10_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u10|u1|Add1~9\ & VCC)) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u10|u1|Add1~9\))
-- \u10|u1|Add1~11\ = CARRY((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u10|u1|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u10|u1|Add1~9\,
	combout => \u10|u1|Add1~10_combout\,
	cout => \u10|u1|Add1~11\);

-- Location: LCCOMB_X24_Y19_N18
\u10|u1|Add1~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add1~13_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u10|u1|Add1~11\ $ (GND))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u10|u1|Add1~11\ & 
-- VCC))
-- \u10|u1|Add1~14\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u10|u1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u10|u1|Add1~11\,
	combout => \u10|u1|Add1~13_combout\,
	cout => \u10|u1|Add1~14\);

-- Location: LCCOMB_X23_Y19_N0
\u10|u1|Add2~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add2~1_cout\ = CARRY(!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cout => \u10|u1|Add2~1_cout\);

-- Location: LCCOMB_X23_Y19_N2
\u10|u1|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add2~2_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\u10|u1|Add2~1_cout\) # (GND))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- (!\u10|u1|Add2~1_cout\))
-- \u10|u1|Add2~3\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (!\u10|u1|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u10|u1|Add2~1_cout\,
	combout => \u10|u1|Add2~2_combout\,
	cout => \u10|u1|Add2~3\);

-- Location: LCCOMB_X23_Y19_N4
\u10|u1|Add2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add2~4_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\u10|u1|Add2~3\ $ (GND))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((GND) # 
-- (!\u10|u1|Add2~3\)))
-- \u10|u1|Add2~5\ = CARRY((!\u10|u1|Add2~3\) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u10|u1|Add2~3\,
	combout => \u10|u1|Add2~4_combout\,
	cout => \u10|u1|Add2~5\);

-- Location: LCCOMB_X23_Y19_N6
\u10|u1|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add2~6_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\u10|u1|Add2~5\) # (GND))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u10|u1|Add2~5\))
-- \u10|u1|Add2~7\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # (!\u10|u1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u10|u1|Add2~5\,
	combout => \u10|u1|Add2~6_combout\,
	cout => \u10|u1|Add2~7\);

-- Location: LCCOMB_X23_Y19_N8
\u10|u1|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add2~8_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\u10|u1|Add2~7\ & VCC)) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u10|u1|Add2~7\ $ (GND)))
-- \u10|u1|Add2~9\ = CARRY((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u10|u1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u10|u1|Add2~7\,
	combout => \u10|u1|Add2~8_combout\,
	cout => \u10|u1|Add2~9\);

-- Location: LCCOMB_X23_Y19_N10
\u10|u1|Add2~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add2~10_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u10|u1|Add2~9\) # (GND))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u10|u1|Add2~9\))
-- \u10|u1|Add2~11\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\) # (!\u10|u1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u10|u1|Add2~9\,
	combout => \u10|u1|Add2~10_combout\,
	cout => \u10|u1|Add2~11\);

-- Location: LCCOMB_X23_Y19_N12
\u10|u1|Add2~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add2~12_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u10|u1|Add2~11\ $ (GND))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((GND) # 
-- (!\u10|u1|Add2~11\)))
-- \u10|u1|Add2~13\ = CARRY((!\u10|u1|Add2~11\) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u10|u1|Add2~11\,
	combout => \u10|u1|Add2~12_combout\,
	cout => \u10|u1|Add2~13\);

-- Location: LCCOMB_X23_Y19_N14
\u10|u1|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add2~14_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\u10|u1|Add2~13\) # (GND))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u10|u1|Add2~13\))
-- \u10|u1|Add2~15\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\) # (!\u10|u1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u10|u1|Add2~13\,
	combout => \u10|u1|Add2~14_combout\,
	cout => \u10|u1|Add2~15\);

-- Location: LCCOMB_X23_Y19_N16
\u10|u1|Add2~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add2~16_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u10|u1|Add2~15\ $ (GND))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((GND) # 
-- (!\u10|u1|Add2~15\)))
-- \u10|u1|Add2~17\ = CARRY((!\u10|u1|Add2~15\) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u10|u1|Add2~15\,
	combout => \u10|u1|Add2~16_combout\,
	cout => \u10|u1|Add2~17\);

-- Location: LCCOMB_X26_Y19_N20
\u10|u1|sum[8]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|sum[8]~6_combout\ = (\u10|u1|LessThan0~3_combout\ & ((\u10|u1|Add2~16_combout\))) # (!\u10|u1|LessThan0~3_combout\ & (\u10|u1|Add1~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|Add1~13_combout\,
	datab => \u10|u1|LessThan0~3_combout\,
	datad => \u10|u1|Add2~16_combout\,
	combout => \u10|u1|sum[8]~6_combout\);

-- Location: LCCOMB_X25_Y19_N2
\u10|u1|Add0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add0~0_combout\ = \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (VCC)
-- \u10|u1|Add0~1\ = CARRY(\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u10|u1|Add0~0_combout\,
	cout => \u10|u1|Add0~1\);

-- Location: LCCOMB_X25_Y19_N4
\u10|u1|Add0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add0~2_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u10|u1|Add0~1\)) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\u10|u1|Add0~1\) # (GND)))
-- \u10|u1|Add0~3\ = CARRY((!\u10|u1|Add0~1\) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u10|u1|Add0~1\,
	combout => \u10|u1|Add0~2_combout\,
	cout => \u10|u1|Add0~3\);

-- Location: LCCOMB_X25_Y19_N6
\u10|u1|Add0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add0~4_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u10|u1|Add0~3\ $ (GND))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\u10|u1|Add0~3\ & VCC))
-- \u10|u1|Add0~5\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u10|u1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u10|u1|Add0~3\,
	combout => \u10|u1|Add0~4_combout\,
	cout => \u10|u1|Add0~5\);

-- Location: LCCOMB_X25_Y19_N8
\u10|u1|Add0~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add0~6_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u10|u1|Add0~5\)) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u10|u1|Add0~5\) # (GND)))
-- \u10|u1|Add0~7\ = CARRY((!\u10|u1|Add0~5\) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u10|u1|Add0~5\,
	combout => \u10|u1|Add0~6_combout\,
	cout => \u10|u1|Add0~7\);

-- Location: LCCOMB_X25_Y19_N10
\u10|u1|Add0~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add0~8_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((GND) # (!\u10|u1|Add0~7\))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u10|u1|Add0~7\ $ 
-- (GND)))
-- \u10|u1|Add0~9\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (!\u10|u1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u10|u1|Add0~7\,
	combout => \u10|u1|Add0~8_combout\,
	cout => \u10|u1|Add0~9\);

-- Location: LCCOMB_X25_Y19_N12
\u10|u1|Add0~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add0~10_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u10|u1|Add0~9\)) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\u10|u1|Add0~9\) # (GND)))
-- \u10|u1|Add0~11\ = CARRY((!\u10|u1|Add0~9\) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u10|u1|Add0~9\,
	combout => \u10|u1|Add0~10_combout\,
	cout => \u10|u1|Add0~11\);

-- Location: LCCOMB_X25_Y19_N14
\u10|u1|Add0~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add0~12_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((GND) # (!\u10|u1|Add0~11\))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u10|u1|Add0~11\ $ 
-- (GND)))
-- \u10|u1|Add0~13\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u10|u1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u10|u1|Add0~11\,
	combout => \u10|u1|Add0~12_combout\,
	cout => \u10|u1|Add0~13\);

-- Location: LCCOMB_X21_Y19_N18
\u10|u1|sum[5]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|sum[5]~13_combout\ = ((\u10|u1|LessThan1~1_combout\) # ((\r0|Q\(15)) # (!\u10|u1|LessThan0~0_combout\))) # (!\u10|u1|LessThan0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|LessThan0~3_combout\,
	datab => \u10|u1|LessThan1~1_combout\,
	datac => \r0|Q\(15),
	datad => \u10|u1|LessThan0~0_combout\,
	combout => \u10|u1|sum[5]~13_combout\);

-- Location: FF_X26_Y19_N21
\u10|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u10|u1|sum[8]~6_combout\,
	asdata => \u10|u1|Add0~12_combout\,
	sload => \r0|Q\(15),
	ena => \u10|u1|sum[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u10|u1|sum\(8));

-- Location: LCCOMB_X26_Y19_N24
\drg.d1[8]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d1[8]~9_combout\ = (!\u10|u1|sgn~q\ & \u10|u1|sum\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u10|u1|sgn~q\,
	datad => \u10|u1|sum\(8),
	combout => \drg.d1[8]~9_combout\);

-- Location: FF_X26_Y19_N25
\r10|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d1[8]~9_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r10|Q\(8));

-- Location: LCCOMB_X24_Y19_N20
\u10|u1|Add1~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add1~15_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u10|u1|Add1~14\)) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\u10|u1|Add1~14\) # (GND)))
-- \u10|u1|Add1~16\ = CARRY((!\u10|u1|Add1~14\) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u10|u1|Add1~14\,
	combout => \u10|u1|Add1~15_combout\,
	cout => \u10|u1|Add1~16\);

-- Location: LCCOMB_X24_Y19_N22
\u10|u1|Add1~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add1~17_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u10|u1|Add1~16\ $ (GND))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (!\u10|u1|Add1~16\ & 
-- VCC))
-- \u10|u1|Add1~18\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u10|u1|Add1~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u10|u1|Add1~16\,
	combout => \u10|u1|Add1~17_combout\,
	cout => \u10|u1|Add1~18\);

-- Location: LCCOMB_X23_Y19_N18
\u10|u1|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add2~18_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u10|u1|Add2~17\)) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u10|u1|Add2~17\ & VCC))
-- \u10|u1|Add2~19\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u10|u1|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u10|u1|Add2~17\,
	combout => \u10|u1|Add2~18_combout\,
	cout => \u10|u1|Add2~19\);

-- Location: LCCOMB_X23_Y19_N20
\u10|u1|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add2~20_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u10|u1|Add2~19\ $ (GND))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # 
-- (!\u10|u1|Add2~19\)))
-- \u10|u1|Add2~21\ = CARRY((!\u10|u1|Add2~19\) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u10|u1|Add2~19\,
	combout => \u10|u1|Add2~20_combout\,
	cout => \u10|u1|Add2~21\);

-- Location: LCCOMB_X25_Y19_N28
\u10|u1|sum[10]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|sum[10]~8_combout\ = (\u10|u1|LessThan0~3_combout\ & ((\u10|u1|Add2~20_combout\))) # (!\u10|u1|LessThan0~3_combout\ & (\u10|u1|Add1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|LessThan0~3_combout\,
	datab => \u10|u1|Add1~17_combout\,
	datad => \u10|u1|Add2~20_combout\,
	combout => \u10|u1|sum[10]~8_combout\);

-- Location: LCCOMB_X25_Y19_N16
\u10|u1|Add0~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add0~14_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u10|u1|Add0~13\ & VCC)) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u10|u1|Add0~13\))
-- \u10|u1|Add0~15\ = CARRY((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u10|u1|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u10|u1|Add0~13\,
	combout => \u10|u1|Add0~14_combout\,
	cout => \u10|u1|Add0~15\);

-- Location: LCCOMB_X25_Y19_N18
\u10|u1|Add0~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add0~16_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # (!\u10|u1|Add0~15\))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u10|u1|Add0~15\ $ 
-- (GND)))
-- \u10|u1|Add0~17\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u10|u1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u10|u1|Add0~15\,
	combout => \u10|u1|Add0~16_combout\,
	cout => \u10|u1|Add0~17\);

-- Location: FF_X25_Y19_N29
\u10|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u10|u1|sum[10]~8_combout\,
	asdata => \u10|u1|Add0~16_combout\,
	sload => \r0|Q\(15),
	ena => \u10|u1|sum[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u10|u1|sum\(10));

-- Location: LCCOMB_X26_Y19_N16
\drg.d1[10]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d1[10]~11_combout\ = (!\u10|u1|sgn~q\ & \u10|u1|sum\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u10|u1|sgn~q\,
	datad => \u10|u1|sum\(10),
	combout => \drg.d1[10]~11_combout\);

-- Location: FF_X26_Y19_N17
\r10|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d1[10]~11_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r10|Q\(10));

-- Location: LCCOMB_X23_Y19_N22
\u10|u1|Add2~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add2~22_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u10|u1|Add2~21\)) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u10|u1|Add2~21\ & VCC))
-- \u10|u1|Add2~23\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u10|u1|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u10|u1|Add2~21\,
	combout => \u10|u1|Add2~22_combout\,
	cout => \u10|u1|Add2~23\);

-- Location: LCCOMB_X24_Y19_N24
\u10|u1|Add1~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add1~19_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u10|u1|Add1~18\)) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u10|u1|Add1~18\) # (GND)))
-- \u10|u1|Add1~20\ = CARRY((!\u10|u1|Add1~18\) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u10|u1|Add1~18\,
	combout => \u10|u1|Add1~19_combout\,
	cout => \u10|u1|Add1~20\);

-- Location: LCCOMB_X25_Y19_N0
\u10|u1|sum[11]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|sum[11]~9_combout\ = (\u10|u1|LessThan0~3_combout\ & (\u10|u1|Add2~22_combout\)) # (!\u10|u1|LessThan0~3_combout\ & ((\u10|u1|Add1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|LessThan0~3_combout\,
	datab => \u10|u1|Add2~22_combout\,
	datad => \u10|u1|Add1~19_combout\,
	combout => \u10|u1|sum[11]~9_combout\);

-- Location: LCCOMB_X25_Y19_N20
\u10|u1|Add0~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add0~18_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u10|u1|Add0~17\ & VCC)) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u10|u1|Add0~17\))
-- \u10|u1|Add0~19\ = CARRY((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u10|u1|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u10|u1|Add0~17\,
	combout => \u10|u1|Add0~18_combout\,
	cout => \u10|u1|Add0~19\);

-- Location: FF_X25_Y19_N1
\u10|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u10|u1|sum[11]~9_combout\,
	asdata => \u10|u1|Add0~18_combout\,
	sload => \r0|Q\(15),
	ena => \u10|u1|sum[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u10|u1|sum\(11));

-- Location: LCCOMB_X26_Y19_N18
\drg.d1[11]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d1[11]~8_combout\ = (!\u10|u1|sgn~q\ & \u10|u1|sum\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u10|u1|sgn~q\,
	datac => \u10|u1|sum\(11),
	combout => \drg.d1[11]~8_combout\);

-- Location: FF_X26_Y19_N19
\r10|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d1[11]~8_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r10|Q\(11));

-- Location: LCCOMB_X26_Y19_N10
\u10|u1|sum[9]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|sum[9]~7_combout\ = (\u10|u1|LessThan0~3_combout\ & ((\u10|u1|Add2~18_combout\))) # (!\u10|u1|LessThan0~3_combout\ & (\u10|u1|Add1~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|Add1~15_combout\,
	datab => \u10|u1|LessThan0~3_combout\,
	datad => \u10|u1|Add2~18_combout\,
	combout => \u10|u1|sum[9]~7_combout\);

-- Location: FF_X26_Y19_N11
\u10|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u10|u1|sum[9]~7_combout\,
	asdata => \u10|u1|Add0~14_combout\,
	sload => \r0|Q\(15),
	ena => \u10|u1|sum[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u10|u1|sum\(9));

-- Location: LCCOMB_X26_Y19_N26
\drg.d1[9]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d1[9]~10_combout\ = (!\u10|u1|sgn~q\ & \u10|u1|sum\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u10|u1|sgn~q\,
	datad => \u10|u1|sum\(9),
	combout => \drg.d1[9]~10_combout\);

-- Location: FF_X26_Y19_N27
\r10|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d1[9]~10_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r10|Q\(9));

-- Location: LCCOMB_X27_Y16_N4
\u14|u0|Mult0|mult_core|romout[2][5]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[2][5]~9_combout\ = \r10|Q\(11) $ (((!\r10|Q\(8) & ((\r10|Q\(10)) # (\r10|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(8),
	datab => \r10|Q\(10),
	datac => \r10|Q\(11),
	datad => \r10|Q\(9),
	combout => \u14|u0|Mult0|mult_core|romout[2][5]~9_combout\);

-- Location: LCCOMB_X26_Y19_N2
\u10|u1|sum[3]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|sum[3]~1_combout\ = (\u10|u1|LessThan0~3_combout\ & ((\u10|u1|Add2~6_combout\))) # (!\u10|u1|LessThan0~3_combout\ & (\u10|u1|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|Add1~2_combout\,
	datab => \u10|u1|LessThan0~3_combout\,
	datad => \u10|u1|Add2~6_combout\,
	combout => \u10|u1|sum[3]~1_combout\);

-- Location: FF_X26_Y19_N3
\u10|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u10|u1|sum[3]~1_combout\,
	asdata => \u10|u1|Add0~2_combout\,
	sload => \r0|Q\(15),
	ena => \u10|u1|sum[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u10|u1|sum\(3));

-- Location: LCCOMB_X26_Y19_N22
\drg.d1[3]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d1[3]~4_combout\ = (!\u10|u1|sgn~q\ & \u10|u1|sum\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u10|u1|sgn~q\,
	datad => \u10|u1|sum\(3),
	combout => \drg.d1[3]~4_combout\);

-- Location: FF_X26_Y19_N23
\r10|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d1[3]~4_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r10|Q\(3));

-- Location: LCCOMB_X21_Y20_N10
\u10|u1|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add1~12_combout\ = (\r0|Q\(15) & (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)) # (!\r0|Q\(15) & ((\u10|u1|LessThan0~3_combout\ & ((\u10|u1|Add2~2_combout\))) # (!\u10|u1|LessThan0~3_combout\ & 
-- (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datac => \u10|u1|LessThan0~3_combout\,
	datad => \u10|u1|Add2~2_combout\,
	combout => \u10|u1|Add1~12_combout\);

-- Location: FF_X21_Y20_N11
\u10|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u10|u1|Add1~12_combout\,
	ena => \u10|u1|sum[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u10|u1|sum\(1));

-- Location: LCCOMB_X21_Y20_N6
\drg.d1[1]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d1[1]~7_combout\ = (\u10|u1|sum\(1) & !\u10|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|sum\(1),
	datac => \u10|u1|sgn~q\,
	combout => \drg.d1[1]~7_combout\);

-- Location: FF_X21_Y20_N7
\r10|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d1[1]~7_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r10|Q\(1));

-- Location: LCCOMB_X23_Y19_N30
\u10|u1|sum[2]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|sum[2]~0_combout\ = (\u10|u1|LessThan0~3_combout\ & (\u10|u1|Add2~4_combout\)) # (!\u10|u1|LessThan0~3_combout\ & ((\u10|u1|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|LessThan0~3_combout\,
	datab => \u10|u1|Add2~4_combout\,
	datad => \u10|u1|Add1~0_combout\,
	combout => \u10|u1|sum[2]~0_combout\);

-- Location: FF_X23_Y19_N31
\u10|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u10|u1|sum[2]~0_combout\,
	asdata => \u10|u1|Add0~0_combout\,
	sload => \r0|Q\(15),
	ena => \u10|u1|sum[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u10|u1|sum\(2));

-- Location: LCCOMB_X26_Y19_N4
\drg.d1[2]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d1[2]~5_combout\ = (\u10|u1|sum\(2) & !\u10|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u10|u1|sum\(2),
	datad => \u10|u1|sgn~q\,
	combout => \drg.d1[2]~5_combout\);

-- Location: FF_X26_Y19_N5
\r10|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d1[2]~5_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r10|Q\(2));

-- Location: LCCOMB_X21_Y20_N4
\u10|u1|sum[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|sum[0]~feeder_combout\ = \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	combout => \u10|u1|sum[0]~feeder_combout\);

-- Location: FF_X21_Y20_N5
\u10|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u10|u1|sum[0]~feeder_combout\,
	ena => \u10|u1|sum[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u10|u1|sum\(0));

-- Location: LCCOMB_X21_Y20_N12
\drg.d1[0]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d1[0]~6_combout\ = (!\u10|u1|sgn~q\ & \u10|u1|sum\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|sgn~q\,
	datac => \u10|u1|sum\(0),
	combout => \drg.d1[0]~6_combout\);

-- Location: FF_X21_Y20_N13
\r10|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d1[0]~6_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r10|Q\(0));

-- Location: LCCOMB_X25_Y17_N0
\u14|u0|Mult0|mult_core|romout[0][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[0][13]~combout\ = (\r10|Q\(3) & (\r10|Q\(1) $ (((\r10|Q\(0)) # (!\r10|Q\(2)))))) # (!\r10|Q\(3) & ((\r10|Q\(1) & (!\r10|Q\(2) & \r10|Q\(0))) # (!\r10|Q\(1) & (\r10|Q\(2) & !\r10|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(3),
	datab => \r10|Q\(1),
	datac => \r10|Q\(2),
	datad => \r10|Q\(0),
	combout => \u14|u0|Mult0|mult_core|romout[0][13]~combout\);

-- Location: LCCOMB_X24_Y19_N0
\u10|u1|sum[5]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|sum[5]~3_combout\ = (\u10|u1|LessThan0~3_combout\ & ((\u10|u1|Add2~10_combout\))) # (!\u10|u1|LessThan0~3_combout\ & (\u10|u1|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|Add1~6_combout\,
	datab => \u10|u1|Add2~10_combout\,
	datad => \u10|u1|LessThan0~3_combout\,
	combout => \u10|u1|sum[5]~3_combout\);

-- Location: FF_X24_Y19_N1
\u10|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u10|u1|sum[5]~3_combout\,
	asdata => \u10|u1|Add0~6_combout\,
	sload => \r0|Q\(15),
	ena => \u10|u1|sum[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u10|u1|sum\(5));

-- Location: LCCOMB_X26_Y19_N12
\drg.d1[5]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d1[5]~1_combout\ = (\u10|u1|sum\(5) & !\u10|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u10|u1|sum\(5),
	datad => \u10|u1|sgn~q\,
	combout => \drg.d1[5]~1_combout\);

-- Location: FF_X26_Y19_N13
\r10|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d1[5]~1_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r10|Q\(5));

-- Location: LCCOMB_X26_Y19_N0
\u10|u1|sum[4]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|sum[4]~2_combout\ = (\u10|u1|LessThan0~3_combout\ & (\u10|u1|Add2~8_combout\)) # (!\u10|u1|LessThan0~3_combout\ & ((\u10|u1|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|Add2~8_combout\,
	datab => \u10|u1|LessThan0~3_combout\,
	datad => \u10|u1|Add1~4_combout\,
	combout => \u10|u1|sum[4]~2_combout\);

-- Location: FF_X26_Y19_N1
\u10|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u10|u1|sum[4]~2_combout\,
	asdata => \u10|u1|Add0~4_combout\,
	sload => \r0|Q\(15),
	ena => \u10|u1|sum[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u10|u1|sum\(4));

-- Location: LCCOMB_X27_Y17_N16
\drg.d1[4]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d1[4]~3_combout\ = (!\u10|u1|sgn~q\ & \u10|u1|sum\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u10|u1|sgn~q\,
	datad => \u10|u1|sum\(4),
	combout => \drg.d1[4]~3_combout\);

-- Location: FF_X27_Y17_N17
\r10|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d1[4]~3_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r10|Q\(4));

-- Location: LCCOMB_X26_Y19_N8
\u10|u1|sum[6]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|sum[6]~4_combout\ = (\u10|u1|LessThan0~3_combout\ & (\u10|u1|Add2~12_combout\)) # (!\u10|u1|LessThan0~3_combout\ & ((\u10|u1|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|Add2~12_combout\,
	datab => \u10|u1|Add1~8_combout\,
	datad => \u10|u1|LessThan0~3_combout\,
	combout => \u10|u1|sum[6]~4_combout\);

-- Location: FF_X26_Y19_N9
\u10|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u10|u1|sum[6]~4_combout\,
	asdata => \u10|u1|Add0~8_combout\,
	sload => \r0|Q\(15),
	ena => \u10|u1|sum[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u10|u1|sum\(6));

-- Location: LCCOMB_X27_Y17_N8
\drg.d1[6]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d1[6]~0_combout\ = (!\u10|u1|sgn~q\ & \u10|u1|sum\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u10|u1|sgn~q\,
	datad => \u10|u1|sum\(6),
	combout => \drg.d1[6]~0_combout\);

-- Location: FF_X27_Y17_N9
\r10|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d1[6]~0_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r10|Q\(6));

-- Location: LCCOMB_X26_Y19_N30
\u10|u1|sum[7]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|sum[7]~5_combout\ = (\u10|u1|LessThan0~3_combout\ & (\u10|u1|Add2~14_combout\)) # (!\u10|u1|LessThan0~3_combout\ & ((\u10|u1|Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|Add2~14_combout\,
	datab => \u10|u1|LessThan0~3_combout\,
	datad => \u10|u1|Add1~10_combout\,
	combout => \u10|u1|sum[7]~5_combout\);

-- Location: FF_X26_Y19_N31
\u10|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u10|u1|sum[7]~5_combout\,
	asdata => \u10|u1|Add0~10_combout\,
	sload => \r0|Q\(15),
	ena => \u10|u1|sum[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u10|u1|sum\(7));

-- Location: LCCOMB_X27_Y17_N2
\drg.d1[7]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d1[7]~2_combout\ = (!\u10|u1|sgn~q\ & \u10|u1|sum\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u10|u1|sgn~q\,
	datad => \u10|u1|sum\(7),
	combout => \drg.d1[7]~2_combout\);

-- Location: FF_X27_Y17_N3
\r10|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d1[7]~2_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r10|Q\(7));

-- Location: LCCOMB_X27_Y17_N14
\u14|u0|Mult0|mult_core|romout[1][9]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[1][9]~0_combout\ = (\r10|Q\(5) & (((!\r10|Q\(7))) # (!\r10|Q\(4)))) # (!\r10|Q\(5) & (\r10|Q\(4) & (\r10|Q\(6) & \r10|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(5),
	datab => \r10|Q\(4),
	datac => \r10|Q\(6),
	datad => \r10|Q\(7),
	combout => \u14|u0|Mult0|mult_core|romout[1][9]~0_combout\);

-- Location: LCCOMB_X25_Y17_N26
\u14|u0|Mult0|mult_core|romout[0][12]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[0][12]~2_combout\ = (\r10|Q\(3) & ((\r10|Q\(2) $ (\r10|Q\(0))))) # (!\r10|Q\(3) & ((\r10|Q\(1) & (\r10|Q\(2) $ (!\r10|Q\(0)))) # (!\r10|Q\(1) & (\r10|Q\(2) & !\r10|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(3),
	datab => \r10|Q\(1),
	datac => \r10|Q\(2),
	datad => \r10|Q\(0),
	combout => \u14|u0|Mult0|mult_core|romout[0][12]~2_combout\);

-- Location: LCCOMB_X27_Y17_N24
\u14|u0|Mult0|mult_core|romout[1][8]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[1][8]~1_combout\ = \r10|Q\(4) $ (((\r10|Q\(7) & ((\r10|Q\(5)) # (\r10|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(5),
	datab => \r10|Q\(4),
	datac => \r10|Q\(6),
	datad => \r10|Q\(7),
	combout => \u14|u0|Mult0|mult_core|romout[1][8]~1_combout\);

-- Location: LCCOMB_X25_Y17_N12
\u14|u0|Mult0|mult_core|romout[0][11]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[0][11]~3_combout\ = (\r10|Q\(3) & (!\r10|Q\(1) & ((\r10|Q\(2)) # (!\r10|Q\(0))))) # (!\r10|Q\(3) & (\r10|Q\(1) $ (((!\r10|Q\(2) & \r10|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(3),
	datab => \r10|Q\(1),
	datac => \r10|Q\(2),
	datad => \r10|Q\(0),
	combout => \u14|u0|Mult0|mult_core|romout[0][11]~3_combout\);

-- Location: LCCOMB_X27_Y17_N10
\u14|u0|Mult0|mult_core|romout[1][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[1][7]~combout\ = (\r10|Q\(5) & (((\r10|Q\(6))))) # (!\r10|Q\(5) & ((\r10|Q\(6) & (\r10|Q\(4) & !\r10|Q\(7))) # (!\r10|Q\(6) & ((\r10|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(5),
	datab => \r10|Q\(4),
	datac => \r10|Q\(6),
	datad => \r10|Q\(7),
	combout => \u14|u0|Mult0|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X25_Y17_N10
\u14|u0|Mult0|mult_core|romout[0][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[0][10]~combout\ = \r10|Q\(2) $ (((\r10|Q\(0) & ((!\r10|Q\(1)) # (!\r10|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(3),
	datab => \r10|Q\(1),
	datac => \r10|Q\(2),
	datad => \r10|Q\(0),
	combout => \u14|u0|Mult0|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X27_Y17_N28
\u14|u0|Mult0|mult_core|romout[1][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[1][6]~combout\ = (\r10|Q\(5) & (\r10|Q\(4) & ((!\r10|Q\(7))))) # (!\r10|Q\(5) & ((\r10|Q\(7)) # ((!\r10|Q\(4) & \r10|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(5),
	datab => \r10|Q\(4),
	datac => \r10|Q\(6),
	datad => \r10|Q\(7),
	combout => \u14|u0|Mult0|mult_core|romout[1][6]~combout\);

-- Location: LCCOMB_X25_Y17_N20
\u14|u0|Mult0|mult_core|romout[0][9]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[0][9]~5_combout\ = (\r10|Q\(3) & ((\r10|Q\(1) & ((!\r10|Q\(0)))) # (!\r10|Q\(1) & (\r10|Q\(2) & \r10|Q\(0))))) # (!\r10|Q\(3) & (\r10|Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(3),
	datab => \r10|Q\(1),
	datac => \r10|Q\(2),
	datad => \r10|Q\(0),
	combout => \u14|u0|Mult0|mult_core|romout[0][9]~5_combout\);

-- Location: LCCOMB_X27_Y17_N22
\u14|u0|Mult0|mult_core|romout[1][5]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[1][5]~4_combout\ = \r10|Q\(7) $ (((!\r10|Q\(4) & ((\r10|Q\(5)) # (\r10|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(5),
	datab => \r10|Q\(4),
	datac => \r10|Q\(6),
	datad => \r10|Q\(7),
	combout => \u14|u0|Mult0|mult_core|romout[1][5]~4_combout\);

-- Location: LCCOMB_X27_Y17_N20
\u14|u0|Mult0|mult_core|romout[1][4]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[1][4]~6_combout\ = \r10|Q\(6) $ (((\r10|Q\(5)) # (\r10|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(5),
	datac => \r10|Q\(6),
	datad => \r10|Q\(4),
	combout => \u14|u0|Mult0|mult_core|romout[1][4]~6_combout\);

-- Location: LCCOMB_X25_Y17_N6
\u14|u0|Mult0|mult_core|romout[0][8]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[0][8]~7_combout\ = \r10|Q\(0) $ (((\r10|Q\(3) & ((\r10|Q\(1)) # (\r10|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(3),
	datab => \r10|Q\(1),
	datac => \r10|Q\(2),
	datad => \r10|Q\(0),
	combout => \u14|u0|Mult0|mult_core|romout[0][8]~7_combout\);

-- Location: LCCOMB_X25_Y17_N16
\u14|u0|Mult0|mult_core|romout[0][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[0][7]~combout\ = (\r10|Q\(3) & (\r10|Q\(1) $ ((!\r10|Q\(2))))) # (!\r10|Q\(3) & (\r10|Q\(2) & ((\r10|Q\(1)) # (\r10|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(3),
	datab => \r10|Q\(1),
	datac => \r10|Q\(2),
	datad => \r10|Q\(0),
	combout => \u14|u0|Mult0|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X27_Y17_N18
\u14|u0|Mult0|mult_core|romout[1][3]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[1][3]~8_combout\ = \r10|Q\(5) $ (\r10|Q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r10|Q\(5),
	datad => \r10|Q\(4),
	combout => \u14|u0|Mult0|mult_core|romout[1][3]~8_combout\);

-- Location: LCCOMB_X25_Y17_N14
\u14|u0|Mult0|mult_core|romout[0][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[0][6]~combout\ = (\r10|Q\(3) & (!\r10|Q\(1))) # (!\r10|Q\(3) & ((\r10|Q\(1) & ((\r10|Q\(0)))) # (!\r10|Q\(1) & (\r10|Q\(2) & !\r10|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(3),
	datab => \r10|Q\(1),
	datac => \r10|Q\(2),
	datad => \r10|Q\(0),
	combout => \u14|u0|Mult0|mult_core|romout[0][6]~combout\);

-- Location: LCCOMB_X26_Y17_N2
\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u14|u0|Mult0|mult_core|romout[0][6]~combout\ & \r10|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[0][6]~combout\,
	datab => \r10|Q\(4),
	datad => VCC,
	cout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X26_Y17_N4
\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u14|u0|Mult0|mult_core|romout[0][7]~combout\ & (!\u14|u0|Mult0|mult_core|romout[1][3]~8_combout\ & !\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u14|u0|Mult0|mult_core|romout[0][7]~combout\ & ((!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u14|u0|Mult0|mult_core|romout[1][3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[0][7]~combout\,
	datab => \u14|u0|Mult0|mult_core|romout[1][3]~8_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X26_Y17_N6
\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u14|u0|Mult0|mult_core|romout[1][4]~6_combout\ & ((\u14|u0|Mult0|mult_core|romout[0][8]~7_combout\) # (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u14|u0|Mult0|mult_core|romout[1][4]~6_combout\ & (\u14|u0|Mult0|mult_core|romout[0][8]~7_combout\ & !\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[1][4]~6_combout\,
	datab => \u14|u0|Mult0|mult_core|romout[0][8]~7_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X26_Y17_N8
\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u14|u0|Mult0|mult_core|romout[0][9]~5_combout\ & (!\u14|u0|Mult0|mult_core|romout[1][5]~4_combout\ & !\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u14|u0|Mult0|mult_core|romout[0][9]~5_combout\ & ((!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u14|u0|Mult0|mult_core|romout[1][5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[0][9]~5_combout\,
	datab => \u14|u0|Mult0|mult_core|romout[1][5]~4_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X26_Y17_N10
\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u14|u0|Mult0|mult_core|romout[0][10]~combout\ $ (\u14|u0|Mult0|mult_core|romout[1][6]~combout\ $ (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u14|u0|Mult0|mult_core|romout[0][10]~combout\ & ((\u14|u0|Mult0|mult_core|romout[1][6]~combout\) # (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u14|u0|Mult0|mult_core|romout[0][10]~combout\ & (\u14|u0|Mult0|mult_core|romout[1][6]~combout\ & !\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[0][10]~combout\,
	datab => \u14|u0|Mult0|mult_core|romout[1][6]~combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X26_Y17_N12
\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u14|u0|Mult0|mult_core|romout[0][11]~3_combout\ & ((\u14|u0|Mult0|mult_core|romout[1][7]~combout\ & (\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u14|u0|Mult0|mult_core|romout[1][7]~combout\ & (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u14|u0|Mult0|mult_core|romout[0][11]~3_combout\ & ((\u14|u0|Mult0|mult_core|romout[1][7]~combout\ & 
-- (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u14|u0|Mult0|mult_core|romout[1][7]~combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u14|u0|Mult0|mult_core|romout[0][11]~3_combout\ & (!\u14|u0|Mult0|mult_core|romout[1][7]~combout\ & !\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u14|u0|Mult0|mult_core|romout[0][11]~3_combout\ & ((!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u14|u0|Mult0|mult_core|romout[1][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[0][11]~3_combout\,
	datab => \u14|u0|Mult0|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X26_Y17_N14
\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u14|u0|Mult0|mult_core|romout[0][12]~2_combout\ $ (\u14|u0|Mult0|mult_core|romout[1][8]~1_combout\ $ (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u14|u0|Mult0|mult_core|romout[0][12]~2_combout\ & ((\u14|u0|Mult0|mult_core|romout[1][8]~1_combout\) # (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u14|u0|Mult0|mult_core|romout[0][12]~2_combout\ & (\u14|u0|Mult0|mult_core|romout[1][8]~1_combout\ & !\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[0][12]~2_combout\,
	datab => \u14|u0|Mult0|mult_core|romout[1][8]~1_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X26_Y17_N16
\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u14|u0|Mult0|mult_core|romout[0][13]~combout\ & ((\u14|u0|Mult0|mult_core|romout[1][9]~0_combout\ & (\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u14|u0|Mult0|mult_core|romout[1][9]~0_combout\ & (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u14|u0|Mult0|mult_core|romout[0][13]~combout\ & ((\u14|u0|Mult0|mult_core|romout[1][9]~0_combout\ & 
-- (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u14|u0|Mult0|mult_core|romout[1][9]~0_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u14|u0|Mult0|mult_core|romout[0][13]~combout\ & (!\u14|u0|Mult0|mult_core|romout[1][9]~0_combout\ & !\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u14|u0|Mult0|mult_core|romout[0][13]~combout\ & ((!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u14|u0|Mult0|mult_core|romout[1][9]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[0][13]~combout\,
	datab => \u14|u0|Mult0|mult_core|romout[1][9]~0_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X27_Y16_N6
\u14|u0|Mult0|mult_core|romout[2][4]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[2][4]~10_combout\ = \r10|Q\(10) $ (((\r10|Q\(8)) # (\r10|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r10|Q\(10),
	datac => \r10|Q\(8),
	datad => \r10|Q\(9),
	combout => \u14|u0|Mult0|mult_core|romout[2][4]~10_combout\);

-- Location: LCCOMB_X27_Y16_N16
\u14|u0|Mult0|mult_core|romout[2][3]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[2][3]~11_combout\ = \r10|Q\(8) $ (\r10|Q\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r10|Q\(8),
	datad => \r10|Q\(9),
	combout => \u14|u0|Mult0|mult_core|romout[2][3]~11_combout\);

-- Location: LCCOMB_X26_Y14_N16
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \r10|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \r10|Q\(8),
	datad => VCC,
	cout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X26_Y14_N18
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u14|u0|Mult0|mult_core|romout[2][3]~11_combout\ & (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\u14|u0|Mult0|mult_core|romout[2][3]~11_combout\ & ((!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[2][3]~11_combout\,
	datab => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X26_Y14_N20
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u14|u0|Mult0|mult_core|romout[2][4]~10_combout\) # 
-- (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\u14|u0|Mult0|mult_core|romout[2][4]~10_combout\ & 
-- !\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u14|u0|Mult0|mult_core|romout[2][4]~10_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X26_Y14_N22
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u14|u0|Mult0|mult_core|romout[2][5]~9_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)))) # 
-- (!\u14|u0|Mult0|mult_core|romout[2][5]~9_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # (GND)))))
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u14|u0|Mult0|mult_core|romout[2][5]~9_combout\ & (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u14|u0|Mult0|mult_core|romout[2][5]~9_combout\ & ((!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[2][5]~9_combout\,
	datab => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	combout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X24_Y19_N26
\u10|u1|Add1~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add1~21_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((GND) # (!\u10|u1|Add1~20\))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u10|u1|Add1~20\ $ 
-- (GND)))
-- \u10|u1|Add1~22\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u10|u1|Add1~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u10|u1|Add1~20\,
	combout => \u10|u1|Add1~21_combout\,
	cout => \u10|u1|Add1~22\);

-- Location: LCCOMB_X24_Y19_N28
\u10|u1|Add1~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add1~23_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (\u10|u1|Add1~22\ & VCC)) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u10|u1|Add1~22\))
-- \u10|u1|Add1~24\ = CARRY((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & !\u10|u1|Add1~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u10|u1|Add1~22\,
	combout => \u10|u1|Add1~23_combout\,
	cout => \u10|u1|Add1~24\);

-- Location: LCCOMB_X24_Y19_N30
\u10|u1|Add1~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add1~25_combout\ = \u10|u1|Add1~24\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u10|u1|Add1~24\,
	combout => \u10|u1|Add1~25_combout\);

-- Location: LCCOMB_X23_Y19_N24
\u10|u1|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add2~24_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (!\u10|u1|Add2~23\ & VCC)) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u10|u1|Add2~23\ $ 
-- (GND)))
-- \u10|u1|Add2~25\ = CARRY((!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u10|u1|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u10|u1|Add2~23\,
	combout => \u10|u1|Add2~24_combout\,
	cout => \u10|u1|Add2~25\);

-- Location: LCCOMB_X23_Y19_N26
\u10|u1|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add2~26_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((\u10|u1|Add2~25\) # (GND))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u10|u1|Add2~25\))
-- \u10|u1|Add2~27\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\) # (!\u10|u1|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u10|u1|Add2~25\,
	combout => \u10|u1|Add2~26_combout\,
	cout => \u10|u1|Add2~27\);

-- Location: LCCOMB_X23_Y19_N28
\u10|u1|Add2~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add2~28_combout\ = \u10|u1|Add2~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u10|u1|Add2~27\,
	combout => \u10|u1|Add2~28_combout\);

-- Location: LCCOMB_X24_Y19_N4
\u10|u1|sum[14]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|sum[14]~12_combout\ = (\u10|u1|LessThan0~3_combout\ & ((\u10|u1|Add2~28_combout\))) # (!\u10|u1|LessThan0~3_combout\ & (\u10|u1|Add1~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|Add1~25_combout\,
	datab => \u10|u1|LessThan0~3_combout\,
	datad => \u10|u1|Add2~28_combout\,
	combout => \u10|u1|sum[14]~12_combout\);

-- Location: LCCOMB_X25_Y19_N22
\u10|u1|Add0~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add0~20_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u10|u1|Add0~19\ $ (GND))) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (!\u10|u1|Add0~19\ & 
-- VCC))
-- \u10|u1|Add0~21\ = CARRY((\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u10|u1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u10|u1|Add0~19\,
	combout => \u10|u1|Add0~20_combout\,
	cout => \u10|u1|Add0~21\);

-- Location: LCCOMB_X25_Y19_N24
\u10|u1|Add0~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add0~22_combout\ = (\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u10|u1|Add0~21\)) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((\u10|u1|Add0~21\) # (GND)))
-- \u10|u1|Add0~23\ = CARRY((!\u10|u1|Add0~21\) # (!\u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u10|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u10|u1|Add0~21\,
	combout => \u10|u1|Add0~22_combout\,
	cout => \u10|u1|Add0~23\);

-- Location: LCCOMB_X25_Y19_N26
\u10|u1|Add0~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|Add0~24_combout\ = !\u10|u1|Add0~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u10|u1|Add0~23\,
	combout => \u10|u1|Add0~24_combout\);

-- Location: FF_X24_Y19_N5
\u10|u1|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u10|u1|sum[14]~12_combout\,
	asdata => \u10|u1|Add0~24_combout\,
	sload => \r0|Q\(15),
	ena => \u10|u1|sum[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u10|u1|sum\(14));

-- Location: LCCOMB_X26_Y19_N6
\drg.d1[14]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d1[14]~14_combout\ = (\u10|u1|sum\(14) & !\u10|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u10|u1|sum\(14),
	datad => \u10|u1|sgn~q\,
	combout => \drg.d1[14]~14_combout\);

-- Location: FF_X26_Y19_N7
\r10|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d1[14]~14_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r10|Q\(14));

-- Location: LCCOMB_X26_Y17_N30
\u14|u0|WideOr0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|WideOr0~2_combout\ = (\r10|Q\(14)) # ((\r10|Q\(9)) # ((\r10|Q\(10)) # (\r10|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(14),
	datab => \r10|Q\(9),
	datac => \r10|Q\(10),
	datad => \r10|Q\(11),
	combout => \u14|u0|WideOr0~2_combout\);

-- Location: LCCOMB_X26_Y17_N0
\u14|u0|WideOr0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|WideOr0~0_combout\ = (\r10|Q\(5)) # ((\r10|Q\(6)) # ((\r10|Q\(7)) # (\r10|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(5),
	datab => \r10|Q\(6),
	datac => \r10|Q\(7),
	datad => \r10|Q\(4),
	combout => \u14|u0|WideOr0~0_combout\);

-- Location: LCCOMB_X24_Y19_N2
\u10|u1|sum[13]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|sum[13]~11_combout\ = (\u10|u1|LessThan0~3_combout\ & (\u10|u1|Add2~26_combout\)) # (!\u10|u1|LessThan0~3_combout\ & ((\u10|u1|Add1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|Add2~26_combout\,
	datab => \u10|u1|LessThan0~3_combout\,
	datad => \u10|u1|Add1~23_combout\,
	combout => \u10|u1|sum[13]~11_combout\);

-- Location: FF_X24_Y19_N3
\u10|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u10|u1|sum[13]~11_combout\,
	asdata => \u10|u1|Add0~22_combout\,
	sload => \r0|Q\(15),
	ena => \u10|u1|sum[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u10|u1|sum\(13));

-- Location: LCCOMB_X26_Y19_N28
\drg.d1[13]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d1[13]~13_combout\ = (\u10|u1|sum\(13) & !\u10|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|sum\(13),
	datad => \u10|u1|sgn~q\,
	combout => \drg.d1[13]~13_combout\);

-- Location: FF_X26_Y19_N29
\r10|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d1[13]~13_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r10|Q\(13));

-- Location: LCCOMB_X25_Y19_N30
\u10|u1|sum[12]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u10|u1|sum[12]~10_combout\ = (\u10|u1|LessThan0~3_combout\ & ((\u10|u1|Add2~24_combout\))) # (!\u10|u1|LessThan0~3_combout\ & (\u10|u1|Add1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u1|Add1~21_combout\,
	datab => \u10|u1|LessThan0~3_combout\,
	datad => \u10|u1|Add2~24_combout\,
	combout => \u10|u1|sum[12]~10_combout\);

-- Location: FF_X25_Y19_N31
\u10|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u10|u1|sum[12]~10_combout\,
	asdata => \u10|u1|Add0~20_combout\,
	sload => \r0|Q\(15),
	ena => \u10|u1|sum[5]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u10|u1|sum\(12));

-- Location: LCCOMB_X26_Y19_N14
\drg.d1[12]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d1[12]~12_combout\ = (!\u10|u1|sgn~q\ & \u10|u1|sum\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u10|u1|sgn~q\,
	datad => \u10|u1|sum\(12),
	combout => \drg.d1[12]~12_combout\);

-- Location: FF_X26_Y19_N15
\r10|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d1[12]~12_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r10|Q\(12));

-- Location: LCCOMB_X25_Y17_N8
\u14|u0|WideOr0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|WideOr0~1_combout\ = (\r10|Q\(3)) # ((\r10|Q\(13)) # ((\r10|Q\(2)) # (\r10|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(3),
	datab => \r10|Q\(13),
	datac => \r10|Q\(2),
	datad => \r10|Q\(12),
	combout => \u14|u0|WideOr0~1_combout\);

-- Location: LCCOMB_X25_Y17_N2
\u14|u0|WideOr0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|WideOr0~3_combout\ = (\r10|Q\(0)) # ((\r10|Q\(8)) # (\r10|Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(0),
	datab => \r10|Q\(8),
	datac => \r10|Q\(1),
	combout => \u14|u0|WideOr0~3_combout\);

-- Location: LCCOMB_X25_Y17_N4
\u14|u0|WideOr0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|WideOr0~4_combout\ = (\u14|u0|WideOr0~2_combout\) # ((\u14|u0|WideOr0~0_combout\) # ((\u14|u0|WideOr0~1_combout\) # (\u14|u0|WideOr0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|WideOr0~2_combout\,
	datab => \u14|u0|WideOr0~0_combout\,
	datac => \u14|u0|WideOr0~1_combout\,
	datad => \u14|u0|WideOr0~3_combout\,
	combout => \u14|u0|WideOr0~4_combout\);

-- Location: LCCOMB_X27_Y16_N0
\u14|u0|Mult0|mult_core|romout[2][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[2][13]~combout\ = (\r10|Q\(11) & (\r10|Q\(9) $ (((\r10|Q\(8)) # (!\r10|Q\(10)))))) # (!\r10|Q\(11) & ((\r10|Q\(8) & (!\r10|Q\(10) & \r10|Q\(9))) # (!\r10|Q\(8) & (\r10|Q\(10) & !\r10|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(8),
	datab => \r10|Q\(10),
	datac => \r10|Q\(11),
	datad => \r10|Q\(9),
	combout => \u14|u0|Mult0|mult_core|romout[2][13]~combout\);

-- Location: LCCOMB_X27_Y16_N10
\u14|u0|Mult0|mult_core|romout[2][12]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[2][12]~25_combout\ = (\r10|Q\(8) & ((\r10|Q\(10) & (!\r10|Q\(11) & \r10|Q\(9))) # (!\r10|Q\(10) & (\r10|Q\(11))))) # (!\r10|Q\(8) & (\r10|Q\(10) $ (((!\r10|Q\(11) & \r10|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(8),
	datab => \r10|Q\(10),
	datac => \r10|Q\(11),
	datad => \r10|Q\(9),
	combout => \u14|u0|Mult0|mult_core|romout[2][12]~25_combout\);

-- Location: LCCOMB_X25_Y16_N14
\u14|u0|Mult0|mult_core|romout[3][7]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[3][7]~23_combout\ = (\r10|Q\(14) & ((\r10|Q\(13)) # (\r10|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r10|Q\(13),
	datac => \r10|Q\(12),
	datad => \r10|Q\(14),
	combout => \u14|u0|Mult0|mult_core|romout[3][7]~23_combout\);

-- Location: LCCOMB_X27_Y16_N12
\u14|u0|Mult0|mult_core|romout[2][11]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[2][11]~24_combout\ = (\r10|Q\(11) & (!\r10|Q\(9) & ((\r10|Q\(10)) # (!\r10|Q\(8))))) # (!\r10|Q\(11) & (\r10|Q\(9) $ (((\r10|Q\(8) & !\r10|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(8),
	datab => \r10|Q\(10),
	datac => \r10|Q\(11),
	datad => \r10|Q\(9),
	combout => \u14|u0|Mult0|mult_core|romout[2][11]~24_combout\);

-- Location: LCCOMB_X27_Y16_N2
\u14|u0|Mult0|mult_core|romout[2][10]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[2][10]~21_combout\ = \r10|Q\(10) $ (((\r10|Q\(8) & ((!\r10|Q\(9)) # (!\r10|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(8),
	datab => \r10|Q\(10),
	datac => \r10|Q\(11),
	datad => \r10|Q\(9),
	combout => \u14|u0|Mult0|mult_core|romout[2][10]~21_combout\);

-- Location: LCCOMB_X25_Y16_N20
\u14|u0|Mult0|mult_core|romout[3][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[3][6]~combout\ = (\r10|Q\(13) & (\r10|Q\(12))) # (!\r10|Q\(13) & (!\r10|Q\(12) & \r10|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r10|Q\(13),
	datac => \r10|Q\(12),
	datad => \r10|Q\(14),
	combout => \u14|u0|Mult0|mult_core|romout[3][6]~combout\);

-- Location: LCCOMB_X25_Y16_N26
\u14|u0|Mult0|mult_core|romout[3][5]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[3][5]~combout\ = (!\r10|Q\(12) & ((\r10|Q\(13)) # (\r10|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r10|Q\(13),
	datac => \r10|Q\(12),
	datad => \r10|Q\(14),
	combout => \u14|u0|Mult0|mult_core|romout[3][5]~combout\);

-- Location: LCCOMB_X27_Y16_N8
\u14|u0|Mult0|mult_core|romout[2][9]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[2][9]~19_combout\ = (\r10|Q\(8) & ((\r10|Q\(11) & (\r10|Q\(10) & !\r10|Q\(9))) # (!\r10|Q\(11) & ((\r10|Q\(9)))))) # (!\r10|Q\(8) & (((\r10|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(8),
	datab => \r10|Q\(10),
	datac => \r10|Q\(11),
	datad => \r10|Q\(9),
	combout => \u14|u0|Mult0|mult_core|romout[2][9]~19_combout\);

-- Location: LCCOMB_X25_Y16_N16
\u14|u0|Mult0|mult_core|romout[3][4]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[3][4]~combout\ = \r10|Q\(14) $ (((\r10|Q\(13)) # (\r10|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r10|Q\(13),
	datac => \r10|Q\(12),
	datad => \r10|Q\(14),
	combout => \u14|u0|Mult0|mult_core|romout[3][4]~combout\);

-- Location: LCCOMB_X27_Y16_N22
\u14|u0|Mult0|mult_core|romout[2][8]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[2][8]~18_combout\ = \r10|Q\(8) $ (((\r10|Q\(11) & ((\r10|Q\(10)) # (\r10|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(8),
	datab => \r10|Q\(10),
	datac => \r10|Q\(11),
	datad => \r10|Q\(9),
	combout => \u14|u0|Mult0|mult_core|romout[2][8]~18_combout\);

-- Location: LCCOMB_X27_Y16_N20
\u14|u0|Mult0|mult_core|romout[2][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[2][7]~combout\ = (\r10|Q\(10) & ((\r10|Q\(9)) # ((\r10|Q\(8) & !\r10|Q\(11))))) # (!\r10|Q\(10) & (((\r10|Q\(11) & !\r10|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(8),
	datab => \r10|Q\(10),
	datac => \r10|Q\(11),
	datad => \r10|Q\(9),
	combout => \u14|u0|Mult0|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X26_Y16_N4
\u14|u0|Mult0|mult_core|romout[3][3]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[3][3]~16_combout\ = \r10|Q\(13) $ (\r10|Q\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r10|Q\(13),
	datad => \r10|Q\(12),
	combout => \u14|u0|Mult0|mult_core|romout[3][3]~16_combout\);

-- Location: LCCOMB_X27_Y16_N18
\u14|u0|Mult0|mult_core|romout[2][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[2][6]~combout\ = (\r10|Q\(8) & ((\r10|Q\(11) $ (\r10|Q\(9))))) # (!\r10|Q\(8) & (!\r10|Q\(9) & ((\r10|Q\(10)) # (\r10|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(8),
	datab => \r10|Q\(10),
	datac => \r10|Q\(11),
	datad => \r10|Q\(9),
	combout => \u14|u0|Mult0|mult_core|romout[2][6]~combout\);

-- Location: LCCOMB_X26_Y16_N6
\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\r10|Q\(12) & (\u14|u0|Mult0|mult_core|romout[2][6]~combout\ $ (VCC))) # (!\r10|Q\(12) & (\u14|u0|Mult0|mult_core|romout[2][6]~combout\ & VCC))
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\r10|Q\(12) & \u14|u0|Mult0|mult_core|romout[2][6]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(12),
	datab => \u14|u0|Mult0|mult_core|romout[2][6]~combout\,
	datad => VCC,
	combout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X26_Y16_N8
\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u14|u0|Mult0|mult_core|romout[2][7]~combout\ & ((\u14|u0|Mult0|mult_core|romout[3][3]~16_combout\ & (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u14|u0|Mult0|mult_core|romout[3][3]~16_combout\ & (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u14|u0|Mult0|mult_core|romout[2][7]~combout\ & ((\u14|u0|Mult0|mult_core|romout[3][3]~16_combout\ & 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u14|u0|Mult0|mult_core|romout[3][3]~16_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u14|u0|Mult0|mult_core|romout[2][7]~combout\ & (!\u14|u0|Mult0|mult_core|romout[3][3]~16_combout\ & !\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\u14|u0|Mult0|mult_core|romout[2][7]~combout\ & ((!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u14|u0|Mult0|mult_core|romout[3][3]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[2][7]~combout\,
	datab => \u14|u0|Mult0|mult_core|romout[3][3]~16_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X26_Y16_N10
\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u14|u0|Mult0|mult_core|romout[3][4]~combout\ $ (\u14|u0|Mult0|mult_core|romout[2][8]~18_combout\ $ (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u14|u0|Mult0|mult_core|romout[3][4]~combout\ & ((\u14|u0|Mult0|mult_core|romout[2][8]~18_combout\) # (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u14|u0|Mult0|mult_core|romout[3][4]~combout\ & (\u14|u0|Mult0|mult_core|romout[2][8]~18_combout\ & !\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[3][4]~combout\,
	datab => \u14|u0|Mult0|mult_core|romout[2][8]~18_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X26_Y16_N12
\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u14|u0|Mult0|mult_core|romout[3][5]~combout\ & ((\u14|u0|Mult0|mult_core|romout[2][9]~19_combout\ & (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u14|u0|Mult0|mult_core|romout[2][9]~19_combout\ & (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u14|u0|Mult0|mult_core|romout[3][5]~combout\ & ((\u14|u0|Mult0|mult_core|romout[2][9]~19_combout\ & 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u14|u0|Mult0|mult_core|romout[2][9]~19_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u14|u0|Mult0|mult_core|romout[3][5]~combout\ & (!\u14|u0|Mult0|mult_core|romout[2][9]~19_combout\ & !\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u14|u0|Mult0|mult_core|romout[3][5]~combout\ & ((!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u14|u0|Mult0|mult_core|romout[2][9]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[3][5]~combout\,
	datab => \u14|u0|Mult0|mult_core|romout[2][9]~19_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X26_Y16_N14
\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u14|u0|Mult0|mult_core|romout[2][10]~21_combout\ $ (\u14|u0|Mult0|mult_core|romout[3][6]~combout\ $ (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u14|u0|Mult0|mult_core|romout[2][10]~21_combout\ & ((\u14|u0|Mult0|mult_core|romout[3][6]~combout\) # (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u14|u0|Mult0|mult_core|romout[2][10]~21_combout\ & (\u14|u0|Mult0|mult_core|romout[3][6]~combout\ & !\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[2][10]~21_combout\,
	datab => \u14|u0|Mult0|mult_core|romout[3][6]~combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X26_Y16_N16
\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u14|u0|Mult0|mult_core|romout[3][7]~23_combout\ & ((\u14|u0|Mult0|mult_core|romout[2][11]~24_combout\ & (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u14|u0|Mult0|mult_core|romout[2][11]~24_combout\ & (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u14|u0|Mult0|mult_core|romout[3][7]~23_combout\ & ((\u14|u0|Mult0|mult_core|romout[2][11]~24_combout\ & 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u14|u0|Mult0|mult_core|romout[2][11]~24_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u14|u0|Mult0|mult_core|romout[3][7]~23_combout\ & (!\u14|u0|Mult0|mult_core|romout[2][11]~24_combout\ & !\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u14|u0|Mult0|mult_core|romout[3][7]~23_combout\ & ((!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u14|u0|Mult0|mult_core|romout[2][11]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[3][7]~23_combout\,
	datab => \u14|u0|Mult0|mult_core|romout[2][11]~24_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X26_Y16_N18
\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\r10|Q\(12) $ (\u14|u0|Mult0|mult_core|romout[2][12]~25_combout\ $ (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\r10|Q\(12) & ((\u14|u0|Mult0|mult_core|romout[2][12]~25_combout\) # (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # (!\r10|Q\(12) & 
-- (\u14|u0|Mult0|mult_core|romout[2][12]~25_combout\ & !\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(12),
	datab => \u14|u0|Mult0|mult_core|romout[2][12]~25_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X26_Y16_N20
\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\r10|Q\(13) & ((\u14|u0|Mult0|mult_core|romout[2][13]~combout\ & (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u14|u0|Mult0|mult_core|romout[2][13]~combout\ & (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\r10|Q\(13) & ((\u14|u0|Mult0|mult_core|romout[2][13]~combout\ & 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u14|u0|Mult0|mult_core|romout[2][13]~combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\r10|Q\(13) & (!\u14|u0|Mult0|mult_core|romout[2][13]~combout\ & !\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\r10|Q\(13) & 
-- ((!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u14|u0|Mult0|mult_core|romout[2][13]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(13),
	datab => \u14|u0|Mult0|mult_core|romout[2][13]~combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X27_Y17_N26
\u14|u0|Mult0|mult_core|romout[1][15]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[1][15]~22_combout\ = (\r10|Q\(7) & ((\r10|Q\(5)) # (\r10|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(5),
	datac => \r10|Q\(6),
	datad => \r10|Q\(7),
	combout => \u14|u0|Mult0|mult_core|romout[1][15]~22_combout\);

-- Location: LCCOMB_X27_Y17_N12
\u14|u0|Mult0|mult_core|romout[1][14]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[1][14]~20_combout\ = (\r10|Q\(5) & (((!\r10|Q\(4) & \r10|Q\(7))) # (!\r10|Q\(6)))) # (!\r10|Q\(5) & ((\r10|Q\(6) & ((\r10|Q\(7)) # (!\r10|Q\(4)))) # (!\r10|Q\(6) & ((!\r10|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(5),
	datab => \r10|Q\(4),
	datac => \r10|Q\(6),
	datad => \r10|Q\(7),
	combout => \u14|u0|Mult0|mult_core|romout[1][14]~20_combout\);

-- Location: LCCOMB_X27_Y17_N6
\u14|u0|Mult0|mult_core|romout[1][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[1][13]~combout\ = (\r10|Q\(5) & ((\r10|Q\(4) & (!\r10|Q\(6) & !\r10|Q\(7))) # (!\r10|Q\(4) & (\r10|Q\(6) & \r10|Q\(7))))) # (!\r10|Q\(5) & (\r10|Q\(7) $ (((!\r10|Q\(4) & \r10|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(5),
	datab => \r10|Q\(4),
	datac => \r10|Q\(6),
	datad => \r10|Q\(7),
	combout => \u14|u0|Mult0|mult_core|romout[1][13]~combout\);

-- Location: LCCOMB_X27_Y17_N0
\u14|u0|Mult0|mult_core|romout[1][12]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[1][12]~17_combout\ = (\r10|Q\(5) & (\r10|Q\(4) $ (\r10|Q\(6) $ (!\r10|Q\(7))))) # (!\r10|Q\(5) & ((\r10|Q\(4) & (!\r10|Q\(6) & \r10|Q\(7))) # (!\r10|Q\(4) & (\r10|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(5),
	datab => \r10|Q\(4),
	datac => \r10|Q\(6),
	datad => \r10|Q\(7),
	combout => \u14|u0|Mult0|mult_core|romout[1][12]~17_combout\);

-- Location: LCCOMB_X27_Y17_N30
\u14|u0|Mult0|mult_core|romout[1][11]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[1][11]~14_combout\ = (\r10|Q\(5) & (!\r10|Q\(7) & ((\r10|Q\(6)) # (!\r10|Q\(4))))) # (!\r10|Q\(5) & (\r10|Q\(7) $ (((\r10|Q\(4) & !\r10|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(5),
	datab => \r10|Q\(4),
	datac => \r10|Q\(6),
	datad => \r10|Q\(7),
	combout => \u14|u0|Mult0|mult_core|romout[1][11]~14_combout\);

-- Location: LCCOMB_X25_Y17_N18
\u14|u0|Mult0|mult_core|romout[0][8]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[0][8]~15_combout\ = (\r10|Q\(3) & ((\r10|Q\(1)) # (\r10|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r10|Q\(1),
	datac => \r10|Q\(2),
	datad => \r10|Q\(3),
	combout => \u14|u0|Mult0|mult_core|romout[0][8]~15_combout\);

-- Location: LCCOMB_X27_Y17_N4
\u14|u0|Mult0|mult_core|romout[1][10]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[1][10]~12_combout\ = \r10|Q\(6) $ (((\r10|Q\(4) & ((!\r10|Q\(7)) # (!\r10|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(5),
	datab => \r10|Q\(4),
	datac => \r10|Q\(6),
	datad => \r10|Q\(7),
	combout => \u14|u0|Mult0|mult_core|romout[1][10]~12_combout\);

-- Location: LCCOMB_X25_Y17_N24
\u14|u0|Mult0|mult_core|romout[0][14]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[0][14]~13_combout\ = (\r10|Q\(3) & ((\r10|Q\(1) & ((!\r10|Q\(0)) # (!\r10|Q\(2)))) # (!\r10|Q\(1) & (\r10|Q\(2))))) # (!\r10|Q\(3) & (((!\r10|Q\(1) & !\r10|Q\(0))) # (!\r10|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110110111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(3),
	datab => \r10|Q\(1),
	datac => \r10|Q\(2),
	datad => \r10|Q\(0),
	combout => \u14|u0|Mult0|mult_core|romout[0][14]~13_combout\);

-- Location: LCCOMB_X26_Y17_N18
\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u14|u0|Mult0|mult_core|romout[1][10]~12_combout\ $ (\u14|u0|Mult0|mult_core|romout[0][14]~13_combout\ $ (\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # 
-- (GND)
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u14|u0|Mult0|mult_core|romout[1][10]~12_combout\ & ((!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\) # (!\u14|u0|Mult0|mult_core|romout[0][14]~13_combout\))) # 
-- (!\u14|u0|Mult0|mult_core|romout[1][10]~12_combout\ & (!\u14|u0|Mult0|mult_core|romout[0][14]~13_combout\ & !\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[1][10]~12_combout\,
	datab => \u14|u0|Mult0|mult_core|romout[0][14]~13_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X26_Y17_N20
\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u14|u0|Mult0|mult_core|romout[1][11]~14_combout\ & ((\u14|u0|Mult0|mult_core|romout[0][8]~15_combout\ & (\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u14|u0|Mult0|mult_core|romout[0][8]~15_combout\ & (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u14|u0|Mult0|mult_core|romout[1][11]~14_combout\ & ((\u14|u0|Mult0|mult_core|romout[0][8]~15_combout\ & 
-- (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u14|u0|Mult0|mult_core|romout[0][8]~15_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u14|u0|Mult0|mult_core|romout[1][11]~14_combout\ & (!\u14|u0|Mult0|mult_core|romout[0][8]~15_combout\ & !\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u14|u0|Mult0|mult_core|romout[1][11]~14_combout\ & ((!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u14|u0|Mult0|mult_core|romout[0][8]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[1][11]~14_combout\,
	datab => \u14|u0|Mult0|mult_core|romout[0][8]~15_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X26_Y17_N22
\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\u14|u0|Mult0|mult_core|romout[1][12]~17_combout\ & (\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\u14|u0|Mult0|mult_core|romout[1][12]~17_combout\ 
-- & (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u14|u0|Mult0|mult_core|romout[1][12]~17_combout\ & !\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u14|u0|Mult0|mult_core|romout[1][12]~17_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X26_Y17_N24
\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u14|u0|Mult0|mult_core|romout[1][13]~combout\ & (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u14|u0|Mult0|mult_core|romout[1][13]~combout\ & 
-- ((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u14|u0|Mult0|mult_core|romout[1][13]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[1][13]~combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X26_Y17_N26
\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u14|u0|Mult0|mult_core|romout[1][14]~20_combout\ & (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC)) # (!\u14|u0|Mult0|mult_core|romout[1][14]~20_combout\ 
-- & (\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND)))
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((!\u14|u0|Mult0|mult_core|romout[1][14]~20_combout\ & !\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u14|u0|Mult0|mult_core|romout[1][14]~20_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X26_Y17_N28
\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ $ (\u14|u0|Mult0|mult_core|romout[1][15]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u14|u0|Mult0|mult_core|romout[1][15]~22_combout\,
	cin => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X26_Y14_N24
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X26_Y14_N26
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- !\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X26_Y14_N28
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X26_Y14_N30
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X26_Y13_N0
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ 
-- (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\) # 
-- (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & 
-- !\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X26_Y13_N2
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- (\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- !\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X26_Y13_N4
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ $ (GND))) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & !\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X26_Y13_N6
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X27_Y16_N30
\u14|u0|Mult0|mult_core|romout[2][14]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[2][14]~26_combout\ = (\r10|Q\(10) & ((\r10|Q\(8) & (\r10|Q\(11) & !\r10|Q\(9))) # (!\r10|Q\(8) & ((\r10|Q\(11)) # (!\r10|Q\(9)))))) # (!\r10|Q\(10) & (((\r10|Q\(9)) # (!\r10|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r10|Q\(8),
	datab => \r10|Q\(10),
	datac => \r10|Q\(11),
	datad => \r10|Q\(9),
	combout => \u14|u0|Mult0|mult_core|romout[2][14]~26_combout\);

-- Location: LCCOMB_X25_Y16_N24
\u14|u0|Mult0|mult_core|romout[3][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[3][10]~combout\ = \r10|Q\(12) $ (\r10|Q\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r10|Q\(12),
	datad => \r10|Q\(14),
	combout => \u14|u0|Mult0|mult_core|romout[3][10]~combout\);

-- Location: LCCOMB_X26_Y16_N22
\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u14|u0|Mult0|mult_core|romout[2][14]~26_combout\ $ (\u14|u0|Mult0|mult_core|romout[3][10]~combout\ $ (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u14|u0|Mult0|mult_core|romout[2][14]~26_combout\ & (\u14|u0|Mult0|mult_core|romout[3][10]~combout\ & !\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)) # 
-- (!\u14|u0|Mult0|mult_core|romout[2][14]~26_combout\ & ((\u14|u0|Mult0|mult_core|romout[3][10]~combout\) # (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[2][14]~26_combout\,
	datab => \u14|u0|Mult0|mult_core|romout[3][10]~combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X26_Y13_N8
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X25_Y16_N4
\u14|u0|Mult0|mult_core|romout[3][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[3][12]~combout\ = (\r10|Q\(13) & (\r10|Q\(12) $ (!\r10|Q\(14)))) # (!\r10|Q\(13) & (!\r10|Q\(12) & \r10|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r10|Q\(13),
	datac => \r10|Q\(12),
	datad => \r10|Q\(14),
	combout => \u14|u0|Mult0|mult_core|romout[3][12]~combout\);

-- Location: LCCOMB_X25_Y16_N10
\u14|u0|Mult0|mult_core|romout[3][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[3][11]~combout\ = \r10|Q\(13) $ (((\r10|Q\(12) & !\r10|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r10|Q\(13),
	datac => \r10|Q\(12),
	datad => \r10|Q\(14),
	combout => \u14|u0|Mult0|mult_core|romout[3][11]~combout\);

-- Location: LCCOMB_X27_Y16_N24
\u14|u0|Mult0|mult_core|romout[2][15]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|romout[2][15]~27_combout\ = (\r10|Q\(11) & ((\r10|Q\(10)) # (\r10|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r10|Q\(10),
	datac => \r10|Q\(11),
	datad => \r10|Q\(9),
	combout => \u14|u0|Mult0|mult_core|romout[2][15]~27_combout\);

-- Location: LCCOMB_X26_Y16_N24
\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u14|u0|Mult0|mult_core|romout[3][11]~combout\ & ((\u14|u0|Mult0|mult_core|romout[2][15]~27_combout\ & (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u14|u0|Mult0|mult_core|romout[2][15]~27_combout\ & (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u14|u0|Mult0|mult_core|romout[3][11]~combout\ & ((\u14|u0|Mult0|mult_core|romout[2][15]~27_combout\ & 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u14|u0|Mult0|mult_core|romout[2][15]~27_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u14|u0|Mult0|mult_core|romout[3][11]~combout\ & (!\u14|u0|Mult0|mult_core|romout[2][15]~27_combout\ & !\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u14|u0|Mult0|mult_core|romout[3][11]~combout\ & ((!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u14|u0|Mult0|mult_core|romout[2][15]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|romout[3][11]~combout\,
	datab => \u14|u0|Mult0|mult_core|romout[2][15]~27_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X26_Y16_N26
\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = (\u14|u0|Mult0|mult_core|romout[3][12]~combout\ & (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ $ (GND))) # (!\u14|u0|Mult0|mult_core|romout[3][12]~combout\ & 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ & VCC))
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u14|u0|Mult0|mult_core|romout[3][12]~combout\ & !\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u14|u0|Mult0|mult_core|romout[3][12]~combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X26_Y13_N10
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X26_Y13_N12
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X26_Y13_N26
\u14|u1|LessThan0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u1|LessThan0~2_combout\ = (\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # ((\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\) # 
-- ((\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\) # (\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datab => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datac => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	combout => \u14|u1|LessThan0~2_combout\);

-- Location: LCCOMB_X25_Y16_N2
\u14|u0|Mult0|mult_core|_~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|_~0_combout\ = (\r10|Q\(13) & (\r10|Q\(12) & !\r10|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r10|Q\(13),
	datac => \r10|Q\(12),
	datad => \r10|Q\(14),
	combout => \u14|u0|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X25_Y16_N28
\u14|u0|Mult0|mult_core|_~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|_~1_combout\ = (!\r10|Q\(13) & (!\r10|Q\(12) & \r10|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r10|Q\(13),
	datac => \r10|Q\(12),
	datad => \r10|Q\(14),
	combout => \u14|u0|Mult0|mult_core|_~1_combout\);

-- Location: LCCOMB_X26_Y16_N28
\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u14|u0|Mult0|mult_core|_~0_combout\ & (((!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u14|u0|Mult0|mult_core|_~0_combout\ & 
-- ((\u14|u0|Mult0|mult_core|_~1_combout\ & (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u14|u0|Mult0|mult_core|_~1_combout\ & ((\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY(((!\u14|u0|Mult0|mult_core|_~0_combout\ & !\u14|u0|Mult0|mult_core|_~1_combout\)) # (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|_~0_combout\,
	datab => \u14|u0|Mult0|mult_core|_~1_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X26_Y13_N14
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X26_Y16_N30
\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ $ (!\u14|u0|Mult0|mult_core|romout[3][7]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u14|u0|Mult0|mult_core|romout[3][7]~23_combout\,
	cin => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X26_Y13_N16
\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (!\u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u14|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cin => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\);

-- Location: LCCOMB_X26_Y13_N24
\u14|u1|LessThan0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u1|LessThan0~3_combout\ = (\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	combout => \u14|u1|LessThan0~3_combout\);

-- Location: LCCOMB_X26_Y14_N12
\u14|u1|LessThan0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u1|LessThan0~0_combout\ = (\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\) # ((\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # 
-- ((\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\) # (\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datac => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	combout => \u14|u1|LessThan0~0_combout\);

-- Location: LCCOMB_X26_Y13_N28
\u14|u1|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u1|LessThan0~1_combout\ = (\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # ((\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # 
-- ((\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\) # (\u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datac => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	combout => \u14|u1|LessThan0~1_combout\);

-- Location: LCCOMB_X26_Y13_N18
\u14|u1|LessThan0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u1|LessThan0~4_combout\ = (\u14|u1|LessThan0~2_combout\) # ((\u14|u1|LessThan0~3_combout\) # ((\u14|u1|LessThan0~0_combout\) # (\u14|u1|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u14|u1|LessThan0~2_combout\,
	datab => \u14|u1|LessThan0~3_combout\,
	datac => \u14|u1|LessThan0~0_combout\,
	datad => \u14|u1|LessThan0~1_combout\,
	combout => \u14|u1|LessThan0~4_combout\);

-- Location: LCCOMB_X26_Y13_N20
\u14|u1|sum~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u1|sum~0_combout\ = (\u14|u1|LessThan0~4_combout\) # (!\u14|u0|WideOr0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u14|u0|WideOr0~4_combout\,
	datad => \u14|u1|LessThan0~4_combout\,
	combout => \u14|u1|sum~0_combout\);

-- Location: FF_X26_Y14_N23
\u14|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	ena => \u14|u1|sum~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u14|u1|sum\(0));

-- Location: FF_X26_Y10_N3
\r14|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u14|u1|sum\(0),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r14|Q\(0));

-- Location: LCCOMB_X18_Y15_N2
\u12|u0|Mult0|mult_core|romout[2][17]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[2][17]~5_combout\ = (\r0|Q\(11) & ((\r0|Q\(9)) # ((\r0|Q\(8)) # (\r0|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(10),
	combout => \u12|u0|Mult0|mult_core|romout[2][17]~5_combout\);

-- Location: LCCOMB_X19_Y15_N30
\u12|u0|Mult0|mult_core|romout[2][16]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[2][16]~combout\ = (\r0|Q\(9) & (((\r0|Q\(10))))) # (!\r0|Q\(9) & ((\r0|Q\(8) & ((\r0|Q\(10)))) # (!\r0|Q\(8) & (\r0|Q\(11) & !\r0|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(10),
	combout => \u12|u0|Mult0|mult_core|romout[2][16]~combout\);

-- Location: LCCOMB_X21_Y15_N6
\u12|u0|Mult0|mult_core|romout[2][15]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[2][15]~6_combout\ = (\r0|Q\(8) & (((\r0|Q\(9))))) # (!\r0|Q\(8) & (!\r0|Q\(9) & ((\r0|Q\(11)) # (\r0|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \r0|Q\(11),
	datac => \r0|Q\(9),
	datad => \r0|Q\(10),
	combout => \u12|u0|Mult0|mult_core|romout[2][15]~6_combout\);

-- Location: LCCOMB_X20_Y16_N28
\u12|u0|Mult0|mult_core|romout[2][14]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[2][14]~7_combout\ = (!\r0|Q\(8) & ((\r0|Q\(9)) # ((\r0|Q\(10)) # (\r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(8),
	datac => \r0|Q\(10),
	datad => \r0|Q\(11),
	combout => \u12|u0|Mult0|mult_core|romout[2][14]~7_combout\);

-- Location: LCCOMB_X20_Y16_N26
\u11|u0|Mult0|mult_core|_~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|_~1_combout\ = (\r0|Q\(13) & \r0|Q\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r0|Q\(13),
	datad => \r0|Q\(14),
	combout => \u11|u0|Mult0|mult_core|_~1_combout\);

-- Location: LCCOMB_X21_Y15_N0
\u12|u0|Mult0|mult_core|romout[2][13]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[2][13]~8_combout\ = \r0|Q\(11) $ (((\r0|Q\(8)) # ((\r0|Q\(9)) # (\r0|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \r0|Q\(11),
	datac => \r0|Q\(9),
	datad => \r0|Q\(10),
	combout => \u12|u0|Mult0|mult_core|romout[2][13]~8_combout\);

-- Location: LCCOMB_X20_Y17_N30
\u11|u0|Mult0|mult_core|romout[2][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[2][12]~combout\ = (\r0|Q\(10) & (!\r0|Q\(9) & ((\r0|Q\(11)) # (!\r0|Q\(8))))) # (!\r0|Q\(10) & ((\r0|Q\(8)) # ((\r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u11|u0|Mult0|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X21_Y18_N30
\u11|u0|Mult0|mult_core|romout[2][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[2][11]~combout\ = (\r0|Q\(9) & (((\r0|Q\(11)) # (!\r0|Q\(8))))) # (!\r0|Q\(9) & (\r0|Q\(8) & ((!\r0|Q\(11)) # (!\r0|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(9),
	datac => \r0|Q\(8),
	datad => \r0|Q\(11),
	combout => \u11|u0|Mult0|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X20_Y16_N4
\u11|u0|Mult0|mult_core|romout[2][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[2][10]~combout\ = (\r0|Q\(8) & (((!\r0|Q\(9) & !\r0|Q\(10))) # (!\r0|Q\(11)))) # (!\r0|Q\(8) & (((\r0|Q\(10) & \r0|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(8),
	datac => \r0|Q\(10),
	datad => \r0|Q\(11),
	combout => \u11|u0|Mult0|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X21_Y15_N8
\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\r0|Q\(12) & (\u11|u0|Mult0|mult_core|romout[2][9]~combout\ $ (VCC))) # (!\r0|Q\(12) & (\u11|u0|Mult0|mult_core|romout[2][9]~combout\ & VCC))
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\r0|Q\(12) & \u11|u0|Mult0|mult_core|romout[2][9]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(12),
	datab => \u11|u0|Mult0|mult_core|romout[2][9]~combout\,
	datad => VCC,
	combout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X21_Y15_N10
\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u11|u0|Mult0|mult_core|romout[2][10]~combout\ & (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u11|u0|Mult0|mult_core|romout[2][10]~combout\ & (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u11|u0|Mult0|mult_core|romout[2][10]~combout\ & 
-- (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u11|u0|Mult0|mult_core|romout[2][10]~combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & (!\u11|u0|Mult0|mult_core|romout[2][10]~combout\ & !\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & ((!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u11|u0|Mult0|mult_core|romout[2][10]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][6]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[2][10]~combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X21_Y15_N12
\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u11|u0|Mult0|mult_core|romout[3][7]~combout\ $ (\u11|u0|Mult0|mult_core|romout[2][11]~combout\ $ (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][7]~combout\ & ((\u11|u0|Mult0|mult_core|romout[2][11]~combout\) # (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][7]~combout\ & (\u11|u0|Mult0|mult_core|romout[2][11]~combout\ & !\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][7]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[2][11]~combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X21_Y15_N14
\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u11|u0|Mult0|mult_core|romout[2][12]~combout\ & ((\u11|u0|Mult0|mult_core|romout[3][8]~combout\ & (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][8]~combout\ & (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u11|u0|Mult0|mult_core|romout[2][12]~combout\ & ((\u11|u0|Mult0|mult_core|romout[3][8]~combout\ & 
-- (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u11|u0|Mult0|mult_core|romout[3][8]~combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u11|u0|Mult0|mult_core|romout[2][12]~combout\ & (!\u11|u0|Mult0|mult_core|romout[3][8]~combout\ & !\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[2][12]~combout\ & ((!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u11|u0|Mult0|mult_core|romout[3][8]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[2][12]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[3][8]~combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X21_Y15_N16
\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u11|u0|Mult0|mult_core|_~1_combout\ $ (\u12|u0|Mult0|mult_core|romout[2][13]~8_combout\ $ (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u11|u0|Mult0|mult_core|_~1_combout\ & ((\u12|u0|Mult0|mult_core|romout[2][13]~8_combout\) # (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u11|u0|Mult0|mult_core|_~1_combout\ & (\u12|u0|Mult0|mult_core|romout[2][13]~8_combout\ & !\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|_~1_combout\,
	datab => \u12|u0|Mult0|mult_core|romout[2][13]~8_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X21_Y15_N18
\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\r0|Q\(12) & ((\u9|u0|WideOr0~1_combout\ & (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u9|u0|WideOr0~1_combout\ & 
-- (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)))) # (!\r0|Q\(12) & ((\u9|u0|WideOr0~1_combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND))) # (!\u9|u0|WideOr0~1_combout\ & 
-- (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\))))
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\r0|Q\(12) & (\u9|u0|WideOr0~1_combout\ & !\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\r0|Q\(12) & ((\u9|u0|WideOr0~1_combout\) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(12),
	datab => \u9|u0|WideOr0~1_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X21_Y15_N20
\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u11|u0|Mult0|mult_core|romout[3][6]~combout\ $ (\u12|u0|Mult0|mult_core|romout[2][14]~7_combout\ $ (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u12|u0|Mult0|mult_core|romout[2][14]~7_combout\) # (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & (\u12|u0|Mult0|mult_core|romout[2][14]~7_combout\ & !\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][6]~combout\,
	datab => \u12|u0|Mult0|mult_core|romout[2][14]~7_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X21_Y15_N22
\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u12|u0|Mult0|mult_core|romout[2][15]~6_combout\ & ((\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u12|u0|Mult0|mult_core|romout[2][15]~6_combout\ & ((\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & 
-- (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u12|u0|Mult0|mult_core|romout[2][15]~6_combout\ & (!\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & !\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u12|u0|Mult0|mult_core|romout[2][15]~6_combout\ & ((!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u11|u0|Mult0|mult_core|romout[3][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[2][15]~6_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[3][12]~combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X21_Y15_N24
\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u12|u0|Mult0|mult_core|romout[2][16]~combout\ $ (\u9|u0|WideOr0~0_combout\ $ (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u12|u0|Mult0|mult_core|romout[2][16]~combout\ & ((!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\) # (!\u9|u0|WideOr0~0_combout\))) # 
-- (!\u12|u0|Mult0|mult_core|romout[2][16]~combout\ & (!\u9|u0|WideOr0~0_combout\ & !\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[2][16]~combout\,
	datab => \u9|u0|WideOr0~0_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X21_Y15_N26
\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u12|u0|Mult0|mult_core|romout[2][17]~5_combout\ & ((\u9|u0|WideOr0~0_combout\ & (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u9|u0|WideOr0~0_combout\ & 
-- (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)))) # (!\u12|u0|Mult0|mult_core|romout[2][17]~5_combout\ & ((\u9|u0|WideOr0~0_combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND))) # 
-- (!\u9|u0|WideOr0~0_combout\ & (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\))))
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u12|u0|Mult0|mult_core|romout[2][17]~5_combout\ & (\u9|u0|WideOr0~0_combout\ & !\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u12|u0|Mult0|mult_core|romout[2][17]~5_combout\ & ((\u9|u0|WideOr0~0_combout\) # (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[2][17]~5_combout\,
	datab => \u9|u0|WideOr0~0_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X21_Y15_N28
\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = (\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ $ (GND))) # (!\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & 
-- (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ & VCC))
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & !\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][13]~combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X21_Y15_N30
\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ $ (\u11|u0|Mult0|mult_core|romout[3][14]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u11|u0|Mult0|mult_core|romout[3][14]~combout\,
	cin => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\);

-- Location: LCCOMB_X17_Y16_N8
\u12|u0|Mult0|mult_core|romout[1][17]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[1][17]~9_combout\ = (\r0|Q\(7) & ((\r0|Q\(5)) # ((\r0|Q\(4)) # (\r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(6),
	combout => \u12|u0|Mult0|mult_core|romout[1][17]~9_combout\);

-- Location: LCCOMB_X17_Y15_N0
\u12|u0|Mult0|mult_core|romout[1][16]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[1][16]~combout\ = (\r0|Q\(5) & (((\r0|Q\(6))))) # (!\r0|Q\(5) & ((\r0|Q\(4) & ((\r0|Q\(6)))) # (!\r0|Q\(4) & (\r0|Q\(7) & !\r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(6),
	combout => \u12|u0|Mult0|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X17_Y16_N18
\u12|u0|Mult0|mult_core|romout[1][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[1][15]~combout\ = (\r0|Q\(5) & (((\r0|Q\(4))))) # (!\r0|Q\(5) & (!\r0|Q\(4) & ((\r0|Q\(7)) # (\r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(6),
	combout => \u12|u0|Mult0|mult_core|romout[1][15]~combout\);

-- Location: LCCOMB_X17_Y16_N0
\u12|u0|Mult0|mult_core|romout[1][14]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[1][14]~10_combout\ = (!\r0|Q\(4) & ((\r0|Q\(5)) # ((\r0|Q\(7)) # (\r0|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(6),
	combout => \u12|u0|Mult0|mult_core|romout[1][14]~10_combout\);

-- Location: LCCOMB_X16_Y15_N24
\u12|u0|Mult0|mult_core|romout[0][17]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[0][17]~1_combout\ = (\r0|Q\(3) & ((\r0|Q\(1)) # ((\r0|Q\(0)) # (\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(3),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u12|u0|Mult0|mult_core|romout[0][17]~1_combout\);

-- Location: LCCOMB_X16_Y18_N4
\u12|u0|Mult0|mult_core|romout[0][16]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[0][16]~combout\ = (\r0|Q\(1) & (((\r0|Q\(2))))) # (!\r0|Q\(1) & ((\r0|Q\(0) & ((\r0|Q\(2)))) # (!\r0|Q\(0) & (\r0|Q\(3) & !\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(0),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u12|u0|Mult0|mult_core|romout[0][16]~combout\);

-- Location: LCCOMB_X16_Y15_N18
\u12|u0|Mult0|mult_core|romout[1][13]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[1][13]~0_combout\ = \r0|Q\(7) $ (((\r0|Q\(6)) # ((\r0|Q\(5)) # (\r0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(5),
	datac => \r0|Q\(7),
	datad => \r0|Q\(4),
	combout => \u12|u0|Mult0|mult_core|romout[1][13]~0_combout\);

-- Location: LCCOMB_X17_Y17_N30
\u11|u0|Mult0|mult_core|romout[1][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[1][12]~combout\ = (\r0|Q\(6) & (!\r0|Q\(5) & ((\r0|Q\(7)) # (!\r0|Q\(4))))) # (!\r0|Q\(6) & (((\r0|Q\(4)) # (\r0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(7),
	datac => \r0|Q\(4),
	datad => \r0|Q\(5),
	combout => \u11|u0|Mult0|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X16_Y15_N20
\u12|u0|Mult0|mult_core|romout[0][15]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[0][15]~3_combout\ = (\r0|Q\(1) & (\r0|Q\(0))) # (!\r0|Q\(1) & (!\r0|Q\(0) & ((\r0|Q\(3)) # (\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(0),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u12|u0|Mult0|mult_core|romout[0][15]~3_combout\);

-- Location: LCCOMB_X16_Y15_N26
\u12|u0|Mult0|mult_core|romout[0][14]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[0][14]~4_combout\ = (!\r0|Q\(0) & ((\r0|Q\(1)) # ((\r0|Q\(3)) # (\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(0),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u12|u0|Mult0|mult_core|romout[0][14]~4_combout\);

-- Location: LCCOMB_X16_Y18_N30
\u11|u0|Mult0|mult_core|romout[1][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[1][11]~combout\ = (\r0|Q\(7) & ((\r0|Q\(5)) # ((\r0|Q\(4) & !\r0|Q\(6))))) # (!\r0|Q\(7) & (\r0|Q\(5) $ ((\r0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \r0|Q\(5),
	datac => \r0|Q\(4),
	datad => \r0|Q\(6),
	combout => \u11|u0|Mult0|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X17_Y18_N8
\u11|u0|Mult0|mult_core|romout[1][10]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[1][10]~5_combout\ = (\r0|Q\(6) & (\r0|Q\(4) $ (((\r0|Q\(7)))))) # (!\r0|Q\(6) & (\r0|Q\(4) & ((!\r0|Q\(7)) # (!\r0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(4),
	datac => \r0|Q\(5),
	datad => \r0|Q\(7),
	combout => \u11|u0|Mult0|mult_core|romout[1][10]~5_combout\);

-- Location: LCCOMB_X16_Y15_N22
\u12|u0|Mult0|mult_core|romout[0][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[0][13]~combout\ = \r0|Q\(3) $ (((\r0|Q\(1)) # ((\r0|Q\(0)) # (\r0|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(3),
	datac => \r0|Q\(0),
	datad => \r0|Q\(2),
	combout => \u12|u0|Mult0|mult_core|romout[0][13]~combout\);

-- Location: LCCOMB_X16_Y17_N12
\u11|u0|Mult0|mult_core|romout[0][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[0][12]~combout\ = (\r0|Q\(2) & (!\r0|Q\(1) & ((\r0|Q\(3)) # (!\r0|Q\(0))))) # (!\r0|Q\(2) & ((\r0|Q\(1)) # ((\r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(2),
	datab => \r0|Q\(1),
	datac => \r0|Q\(0),
	datad => \r0|Q\(3),
	combout => \u11|u0|Mult0|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X16_Y18_N12
\u11|u0|Mult0|mult_core|romout[0][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[0][11]~combout\ = (\r0|Q\(1) & (((\r0|Q\(3))) # (!\r0|Q\(0)))) # (!\r0|Q\(1) & (\r0|Q\(0) & ((!\r0|Q\(2)) # (!\r0|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(1),
	datab => \r0|Q\(0),
	datac => \r0|Q\(3),
	datad => \r0|Q\(2),
	combout => \u11|u0|Mult0|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X17_Y18_N30
\u11|u0|Mult0|mult_core|romout[0][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[0][10]~combout\ = (\r0|Q\(3) & ((\r0|Q\(0) & (!\r0|Q\(1) & !\r0|Q\(2))) # (!\r0|Q\(0) & ((\r0|Q\(2)))))) # (!\r0|Q\(3) & (\r0|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(0),
	datac => \r0|Q\(1),
	datad => \r0|Q\(2),
	combout => \u11|u0|Mult0|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X17_Y15_N2
\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\r0|Q\(4) & !\u11|u0|Mult0|mult_core|romout[0][9]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(4),
	datab => \u11|u0|Mult0|mult_core|romout[0][9]~7_combout\,
	datad => VCC,
	cout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X17_Y15_N4
\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ & (!\u11|u0|Mult0|mult_core|romout[0][10]~combout\ & !\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ & ((!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u11|u0|Mult0|mult_core|romout[0][10]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[1][6]~1_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[0][10]~combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X17_Y15_N6
\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u11|u0|Mult0|mult_core|romout[0][11]~combout\ & ((\u11|u0|Mult0|mult_core|romout[1][7]~combout\) # (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u11|u0|Mult0|mult_core|romout[0][11]~combout\ & (\u11|u0|Mult0|mult_core|romout[1][7]~combout\ & !\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[0][11]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X17_Y15_N8
\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u11|u0|Mult0|mult_core|romout[1][8]~combout\ & (!\u11|u0|Mult0|mult_core|romout[0][12]~combout\ & !\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[1][8]~combout\ & ((!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u11|u0|Mult0|mult_core|romout[0][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[1][8]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[0][12]~combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X17_Y15_N10
\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u11|u0|Mult0|mult_core|romout[1][9]~6_combout\ $ (\u12|u0|Mult0|mult_core|romout[0][13]~combout\ $ (\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u11|u0|Mult0|mult_core|romout[1][9]~6_combout\ & (\u12|u0|Mult0|mult_core|romout[0][13]~combout\ & !\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[1][9]~6_combout\ & ((\u12|u0|Mult0|mult_core|romout[0][13]~combout\) # (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[1][9]~6_combout\,
	datab => \u12|u0|Mult0|mult_core|romout[0][13]~combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X17_Y15_N12
\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u11|u0|Mult0|mult_core|romout[1][10]~5_combout\ & ((\u9|u0|WideOr0~3_combout\ & (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u9|u0|WideOr0~3_combout\ & 
-- (\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)))) # (!\u11|u0|Mult0|mult_core|romout[1][10]~5_combout\ & ((\u9|u0|WideOr0~3_combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND))) # 
-- (!\u9|u0|WideOr0~3_combout\ & (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\))))
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u11|u0|Mult0|mult_core|romout[1][10]~5_combout\ & (\u9|u0|WideOr0~3_combout\ & !\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[1][10]~5_combout\ & ((\u9|u0|WideOr0~3_combout\) # (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[1][10]~5_combout\,
	datab => \u9|u0|WideOr0~3_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X17_Y15_N14
\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u12|u0|Mult0|mult_core|romout[0][14]~4_combout\ $ (\u11|u0|Mult0|mult_core|romout[1][11]~combout\ $ (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u12|u0|Mult0|mult_core|romout[0][14]~4_combout\ & ((\u11|u0|Mult0|mult_core|romout[1][11]~combout\) # (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u12|u0|Mult0|mult_core|romout[0][14]~4_combout\ & (\u11|u0|Mult0|mult_core|romout[1][11]~combout\ & !\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[0][14]~4_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X17_Y15_N16
\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u11|u0|Mult0|mult_core|romout[1][12]~combout\ & ((\u12|u0|Mult0|mult_core|romout[0][15]~3_combout\ & (\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u12|u0|Mult0|mult_core|romout[0][15]~3_combout\ & (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u11|u0|Mult0|mult_core|romout[1][12]~combout\ & ((\u12|u0|Mult0|mult_core|romout[0][15]~3_combout\ & 
-- (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u12|u0|Mult0|mult_core|romout[0][15]~3_combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u11|u0|Mult0|mult_core|romout[1][12]~combout\ & (!\u12|u0|Mult0|mult_core|romout[0][15]~3_combout\ & !\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[1][12]~combout\ & ((!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u12|u0|Mult0|mult_core|romout[0][15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[1][12]~combout\,
	datab => \u12|u0|Mult0|mult_core|romout[0][15]~3_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X17_Y15_N18
\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u12|u0|Mult0|mult_core|romout[0][16]~combout\ $ (\u12|u0|Mult0|mult_core|romout[1][13]~0_combout\ $ (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u12|u0|Mult0|mult_core|romout[0][16]~combout\ & ((\u12|u0|Mult0|mult_core|romout[1][13]~0_combout\) # (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u12|u0|Mult0|mult_core|romout[0][16]~combout\ & (\u12|u0|Mult0|mult_core|romout[1][13]~0_combout\ & !\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[0][16]~combout\,
	datab => \u12|u0|Mult0|mult_core|romout[1][13]~0_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X17_Y15_N20
\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u9|u0|WideOr0~2_combout\ & ((\u12|u0|Mult0|mult_core|romout[0][17]~1_combout\ & (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u12|u0|Mult0|mult_core|romout[0][17]~1_combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND))))) # (!\u9|u0|WideOr0~2_combout\ & ((\u12|u0|Mult0|mult_core|romout[0][17]~1_combout\ & 
-- (\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u12|u0|Mult0|mult_core|romout[0][17]~1_combout\ & (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\))))
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u9|u0|WideOr0~2_combout\ & ((!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u12|u0|Mult0|mult_core|romout[0][17]~1_combout\))) # (!\u9|u0|WideOr0~2_combout\ & 
-- (!\u12|u0|Mult0|mult_core|romout[0][17]~1_combout\ & !\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|WideOr0~2_combout\,
	datab => \u12|u0|Mult0|mult_core|romout[0][17]~1_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X17_Y15_N22
\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\u12|u0|Mult0|mult_core|romout[1][14]~10_combout\ & (\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\u12|u0|Mult0|mult_core|romout[1][14]~10_combout\ & 
-- (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u12|u0|Mult0|mult_core|romout[1][14]~10_combout\ & !\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[1][14]~10_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X17_Y15_N24
\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u12|u0|Mult0|mult_core|romout[1][15]~combout\ & (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u12|u0|Mult0|mult_core|romout[1][15]~combout\ & 
-- ((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u12|u0|Mult0|mult_core|romout[1][15]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[1][15]~combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X17_Y15_N26
\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\u12|u0|Mult0|mult_core|romout[1][16]~combout\ & (\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\u12|u0|Mult0|mult_core|romout[1][16]~combout\ & 
-- (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u12|u0|Mult0|mult_core|romout[1][16]~combout\ & !\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|romout[1][16]~combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X17_Y15_N28
\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ $ (\u12|u0|Mult0|mult_core|romout[1][17]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u12|u0|Mult0|mult_core|romout[1][17]~9_combout\,
	cin => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X20_Y15_N0
\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \r0|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \r0|Q\(8),
	datad => VCC,
	cout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X20_Y15_N2
\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & 
-- (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ & VCC)) # (!\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)))) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & ((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # (GND)))))
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & 
-- !\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[2][6]~3_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	combout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X20_Y15_N4
\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\u11|u0|Mult0|mult_core|romout[2][7]~combout\ $ 
-- (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u11|u0|Mult0|mult_core|romout[2][7]~combout\) # 
-- (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\u11|u0|Mult0|mult_core|romout[2][7]~combout\ & 
-- !\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[2][7]~combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X20_Y15_N6
\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u11|u0|Mult0|mult_core|romout[2][8]~combout\ & 
-- (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\u11|u0|Mult0|mult_core|romout[2][8]~combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u11|u0|Mult0|mult_core|romout[2][8]~combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\u11|u0|Mult0|mult_core|romout[2][8]~combout\ & 
-- ((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u11|u0|Mult0|mult_core|romout[2][8]~combout\ & 
-- !\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\u11|u0|Mult0|mult_core|romout[2][8]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[2][8]~combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X20_Y15_N8
\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ 
-- (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X20_Y15_N10
\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- !\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X20_Y15_N12
\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X20_Y15_N14
\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- !\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X20_Y15_N16
\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ 
-- (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\) # 
-- (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & 
-- !\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X20_Y15_N18
\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datab => \u9|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X20_Y15_N20
\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ $ (GND))) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & !\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X20_Y15_N22
\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X20_Y15_N24
\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X20_Y15_N26
\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X20_Y15_N28
\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X20_Y15_N30
\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ $ (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cin => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X20_Y14_N6
\u9|u1|LessThan0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|LessThan0~0_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\) # 
-- (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datac => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	combout => \u9|u1|LessThan0~0_combout\);

-- Location: LCCOMB_X20_Y14_N24
\u9|u1|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|LessThan0~1_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # ((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- ((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (\u9|u1|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datac => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => \u9|u1|LessThan0~0_combout\,
	combout => \u9|u1|LessThan0~1_combout\);

-- Location: LCCOMB_X20_Y14_N10
\u9|u1|LessThan0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|LessThan0~2_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # ((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & \u9|u1|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datac => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => \u9|u1|LessThan0~1_combout\,
	combout => \u9|u1|LessThan0~2_combout\);

-- Location: LCCOMB_X20_Y14_N16
\u9|u1|LessThan0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|LessThan0~3_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # ((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\) # ((\u9|u1|LessThan0~2_combout\ & 
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|LessThan0~2_combout\,
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datac => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \u9|u1|LessThan0~3_combout\);

-- Location: LCCOMB_X20_Y14_N30
\u9|u1|LessThan0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|LessThan0~4_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # ((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\) # ((\u9|u1|LessThan0~3_combout\ & 
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u9|u1|LessThan0~3_combout\,
	datac => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	combout => \u9|u1|LessThan0~4_combout\);

-- Location: LCCOMB_X20_Y14_N22
\u9|u1|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sgn~0_combout\ = (\u9|u1|LessThan0~4_combout\ & \r0|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|LessThan0~4_combout\,
	datac => \r0|Q\(15),
	combout => \u9|u1|sgn~0_combout\);

-- Location: FF_X20_Y14_N23
\u9|u1|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u9|u1|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u9|u1|sgn~q\);

-- Location: LCCOMB_X20_Y13_N0
\u9|u1|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add1~0_combout\ = \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ $ (VCC)
-- \u9|u1|Add1~1\ = CARRY(\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	combout => \u9|u1|Add1~0_combout\,
	cout => \u9|u1|Add1~1\);

-- Location: LCCOMB_X20_Y13_N2
\u9|u1|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add1~2_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\u9|u1|Add1~1\ & VCC)) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (!\u9|u1|Add1~1\))
-- \u9|u1|Add1~3\ = CARRY((!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\u9|u1|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u9|u1|Add1~1\,
	combout => \u9|u1|Add1~2_combout\,
	cout => \u9|u1|Add1~3\);

-- Location: LCCOMB_X20_Y13_N4
\u9|u1|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add1~4_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\u9|u1|Add1~3\ $ (GND))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u9|u1|Add1~3\ & VCC))
-- \u9|u1|Add1~5\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\u9|u1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u9|u1|Add1~3\,
	combout => \u9|u1|Add1~4_combout\,
	cout => \u9|u1|Add1~5\);

-- Location: LCCOMB_X20_Y13_N6
\u9|u1|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add1~6_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u9|u1|Add1~5\ & VCC)) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u9|u1|Add1~5\))
-- \u9|u1|Add1~7\ = CARRY((!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u9|u1|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u9|u1|Add1~5\,
	combout => \u9|u1|Add1~6_combout\,
	cout => \u9|u1|Add1~7\);

-- Location: LCCOMB_X20_Y13_N8
\u9|u1|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add1~8_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u9|u1|Add1~7\ $ (GND))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\u9|u1|Add1~7\ & VCC))
-- \u9|u1|Add1~9\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u9|u1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u9|u1|Add1~7\,
	combout => \u9|u1|Add1~8_combout\,
	cout => \u9|u1|Add1~9\);

-- Location: LCCOMB_X20_Y13_N10
\u9|u1|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add1~10_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u9|u1|Add1~9\)) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u9|u1|Add1~9\) # (GND)))
-- \u9|u1|Add1~11\ = CARRY((!\u9|u1|Add1~9\) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u9|u1|Add1~9\,
	combout => \u9|u1|Add1~10_combout\,
	cout => \u9|u1|Add1~11\);

-- Location: LCCOMB_X20_Y13_N12
\u9|u1|Add1~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add1~13_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((GND) # (!\u9|u1|Add1~11\))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u9|u1|Add1~11\ $ 
-- (GND)))
-- \u9|u1|Add1~14\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (!\u9|u1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u9|u1|Add1~11\,
	combout => \u9|u1|Add1~13_combout\,
	cout => \u9|u1|Add1~14\);

-- Location: LCCOMB_X20_Y13_N14
\u9|u1|Add1~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add1~15_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u9|u1|Add1~14\)) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\u9|u1|Add1~14\) # (GND)))
-- \u9|u1|Add1~16\ = CARRY((!\u9|u1|Add1~14\) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u9|u1|Add1~14\,
	combout => \u9|u1|Add1~15_combout\,
	cout => \u9|u1|Add1~16\);

-- Location: LCCOMB_X19_Y14_N0
\u9|u1|Add2~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add2~1_cout\ = CARRY(!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cout => \u9|u1|Add2~1_cout\);

-- Location: LCCOMB_X19_Y14_N2
\u9|u1|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add2~2_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & ((\u9|u1|Add2~1_cout\) # (GND))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (!\u9|u1|Add2~1_cout\))
-- \u9|u1|Add2~3\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\) # (!\u9|u1|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u9|u1|Add2~1_cout\,
	combout => \u9|u1|Add2~2_combout\,
	cout => \u9|u1|Add2~3\);

-- Location: LCCOMB_X19_Y14_N4
\u9|u1|Add2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add2~4_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (\u9|u1|Add2~3\ $ (GND))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((GND) # (!\u9|u1|Add2~3\)))
-- \u9|u1|Add2~5\ = CARRY((!\u9|u1|Add2~3\) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u9|u1|Add2~3\,
	combout => \u9|u1|Add2~4_combout\,
	cout => \u9|u1|Add2~5\);

-- Location: LCCOMB_X19_Y14_N6
\u9|u1|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add2~6_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\u9|u1|Add2~5\) # (GND))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (!\u9|u1|Add2~5\))
-- \u9|u1|Add2~7\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (!\u9|u1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u9|u1|Add2~5\,
	combout => \u9|u1|Add2~6_combout\,
	cout => \u9|u1|Add2~7\);

-- Location: LCCOMB_X19_Y14_N8
\u9|u1|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add2~8_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\u9|u1|Add2~7\ $ (GND))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((GND) # (!\u9|u1|Add2~7\)))
-- \u9|u1|Add2~9\ = CARRY((!\u9|u1|Add2~7\) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u9|u1|Add2~7\,
	combout => \u9|u1|Add2~8_combout\,
	cout => \u9|u1|Add2~9\);

-- Location: LCCOMB_X19_Y14_N10
\u9|u1|Add2~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add2~10_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\u9|u1|Add2~9\) # (GND))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u9|u1|Add2~9\))
-- \u9|u1|Add2~11\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # (!\u9|u1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u9|u1|Add2~9\,
	combout => \u9|u1|Add2~10_combout\,
	cout => \u9|u1|Add2~11\);

-- Location: LCCOMB_X19_Y14_N12
\u9|u1|Add2~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add2~12_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u9|u1|Add2~11\ $ (GND))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # 
-- (!\u9|u1|Add2~11\)))
-- \u9|u1|Add2~13\ = CARRY((!\u9|u1|Add2~11\) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u9|u1|Add2~11\,
	combout => \u9|u1|Add2~12_combout\,
	cout => \u9|u1|Add2~13\);

-- Location: LCCOMB_X19_Y14_N14
\u9|u1|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add2~14_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u9|u1|Add2~13\)) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u9|u1|Add2~13\ & VCC))
-- \u9|u1|Add2~15\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u9|u1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u9|u1|Add2~13\,
	combout => \u9|u1|Add2~14_combout\,
	cout => \u9|u1|Add2~15\);

-- Location: LCCOMB_X19_Y14_N16
\u9|u1|Add2~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add2~16_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u9|u1|Add2~15\ & VCC)) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u9|u1|Add2~15\ $ (GND)))
-- \u9|u1|Add2~17\ = CARRY((!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u9|u1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u9|u1|Add2~15\,
	combout => \u9|u1|Add2~16_combout\,
	cout => \u9|u1|Add2~17\);

-- Location: LCCOMB_X19_Y14_N18
\u9|u1|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add2~18_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u9|u1|Add2~17\)) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u9|u1|Add2~17\ & VCC))
-- \u9|u1|Add2~19\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u9|u1|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u9|u1|Add2~17\,
	combout => \u9|u1|Add2~18_combout\,
	cout => \u9|u1|Add2~19\);

-- Location: LCCOMB_X20_Y13_N28
\u9|u1|sum[9]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[9]~7_combout\ = (\u9|u1|LessThan0~4_combout\ & (\u9|u1|Add1~15_combout\)) # (!\u9|u1|LessThan0~4_combout\ & ((\u9|u1|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|LessThan0~4_combout\,
	datab => \u9|u1|Add1~15_combout\,
	datad => \u9|u1|Add2~18_combout\,
	combout => \u9|u1|sum[9]~7_combout\);

-- Location: LCCOMB_X19_Y13_N0
\u9|u1|Add0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add0~0_combout\ = \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ $ (VCC)
-- \u9|u1|Add0~1\ = CARRY(\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	combout => \u9|u1|Add0~0_combout\,
	cout => \u9|u1|Add0~1\);

-- Location: LCCOMB_X19_Y13_N2
\u9|u1|Add0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add0~2_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (!\u9|u1|Add0~1\)) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\u9|u1|Add0~1\) # (GND)))
-- \u9|u1|Add0~3\ = CARRY((!\u9|u1|Add0~1\) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u9|u1|Add0~1\,
	combout => \u9|u1|Add0~2_combout\,
	cout => \u9|u1|Add0~3\);

-- Location: LCCOMB_X19_Y13_N4
\u9|u1|Add0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add0~4_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((GND) # (!\u9|u1|Add0~3\))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\u9|u1|Add0~3\ $ (GND)))
-- \u9|u1|Add0~5\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\) # (!\u9|u1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u9|u1|Add0~3\,
	combout => \u9|u1|Add0~4_combout\,
	cout => \u9|u1|Add0~5\);

-- Location: LCCOMB_X19_Y13_N6
\u9|u1|Add0~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add0~6_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u9|u1|Add0~5\)) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\u9|u1|Add0~5\) # (GND)))
-- \u9|u1|Add0~7\ = CARRY((!\u9|u1|Add0~5\) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u9|u1|Add0~5\,
	combout => \u9|u1|Add0~6_combout\,
	cout => \u9|u1|Add0~7\);

-- Location: LCCOMB_X19_Y13_N8
\u9|u1|Add0~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add0~8_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # (!\u9|u1|Add0~7\))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u9|u1|Add0~7\ $ (GND)))
-- \u9|u1|Add0~9\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u9|u1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u9|u1|Add0~7\,
	combout => \u9|u1|Add0~8_combout\,
	cout => \u9|u1|Add0~9\);

-- Location: LCCOMB_X19_Y13_N10
\u9|u1|Add0~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add0~10_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u9|u1|Add0~9\ & VCC)) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u9|u1|Add0~9\))
-- \u9|u1|Add0~11\ = CARRY((!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u9|u1|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u9|u1|Add0~9\,
	combout => \u9|u1|Add0~10_combout\,
	cout => \u9|u1|Add0~11\);

-- Location: LCCOMB_X19_Y13_N12
\u9|u1|Add0~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add0~12_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u9|u1|Add0~11\ $ (GND))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u9|u1|Add0~11\ & VCC))
-- \u9|u1|Add0~13\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u9|u1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u9|u1|Add0~11\,
	combout => \u9|u1|Add0~12_combout\,
	cout => \u9|u1|Add0~13\);

-- Location: LCCOMB_X19_Y13_N14
\u9|u1|Add0~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add0~14_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u9|u1|Add0~13\ & VCC)) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u9|u1|Add0~13\))
-- \u9|u1|Add0~15\ = CARRY((!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u9|u1|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u9|u1|Add0~13\,
	combout => \u9|u1|Add0~14_combout\,
	cout => \u9|u1|Add0~15\);

-- Location: LCCOMB_X20_Y14_N12
\u9|u1|sum[13]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[13]~15_combout\ = (\r0|Q\(15) & (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datac => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	combout => \u9|u1|sum[13]~15_combout\);

-- Location: LCCOMB_X20_Y14_N14
\u9|u1|sum[13]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[13]~16_combout\ = (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datac => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \u9|u1|sum[13]~16_combout\);

-- Location: LCCOMB_X20_Y14_N26
\u9|u1|sum[13]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[13]~14_combout\ = (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datac => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	combout => \u9|u1|sum[13]~14_combout\);

-- Location: LCCOMB_X20_Y14_N0
\u9|u1|sum[13]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[13]~13_combout\ = (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & 
-- (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datac => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	combout => \u9|u1|sum[13]~13_combout\);

-- Location: LCCOMB_X20_Y14_N8
\u9|u1|sum[13]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[13]~17_combout\ = (((!\u9|u1|sum[13]~13_combout\) # (!\u9|u1|sum[13]~14_combout\)) # (!\u9|u1|sum[13]~16_combout\)) # (!\u9|u1|sum[13]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|sum[13]~15_combout\,
	datab => \u9|u1|sum[13]~16_combout\,
	datac => \u9|u1|sum[13]~14_combout\,
	datad => \u9|u1|sum[13]~13_combout\,
	combout => \u9|u1|sum[13]~17_combout\);

-- Location: FF_X20_Y13_N29
\u9|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u9|u1|sum[9]~7_combout\,
	asdata => \u9|u1|Add0~14_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u9|u1|sum[13]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u9|u1|sum\(9));

-- Location: LCCOMB_X20_Y12_N10
\drg.d0[9]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d0[9]~10_combout\ = (!\u9|u1|sgn~q\ & \u9|u1|sum\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|sgn~q\,
	datac => \u9|u1|sum\(9),
	combout => \drg.d0[9]~10_combout\);

-- Location: FF_X20_Y12_N11
\r9|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d0[9]~10_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r9|Q\(9));

-- Location: LCCOMB_X19_Y14_N20
\u9|u1|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add2~20_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u9|u1|Add2~19\ & VCC)) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u9|u1|Add2~19\ $ (GND)))
-- \u9|u1|Add2~21\ = CARRY((!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u9|u1|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u9|u1|Add2~19\,
	combout => \u9|u1|Add2~20_combout\,
	cout => \u9|u1|Add2~21\);

-- Location: LCCOMB_X20_Y13_N16
\u9|u1|Add1~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add1~17_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((GND) # (!\u9|u1|Add1~16\))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u9|u1|Add1~16\ $ 
-- (GND)))
-- \u9|u1|Add1~18\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u9|u1|Add1~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u9|u1|Add1~16\,
	combout => \u9|u1|Add1~17_combout\,
	cout => \u9|u1|Add1~18\);

-- Location: LCCOMB_X20_Y13_N26
\u9|u1|sum[10]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[10]~8_combout\ = (\u9|u1|LessThan0~4_combout\ & ((\u9|u1|Add1~17_combout\))) # (!\u9|u1|LessThan0~4_combout\ & (\u9|u1|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|LessThan0~4_combout\,
	datab => \u9|u1|Add2~20_combout\,
	datad => \u9|u1|Add1~17_combout\,
	combout => \u9|u1|sum[10]~8_combout\);

-- Location: LCCOMB_X19_Y13_N16
\u9|u1|Add0~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add0~16_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u9|u1|Add0~15\ $ (GND))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u9|u1|Add0~15\ & VCC))
-- \u9|u1|Add0~17\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u9|u1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u9|u1|Add0~15\,
	combout => \u9|u1|Add0~16_combout\,
	cout => \u9|u1|Add0~17\);

-- Location: FF_X20_Y13_N27
\u9|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u9|u1|sum[10]~8_combout\,
	asdata => \u9|u1|Add0~16_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u9|u1|sum[13]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u9|u1|sum\(10));

-- Location: LCCOMB_X20_Y12_N16
\drg.d0[10]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d0[10]~12_combout\ = (!\u9|u1|sgn~q\ & \u9|u1|sum\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u9|u1|sgn~q\,
	datad => \u9|u1|sum\(10),
	combout => \drg.d0[10]~12_combout\);

-- Location: FF_X20_Y12_N17
\r9|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d0[10]~12_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r9|Q\(10));

-- Location: LCCOMB_X18_Y13_N18
\u9|u1|sum[8]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[8]~6_combout\ = (\u9|u1|LessThan0~4_combout\ & ((\u9|u1|Add1~13_combout\))) # (!\u9|u1|LessThan0~4_combout\ & (\u9|u1|Add2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|Add2~16_combout\,
	datab => \u9|u1|LessThan0~4_combout\,
	datad => \u9|u1|Add1~13_combout\,
	combout => \u9|u1|sum[8]~6_combout\);

-- Location: FF_X18_Y13_N19
\u9|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u9|u1|sum[8]~6_combout\,
	asdata => \u9|u1|Add0~12_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u9|u1|sum[13]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u9|u1|sum\(8));

-- Location: LCCOMB_X18_Y13_N24
\drg.d0[8]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d0[8]~11_combout\ = (!\u9|u1|sgn~q\ & \u9|u1|sum\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|u1|sgn~q\,
	datad => \u9|u1|sum\(8),
	combout => \drg.d0[8]~11_combout\);

-- Location: FF_X18_Y13_N25
\r9|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d0[8]~11_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r9|Q\(8));

-- Location: LCCOMB_X19_Y14_N22
\u9|u1|Add2~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add2~22_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\u9|u1|Add2~21\) # (GND))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u9|u1|Add2~21\))
-- \u9|u1|Add2~23\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\) # (!\u9|u1|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u9|u1|Add2~21\,
	combout => \u9|u1|Add2~22_combout\,
	cout => \u9|u1|Add2~23\);

-- Location: LCCOMB_X20_Y13_N18
\u9|u1|Add1~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add1~19_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u9|u1|Add1~18\ & VCC)) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u9|u1|Add1~18\))
-- \u9|u1|Add1~20\ = CARRY((!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u9|u1|Add1~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u9|u1|Add1~18\,
	combout => \u9|u1|Add1~19_combout\,
	cout => \u9|u1|Add1~20\);

-- Location: LCCOMB_X19_Y13_N28
\u9|u1|sum[11]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[11]~9_combout\ = (\u9|u1|LessThan0~4_combout\ & ((\u9|u1|Add1~19_combout\))) # (!\u9|u1|LessThan0~4_combout\ & (\u9|u1|Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|Add2~22_combout\,
	datab => \u9|u1|LessThan0~4_combout\,
	datad => \u9|u1|Add1~19_combout\,
	combout => \u9|u1|sum[11]~9_combout\);

-- Location: LCCOMB_X19_Y13_N18
\u9|u1|Add0~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add0~18_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u9|u1|Add0~17\)) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\u9|u1|Add0~17\) # (GND)))
-- \u9|u1|Add0~19\ = CARRY((!\u9|u1|Add0~17\) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u9|u1|Add0~17\,
	combout => \u9|u1|Add0~18_combout\,
	cout => \u9|u1|Add0~19\);

-- Location: FF_X19_Y13_N29
\u9|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u9|u1|sum[11]~9_combout\,
	asdata => \u9|u1|Add0~18_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u9|u1|sum[13]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u9|u1|sum\(11));

-- Location: LCCOMB_X20_Y12_N24
\drg.d0[11]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d0[11]~9_combout\ = (!\u9|u1|sgn~q\ & \u9|u1|sum\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|sgn~q\,
	datac => \u9|u1|sum\(11),
	combout => \drg.d0[11]~9_combout\);

-- Location: FF_X20_Y12_N25
\r9|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d0[11]~9_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r9|Q\(11));

-- Location: LCCOMB_X20_Y12_N6
\u13|u0|Mult0|mult_core|romout[2][5]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[2][5]~10_combout\ = (\r9|Q\(9) & ((\r9|Q\(10) & (!\r9|Q\(8) & !\r9|Q\(11))) # (!\r9|Q\(10) & ((\r9|Q\(11)))))) # (!\r9|Q\(9) & (\r9|Q\(10) & ((!\r9|Q\(11)) # (!\r9|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(9),
	datab => \r9|Q\(10),
	datac => \r9|Q\(8),
	datad => \r9|Q\(11),
	combout => \u13|u0|Mult0|mult_core|romout[2][5]~10_combout\);

-- Location: LCCOMB_X20_Y13_N20
\u9|u1|Add1~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add1~21_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u9|u1|Add1~20\ $ (GND))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (!\u9|u1|Add1~20\ & VCC))
-- \u9|u1|Add1~22\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u9|u1|Add1~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u9|u1|Add1~20\,
	combout => \u9|u1|Add1~21_combout\,
	cout => \u9|u1|Add1~22\);

-- Location: LCCOMB_X19_Y14_N24
\u9|u1|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add2~24_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u9|u1|Add2~23\ $ (GND))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # 
-- (!\u9|u1|Add2~23\)))
-- \u9|u1|Add2~25\ = CARRY((!\u9|u1|Add2~23\) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u9|u1|Add2~23\,
	combout => \u9|u1|Add2~24_combout\,
	cout => \u9|u1|Add2~25\);

-- Location: LCCOMB_X20_Y13_N30
\u9|u1|sum[12]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[12]~10_combout\ = (\u9|u1|LessThan0~4_combout\ & (\u9|u1|Add1~21_combout\)) # (!\u9|u1|LessThan0~4_combout\ & ((\u9|u1|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|LessThan0~4_combout\,
	datab => \u9|u1|Add1~21_combout\,
	datad => \u9|u1|Add2~24_combout\,
	combout => \u9|u1|sum[12]~10_combout\);

-- Location: LCCOMB_X19_Y13_N20
\u9|u1|Add0~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add0~20_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # (!\u9|u1|Add0~19\))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u9|u1|Add0~19\ $ 
-- (GND)))
-- \u9|u1|Add0~21\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u9|u1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u9|u1|Add0~19\,
	combout => \u9|u1|Add0~20_combout\,
	cout => \u9|u1|Add0~21\);

-- Location: FF_X20_Y13_N31
\u9|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u9|u1|sum[12]~10_combout\,
	asdata => \u9|u1|Add0~20_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u9|u1|sum[13]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u9|u1|sum\(12));

-- Location: LCCOMB_X18_Y12_N4
\drg.d0[12]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d0[12]~8_combout\ = (!\u9|u1|sgn~q\ & \u9|u1|sum\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|sgn~q\,
	datac => \u9|u1|sum\(12),
	combout => \drg.d0[12]~8_combout\);

-- Location: FF_X18_Y12_N5
\r9|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d0[12]~8_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r9|Q\(12));

-- Location: LCCOMB_X19_Y12_N2
\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u13|u0|Mult0|mult_core|romout[2][5]~10_combout\ & (\r9|Q\(12) $ (VCC))) # (!\u13|u0|Mult0|mult_core|romout[2][5]~10_combout\ & (\r9|Q\(12) & VCC))
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u13|u0|Mult0|mult_core|romout[2][5]~10_combout\ & \r9|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[2][5]~10_combout\,
	datab => \r9|Q\(12),
	datad => VCC,
	combout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X19_Y14_N30
\u9|u1|sum[4]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[4]~2_combout\ = (\u9|u1|LessThan0~4_combout\ & (\u9|u1|Add1~4_combout\)) # (!\u9|u1|LessThan0~4_combout\ & ((\u9|u1|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|Add1~4_combout\,
	datab => \u9|u1|Add2~8_combout\,
	datad => \u9|u1|LessThan0~4_combout\,
	combout => \u9|u1|sum[4]~2_combout\);

-- Location: FF_X19_Y14_N31
\u9|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u9|u1|sum[4]~2_combout\,
	asdata => \u9|u1|Add0~4_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u9|u1|sum[13]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u9|u1|sum\(4));

-- Location: LCCOMB_X18_Y13_N22
\drg.d0[4]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d0[4]~3_combout\ = (\u9|u1|sum\(4) & !\u9|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|sum\(4),
	datad => \u9|u1|sgn~q\,
	combout => \drg.d0[4]~3_combout\);

-- Location: FF_X18_Y13_N23
\r9|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d0[4]~3_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r9|Q\(4));

-- Location: LCCOMB_X20_Y14_N28
\u9|u1|sum[5]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[5]~3_combout\ = (\u9|u1|LessThan0~4_combout\ & (\u9|u1|Add1~6_combout\)) # (!\u9|u1|LessThan0~4_combout\ & ((\u9|u1|Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|LessThan0~4_combout\,
	datab => \u9|u1|Add1~6_combout\,
	datad => \u9|u1|Add2~10_combout\,
	combout => \u9|u1|sum[5]~3_combout\);

-- Location: FF_X20_Y14_N29
\u9|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u9|u1|sum[5]~3_combout\,
	asdata => \u9|u1|Add0~6_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u9|u1|sum[13]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u9|u1|sum\(5));

-- Location: LCCOMB_X17_Y11_N20
\drg.d0[5]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d0[5]~1_combout\ = (!\u9|u1|sgn~q\ & \u9|u1|sum\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|sgn~q\,
	datac => \u9|u1|sum\(5),
	combout => \drg.d0[5]~1_combout\);

-- Location: FF_X17_Y11_N21
\r9|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d0[5]~1_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r9|Q\(5));

-- Location: LCCOMB_X18_Y13_N12
\u9|u1|sum[6]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[6]~4_combout\ = (\u9|u1|LessThan0~4_combout\ & (\u9|u1|Add1~8_combout\)) # (!\u9|u1|LessThan0~4_combout\ & ((\u9|u1|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|Add1~8_combout\,
	datab => \u9|u1|LessThan0~4_combout\,
	datad => \u9|u1|Add2~12_combout\,
	combout => \u9|u1|sum[6]~4_combout\);

-- Location: FF_X18_Y13_N13
\u9|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u9|u1|sum[6]~4_combout\,
	asdata => \u9|u1|Add0~8_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u9|u1|sum[13]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u9|u1|sum\(6));

-- Location: LCCOMB_X18_Y13_N8
\drg.d0[6]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d0[6]~2_combout\ = (!\u9|u1|sgn~q\ & \u9|u1|sum\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|u1|sgn~q\,
	datad => \u9|u1|sum\(6),
	combout => \drg.d0[6]~2_combout\);

-- Location: FF_X18_Y13_N9
\r9|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d0[6]~2_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r9|Q\(6));

-- Location: LCCOMB_X19_Y13_N26
\u9|u1|sum[7]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[7]~5_combout\ = (\u9|u1|LessThan0~4_combout\ & ((\u9|u1|Add1~10_combout\))) # (!\u9|u1|LessThan0~4_combout\ & (\u9|u1|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|Add2~14_combout\,
	datab => \u9|u1|LessThan0~4_combout\,
	datad => \u9|u1|Add1~10_combout\,
	combout => \u9|u1|sum[7]~5_combout\);

-- Location: FF_X19_Y13_N27
\u9|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u9|u1|sum[7]~5_combout\,
	asdata => \u9|u1|Add0~10_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u9|u1|sum[13]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u9|u1|sum\(7));

-- Location: LCCOMB_X18_Y13_N26
\drg.d0[7]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d0[7]~0_combout\ = (!\u9|u1|sgn~q\ & \u9|u1|sum\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u9|u1|sgn~q\,
	datad => \u9|u1|sum\(7),
	combout => \drg.d0[7]~0_combout\);

-- Location: FF_X18_Y13_N27
\r9|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d0[7]~0_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r9|Q\(7));

-- Location: LCCOMB_X18_Y10_N30
\u13|u0|Mult0|mult_core|romout[1][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[1][9]~combout\ = (\r9|Q\(5) & ((\r9|Q\(4) & ((\r9|Q\(7)) # (!\r9|Q\(6)))) # (!\r9|Q\(4) & ((\r9|Q\(6)) # (!\r9|Q\(7)))))) # (!\r9|Q\(5) & (\r9|Q\(7) $ (((\r9|Q\(4) & \r9|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(4),
	datab => \r9|Q\(5),
	datac => \r9|Q\(6),
	datad => \r9|Q\(7),
	combout => \u13|u0|Mult0|mult_core|romout[1][9]~combout\);

-- Location: LCCOMB_X20_Y14_N4
\u9|u1|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add1~12_combout\ = (\r0|Q\(15) & ((\u9|u1|LessThan0~4_combout\ & ((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))) # (!\u9|u1|LessThan0~4_combout\ & (\u9|u1|Add2~2_combout\)))) # (!\r0|Q\(15) & 
-- (((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|Add2~2_combout\,
	datab => \r0|Q\(15),
	datac => \u9|u1|LessThan0~4_combout\,
	datad => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	combout => \u9|u1|Add1~12_combout\);

-- Location: FF_X20_Y14_N5
\u9|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u9|u1|Add1~12_combout\,
	ena => \u9|u1|sum[13]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u9|u1|sum\(1));

-- Location: LCCOMB_X19_Y11_N0
\drg.d0[1]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d0[1]~4_combout\ = (!\u9|u1|sgn~q\ & \u9|u1|sum\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u9|u1|sgn~q\,
	datad => \u9|u1|sum\(1),
	combout => \drg.d0[1]~4_combout\);

-- Location: FF_X17_Y11_N27
\r9|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \drg.d0[1]~4_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r9|Q\(1));

-- Location: LCCOMB_X20_Y14_N20
\u9|u1|sum[3]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[3]~1_combout\ = (\u9|u1|LessThan0~4_combout\ & (\u9|u1|Add1~2_combout\)) # (!\u9|u1|LessThan0~4_combout\ & ((\u9|u1|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|LessThan0~4_combout\,
	datab => \u9|u1|Add1~2_combout\,
	datad => \u9|u1|Add2~6_combout\,
	combout => \u9|u1|sum[3]~1_combout\);

-- Location: FF_X20_Y14_N21
\u9|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u9|u1|sum[3]~1_combout\,
	asdata => \u9|u1|Add0~2_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u9|u1|sum[13]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u9|u1|sum\(3));

-- Location: LCCOMB_X19_Y11_N2
\drg.d0[3]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d0[3]~7_combout\ = (!\u9|u1|sgn~q\ & \u9|u1|sum\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u9|u1|sgn~q\,
	datad => \u9|u1|sum\(3),
	combout => \drg.d0[3]~7_combout\);

-- Location: FF_X17_Y11_N29
\r9|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \drg.d0[3]~7_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r9|Q\(3));

-- Location: FF_X20_Y15_N3
\u9|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	ena => \u9|u1|sum[13]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u9|u1|sum\(0));

-- Location: LCCOMB_X17_Y11_N4
\drg.d0[0]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d0[0]~5_combout\ = (!\u9|u1|sgn~q\ & \u9|u1|sum\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u9|u1|sgn~q\,
	datad => \u9|u1|sum\(0),
	combout => \drg.d0[0]~5_combout\);

-- Location: FF_X17_Y11_N5
\r9|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d0[0]~5_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r9|Q\(0));

-- Location: LCCOMB_X20_Y14_N18
\u9|u1|sum[2]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[2]~0_combout\ = (\u9|u1|LessThan0~4_combout\ & (\u9|u1|Add1~0_combout\)) # (!\u9|u1|LessThan0~4_combout\ & ((\u9|u1|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|LessThan0~4_combout\,
	datab => \u9|u1|Add1~0_combout\,
	datad => \u9|u1|Add2~4_combout\,
	combout => \u9|u1|sum[2]~0_combout\);

-- Location: FF_X20_Y14_N19
\u9|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u9|u1|sum[2]~0_combout\,
	asdata => \u9|u1|Add0~0_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u9|u1|sum[13]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u9|u1|sum\(2));

-- Location: LCCOMB_X17_Y11_N10
\drg.d0[2]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d0[2]~6_combout\ = (!\u9|u1|sgn~q\ & \u9|u1|sum\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u9|u1|sgn~q\,
	datad => \u9|u1|sum\(2),
	combout => \drg.d0[2]~6_combout\);

-- Location: FF_X17_Y11_N11
\r9|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d0[2]~6_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r9|Q\(2));

-- Location: LCCOMB_X17_Y11_N14
\u13|u0|Mult0|mult_core|romout[0][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[0][13]~combout\ = (\r9|Q\(1) & ((\r9|Q\(3) & ((\r9|Q\(0)) # (\r9|Q\(2)))) # (!\r9|Q\(3) & (\r9|Q\(0) & \r9|Q\(2))))) # (!\r9|Q\(1) & (\r9|Q\(3) $ (((\r9|Q\(0)) # (\r9|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(1),
	datab => \r9|Q\(3),
	datac => \r9|Q\(0),
	datad => \r9|Q\(2),
	combout => \u13|u0|Mult0|mult_core|romout[0][13]~combout\);

-- Location: LCCOMB_X17_Y11_N12
\u13|u0|Mult0|mult_core|romout[0][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[0][12]~combout\ = (\r9|Q\(2) & (\r9|Q\(0) $ (((\r9|Q\(3)) # (!\r9|Q\(1)))))) # (!\r9|Q\(2) & ((\r9|Q\(0) & ((\r9|Q\(3)))) # (!\r9|Q\(0) & (\r9|Q\(1) & !\r9|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(2),
	datab => \r9|Q\(0),
	datac => \r9|Q\(1),
	datad => \r9|Q\(3),
	combout => \u13|u0|Mult0|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X18_Y11_N0
\u13|u0|Mult0|mult_core|romout[1][10]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[1][10]~0_combout\ = (\r9|Q\(5) & ((\r9|Q\(7) & ((!\r9|Q\(6)) # (!\r9|Q\(4)))) # (!\r9|Q\(7) & (!\r9|Q\(4) & !\r9|Q\(6))))) # (!\r9|Q\(5) & ((\r9|Q\(4) $ (!\r9|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(7),
	datab => \r9|Q\(5),
	datac => \r9|Q\(4),
	datad => \r9|Q\(6),
	combout => \u13|u0|Mult0|mult_core|romout[1][10]~0_combout\);

-- Location: LCCOMB_X18_Y11_N10
\u13|u0|Mult0|mult_core|romout[1][7]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[1][7]~1_combout\ = (\r9|Q\(7) & ((\r9|Q\(4) & ((!\r9|Q\(5)))) # (!\r9|Q\(4) & (!\r9|Q\(6) & \r9|Q\(5))))) # (!\r9|Q\(7) & (\r9|Q\(5) & ((!\r9|Q\(4)) # (!\r9|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(7),
	datab => \r9|Q\(6),
	datac => \r9|Q\(4),
	datad => \r9|Q\(5),
	combout => \u13|u0|Mult0|mult_core|romout[1][7]~1_combout\);

-- Location: LCCOMB_X17_Y11_N18
\u13|u0|Mult0|mult_core|romout[0][11]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[0][11]~2_combout\ = (\r9|Q\(1) & ((\r9|Q\(3) & (!\r9|Q\(0) & \r9|Q\(2))) # (!\r9|Q\(3) & ((\r9|Q\(2)) # (!\r9|Q\(0)))))) # (!\r9|Q\(1) & (\r9|Q\(3) $ (((\r9|Q\(0) & !\r9|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(1),
	datab => \r9|Q\(3),
	datac => \r9|Q\(0),
	datad => \r9|Q\(2),
	combout => \u13|u0|Mult0|mult_core|romout[0][11]~2_combout\);

-- Location: LCCOMB_X18_Y11_N12
\u13|u0|Mult0|mult_core|romout[1][6]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[1][6]~3_combout\ = (\r9|Q\(7) & ((\r9|Q\(6) & ((\r9|Q\(4)) # (!\r9|Q\(5)))) # (!\r9|Q\(6) & (!\r9|Q\(4))))) # (!\r9|Q\(7) & (\r9|Q\(4) & ((!\r9|Q\(5)) # (!\r9|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(7),
	datab => \r9|Q\(6),
	datac => \r9|Q\(4),
	datad => \r9|Q\(5),
	combout => \u13|u0|Mult0|mult_core|romout[1][6]~3_combout\);

-- Location: LCCOMB_X17_Y11_N24
\u13|u0|Mult0|mult_core|romout[0][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[0][10]~combout\ = (\r9|Q\(0) & ((\r9|Q\(1) & ((\r9|Q\(2)) # (!\r9|Q\(3)))) # (!\r9|Q\(1) & ((\r9|Q\(3)) # (!\r9|Q\(2)))))) # (!\r9|Q\(0) & (\r9|Q\(2) $ (((\r9|Q\(1) & \r9|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(1),
	datab => \r9|Q\(3),
	datac => \r9|Q\(0),
	datad => \r9|Q\(2),
	combout => \u13|u0|Mult0|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X17_Y11_N2
\u13|u0|Mult0|mult_core|romout[0][9]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[0][9]~5_combout\ = (\r9|Q\(1) & ((\r9|Q\(3) & ((\r9|Q\(0)) # (\r9|Q\(2)))) # (!\r9|Q\(3) & ((!\r9|Q\(2)) # (!\r9|Q\(0)))))) # (!\r9|Q\(1) & (\r9|Q\(3) $ (((\r9|Q\(0) & \r9|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(1),
	datab => \r9|Q\(3),
	datac => \r9|Q\(0),
	datad => \r9|Q\(2),
	combout => \u13|u0|Mult0|mult_core|romout[0][9]~5_combout\);

-- Location: LCCOMB_X18_Y11_N2
\u13|u0|Mult0|mult_core|romout[1][5]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[1][5]~4_combout\ = (\r9|Q\(7) & ((\r9|Q\(5) & ((!\r9|Q\(6)))) # (!\r9|Q\(5) & (!\r9|Q\(4) & \r9|Q\(6))))) # (!\r9|Q\(7) & (\r9|Q\(6) & ((!\r9|Q\(4)) # (!\r9|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(7),
	datab => \r9|Q\(5),
	datac => \r9|Q\(4),
	datad => \r9|Q\(6),
	combout => \u13|u0|Mult0|mult_core|romout[1][5]~4_combout\);

-- Location: LCCOMB_X17_Y11_N0
\u13|u0|Mult0|mult_core|romout[0][10]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[0][10]~7_combout\ = (\r9|Q\(1) & ((\r9|Q\(3) & ((!\r9|Q\(2)) # (!\r9|Q\(0)))) # (!\r9|Q\(3) & (!\r9|Q\(0) & !\r9|Q\(2))))) # (!\r9|Q\(1) & ((\r9|Q\(0) $ (!\r9|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(1),
	datab => \r9|Q\(3),
	datac => \r9|Q\(0),
	datad => \r9|Q\(2),
	combout => \u13|u0|Mult0|mult_core|romout[0][10]~7_combout\);

-- Location: LCCOMB_X18_Y11_N4
\u13|u0|Mult0|mult_core|romout[1][4]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[1][4]~6_combout\ = \r9|Q\(7) $ (\r9|Q\(5) $ (((\r9|Q\(4) & \r9|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(7),
	datab => \r9|Q\(5),
	datac => \r9|Q\(4),
	datad => \r9|Q\(6),
	combout => \u13|u0|Mult0|mult_core|romout[1][4]~6_combout\);

-- Location: LCCOMB_X18_Y11_N6
\u13|u0|Mult0|mult_core|romout[1][3]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[1][3]~8_combout\ = \r9|Q\(4) $ (\r9|Q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r9|Q\(4),
	datad => \r9|Q\(6),
	combout => \u13|u0|Mult0|mult_core|romout[1][3]~8_combout\);

-- Location: LCCOMB_X17_Y11_N6
\u13|u0|Mult0|mult_core|romout[0][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[0][7]~combout\ = (\r9|Q\(1) & ((\r9|Q\(3) & (!\r9|Q\(0) & !\r9|Q\(2))) # (!\r9|Q\(3) & ((!\r9|Q\(2)) # (!\r9|Q\(0)))))) # (!\r9|Q\(1) & (\r9|Q\(3) & (\r9|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(1),
	datab => \r9|Q\(3),
	datac => \r9|Q\(0),
	datad => \r9|Q\(2),
	combout => \u13|u0|Mult0|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X17_Y11_N16
\u13|u0|Mult0|mult_core|romout[0][6]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[0][6]~9_combout\ = (\r9|Q\(3) & ((\r9|Q\(0) & ((\r9|Q\(2)))) # (!\r9|Q\(0) & ((!\r9|Q\(2)) # (!\r9|Q\(1)))))) # (!\r9|Q\(3) & (\r9|Q\(0) & ((!\r9|Q\(2)) # (!\r9|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(1),
	datab => \r9|Q\(3),
	datac => \r9|Q\(0),
	datad => \r9|Q\(2),
	combout => \u13|u0|Mult0|mult_core|romout[0][6]~9_combout\);

-- Location: LCCOMB_X17_Y11_N22
\u13|u0|Mult0|mult_core|romout[0][5]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[0][5]~combout\ = (\r9|Q\(1) & ((\r9|Q\(3) & ((!\r9|Q\(2)))) # (!\r9|Q\(3) & (!\r9|Q\(0) & \r9|Q\(2))))) # (!\r9|Q\(1) & (\r9|Q\(2) & ((!\r9|Q\(0)) # (!\r9|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(1),
	datab => \r9|Q\(3),
	datac => \r9|Q\(0),
	datad => \r9|Q\(2),
	combout => \u13|u0|Mult0|mult_core|romout[0][5]~combout\);

-- Location: LCCOMB_X18_Y11_N16
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\r9|Q\(4) & \u13|u0|Mult0|mult_core|romout[0][5]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(4),
	datab => \u13|u0|Mult0|mult_core|romout[0][5]~combout\,
	datad => VCC,
	cout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X18_Y11_N18
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u13|u0|Mult0|mult_core|romout[0][6]~9_combout\ & (!\r9|Q\(5) & !\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u13|u0|Mult0|mult_core|romout[0][6]~9_combout\ & ((!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\r9|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[0][6]~9_combout\,
	datab => \r9|Q\(5),
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X18_Y11_N20
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u13|u0|Mult0|mult_core|romout[1][3]~8_combout\ & ((\u13|u0|Mult0|mult_core|romout[0][7]~combout\) # (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u13|u0|Mult0|mult_core|romout[1][3]~8_combout\ & (\u13|u0|Mult0|mult_core|romout[0][7]~combout\ & !\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[1][3]~8_combout\,
	datab => \u13|u0|Mult0|mult_core|romout[0][7]~combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X18_Y11_N22
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u13|u0|Mult0|mult_core|romout[0][10]~7_combout\ & ((!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u13|u0|Mult0|mult_core|romout[1][4]~6_combout\))) 
-- # (!\u13|u0|Mult0|mult_core|romout[0][10]~7_combout\ & (!\u13|u0|Mult0|mult_core|romout[1][4]~6_combout\ & !\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[0][10]~7_combout\,
	datab => \u13|u0|Mult0|mult_core|romout[1][4]~6_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X18_Y11_N24
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u13|u0|Mult0|mult_core|romout[0][9]~5_combout\ $ (\u13|u0|Mult0|mult_core|romout[1][5]~4_combout\ $ (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # 
-- (GND)
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u13|u0|Mult0|mult_core|romout[0][9]~5_combout\ & ((\u13|u0|Mult0|mult_core|romout[1][5]~4_combout\) # (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u13|u0|Mult0|mult_core|romout[0][9]~5_combout\ & (\u13|u0|Mult0|mult_core|romout[1][5]~4_combout\ & !\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[0][9]~5_combout\,
	datab => \u13|u0|Mult0|mult_core|romout[1][5]~4_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y11_N26
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u13|u0|Mult0|mult_core|romout[1][6]~3_combout\ & ((\u13|u0|Mult0|mult_core|romout[0][10]~combout\ & (\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u13|u0|Mult0|mult_core|romout[0][10]~combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u13|u0|Mult0|mult_core|romout[1][6]~3_combout\ & ((\u13|u0|Mult0|mult_core|romout[0][10]~combout\ & 
-- (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u13|u0|Mult0|mult_core|romout[0][10]~combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u13|u0|Mult0|mult_core|romout[1][6]~3_combout\ & (!\u13|u0|Mult0|mult_core|romout[0][10]~combout\ & !\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u13|u0|Mult0|mult_core|romout[1][6]~3_combout\ & ((!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u13|u0|Mult0|mult_core|romout[0][10]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[1][6]~3_combout\,
	datab => \u13|u0|Mult0|mult_core|romout[0][10]~combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X18_Y11_N28
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u13|u0|Mult0|mult_core|romout[1][7]~1_combout\ $ (\u13|u0|Mult0|mult_core|romout[0][11]~2_combout\ $ (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u13|u0|Mult0|mult_core|romout[1][7]~1_combout\ & ((\u13|u0|Mult0|mult_core|romout[0][11]~2_combout\) # (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u13|u0|Mult0|mult_core|romout[1][7]~1_combout\ & (\u13|u0|Mult0|mult_core|romout[0][11]~2_combout\ & !\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[1][7]~1_combout\,
	datab => \u13|u0|Mult0|mult_core|romout[0][11]~2_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X18_Y11_N30
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u13|u0|Mult0|mult_core|romout[0][12]~combout\ & ((\u13|u0|Mult0|mult_core|romout[1][10]~0_combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u13|u0|Mult0|mult_core|romout[1][10]~0_combout\ & (\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)))) # (!\u13|u0|Mult0|mult_core|romout[0][12]~combout\ & ((\u13|u0|Mult0|mult_core|romout[1][10]~0_combout\ & 
-- ((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND))) # (!\u13|u0|Mult0|mult_core|romout[1][10]~0_combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\))))
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u13|u0|Mult0|mult_core|romout[0][12]~combout\ & (\u13|u0|Mult0|mult_core|romout[1][10]~0_combout\ & !\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u13|u0|Mult0|mult_core|romout[0][12]~combout\ & ((\u13|u0|Mult0|mult_core|romout[1][10]~0_combout\) # (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[0][12]~combout\,
	datab => \u13|u0|Mult0|mult_core|romout[1][10]~0_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X18_Y10_N0
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u13|u0|Mult0|mult_core|romout[1][9]~combout\ $ (\u13|u0|Mult0|mult_core|romout[0][13]~combout\ $ (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u13|u0|Mult0|mult_core|romout[1][9]~combout\ & ((\u13|u0|Mult0|mult_core|romout[0][13]~combout\) # (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u13|u0|Mult0|mult_core|romout[1][9]~combout\ & (\u13|u0|Mult0|mult_core|romout[0][13]~combout\ & !\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[1][9]~combout\,
	datab => \u13|u0|Mult0|mult_core|romout[0][13]~combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X20_Y12_N28
\u13|u0|Mult0|mult_core|romout[2][4]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[2][4]~11_combout\ = \r9|Q\(9) $ (\r9|Q\(11) $ (((\r9|Q\(10) & \r9|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(9),
	datab => \r9|Q\(10),
	datac => \r9|Q\(8),
	datad => \r9|Q\(11),
	combout => \u13|u0|Mult0|mult_core|romout[2][4]~11_combout\);

-- Location: LCCOMB_X18_Y12_N14
\u13|u0|Mult0|mult_core|romout[2][3]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[2][3]~12_combout\ = \r9|Q\(10) $ (\r9|Q\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r9|Q\(10),
	datad => \r9|Q\(8),
	combout => \u13|u0|Mult0|mult_core|romout[2][3]~12_combout\);

-- Location: LCCOMB_X19_Y11_N14
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\r9|Q\(8) & \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(8),
	datab => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X19_Y11_N16
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\r9|Q\(9) & 
-- !\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\r9|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \r9|Q\(9),
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X19_Y11_N18
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u13|u0|Mult0|mult_core|romout[2][3]~12_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\u13|u0|Mult0|mult_core|romout[2][3]~12_combout\ & (\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[2][3]~12_combout\,
	datab => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X19_Y11_N20
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u13|u0|Mult0|mult_core|romout[2][4]~11_combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u13|u0|Mult0|mult_core|romout[2][4]~11_combout\ & ((!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[2][4]~11_combout\,
	datab => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X19_Y11_N22
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\))) # (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X21_Y11_N24
\u13|u1|sum[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sum[0]~feeder_combout\ = \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	combout => \u13|u1|sum[0]~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N26
\u9|u1|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add2~26_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u9|u1|Add2~25\) # (GND))) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u9|u1|Add2~25\))
-- \u9|u1|Add2~27\ = CARRY((\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\) # (!\u9|u1|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u9|u1|Add2~25\,
	combout => \u9|u1|Add2~26_combout\,
	cout => \u9|u1|Add2~27\);

-- Location: LCCOMB_X19_Y14_N28
\u9|u1|Add2~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add2~28_combout\ = \u9|u1|Add2~27\ $ (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cin => \u9|u1|Add2~27\,
	combout => \u9|u1|Add2~28_combout\);

-- Location: LCCOMB_X20_Y13_N22
\u9|u1|Add1~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add1~23_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u9|u1|Add1~22\ & VCC)) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u9|u1|Add1~22\))
-- \u9|u1|Add1~24\ = CARRY((!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u9|u1|Add1~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u9|u1|Add1~22\,
	combout => \u9|u1|Add1~23_combout\,
	cout => \u9|u1|Add1~24\);

-- Location: LCCOMB_X20_Y13_N24
\u9|u1|Add1~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add1~25_combout\ = \u9|u1|Add1~24\ $ (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cin => \u9|u1|Add1~24\,
	combout => \u9|u1|Add1~25_combout\);

-- Location: LCCOMB_X19_Y13_N30
\u9|u1|sum[14]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[14]~12_combout\ = (\u9|u1|LessThan0~4_combout\ & ((\u9|u1|Add1~25_combout\))) # (!\u9|u1|LessThan0~4_combout\ & (\u9|u1|Add2~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|Add2~28_combout\,
	datab => \u9|u1|LessThan0~4_combout\,
	datad => \u9|u1|Add1~25_combout\,
	combout => \u9|u1|sum[14]~12_combout\);

-- Location: LCCOMB_X19_Y13_N22
\u9|u1|Add0~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add0~22_combout\ = (\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u9|u1|Add0~21\)) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u9|u1|Add0~21\) # (GND)))
-- \u9|u1|Add0~23\ = CARRY((!\u9|u1|Add0~21\) # (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u9|u1|Add0~21\,
	combout => \u9|u1|Add0~22_combout\,
	cout => \u9|u1|Add0~23\);

-- Location: LCCOMB_X19_Y13_N24
\u9|u1|Add0~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|Add0~24_combout\ = \u9|u1|Add0~23\ $ (!\u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u9|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cin => \u9|u1|Add0~23\,
	combout => \u9|u1|Add0~24_combout\);

-- Location: FF_X19_Y13_N31
\u9|u1|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u9|u1|sum[14]~12_combout\,
	asdata => \u9|u1|Add0~24_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u9|u1|sum[13]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u9|u1|sum\(14));

-- Location: LCCOMB_X18_Y12_N16
\drg.d0[14]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d0[14]~13_combout\ = (!\u9|u1|sgn~q\ & \u9|u1|sum\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|sgn~q\,
	datac => \u9|u1|sum\(14),
	combout => \drg.d0[14]~13_combout\);

-- Location: FF_X18_Y12_N17
\r9|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d0[14]~13_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r9|Q\(14));

-- Location: LCCOMB_X18_Y13_N0
\u9|u1|sum[13]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u9|u1|sum[13]~11_combout\ = (\u9|u1|LessThan0~4_combout\ & ((\u9|u1|Add1~23_combout\))) # (!\u9|u1|LessThan0~4_combout\ & (\u9|u1|Add2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u9|u1|Add2~26_combout\,
	datab => \u9|u1|LessThan0~4_combout\,
	datad => \u9|u1|Add1~23_combout\,
	combout => \u9|u1|sum[13]~11_combout\);

-- Location: FF_X18_Y13_N1
\u9|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u9|u1|sum[13]~11_combout\,
	asdata => \u9|u1|Add0~22_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u9|u1|sum[13]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u9|u1|sum\(13));

-- Location: LCCOMB_X18_Y12_N10
\drg.d0[13]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d0[13]~14_combout\ = (!\u9|u1|sgn~q\ & \u9|u1|sum\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u9|u1|sgn~q\,
	datad => \u9|u1|sum\(13),
	combout => \drg.d0[13]~14_combout\);

-- Location: FF_X18_Y12_N11
\r9|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d0[13]~14_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r9|Q\(13));

-- Location: LCCOMB_X18_Y12_N8
\u13|u0|Mult0|mult_core|romout[3][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[3][15]~combout\ = (\r9|Q\(14) & ((!\r9|Q\(13)))) # (!\r9|Q\(14) & (\r9|Q\(12) & \r9|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r9|Q\(14),
	datac => \r9|Q\(12),
	datad => \r9|Q\(13),
	combout => \u13|u0|Mult0|mult_core|romout[3][15]~combout\);

-- Location: LCCOMB_X18_Y12_N0
\u13|u0|Mult0|mult_core|_~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|_~1_combout\ = (\r9|Q\(14) & (\r9|Q\(12) & !\r9|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r9|Q\(14),
	datac => \r9|Q\(12),
	datad => \r9|Q\(13),
	combout => \u13|u0|Mult0|mult_core|_~1_combout\);

-- Location: LCCOMB_X18_Y12_N6
\u13|u0|Mult0|mult_core|_~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|_~0_combout\ = (!\r9|Q\(14) & (!\r9|Q\(12) & \r9|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r9|Q\(14),
	datac => \r9|Q\(12),
	datad => \r9|Q\(13),
	combout => \u13|u0|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X20_Y12_N2
\u13|u0|Mult0|mult_core|_~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|_~2_combout\ = (\r9|Q\(10) & \r9|Q\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r9|Q\(10),
	datad => \r9|Q\(11),
	combout => \u13|u0|Mult0|mult_core|_~2_combout\);

-- Location: LCCOMB_X18_Y12_N18
\u13|u0|Mult0|mult_core|romout[3][13]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[3][13]~13_combout\ = (\r9|Q\(14) & ((\r9|Q\(12)) # (!\r9|Q\(13)))) # (!\r9|Q\(14) & (\r9|Q\(12) & !\r9|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r9|Q\(14),
	datac => \r9|Q\(12),
	datad => \r9|Q\(13),
	combout => \u13|u0|Mult0|mult_core|romout[3][13]~13_combout\);

-- Location: LCCOMB_X18_Y12_N24
\u13|u0|Mult0|mult_core|romout[3][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[3][12]~combout\ = (\r9|Q\(14) & (\r9|Q\(12) $ (!\r9|Q\(13)))) # (!\r9|Q\(14) & (!\r9|Q\(12) & \r9|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r9|Q\(14),
	datac => \r9|Q\(12),
	datad => \r9|Q\(13),
	combout => \u13|u0|Mult0|mult_core|romout[3][12]~combout\);

-- Location: LCCOMB_X20_Y12_N0
\u13|u0|Mult0|mult_core|romout[2][16]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[2][16]~14_combout\ = (\r9|Q\(10) & (\r9|Q\(9) & !\r9|Q\(11))) # (!\r9|Q\(10) & ((\r9|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(9),
	datab => \r9|Q\(10),
	datad => \r9|Q\(11),
	combout => \u13|u0|Mult0|mult_core|romout[2][16]~14_combout\);

-- Location: LCCOMB_X18_Y12_N2
\u13|u0|Mult0|mult_core|romout[3][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[3][11]~combout\ = \r9|Q\(13) $ (((!\r9|Q\(14) & \r9|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r9|Q\(14),
	datac => \r9|Q\(12),
	datad => \r9|Q\(13),
	combout => \u13|u0|Mult0|mult_core|romout[3][11]~combout\);

-- Location: LCCOMB_X20_Y12_N22
\u13|u0|Mult0|mult_core|romout[2][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[2][15]~combout\ = (\r9|Q\(9) & ((\r9|Q\(10) & (\r9|Q\(8) & \r9|Q\(11))) # (!\r9|Q\(10) & ((\r9|Q\(8)) # (\r9|Q\(11)))))) # (!\r9|Q\(9) & ((\r9|Q\(10) & ((!\r9|Q\(11)))) # (!\r9|Q\(10) & (\r9|Q\(8) & \r9|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(9),
	datab => \r9|Q\(10),
	datac => \r9|Q\(8),
	datad => \r9|Q\(11),
	combout => \u13|u0|Mult0|mult_core|romout[2][15]~combout\);

-- Location: LCCOMB_X20_Y12_N8
\u13|u0|Mult0|mult_core|romout[2][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[2][14]~combout\ = (\r9|Q\(9) & ((\r9|Q\(10) & (!\r9|Q\(8) & \r9|Q\(11))) # (!\r9|Q\(10) & ((\r9|Q\(11)) # (!\r9|Q\(8)))))) # (!\r9|Q\(9) & ((\r9|Q\(10) & (\r9|Q\(8))) # (!\r9|Q\(10) & (!\r9|Q\(8) & \r9|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(9),
	datab => \r9|Q\(10),
	datac => \r9|Q\(8),
	datad => \r9|Q\(11),
	combout => \u13|u0|Mult0|mult_core|romout[2][14]~combout\);

-- Location: LCCOMB_X18_Y12_N20
\u13|u0|Mult0|mult_core|romout[3][8]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[3][8]~combout\ = (\r9|Q\(14) & ((\r9|Q\(13)) # (!\r9|Q\(12)))) # (!\r9|Q\(14) & (\r9|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r9|Q\(14),
	datac => \r9|Q\(12),
	datad => \r9|Q\(13),
	combout => \u13|u0|Mult0|mult_core|romout[3][8]~combout\);

-- Location: LCCOMB_X20_Y12_N30
\u13|u0|Mult0|mult_core|romout[2][13]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[2][13]~15_combout\ = (\r9|Q\(9) & ((\r9|Q\(10) & ((\r9|Q\(8)) # (\r9|Q\(11)))) # (!\r9|Q\(10) & (\r9|Q\(8) & \r9|Q\(11))))) # (!\r9|Q\(9) & (\r9|Q\(11) $ (((\r9|Q\(10)) # (\r9|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(9),
	datab => \r9|Q\(10),
	datac => \r9|Q\(8),
	datad => \r9|Q\(11),
	combout => \u13|u0|Mult0|mult_core|romout[2][13]~15_combout\);

-- Location: LCCOMB_X18_Y12_N30
\u13|u0|Mult0|mult_core|romout[3][4]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[3][4]~combout\ = \r9|Q\(13) $ (((\r9|Q\(14) & \r9|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r9|Q\(14),
	datac => \r9|Q\(12),
	datad => \r9|Q\(13),
	combout => \u13|u0|Mult0|mult_core|romout[3][4]~combout\);

-- Location: LCCOMB_X20_Y12_N4
\u13|u0|Mult0|mult_core|romout[2][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[2][12]~combout\ = (\r9|Q\(9) & (\r9|Q\(10) $ (\r9|Q\(8) $ (!\r9|Q\(11))))) # (!\r9|Q\(9) & ((\r9|Q\(10) & (!\r9|Q\(8))) # (!\r9|Q\(10) & (\r9|Q\(8) & \r9|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(9),
	datab => \r9|Q\(10),
	datac => \r9|Q\(8),
	datad => \r9|Q\(11),
	combout => \u13|u0|Mult0|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X20_Y12_N14
\u13|u0|Mult0|mult_core|romout[2][11]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[2][11]~17_combout\ = (\r9|Q\(9) & ((\r9|Q\(10) & ((!\r9|Q\(11)) # (!\r9|Q\(8)))) # (!\r9|Q\(10) & (!\r9|Q\(8) & !\r9|Q\(11))))) # (!\r9|Q\(9) & (\r9|Q\(11) $ (((!\r9|Q\(10) & \r9|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(9),
	datab => \r9|Q\(10),
	datac => \r9|Q\(8),
	datad => \r9|Q\(11),
	combout => \u13|u0|Mult0|mult_core|romout[2][11]~17_combout\);

-- Location: LCCOMB_X18_Y12_N28
\u13|u0|Mult0|mult_core|romout[3][7]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[3][7]~16_combout\ = ((\r9|Q\(14) & \r9|Q\(12))) # (!\r9|Q\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r9|Q\(14),
	datac => \r9|Q\(12),
	datad => \r9|Q\(13),
	combout => \u13|u0|Mult0|mult_core|romout[3][7]~16_combout\);

-- Location: LCCOMB_X18_Y12_N22
\u13|u0|Mult0|mult_core|romout[3][6]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[3][6]~18_combout\ = (\r9|Q\(12) & ((!\r9|Q\(13)) # (!\r9|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r9|Q\(14),
	datac => \r9|Q\(12),
	datad => \r9|Q\(13),
	combout => \u13|u0|Mult0|mult_core|romout[3][6]~18_combout\);

-- Location: LCCOMB_X20_Y12_N12
\u13|u0|Mult0|mult_core|romout[2][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[2][10]~combout\ = (\r9|Q\(10) & ((\r9|Q\(9) & ((\r9|Q\(8)) # (!\r9|Q\(11)))) # (!\r9|Q\(9) & ((\r9|Q\(11)) # (!\r9|Q\(8)))))) # (!\r9|Q\(10) & (\r9|Q\(8) $ (((\r9|Q\(9) & \r9|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(9),
	datab => \r9|Q\(10),
	datac => \r9|Q\(8),
	datad => \r9|Q\(11),
	combout => \u13|u0|Mult0|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X18_Y12_N12
\u13|u0|Mult0|mult_core|romout[3][5]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[3][5]~combout\ = (\r9|Q\(14) & ((!\r9|Q\(13)) # (!\r9|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r9|Q\(14),
	datac => \r9|Q\(12),
	datad => \r9|Q\(13),
	combout => \u13|u0|Mult0|mult_core|romout[3][5]~combout\);

-- Location: LCCOMB_X20_Y12_N26
\u13|u0|Mult0|mult_core|romout[2][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[2][9]~combout\ = (\r9|Q\(9) & ((\r9|Q\(10) & ((\r9|Q\(11)) # (!\r9|Q\(8)))) # (!\r9|Q\(10) & ((\r9|Q\(8)) # (!\r9|Q\(11)))))) # (!\r9|Q\(9) & (\r9|Q\(11) $ (((\r9|Q\(10) & \r9|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(9),
	datab => \r9|Q\(10),
	datac => \r9|Q\(8),
	datad => \r9|Q\(11),
	combout => \u13|u0|Mult0|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X20_Y12_N20
\u13|u0|Mult0|mult_core|romout[2][10]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[2][10]~19_combout\ = (\r9|Q\(9) & ((\r9|Q\(10) & (!\r9|Q\(8) & \r9|Q\(11))) # (!\r9|Q\(10) & ((\r9|Q\(11)) # (!\r9|Q\(8)))))) # (!\r9|Q\(9) & (\r9|Q\(10) $ ((!\r9|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101101000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(9),
	datab => \r9|Q\(10),
	datac => \r9|Q\(8),
	datad => \r9|Q\(11),
	combout => \u13|u0|Mult0|mult_core|romout[2][10]~19_combout\);

-- Location: LCCOMB_X18_Y12_N26
\u13|u0|Mult0|mult_core|romout[3][8]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[3][8]~20_combout\ = \r9|Q\(12) $ (!\r9|Q\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r9|Q\(12),
	datad => \r9|Q\(14),
	combout => \u13|u0|Mult0|mult_core|romout[3][8]~20_combout\);

-- Location: LCCOMB_X20_Y12_N18
\u13|u0|Mult0|mult_core|romout[2][7]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[2][7]~21_combout\ = (\r9|Q\(9) & ((\r9|Q\(10) & (!\r9|Q\(8) & !\r9|Q\(11))) # (!\r9|Q\(10) & ((!\r9|Q\(11)) # (!\r9|Q\(8)))))) # (!\r9|Q\(9) & (((\r9|Q\(8) & \r9|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(9),
	datab => \r9|Q\(10),
	datac => \r9|Q\(8),
	datad => \r9|Q\(11),
	combout => \u13|u0|Mult0|mult_core|romout[2][7]~21_combout\);

-- Location: LCCOMB_X19_Y12_N0
\u13|u0|Mult0|mult_core|romout[2][6]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[2][6]~22_combout\ = (\r9|Q\(8) & ((\r9|Q\(10) & ((\r9|Q\(11)) # (!\r9|Q\(9)))) # (!\r9|Q\(10) & ((!\r9|Q\(11)))))) # (!\r9|Q\(8) & (\r9|Q\(11) & ((!\r9|Q\(9)) # (!\r9|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(8),
	datab => \r9|Q\(10),
	datac => \r9|Q\(9),
	datad => \r9|Q\(11),
	combout => \u13|u0|Mult0|mult_core|romout[2][6]~22_combout\);

-- Location: LCCOMB_X19_Y12_N4
\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\r9|Q\(13) & ((\u13|u0|Mult0|mult_core|romout[2][6]~22_combout\ & (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u13|u0|Mult0|mult_core|romout[2][6]~22_combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\r9|Q\(13) & ((\u13|u0|Mult0|mult_core|romout[2][6]~22_combout\ & 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u13|u0|Mult0|mult_core|romout[2][6]~22_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\r9|Q\(13) & (!\u13|u0|Mult0|mult_core|romout[2][6]~22_combout\ & !\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\r9|Q\(13) & 
-- ((!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u13|u0|Mult0|mult_core|romout[2][6]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(13),
	datab => \u13|u0|Mult0|mult_core|romout[2][6]~22_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X19_Y12_N6
\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u13|u0|Mult0|mult_core|romout[3][8]~20_combout\ $ (\u13|u0|Mult0|mult_core|romout[2][7]~21_combout\ $ (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u13|u0|Mult0|mult_core|romout[3][8]~20_combout\ & (\u13|u0|Mult0|mult_core|romout[2][7]~21_combout\ & !\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)) # 
-- (!\u13|u0|Mult0|mult_core|romout[3][8]~20_combout\ & ((\u13|u0|Mult0|mult_core|romout[2][7]~21_combout\) # (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[3][8]~20_combout\,
	datab => \u13|u0|Mult0|mult_core|romout[2][7]~21_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X19_Y12_N8
\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u13|u0|Mult0|mult_core|romout[2][10]~19_combout\ & ((\u13|u0|Mult0|mult_core|romout[3][4]~combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u13|u0|Mult0|mult_core|romout[3][4]~combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND))))) # (!\u13|u0|Mult0|mult_core|romout[2][10]~19_combout\ & ((\u13|u0|Mult0|mult_core|romout[3][4]~combout\ & 
-- (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # (!\u13|u0|Mult0|mult_core|romout[3][4]~combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\))))
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u13|u0|Mult0|mult_core|romout[2][10]~19_combout\ & ((!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u13|u0|Mult0|mult_core|romout[3][4]~combout\))) # 
-- (!\u13|u0|Mult0|mult_core|romout[2][10]~19_combout\ & (!\u13|u0|Mult0|mult_core|romout[3][4]~combout\ & !\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[2][10]~19_combout\,
	datab => \u13|u0|Mult0|mult_core|romout[3][4]~combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X19_Y12_N10
\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u13|u0|Mult0|mult_core|romout[3][5]~combout\ $ (\u13|u0|Mult0|mult_core|romout[2][9]~combout\ $ (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u13|u0|Mult0|mult_core|romout[3][5]~combout\ & ((\u13|u0|Mult0|mult_core|romout[2][9]~combout\) # (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u13|u0|Mult0|mult_core|romout[3][5]~combout\ & (\u13|u0|Mult0|mult_core|romout[2][9]~combout\ & !\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[3][5]~combout\,
	datab => \u13|u0|Mult0|mult_core|romout[2][9]~combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X19_Y12_N12
\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u13|u0|Mult0|mult_core|romout[3][6]~18_combout\ & ((\u13|u0|Mult0|mult_core|romout[2][10]~combout\ & (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u13|u0|Mult0|mult_core|romout[2][10]~combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u13|u0|Mult0|mult_core|romout[3][6]~18_combout\ & ((\u13|u0|Mult0|mult_core|romout[2][10]~combout\ & 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u13|u0|Mult0|mult_core|romout[2][10]~combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u13|u0|Mult0|mult_core|romout[3][6]~18_combout\ & (!\u13|u0|Mult0|mult_core|romout[2][10]~combout\ & !\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u13|u0|Mult0|mult_core|romout[3][6]~18_combout\ & ((!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u13|u0|Mult0|mult_core|romout[2][10]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[3][6]~18_combout\,
	datab => \u13|u0|Mult0|mult_core|romout[2][10]~combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X19_Y12_N14
\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u13|u0|Mult0|mult_core|romout[2][11]~17_combout\ $ (\u13|u0|Mult0|mult_core|romout[3][7]~16_combout\ $ (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # 
-- (GND)
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u13|u0|Mult0|mult_core|romout[2][11]~17_combout\ & ((!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\) # (!\u13|u0|Mult0|mult_core|romout[3][7]~16_combout\))) # 
-- (!\u13|u0|Mult0|mult_core|romout[2][11]~17_combout\ & (!\u13|u0|Mult0|mult_core|romout[3][7]~16_combout\ & !\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[2][11]~17_combout\,
	datab => \u13|u0|Mult0|mult_core|romout[3][7]~16_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X19_Y12_N16
\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u13|u0|Mult0|mult_core|romout[2][12]~combout\ & ((\u13|u0|Mult0|mult_core|romout[3][8]~combout\ & (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u13|u0|Mult0|mult_core|romout[3][8]~combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u13|u0|Mult0|mult_core|romout[2][12]~combout\ & ((\u13|u0|Mult0|mult_core|romout[3][8]~combout\ & 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u13|u0|Mult0|mult_core|romout[3][8]~combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u13|u0|Mult0|mult_core|romout[2][12]~combout\ & (!\u13|u0|Mult0|mult_core|romout[3][8]~combout\ & !\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u13|u0|Mult0|mult_core|romout[2][12]~combout\ & ((!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u13|u0|Mult0|mult_core|romout[3][8]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[2][12]~combout\,
	datab => \u13|u0|Mult0|mult_core|romout[3][8]~combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X19_Y12_N18
\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u13|u0|Mult0|mult_core|romout[2][13]~15_combout\ $ (\u13|u0|Mult0|mult_core|romout[3][4]~combout\ $ (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u13|u0|Mult0|mult_core|romout[2][13]~15_combout\ & ((\u13|u0|Mult0|mult_core|romout[3][4]~combout\) # (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u13|u0|Mult0|mult_core|romout[2][13]~15_combout\ & (\u13|u0|Mult0|mult_core|romout[3][4]~combout\ & !\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[2][13]~15_combout\,
	datab => \u13|u0|Mult0|mult_core|romout[3][4]~combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X19_Y12_N20
\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u13|u0|Mult0|mult_core|romout[2][14]~combout\ & ((\u13|u0|Mult0|mult_core|romout[3][8]~combout\ & (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u13|u0|Mult0|mult_core|romout[3][8]~combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u13|u0|Mult0|mult_core|romout[2][14]~combout\ & ((\u13|u0|Mult0|mult_core|romout[3][8]~combout\ & 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u13|u0|Mult0|mult_core|romout[3][8]~combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u13|u0|Mult0|mult_core|romout[2][14]~combout\ & (!\u13|u0|Mult0|mult_core|romout[3][8]~combout\ & !\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u13|u0|Mult0|mult_core|romout[2][14]~combout\ & ((!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u13|u0|Mult0|mult_core|romout[3][8]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[2][14]~combout\,
	datab => \u13|u0|Mult0|mult_core|romout[3][8]~combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X19_Y12_N22
\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u13|u0|Mult0|mult_core|romout[3][11]~combout\ $ (\u13|u0|Mult0|mult_core|romout[2][15]~combout\ $ (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u13|u0|Mult0|mult_core|romout[3][11]~combout\ & ((\u13|u0|Mult0|mult_core|romout[2][15]~combout\) # (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # 
-- (!\u13|u0|Mult0|mult_core|romout[3][11]~combout\ & (\u13|u0|Mult0|mult_core|romout[2][15]~combout\ & !\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[3][11]~combout\,
	datab => \u13|u0|Mult0|mult_core|romout[2][15]~combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X19_Y12_N24
\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u13|u0|Mult0|mult_core|romout[3][12]~combout\ & ((\u13|u0|Mult0|mult_core|romout[2][16]~14_combout\ & (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u13|u0|Mult0|mult_core|romout[2][16]~14_combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u13|u0|Mult0|mult_core|romout[3][12]~combout\ & ((\u13|u0|Mult0|mult_core|romout[2][16]~14_combout\ & 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u13|u0|Mult0|mult_core|romout[2][16]~14_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((\u13|u0|Mult0|mult_core|romout[3][12]~combout\ & (!\u13|u0|Mult0|mult_core|romout[2][16]~14_combout\ & !\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # 
-- (!\u13|u0|Mult0|mult_core|romout[3][12]~combout\ & ((!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u13|u0|Mult0|mult_core|romout[2][16]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[3][12]~combout\,
	datab => \u13|u0|Mult0|mult_core|romout[2][16]~14_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X19_Y12_N26
\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = ((\u13|u0|Mult0|mult_core|_~2_combout\ $ (\u13|u0|Mult0|mult_core|romout[3][13]~13_combout\ $ (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\)))) # (GND)
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u13|u0|Mult0|mult_core|_~2_combout\ & ((\u13|u0|Mult0|mult_core|romout[3][13]~13_combout\) # (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\))) # 
-- (!\u13|u0|Mult0|mult_core|_~2_combout\ & (\u13|u0|Mult0|mult_core|romout[3][13]~13_combout\ & !\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|_~2_combout\,
	datab => \u13|u0|Mult0|mult_core|romout[3][13]~13_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X19_Y12_N28
\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\u13|u0|Mult0|mult_core|_~1_combout\ & (((!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)))) # (!\u13|u0|Mult0|mult_core|_~1_combout\ & 
-- ((\u13|u0|Mult0|mult_core|_~0_combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\u13|u0|Mult0|mult_core|_~0_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND)))))
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY(((!\u13|u0|Mult0|mult_core|_~1_combout\ & !\u13|u0|Mult0|mult_core|_~0_combout\)) # (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|_~1_combout\,
	datab => \u13|u0|Mult0|mult_core|_~0_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X19_Y12_N30
\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ $ (!\u13|u0|Mult0|mult_core|romout[3][15]~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u13|u0|Mult0|mult_core|romout[3][15]~combout\,
	cin => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X18_Y11_N8
\u13|u0|Mult0|mult_core|_~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|_~3_combout\ = (\r9|Q\(6) & \r9|Q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r9|Q\(6),
	datad => \r9|Q\(7),
	combout => \u13|u0|Mult0|mult_core|_~3_combout\);

-- Location: LCCOMB_X18_Y10_N20
\u13|u0|Mult0|mult_core|romout[1][16]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[1][16]~23_combout\ = (\r9|Q\(6) & (\r9|Q\(5) & !\r9|Q\(7))) # (!\r9|Q\(6) & ((\r9|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r9|Q\(5),
	datac => \r9|Q\(6),
	datad => \r9|Q\(7),
	combout => \u13|u0|Mult0|mult_core|romout[1][16]~23_combout\);

-- Location: LCCOMB_X18_Y11_N14
\u13|u0|Mult0|mult_core|romout[1][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[1][15]~combout\ = (\r9|Q\(7) & ((\r9|Q\(6) & (\r9|Q\(4) & \r9|Q\(5))) # (!\r9|Q\(6) & ((\r9|Q\(4)) # (\r9|Q\(5)))))) # (!\r9|Q\(7) & ((\r9|Q\(6) & ((!\r9|Q\(5)))) # (!\r9|Q\(6) & (\r9|Q\(4) & \r9|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(7),
	datab => \r9|Q\(6),
	datac => \r9|Q\(4),
	datad => \r9|Q\(5),
	combout => \u13|u0|Mult0|mult_core|romout[1][15]~combout\);

-- Location: LCCOMB_X18_Y10_N22
\u13|u0|Mult0|mult_core|romout[1][14]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[1][14]~24_combout\ = (\r9|Q\(4) & ((\r9|Q\(5) & (!\r9|Q\(6) & \r9|Q\(7))) # (!\r9|Q\(5) & (\r9|Q\(6))))) # (!\r9|Q\(4) & ((\r9|Q\(5) & ((\r9|Q\(7)) # (!\r9|Q\(6)))) # (!\r9|Q\(5) & (!\r9|Q\(6) & \r9|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(4),
	datab => \r9|Q\(5),
	datac => \r9|Q\(6),
	datad => \r9|Q\(7),
	combout => \u13|u0|Mult0|mult_core|romout[1][14]~24_combout\);

-- Location: LCCOMB_X17_Y11_N26
\u13|u0|Mult0|mult_core|_~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|_~4_combout\ = (\r9|Q\(2) & \r9|Q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(2),
	datad => \r9|Q\(3),
	combout => \u13|u0|Mult0|mult_core|_~4_combout\);

-- Location: LCCOMB_X18_Y10_N24
\u13|u0|Mult0|mult_core|romout[1][13]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[1][13]~25_combout\ = (\r9|Q\(5) & ((\r9|Q\(4) & ((\r9|Q\(6)) # (\r9|Q\(7)))) # (!\r9|Q\(4) & (\r9|Q\(6) & \r9|Q\(7))))) # (!\r9|Q\(5) & (\r9|Q\(7) $ (((\r9|Q\(4)) # (\r9|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(4),
	datab => \r9|Q\(5),
	datac => \r9|Q\(6),
	datad => \r9|Q\(7),
	combout => \u13|u0|Mult0|mult_core|romout[1][13]~25_combout\);

-- Location: LCCOMB_X17_Y11_N28
\u13|u0|Mult0|mult_core|romout[0][16]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[0][16]~26_combout\ = (\r9|Q\(3) & ((!\r9|Q\(2)))) # (!\r9|Q\(3) & (\r9|Q\(1) & \r9|Q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(1),
	datac => \r9|Q\(3),
	datad => \r9|Q\(2),
	combout => \u13|u0|Mult0|mult_core|romout[0][16]~26_combout\);

-- Location: LCCOMB_X18_Y10_N18
\u13|u0|Mult0|mult_core|romout[1][12]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[1][12]~combout\ = (\r9|Q\(4) & ((\r9|Q\(6) & (\r9|Q\(5) & !\r9|Q\(7))) # (!\r9|Q\(6) & ((\r9|Q\(7)))))) # (!\r9|Q\(4) & (\r9|Q\(6) $ (((\r9|Q\(5) & !\r9|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(4),
	datab => \r9|Q\(5),
	datac => \r9|Q\(6),
	datad => \r9|Q\(7),
	combout => \u13|u0|Mult0|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X17_Y11_N8
\u13|u0|Mult0|mult_core|romout[0][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[0][15]~combout\ = (\r9|Q\(2) & ((\r9|Q\(1) & (\r9|Q\(0) & \r9|Q\(3))) # (!\r9|Q\(1) & ((!\r9|Q\(3)))))) # (!\r9|Q\(2) & ((\r9|Q\(0) & ((\r9|Q\(1)) # (\r9|Q\(3)))) # (!\r9|Q\(0) & (\r9|Q\(1) & \r9|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(2),
	datab => \r9|Q\(0),
	datac => \r9|Q\(1),
	datad => \r9|Q\(3),
	combout => \u13|u0|Mult0|mult_core|romout[0][15]~combout\);

-- Location: LCCOMB_X18_Y10_N28
\u13|u0|Mult0|mult_core|romout[1][11]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[1][11]~27_combout\ = (\r9|Q\(5) & ((\r9|Q\(4) & (\r9|Q\(6) & !\r9|Q\(7))) # (!\r9|Q\(4) & ((\r9|Q\(6)) # (!\r9|Q\(7)))))) # (!\r9|Q\(5) & (\r9|Q\(7) $ (((\r9|Q\(4) & !\r9|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(4),
	datab => \r9|Q\(6),
	datac => \r9|Q\(5),
	datad => \r9|Q\(7),
	combout => \u13|u0|Mult0|mult_core|romout[1][11]~27_combout\);

-- Location: LCCOMB_X18_Y10_N26
\u13|u0|Mult0|mult_core|romout[1][10]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[1][10]~28_combout\ = (\r9|Q\(4) & ((\r9|Q\(5) & ((\r9|Q\(6)) # (!\r9|Q\(7)))) # (!\r9|Q\(5) & ((\r9|Q\(7)) # (!\r9|Q\(6)))))) # (!\r9|Q\(4) & (\r9|Q\(6) $ (((\r9|Q\(5) & \r9|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(4),
	datab => \r9|Q\(5),
	datac => \r9|Q\(6),
	datad => \r9|Q\(7),
	combout => \u13|u0|Mult0|mult_core|romout[1][10]~28_combout\);

-- Location: LCCOMB_X17_Y11_N30
\u13|u0|Mult0|mult_core|romout[0][14]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|romout[0][14]~combout\ = (\r9|Q\(1) & ((\r9|Q\(3) & ((!\r9|Q\(2)) # (!\r9|Q\(0)))) # (!\r9|Q\(3) & (!\r9|Q\(0) & !\r9|Q\(2))))) # (!\r9|Q\(1) & ((\r9|Q\(0) & ((\r9|Q\(2)))) # (!\r9|Q\(0) & (\r9|Q\(3) & !\r9|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r9|Q\(1),
	datab => \r9|Q\(3),
	datac => \r9|Q\(0),
	datad => \r9|Q\(2),
	combout => \u13|u0|Mult0|mult_core|romout[0][14]~combout\);

-- Location: LCCOMB_X18_Y10_N2
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u13|u0|Mult0|mult_core|romout[1][10]~28_combout\ & ((\u13|u0|Mult0|mult_core|romout[0][14]~combout\ & (\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u13|u0|Mult0|mult_core|romout[0][14]~combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u13|u0|Mult0|mult_core|romout[1][10]~28_combout\ & ((\u13|u0|Mult0|mult_core|romout[0][14]~combout\ & 
-- (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u13|u0|Mult0|mult_core|romout[0][14]~combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u13|u0|Mult0|mult_core|romout[1][10]~28_combout\ & (!\u13|u0|Mult0|mult_core|romout[0][14]~combout\ & !\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u13|u0|Mult0|mult_core|romout[1][10]~28_combout\ & ((!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u13|u0|Mult0|mult_core|romout[0][14]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[1][10]~28_combout\,
	datab => \u13|u0|Mult0|mult_core|romout[0][14]~combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X18_Y10_N4
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u13|u0|Mult0|mult_core|romout[0][15]~combout\ $ (\u13|u0|Mult0|mult_core|romout[1][11]~27_combout\ $ (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u13|u0|Mult0|mult_core|romout[0][15]~combout\ & ((\u13|u0|Mult0|mult_core|romout[1][11]~27_combout\) # (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\u13|u0|Mult0|mult_core|romout[0][15]~combout\ & (\u13|u0|Mult0|mult_core|romout[1][11]~27_combout\ & !\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[0][15]~combout\,
	datab => \u13|u0|Mult0|mult_core|romout[1][11]~27_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X18_Y10_N6
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u13|u0|Mult0|mult_core|romout[0][16]~26_combout\ & ((\u13|u0|Mult0|mult_core|romout[1][12]~combout\ & (\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u13|u0|Mult0|mult_core|romout[1][12]~combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u13|u0|Mult0|mult_core|romout[0][16]~26_combout\ & ((\u13|u0|Mult0|mult_core|romout[1][12]~combout\ & 
-- (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u13|u0|Mult0|mult_core|romout[1][12]~combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u13|u0|Mult0|mult_core|romout[0][16]~26_combout\ & (!\u13|u0|Mult0|mult_core|romout[1][12]~combout\ & !\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u13|u0|Mult0|mult_core|romout[0][16]~26_combout\ & ((!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u13|u0|Mult0|mult_core|romout[1][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[0][16]~26_combout\,
	datab => \u13|u0|Mult0|mult_core|romout[1][12]~combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X18_Y10_N8
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = ((\u13|u0|Mult0|mult_core|_~4_combout\ $ (\u13|u0|Mult0|mult_core|romout[1][13]~25_combout\ $ (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u13|u0|Mult0|mult_core|_~4_combout\ & ((\u13|u0|Mult0|mult_core|romout[1][13]~25_combout\) # (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))) # 
-- (!\u13|u0|Mult0|mult_core|_~4_combout\ & (\u13|u0|Mult0|mult_core|romout[1][13]~25_combout\ & !\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|_~4_combout\,
	datab => \u13|u0|Mult0|mult_core|romout[1][13]~25_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X18_Y10_N10
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u13|u0|Mult0|mult_core|romout[1][14]~24_combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u13|u0|Mult0|mult_core|romout[1][14]~24_combout\ & 
-- ((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u13|u0|Mult0|mult_core|romout[1][14]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|romout[1][14]~24_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X18_Y10_N12
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\u13|u0|Mult0|mult_core|romout[1][15]~combout\ & (\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # (!\u13|u0|Mult0|mult_core|romout[1][15]~combout\ & 
-- (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u13|u0|Mult0|mult_core|romout[1][15]~combout\ & !\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|romout[1][15]~combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X18_Y10_N14
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = (\u13|u0|Mult0|mult_core|romout[1][16]~23_combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\)) # (!\u13|u0|Mult0|mult_core|romout[1][16]~23_combout\ & 
-- ((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ = CARRY((!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\) # (!\u13|u0|Mult0|mult_core|romout[1][16]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|romout[1][16]~23_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X18_Y10_N16
\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ = \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ $ (!\u13|u0|Mult0|mult_core|_~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u13|u0|Mult0|mult_core|_~3_combout\,
	cin => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\,
	combout => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\);

-- Location: LCCOMB_X19_Y11_N24
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- !\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X19_Y11_N26
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X19_Y11_N28
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- !\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X19_Y11_N30
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ 
-- (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\) # 
-- (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & 
-- !\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X19_Y10_N0
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- !\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X19_Y10_N2
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ 
-- (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\) # 
-- (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & 
-- !\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X19_Y10_N4
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- !\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X19_Y10_N6
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = ((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ $ (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ $ 
-- (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & ((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\) # 
-- (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))) # (!\u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & 
-- !\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\,
	datab => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X19_Y10_N8
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X19_Y10_N10
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X19_Y10_N12
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X19_Y10_N14
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (GND))) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & !\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X19_Y10_N16
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (!\u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X19_Y10_N18
\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ $ (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	cin => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: LCCOMB_X19_Y10_N24
\u13|u1|LessThan0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|LessThan0~0_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	combout => \u13|u1|LessThan0~0_combout\);

-- Location: LCCOMB_X19_Y11_N12
\u13|u1|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|LessThan0~1_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datac => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	combout => \u13|u1|LessThan0~1_combout\);

-- Location: LCCOMB_X19_Y10_N26
\u13|u1|LessThan0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|LessThan0~2_combout\ = (\u13|u1|LessThan0~0_combout\ & ((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\) # ((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # 
-- (\u13|u1|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u13|u1|LessThan0~0_combout\,
	datac => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => \u13|u1|LessThan0~1_combout\,
	combout => \u13|u1|LessThan0~2_combout\);

-- Location: LCCOMB_X19_Y10_N20
\u13|u1|LessThan1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|LessThan1~0_combout\ = (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datac => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	combout => \u13|u1|LessThan1~0_combout\);

-- Location: LCCOMB_X19_Y10_N22
\u13|u1|LessThan0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|LessThan0~3_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((\u13|u1|LessThan0~2_combout\) # ((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # 
-- (!\u13|u1|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u1|LessThan0~2_combout\,
	datab => \u13|u1|LessThan1~0_combout\,
	datac => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	combout => \u13|u1|LessThan0~3_combout\);

-- Location: LCCOMB_X21_Y10_N28
\u13|u1|LessThan0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|LessThan0~4_combout\ = ((!\u13|u1|LessThan0~3_combout\ & !\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\)) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datab => \u13|u1|LessThan0~3_combout\,
	datad => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	combout => \u13|u1|LessThan0~4_combout\);

-- Location: LCCOMB_X19_Y11_N10
\u13|u1|LessThan1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|LessThan1~1_combout\ = (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- ((!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datac => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	combout => \u13|u1|LessThan1~1_combout\);

-- Location: LCCOMB_X19_Y10_N28
\u13|u1|LessThan1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|LessThan1~2_combout\ = (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u13|u1|LessThan1~0_combout\ & ((\u13|u1|LessThan1~1_combout\) # (!\u13|u1|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u13|u1|LessThan1~0_combout\,
	datac => \u13|u1|LessThan1~1_combout\,
	datad => \u13|u1|LessThan0~0_combout\,
	combout => \u13|u1|LessThan1~2_combout\);

-- Location: LCCOMB_X19_Y10_N30
\u13|u1|LessThan1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|LessThan1~3_combout\ = (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((\u13|u1|LessThan1~2_combout\) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datac => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => \u13|u1|LessThan1~2_combout\,
	combout => \u13|u1|LessThan1~3_combout\);

-- Location: LCCOMB_X21_Y10_N30
\u13|u1|sum[9]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sum[9]~17_combout\ = ((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\) # ((\u13|u1|LessThan1~3_combout\) # (\u13|u1|LessThan0~3_combout\))) # 
-- (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datab => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datac => \u13|u1|LessThan1~3_combout\,
	datad => \u13|u1|LessThan0~3_combout\,
	combout => \u13|u1|sum[9]~17_combout\);

-- Location: FF_X21_Y11_N25
\u13|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u13|u1|sum[0]~feeder_combout\,
	asdata => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	sload => \u13|u1|LessThan0~4_combout\,
	ena => \u13|u1|sum[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u13|u1|sum\(0));

-- Location: FF_X25_Y10_N1
\r13|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u13|u1|sum\(0),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r13|Q\(0));

-- Location: LCCOMB_X30_Y10_N0
\u17|sum[0]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[0]~15_combout\ = (\r14|Q\(0) & (\r13|Q\(0) $ (VCC))) # (!\r14|Q\(0) & (\r13|Q\(0) & VCC))
-- \u17|sum[0]~16\ = CARRY((\r14|Q\(0) & \r13|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(0),
	datab => \r13|Q\(0),
	datad => VCC,
	combout => \u17|sum[0]~15_combout\,
	cout => \u17|sum[0]~16\);

-- Location: LCCOMB_X31_Y10_N16
\u17|sum[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[0]~feeder_combout\ = \u17|sum[0]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u17|sum[0]~15_combout\,
	combout => \u17|sum[0]~feeder_combout\);

-- Location: LCCOMB_X27_Y10_N2
\u17|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add1~0_combout\ = (\r14|Q\(0) & (\r13|Q\(0) $ (VCC))) # (!\r14|Q\(0) & ((\r13|Q\(0)) # (GND)))
-- \u17|Add1~1\ = CARRY((\r13|Q\(0)) # (!\r14|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(0),
	datab => \r13|Q\(0),
	datad => VCC,
	combout => \u17|Add1~0_combout\,
	cout => \u17|Add1~1\);

-- Location: FF_X26_Y13_N17
\u14|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	ena => \u14|u1|sum~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u14|u1|sum\(13));

-- Location: FF_X26_Y10_N29
\r14|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u14|u1|sum\(13),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r14|Q\(13));

-- Location: LCCOMB_X21_Y10_N0
\u13|u1|sum[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sum[1]~18_combout\ = \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (VCC)
-- \u13|u1|sum[1]~19\ = CARRY(\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u13|u1|sum[1]~18_combout\,
	cout => \u13|u1|sum[1]~19\);

-- Location: LCCOMB_X21_Y10_N2
\u13|u1|sum[2]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sum[2]~20_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u13|u1|sum[1]~19\)) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\u13|u1|sum[1]~19\) # 
-- (GND)))
-- \u13|u1|sum[2]~21\ = CARRY((!\u13|u1|sum[1]~19\) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u13|u1|sum[1]~19\,
	combout => \u13|u1|sum[2]~20_combout\,
	cout => \u13|u1|sum[2]~21\);

-- Location: LCCOMB_X21_Y10_N4
\u13|u1|sum[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sum[3]~22_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # (!\u13|u1|sum[2]~21\))) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\u13|u1|sum[2]~21\ $ (GND)))
-- \u13|u1|sum[3]~23\ = CARRY((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u13|u1|sum[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u13|u1|sum[2]~21\,
	combout => \u13|u1|sum[3]~22_combout\,
	cout => \u13|u1|sum[3]~23\);

-- Location: LCCOMB_X21_Y10_N6
\u13|u1|sum[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sum[4]~24_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u13|u1|sum[3]~23\ & VCC)) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (!\u13|u1|sum[3]~23\))
-- \u13|u1|sum[4]~25\ = CARRY((!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u13|u1|sum[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u13|u1|sum[3]~23\,
	combout => \u13|u1|sum[4]~24_combout\,
	cout => \u13|u1|sum[4]~25\);

-- Location: LCCOMB_X21_Y10_N8
\u13|u1|sum[5]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sum[5]~26_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u13|u1|sum[4]~25\ $ (GND))) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\u13|u1|sum[4]~25\ & VCC))
-- \u13|u1|sum[5]~27\ = CARRY((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u13|u1|sum[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u13|u1|sum[4]~25\,
	combout => \u13|u1|sum[5]~26_combout\,
	cout => \u13|u1|sum[5]~27\);

-- Location: LCCOMB_X21_Y10_N10
\u13|u1|sum[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sum[6]~28_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u13|u1|sum[5]~27\)) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\u13|u1|sum[5]~27\) # 
-- (GND)))
-- \u13|u1|sum[6]~29\ = CARRY((!\u13|u1|sum[5]~27\) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u13|u1|sum[5]~27\,
	combout => \u13|u1|sum[6]~28_combout\,
	cout => \u13|u1|sum[6]~29\);

-- Location: LCCOMB_X21_Y10_N12
\u13|u1|sum[7]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sum[7]~30_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((GND) # (!\u13|u1|sum[6]~29\))) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u13|u1|sum[6]~29\ $ (GND)))
-- \u13|u1|sum[7]~31\ = CARRY((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u13|u1|sum[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u13|u1|sum[6]~29\,
	combout => \u13|u1|sum[7]~30_combout\,
	cout => \u13|u1|sum[7]~31\);

-- Location: LCCOMB_X21_Y10_N14
\u13|u1|sum[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sum[8]~32_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u13|u1|sum[7]~31\ & VCC)) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\u13|u1|sum[7]~31\))
-- \u13|u1|sum[8]~33\ = CARRY((!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u13|u1|sum[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u13|u1|sum[7]~31\,
	combout => \u13|u1|sum[8]~32_combout\,
	cout => \u13|u1|sum[8]~33\);

-- Location: LCCOMB_X21_Y10_N16
\u13|u1|sum[9]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sum[9]~34_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # (!\u13|u1|sum[8]~33\))) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u13|u1|sum[8]~33\ $ (GND)))
-- \u13|u1|sum[9]~35\ = CARRY((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u13|u1|sum[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u13|u1|sum[8]~33\,
	combout => \u13|u1|sum[9]~34_combout\,
	cout => \u13|u1|sum[9]~35\);

-- Location: LCCOMB_X21_Y10_N18
\u13|u1|sum[10]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sum[10]~36_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u13|u1|sum[9]~35\ & VCC)) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & 
-- (!\u13|u1|sum[9]~35\))
-- \u13|u1|sum[10]~37\ = CARRY((!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u13|u1|sum[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u13|u1|sum[9]~35\,
	combout => \u13|u1|sum[10]~36_combout\,
	cout => \u13|u1|sum[10]~37\);

-- Location: LCCOMB_X21_Y10_N20
\u13|u1|sum[11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sum[11]~38_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((GND) # (!\u13|u1|sum[10]~37\))) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u13|u1|sum[10]~37\ $ (GND)))
-- \u13|u1|sum[11]~39\ = CARRY((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u13|u1|sum[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u13|u1|sum[10]~37\,
	combout => \u13|u1|sum[11]~38_combout\,
	cout => \u13|u1|sum[11]~39\);

-- Location: LCCOMB_X21_Y10_N22
\u13|u1|sum[12]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sum[12]~40_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u13|u1|sum[11]~39\)) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((\u13|u1|sum[11]~39\) # 
-- (GND)))
-- \u13|u1|sum[12]~41\ = CARRY((!\u13|u1|sum[11]~39\) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u13|u1|sum[11]~39\,
	combout => \u13|u1|sum[12]~40_combout\,
	cout => \u13|u1|sum[12]~41\);

-- Location: LCCOMB_X21_Y10_N24
\u13|u1|sum[13]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sum[13]~42_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((GND) # (!\u13|u1|sum[12]~41\))) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (\u13|u1|sum[12]~41\ $ (GND)))
-- \u13|u1|sum[13]~43\ = CARRY((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\) # (!\u13|u1|sum[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u13|u1|sum[12]~41\,
	combout => \u13|u1|sum[13]~42_combout\,
	cout => \u13|u1|sum[13]~43\);

-- Location: LCCOMB_X20_Y10_N0
\u13|u1|Add2~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|Add2~1_cout\ = CARRY(!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u13|u1|Add2~1_cout\);

-- Location: LCCOMB_X20_Y10_N2
\u13|u1|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|Add2~2_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u13|u1|Add2~1_cout\)) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\u13|u1|Add2~1_cout\ & 
-- VCC))
-- \u13|u1|Add2~3\ = CARRY((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\u13|u1|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u13|u1|Add2~1_cout\,
	combout => \u13|u1|Add2~2_combout\,
	cout => \u13|u1|Add2~3\);

-- Location: LCCOMB_X20_Y10_N4
\u13|u1|Add2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|Add2~4_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u13|u1|Add2~3\ $ (GND))) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((GND) # 
-- (!\u13|u1|Add2~3\)))
-- \u13|u1|Add2~5\ = CARRY((!\u13|u1|Add2~3\) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u13|u1|Add2~3\,
	combout => \u13|u1|Add2~4_combout\,
	cout => \u13|u1|Add2~5\);

-- Location: LCCOMB_X20_Y10_N6
\u13|u1|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|Add2~6_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\u13|u1|Add2~5\) # (GND))) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\u13|u1|Add2~5\))
-- \u13|u1|Add2~7\ = CARRY((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u13|u1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u13|u1|Add2~5\,
	combout => \u13|u1|Add2~6_combout\,
	cout => \u13|u1|Add2~7\);

-- Location: LCCOMB_X20_Y10_N8
\u13|u1|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|Add2~8_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u13|u1|Add2~7\ & VCC)) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u13|u1|Add2~7\ $ (GND)))
-- \u13|u1|Add2~9\ = CARRY((!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u13|u1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u13|u1|Add2~7\,
	combout => \u13|u1|Add2~8_combout\,
	cout => \u13|u1|Add2~9\);

-- Location: LCCOMB_X20_Y10_N10
\u13|u1|Add2~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|Add2~10_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u13|u1|Add2~9\)) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u13|u1|Add2~9\ & VCC))
-- \u13|u1|Add2~11\ = CARRY((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u13|u1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u13|u1|Add2~9\,
	combout => \u13|u1|Add2~10_combout\,
	cout => \u13|u1|Add2~11\);

-- Location: LCCOMB_X20_Y10_N12
\u13|u1|Add2~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|Add2~12_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u13|u1|Add2~11\ $ (GND))) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((GND) # 
-- (!\u13|u1|Add2~11\)))
-- \u13|u1|Add2~13\ = CARRY((!\u13|u1|Add2~11\) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u13|u1|Add2~11\,
	combout => \u13|u1|Add2~12_combout\,
	cout => \u13|u1|Add2~13\);

-- Location: LCCOMB_X20_Y10_N14
\u13|u1|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|Add2~14_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\u13|u1|Add2~13\) # (GND))) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u13|u1|Add2~13\))
-- \u13|u1|Add2~15\ = CARRY((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u13|u1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u13|u1|Add2~13\,
	combout => \u13|u1|Add2~14_combout\,
	cout => \u13|u1|Add2~15\);

-- Location: LCCOMB_X20_Y10_N16
\u13|u1|Add2~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|Add2~16_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u13|u1|Add2~15\ & VCC)) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u13|u1|Add2~15\ $ 
-- (GND)))
-- \u13|u1|Add2~17\ = CARRY((!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u13|u1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u13|u1|Add2~15\,
	combout => \u13|u1|Add2~16_combout\,
	cout => \u13|u1|Add2~17\);

-- Location: LCCOMB_X20_Y10_N18
\u13|u1|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|Add2~18_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((\u13|u1|Add2~17\) # (GND))) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (!\u13|u1|Add2~17\))
-- \u13|u1|Add2~19\ = CARRY((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u13|u1|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u13|u1|Add2~17\,
	combout => \u13|u1|Add2~18_combout\,
	cout => \u13|u1|Add2~19\);

-- Location: LCCOMB_X20_Y10_N20
\u13|u1|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|Add2~20_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u13|u1|Add2~19\ & VCC)) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u13|u1|Add2~19\ $ 
-- (GND)))
-- \u13|u1|Add2~21\ = CARRY((!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u13|u1|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u13|u1|Add2~19\,
	combout => \u13|u1|Add2~20_combout\,
	cout => \u13|u1|Add2~21\);

-- Location: LCCOMB_X20_Y10_N22
\u13|u1|Add2~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|Add2~22_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((\u13|u1|Add2~21\) # (GND))) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (!\u13|u1|Add2~21\))
-- \u13|u1|Add2~23\ = CARRY((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u13|u1|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u13|u1|Add2~21\,
	combout => \u13|u1|Add2~22_combout\,
	cout => \u13|u1|Add2~23\);

-- Location: LCCOMB_X20_Y10_N24
\u13|u1|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|Add2~24_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (\u13|u1|Add2~23\ $ (GND))) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((GND) # 
-- (!\u13|u1|Add2~23\)))
-- \u13|u1|Add2~25\ = CARRY((!\u13|u1|Add2~23\) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u13|u1|Add2~23\,
	combout => \u13|u1|Add2~24_combout\,
	cout => \u13|u1|Add2~25\);

-- Location: LCCOMB_X20_Y10_N26
\u13|u1|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|Add2~26_combout\ = (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((\u13|u1|Add2~25\) # (GND))) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (!\u13|u1|Add2~25\))
-- \u13|u1|Add2~27\ = CARRY((\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\) # (!\u13|u1|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u13|u1|Add2~25\,
	combout => \u13|u1|Add2~26_combout\,
	cout => \u13|u1|Add2~27\);

-- Location: FF_X21_Y10_N25
\u13|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u13|u1|sum[13]~42_combout\,
	asdata => \u13|u1|Add2~26_combout\,
	sload => \u13|u1|LessThan0~4_combout\,
	ena => \u13|u1|sum[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u13|u1|sum\(13));

-- Location: FF_X27_Y10_N29
\r13|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u13|u1|sum\(13),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r13|Q\(13));

-- Location: FF_X26_Y13_N15
\u14|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	ena => \u14|u1|sum~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u14|u1|sum\(12));

-- Location: FF_X26_Y10_N27
\r14|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u14|u1|sum\(12),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r14|Q\(12));

-- Location: FF_X21_Y10_N23
\u13|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u13|u1|sum[12]~40_combout\,
	asdata => \u13|u1|Add2~24_combout\,
	sload => \u13|u1|LessThan0~4_combout\,
	ena => \u13|u1|sum[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u13|u1|sum\(12));

-- Location: FF_X25_Y10_N25
\r13|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u13|u1|sum\(12),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r13|Q\(12));

-- Location: FF_X21_Y10_N21
\u13|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u13|u1|sum[11]~38_combout\,
	asdata => \u13|u1|Add2~22_combout\,
	sload => \u13|u1|LessThan0~4_combout\,
	ena => \u13|u1|sum[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u13|u1|sum\(11));

-- Location: FF_X26_Y10_N25
\r13|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u13|u1|sum\(11),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r13|Q\(11));

-- Location: FF_X26_Y13_N13
\u14|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	ena => \u14|u1|sum~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u14|u1|sum\(11));

-- Location: FF_X26_Y10_N17
\r14|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u14|u1|sum\(11),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r14|Q\(11));

-- Location: FF_X26_Y13_N11
\u14|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	ena => \u14|u1|sum~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u14|u1|sum\(10));

-- Location: FF_X26_Y10_N23
\r14|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u14|u1|sum\(10),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r14|Q\(10));

-- Location: FF_X21_Y10_N19
\u13|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u13|u1|sum[10]~36_combout\,
	asdata => \u13|u1|Add2~20_combout\,
	sload => \u13|u1|LessThan0~4_combout\,
	ena => \u13|u1|sum[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u13|u1|sum\(10));

-- Location: FF_X25_Y10_N21
\r13|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u13|u1|sum\(10),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r13|Q\(10));

-- Location: FF_X26_Y13_N9
\u14|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	ena => \u14|u1|sum~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u14|u1|sum\(9));

-- Location: FF_X27_Y10_N1
\r14|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u14|u1|sum\(9),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r14|Q\(9));

-- Location: FF_X21_Y10_N17
\u13|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u13|u1|sum[9]~34_combout\,
	asdata => \u13|u1|Add2~18_combout\,
	sload => \u13|u1|LessThan0~4_combout\,
	ena => \u13|u1|sum[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u13|u1|sum\(9));

-- Location: FF_X25_Y10_N23
\r13|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u13|u1|sum\(9),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r13|Q\(9));

-- Location: FF_X21_Y10_N15
\u13|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u13|u1|sum[8]~32_combout\,
	asdata => \u13|u1|Add2~16_combout\,
	sload => \u13|u1|LessThan0~4_combout\,
	ena => \u13|u1|sum[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u13|u1|sum\(8));

-- Location: FF_X25_Y10_N17
\r13|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u13|u1|sum\(8),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r13|Q\(8));

-- Location: FF_X26_Y13_N7
\u14|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	ena => \u14|u1|sum~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u14|u1|sum\(8));

-- Location: FF_X26_Y10_N19
\r14|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u14|u1|sum\(8),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r14|Q\(8));

-- Location: FF_X26_Y13_N5
\u14|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	ena => \u14|u1|sum~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u14|u1|sum\(7));

-- Location: FF_X25_Y10_N15
\r14|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u14|u1|sum\(7),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r14|Q\(7));

-- Location: FF_X21_Y10_N13
\u13|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u13|u1|sum[7]~30_combout\,
	asdata => \u13|u1|Add2~14_combout\,
	sload => \u13|u1|LessThan0~4_combout\,
	ena => \u13|u1|sum[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u13|u1|sum\(7));

-- Location: FF_X25_Y10_N27
\r13|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u13|u1|sum\(7),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r13|Q\(7));

-- Location: FF_X21_Y10_N11
\u13|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u13|u1|sum[6]~28_combout\,
	asdata => \u13|u1|Add2~12_combout\,
	sload => \u13|u1|LessThan0~4_combout\,
	ena => \u13|u1|sum[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u13|u1|sum\(6));

-- Location: FF_X25_Y10_N13
\r13|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u13|u1|sum\(6),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r13|Q\(6));

-- Location: FF_X26_Y13_N3
\u14|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	ena => \u14|u1|sum~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u14|u1|sum\(6));

-- Location: FF_X26_Y10_N15
\r14|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u14|u1|sum\(6),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r14|Q\(6));

-- Location: FF_X26_Y13_N1
\u14|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	ena => \u14|u1|sum~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u14|u1|sum\(5));

-- Location: FF_X25_Y10_N7
\r14|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u14|u1|sum\(5),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r14|Q\(5));

-- Location: FF_X21_Y10_N9
\u13|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u13|u1|sum[5]~26_combout\,
	asdata => \u13|u1|Add2~10_combout\,
	sload => \u13|u1|LessThan0~4_combout\,
	ena => \u13|u1|sum[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u13|u1|sum\(5));

-- Location: FF_X25_Y10_N19
\r13|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u13|u1|sum\(5),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r13|Q\(5));

-- Location: FF_X21_Y10_N7
\u13|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u13|u1|sum[4]~24_combout\,
	asdata => \u13|u1|Add2~8_combout\,
	sload => \u13|u1|LessThan0~4_combout\,
	ena => \u13|u1|sum[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u13|u1|sum\(4));

-- Location: FF_X25_Y10_N9
\r13|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u13|u1|sum\(4),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r13|Q\(4));

-- Location: FF_X26_Y14_N31
\u14|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	ena => \u14|u1|sum~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u14|u1|sum\(4));

-- Location: FF_X25_Y10_N3
\r14|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u14|u1|sum\(4),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r14|Q\(4));

-- Location: FF_X26_Y14_N29
\u14|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	ena => \u14|u1|sum~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u14|u1|sum\(3));

-- Location: FF_X26_Y10_N5
\r14|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u14|u1|sum\(3),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r14|Q\(3));

-- Location: FF_X21_Y10_N5
\u13|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u13|u1|sum[3]~22_combout\,
	asdata => \u13|u1|Add2~6_combout\,
	sload => \u13|u1|LessThan0~4_combout\,
	ena => \u13|u1|sum[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u13|u1|sum\(3));

-- Location: FF_X26_Y10_N21
\r13|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u13|u1|sum\(3),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r13|Q\(3));

-- Location: FF_X26_Y14_N27
\u14|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	ena => \u14|u1|sum~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u14|u1|sum\(2));

-- Location: FF_X26_Y10_N7
\r14|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u14|u1|sum\(2),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r14|Q\(2));

-- Location: FF_X21_Y10_N3
\u13|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u13|u1|sum[2]~20_combout\,
	asdata => \u13|u1|Add2~4_combout\,
	sload => \u13|u1|LessThan0~4_combout\,
	ena => \u13|u1|sum[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u13|u1|sum\(2));

-- Location: FF_X25_Y10_N5
\r13|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u13|u1|sum\(2),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r13|Q\(2));

-- Location: FF_X26_Y14_N25
\u14|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u14|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	ena => \u14|u1|sum~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u14|u1|sum\(1));

-- Location: FF_X26_Y10_N11
\r14|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u14|u1|sum\(1),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r14|Q\(1));

-- Location: FF_X21_Y10_N1
\u13|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u13|u1|sum[1]~18_combout\,
	asdata => \u13|u1|Add2~2_combout\,
	sload => \u13|u1|LessThan0~4_combout\,
	ena => \u13|u1|sum[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u13|u1|sum\(1));

-- Location: FF_X25_Y10_N11
\r13|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u13|u1|sum\(1),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r13|Q\(1));

-- Location: LCCOMB_X26_Y10_N2
\u17|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan0~1_cout\ = CARRY((\r13|Q\(0) & !\r14|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(0),
	datab => \r14|Q\(0),
	datad => VCC,
	cout => \u17|LessThan0~1_cout\);

-- Location: LCCOMB_X26_Y10_N4
\u17|LessThan0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan0~3_cout\ = CARRY((\r14|Q\(1) & ((!\u17|LessThan0~1_cout\) # (!\r13|Q\(1)))) # (!\r14|Q\(1) & (!\r13|Q\(1) & !\u17|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(1),
	datab => \r13|Q\(1),
	datad => VCC,
	cin => \u17|LessThan0~1_cout\,
	cout => \u17|LessThan0~3_cout\);

-- Location: LCCOMB_X26_Y10_N6
\u17|LessThan0~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan0~5_cout\ = CARRY((\r14|Q\(2) & (\r13|Q\(2) & !\u17|LessThan0~3_cout\)) # (!\r14|Q\(2) & ((\r13|Q\(2)) # (!\u17|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(2),
	datab => \r13|Q\(2),
	datad => VCC,
	cin => \u17|LessThan0~3_cout\,
	cout => \u17|LessThan0~5_cout\);

-- Location: LCCOMB_X26_Y10_N8
\u17|LessThan0~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan0~7_cout\ = CARRY((\r14|Q\(3) & ((!\u17|LessThan0~5_cout\) # (!\r13|Q\(3)))) # (!\r14|Q\(3) & (!\r13|Q\(3) & !\u17|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(3),
	datab => \r13|Q\(3),
	datad => VCC,
	cin => \u17|LessThan0~5_cout\,
	cout => \u17|LessThan0~7_cout\);

-- Location: LCCOMB_X26_Y10_N10
\u17|LessThan0~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan0~9_cout\ = CARRY((\r13|Q\(4) & ((!\u17|LessThan0~7_cout\) # (!\r14|Q\(4)))) # (!\r13|Q\(4) & (!\r14|Q\(4) & !\u17|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(4),
	datab => \r14|Q\(4),
	datad => VCC,
	cin => \u17|LessThan0~7_cout\,
	cout => \u17|LessThan0~9_cout\);

-- Location: LCCOMB_X26_Y10_N12
\u17|LessThan0~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan0~11_cout\ = CARRY((\r14|Q\(5) & ((!\u17|LessThan0~9_cout\) # (!\r13|Q\(5)))) # (!\r14|Q\(5) & (!\r13|Q\(5) & !\u17|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(5),
	datab => \r13|Q\(5),
	datad => VCC,
	cin => \u17|LessThan0~9_cout\,
	cout => \u17|LessThan0~11_cout\);

-- Location: LCCOMB_X26_Y10_N14
\u17|LessThan0~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan0~13_cout\ = CARRY((\r13|Q\(6) & ((!\u17|LessThan0~11_cout\) # (!\r14|Q\(6)))) # (!\r13|Q\(6) & (!\r14|Q\(6) & !\u17|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(6),
	datab => \r14|Q\(6),
	datad => VCC,
	cin => \u17|LessThan0~11_cout\,
	cout => \u17|LessThan0~13_cout\);

-- Location: LCCOMB_X26_Y10_N16
\u17|LessThan0~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan0~15_cout\ = CARRY((\r14|Q\(7) & ((!\u17|LessThan0~13_cout\) # (!\r13|Q\(7)))) # (!\r14|Q\(7) & (!\r13|Q\(7) & !\u17|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(7),
	datab => \r13|Q\(7),
	datad => VCC,
	cin => \u17|LessThan0~13_cout\,
	cout => \u17|LessThan0~15_cout\);

-- Location: LCCOMB_X26_Y10_N18
\u17|LessThan0~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan0~17_cout\ = CARRY((\r13|Q\(8) & ((!\u17|LessThan0~15_cout\) # (!\r14|Q\(8)))) # (!\r13|Q\(8) & (!\r14|Q\(8) & !\u17|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(8),
	datab => \r14|Q\(8),
	datad => VCC,
	cin => \u17|LessThan0~15_cout\,
	cout => \u17|LessThan0~17_cout\);

-- Location: LCCOMB_X26_Y10_N20
\u17|LessThan0~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan0~19_cout\ = CARRY((\r14|Q\(9) & ((!\u17|LessThan0~17_cout\) # (!\r13|Q\(9)))) # (!\r14|Q\(9) & (!\r13|Q\(9) & !\u17|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(9),
	datab => \r13|Q\(9),
	datad => VCC,
	cin => \u17|LessThan0~17_cout\,
	cout => \u17|LessThan0~19_cout\);

-- Location: LCCOMB_X26_Y10_N22
\u17|LessThan0~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan0~21_cout\ = CARRY((\r14|Q\(10) & (\r13|Q\(10) & !\u17|LessThan0~19_cout\)) # (!\r14|Q\(10) & ((\r13|Q\(10)) # (!\u17|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(10),
	datab => \r13|Q\(10),
	datad => VCC,
	cin => \u17|LessThan0~19_cout\,
	cout => \u17|LessThan0~21_cout\);

-- Location: LCCOMB_X26_Y10_N24
\u17|LessThan0~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan0~23_cout\ = CARRY((\r13|Q\(11) & (\r14|Q\(11) & !\u17|LessThan0~21_cout\)) # (!\r13|Q\(11) & ((\r14|Q\(11)) # (!\u17|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(11),
	datab => \r14|Q\(11),
	datad => VCC,
	cin => \u17|LessThan0~21_cout\,
	cout => \u17|LessThan0~23_cout\);

-- Location: LCCOMB_X26_Y10_N26
\u17|LessThan0~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan0~25_cout\ = CARRY((\r14|Q\(12) & (\r13|Q\(12) & !\u17|LessThan0~23_cout\)) # (!\r14|Q\(12) & ((\r13|Q\(12)) # (!\u17|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(12),
	datab => \r13|Q\(12),
	datad => VCC,
	cin => \u17|LessThan0~23_cout\,
	cout => \u17|LessThan0~25_cout\);

-- Location: LCCOMB_X26_Y10_N28
\u17|LessThan0~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan0~26_combout\ = (\r14|Q\(13) & (\u17|LessThan0~25_cout\ & \r13|Q\(13))) # (!\r14|Q\(13) & ((\u17|LessThan0~25_cout\) # (\r13|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r14|Q\(13),
	datad => \r13|Q\(13),
	cin => \u17|LessThan0~25_cout\,
	combout => \u17|LessThan0~26_combout\);

-- Location: LCCOMB_X21_Y10_N26
\u13|u1|sum[14]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sum[14]~44_combout\ = \u13|u1|sum[13]~43\ $ (\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	cin => \u13|u1|sum[13]~43\,
	combout => \u13|u1|sum[14]~44_combout\);

-- Location: LCCOMB_X20_Y10_N28
\u13|u1|Add2~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|Add2~28_combout\ = \u13|u1|Add2~27\ $ (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	cin => \u13|u1|Add2~27\,
	combout => \u13|u1|Add2~28_combout\);

-- Location: FF_X21_Y10_N27
\u13|u1|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u13|u1|sum[14]~44_combout\,
	asdata => \u13|u1|Add2~28_combout\,
	sload => \u13|u1|LessThan0~4_combout\,
	ena => \u13|u1|sum[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u13|u1|sum\(14));

-- Location: FF_X27_Y10_N17
\r13|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u13|u1|sum\(14),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r13|Q\(14));

-- Location: LCCOMB_X29_Y10_N2
\u17|Add2~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~0_combout\ = (\r14|Q\(0) & ((GND) # (!\r13|Q\(0)))) # (!\r14|Q\(0) & (\r13|Q\(0) $ (GND)))
-- \u17|Add2~1\ = CARRY((\r14|Q\(0)) # (!\r13|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(0),
	datab => \r13|Q\(0),
	datad => VCC,
	combout => \u17|Add2~0_combout\,
	cout => \u17|Add2~1\);

-- Location: LCCOMB_X28_Y10_N14
\u17|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~2_combout\ = (\u17|LessThan0~26_combout\ & (\u17|Add1~0_combout\)) # (!\u17|LessThan0~26_combout\ & ((\r13|Q\(14) & (\u17|Add1~0_combout\)) # (!\r13|Q\(14) & ((\u17|Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u17|Add1~0_combout\,
	datab => \u17|LessThan0~26_combout\,
	datac => \r13|Q\(14),
	datad => \u17|Add2~0_combout\,
	combout => \u17|Add2~2_combout\);

-- Location: LCCOMB_X26_Y13_N30
\u14|u1|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u14|u1|sgn~0_combout\ = (\u14|u0|WideOr0~4_combout\ & \u14|u1|LessThan0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u14|u0|WideOr0~4_combout\,
	datad => \u14|u1|LessThan0~4_combout\,
	combout => \u14|u1|sgn~0_combout\);

-- Location: FF_X26_Y13_N31
\u14|u1|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u14|u1|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u14|u1|sgn~q\);

-- Location: FF_X28_Y10_N1
\r14|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u14|u1|sgn~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r14|Q\(15));

-- Location: LCCOMB_X20_Y10_N30
\u13|u1|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u13|u1|sgn~0_combout\ = ((\u13|u1|LessThan1~3_combout\ & !\u13|u1|LessThan0~3_combout\)) # (!\u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u13|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datac => \u13|u1|LessThan1~3_combout\,
	datad => \u13|u1|LessThan0~3_combout\,
	combout => \u13|u1|sgn~0_combout\);

-- Location: FF_X20_Y10_N31
\u13|u1|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u13|u1|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u13|u1|sgn~q\);

-- Location: FF_X20_Y10_N5
\r13|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u13|u1|sgn~q\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r13|Q\(15));

-- Location: LCCOMB_X28_Y10_N10
\u17|process_0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|process_0~0_combout\ = \r14|Q\(15) $ (\r13|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(15),
	datac => \r13|Q\(15),
	combout => \u17|process_0~0_combout\);

-- Location: LCCOMB_X25_Y10_N0
\u17|LessThan1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan1~1_cout\ = CARRY((\r14|Q\(0) & !\r13|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(0),
	datab => \r13|Q\(0),
	datad => VCC,
	cout => \u17|LessThan1~1_cout\);

-- Location: LCCOMB_X25_Y10_N2
\u17|LessThan1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan1~3_cout\ = CARRY((\r13|Q\(1) & ((!\u17|LessThan1~1_cout\) # (!\r14|Q\(1)))) # (!\r13|Q\(1) & (!\r14|Q\(1) & !\u17|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(1),
	datab => \r14|Q\(1),
	datad => VCC,
	cin => \u17|LessThan1~1_cout\,
	cout => \u17|LessThan1~3_cout\);

-- Location: LCCOMB_X25_Y10_N4
\u17|LessThan1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan1~5_cout\ = CARRY((\r14|Q\(2) & ((!\u17|LessThan1~3_cout\) # (!\r13|Q\(2)))) # (!\r14|Q\(2) & (!\r13|Q\(2) & !\u17|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(2),
	datab => \r13|Q\(2),
	datad => VCC,
	cin => \u17|LessThan1~3_cout\,
	cout => \u17|LessThan1~5_cout\);

-- Location: LCCOMB_X25_Y10_N6
\u17|LessThan1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan1~7_cout\ = CARRY((\r14|Q\(3) & (\r13|Q\(3) & !\u17|LessThan1~5_cout\)) # (!\r14|Q\(3) & ((\r13|Q\(3)) # (!\u17|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(3),
	datab => \r13|Q\(3),
	datad => VCC,
	cin => \u17|LessThan1~5_cout\,
	cout => \u17|LessThan1~7_cout\);

-- Location: LCCOMB_X25_Y10_N8
\u17|LessThan1~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan1~9_cout\ = CARRY((\r13|Q\(4) & (\r14|Q\(4) & !\u17|LessThan1~7_cout\)) # (!\r13|Q\(4) & ((\r14|Q\(4)) # (!\u17|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(4),
	datab => \r14|Q\(4),
	datad => VCC,
	cin => \u17|LessThan1~7_cout\,
	cout => \u17|LessThan1~9_cout\);

-- Location: LCCOMB_X25_Y10_N10
\u17|LessThan1~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan1~11_cout\ = CARRY((\r14|Q\(5) & (\r13|Q\(5) & !\u17|LessThan1~9_cout\)) # (!\r14|Q\(5) & ((\r13|Q\(5)) # (!\u17|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(5),
	datab => \r13|Q\(5),
	datad => VCC,
	cin => \u17|LessThan1~9_cout\,
	cout => \u17|LessThan1~11_cout\);

-- Location: LCCOMB_X25_Y10_N12
\u17|LessThan1~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan1~13_cout\ = CARRY((\r13|Q\(6) & (\r14|Q\(6) & !\u17|LessThan1~11_cout\)) # (!\r13|Q\(6) & ((\r14|Q\(6)) # (!\u17|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(6),
	datab => \r14|Q\(6),
	datad => VCC,
	cin => \u17|LessThan1~11_cout\,
	cout => \u17|LessThan1~13_cout\);

-- Location: LCCOMB_X25_Y10_N14
\u17|LessThan1~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan1~15_cout\ = CARRY((\r13|Q\(7) & ((!\u17|LessThan1~13_cout\) # (!\r14|Q\(7)))) # (!\r13|Q\(7) & (!\r14|Q\(7) & !\u17|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(7),
	datab => \r14|Q\(7),
	datad => VCC,
	cin => \u17|LessThan1~13_cout\,
	cout => \u17|LessThan1~15_cout\);

-- Location: LCCOMB_X25_Y10_N16
\u17|LessThan1~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan1~17_cout\ = CARRY((\r13|Q\(8) & (\r14|Q\(8) & !\u17|LessThan1~15_cout\)) # (!\r13|Q\(8) & ((\r14|Q\(8)) # (!\u17|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(8),
	datab => \r14|Q\(8),
	datad => VCC,
	cin => \u17|LessThan1~15_cout\,
	cout => \u17|LessThan1~17_cout\);

-- Location: LCCOMB_X25_Y10_N18
\u17|LessThan1~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan1~19_cout\ = CARRY((\r14|Q\(9) & (\r13|Q\(9) & !\u17|LessThan1~17_cout\)) # (!\r14|Q\(9) & ((\r13|Q\(9)) # (!\u17|LessThan1~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(9),
	datab => \r13|Q\(9),
	datad => VCC,
	cin => \u17|LessThan1~17_cout\,
	cout => \u17|LessThan1~19_cout\);

-- Location: LCCOMB_X25_Y10_N20
\u17|LessThan1~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan1~21_cout\ = CARRY((\r14|Q\(10) & ((!\u17|LessThan1~19_cout\) # (!\r13|Q\(10)))) # (!\r14|Q\(10) & (!\r13|Q\(10) & !\u17|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(10),
	datab => \r13|Q\(10),
	datad => VCC,
	cin => \u17|LessThan1~19_cout\,
	cout => \u17|LessThan1~21_cout\);

-- Location: LCCOMB_X25_Y10_N22
\u17|LessThan1~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan1~23_cout\ = CARRY((\r13|Q\(11) & ((!\u17|LessThan1~21_cout\) # (!\r14|Q\(11)))) # (!\r13|Q\(11) & (!\r14|Q\(11) & !\u17|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(11),
	datab => \r14|Q\(11),
	datad => VCC,
	cin => \u17|LessThan1~21_cout\,
	cout => \u17|LessThan1~23_cout\);

-- Location: LCCOMB_X25_Y10_N24
\u17|LessThan1~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan1~25_cout\ = CARRY((\r13|Q\(12) & (\r14|Q\(12) & !\u17|LessThan1~23_cout\)) # (!\r13|Q\(12) & ((\r14|Q\(12)) # (!\u17|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(12),
	datab => \r14|Q\(12),
	datad => VCC,
	cin => \u17|LessThan1~23_cout\,
	cout => \u17|LessThan1~25_cout\);

-- Location: LCCOMB_X25_Y10_N26
\u17|LessThan1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|LessThan1~26_combout\ = (\r13|Q\(13) & (\u17|LessThan1~25_cout\ & \r14|Q\(13))) # (!\r13|Q\(13) & ((\u17|LessThan1~25_cout\) # (\r14|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(13),
	datad => \r14|Q\(13),
	cin => \u17|LessThan1~25_cout\,
	combout => \u17|LessThan1~26_combout\);

-- Location: LCCOMB_X28_Y10_N4
\u17|sum[3]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[3]~17_combout\ = (\r13|Q\(14)) # ((\u17|LessThan0~26_combout\) # ((\u17|LessThan1~26_combout\) # (!\u17|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(14),
	datab => \u17|LessThan0~26_combout\,
	datac => \u17|LessThan1~26_combout\,
	datad => \u17|process_0~0_combout\,
	combout => \u17|sum[3]~17_combout\);

-- Location: FF_X31_Y10_N17
\u17|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u17|sum[0]~feeder_combout\,
	asdata => \u17|Add2~2_combout\,
	sload => \u17|process_0~0_combout\,
	ena => \u17|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u17|sum\(0));

-- Location: LCCOMB_X31_Y10_N22
\r17|Q[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r17|Q[0]~feeder_combout\ = \u17|sum\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sum\(0),
	combout => \r17|Q[0]~feeder_combout\);

-- Location: FF_X31_Y10_N23
\r17|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r17|Q[0]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r17|Q\(0));

-- Location: LCCOMB_X20_Y17_N0
\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\r0|Q\(12) & (\u11|u0|Mult0|mult_core|romout[2][9]~combout\ $ (VCC))) # (!\r0|Q\(12) & (\u11|u0|Mult0|mult_core|romout[2][9]~combout\ & VCC))
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\r0|Q\(12) & \u11|u0|Mult0|mult_core|romout[2][9]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(12),
	datab => \u11|u0|Mult0|mult_core|romout[2][9]~combout\,
	datad => VCC,
	combout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X20_Y17_N2
\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u11|u0|Mult0|mult_core|romout[2][10]~combout\ & (\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u11|u0|Mult0|mult_core|romout[2][10]~combout\ & (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u11|u0|Mult0|mult_core|romout[2][10]~combout\ & 
-- (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u11|u0|Mult0|mult_core|romout[2][10]~combout\ & ((\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & (!\u11|u0|Mult0|mult_core|romout[2][10]~combout\ & !\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & ((!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u11|u0|Mult0|mult_core|romout[2][10]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][6]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[2][10]~combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X18_Y17_N22
\u11|u0|Mult0|mult_core|romout[0][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[0][15]~combout\ = (\r0|Q\(3) & (\r0|Q\(1) $ ((!\r0|Q\(2))))) # (!\r0|Q\(3) & (\r0|Q\(2) & ((\r0|Q\(1)) # (\r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(1),
	datac => \r0|Q\(2),
	datad => \r0|Q\(0),
	combout => \u11|u0|Mult0|mult_core|romout[0][15]~combout\);

-- Location: LCCOMB_X18_Y17_N18
\u11|u0|Mult0|mult_core|romout[0][13]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[0][13]~combout\ = \r0|Q\(3) $ (((!\r0|Q\(0) & ((\r0|Q\(1)) # (\r0|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(3),
	datab => \r0|Q\(1),
	datac => \r0|Q\(2),
	datad => \r0|Q\(0),
	combout => \u11|u0|Mult0|mult_core|romout[0][13]~combout\);

-- Location: LCCOMB_X17_Y17_N4
\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\r0|Q\(4) & !\u11|u0|Mult0|mult_core|romout[0][9]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(4),
	datab => \u11|u0|Mult0|mult_core|romout[0][9]~7_combout\,
	datad => VCC,
	cout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X17_Y17_N6
\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u11|u0|Mult0|mult_core|romout[0][10]~combout\ & (!\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ & !\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[0][10]~combout\ & ((!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[0][10]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[1][6]~1_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X17_Y17_N8
\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u11|u0|Mult0|mult_core|romout[0][11]~combout\ & ((\u11|u0|Mult0|mult_core|romout[1][7]~combout\) # (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u11|u0|Mult0|mult_core|romout[0][11]~combout\ & (\u11|u0|Mult0|mult_core|romout[1][7]~combout\ & !\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[0][11]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X17_Y17_N10
\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u11|u0|Mult0|mult_core|romout[0][12]~combout\ & (!\u11|u0|Mult0|mult_core|romout[1][8]~combout\ & !\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[0][12]~combout\ & ((!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u11|u0|Mult0|mult_core|romout[1][8]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[0][12]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[1][8]~combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X17_Y17_N12
\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u11|u0|Mult0|mult_core|romout[1][9]~6_combout\ $ (\u11|u0|Mult0|mult_core|romout[0][13]~combout\ $ (\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u11|u0|Mult0|mult_core|romout[1][9]~6_combout\ & (\u11|u0|Mult0|mult_core|romout[0][13]~combout\ & !\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[1][9]~6_combout\ & ((\u11|u0|Mult0|mult_core|romout[0][13]~combout\) # (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[1][9]~6_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[0][13]~combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X17_Y17_N14
\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u11|u0|Mult0|mult_core|romout[0][14]~combout\ & ((\u11|u0|Mult0|mult_core|romout[1][10]~5_combout\ & (\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u11|u0|Mult0|mult_core|romout[1][10]~5_combout\ & (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u11|u0|Mult0|mult_core|romout[0][14]~combout\ & ((\u11|u0|Mult0|mult_core|romout[1][10]~5_combout\ & 
-- (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u11|u0|Mult0|mult_core|romout[1][10]~5_combout\ & ((\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u11|u0|Mult0|mult_core|romout[0][14]~combout\ & (!\u11|u0|Mult0|mult_core|romout[1][10]~5_combout\ & !\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[0][14]~combout\ & ((!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u11|u0|Mult0|mult_core|romout[1][10]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[0][14]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[1][10]~5_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X17_Y17_N16
\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u11|u0|Mult0|mult_core|romout[1][11]~combout\ $ (\u11|u0|Mult0|mult_core|romout[0][15]~combout\ $ (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u11|u0|Mult0|mult_core|romout[1][11]~combout\ & ((\u11|u0|Mult0|mult_core|romout[0][15]~combout\) # (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u11|u0|Mult0|mult_core|romout[1][11]~combout\ & (\u11|u0|Mult0|mult_core|romout[0][15]~combout\ & !\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[1][11]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[0][15]~combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X17_Y17_N18
\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u11|u0|Mult0|mult_core|romout[1][12]~combout\ & ((\u11|u0|Mult0|mult_core|romout[0][16]~4_combout\ & (\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u11|u0|Mult0|mult_core|romout[0][16]~4_combout\ & (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u11|u0|Mult0|mult_core|romout[1][12]~combout\ & ((\u11|u0|Mult0|mult_core|romout[0][16]~4_combout\ & 
-- (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u11|u0|Mult0|mult_core|romout[0][16]~4_combout\ & ((\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u11|u0|Mult0|mult_core|romout[1][12]~combout\ & (!\u11|u0|Mult0|mult_core|romout[0][16]~4_combout\ & !\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[1][12]~combout\ & ((!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u11|u0|Mult0|mult_core|romout[0][16]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[1][12]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[0][16]~4_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X17_Y17_N20
\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = (\u11|u0|Mult0|mult_core|romout[1][13]~combout\ & (\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ $ (GND))) # (!\u11|u0|Mult0|mult_core|romout[1][13]~combout\ & 
-- (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ & VCC))
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u11|u0|Mult0|mult_core|romout[1][13]~combout\ & !\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[1][13]~combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X17_Y17_N22
\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u11|u0|Mult0|mult_core|romout[1][14]~combout\ & (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u11|u0|Mult0|mult_core|romout[1][14]~combout\ & 
-- ((\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u11|u0|Mult0|mult_core|romout[1][14]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|romout[1][14]~combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X21_Y14_N0
\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\r0|Q\(8) & (\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\r0|Q\(8) & 
-- (\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\r0|Q\(8) & \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X21_Y14_N2
\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & ((\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & ((\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # 
-- (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & ((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[2][6]~3_combout\,
	datab => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X21_Y14_N4
\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\u11|u0|Mult0|mult_core|romout[2][7]~combout\ $ (\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\u11|u0|Mult0|mult_core|romout[2][7]~combout\ & ((\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\u11|u0|Mult0|mult_core|romout[2][7]~combout\ & (\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[2][7]~combout\,
	datab => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X21_Y14_N6
\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u11|u0|Mult0|mult_core|romout[2][8]~combout\ & 
-- (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\u11|u0|Mult0|mult_core|romout[2][8]~combout\ & (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u11|u0|Mult0|mult_core|romout[2][8]~combout\ & (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\u11|u0|Mult0|mult_core|romout[2][8]~combout\ 
-- & ((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u11|u0|Mult0|mult_core|romout[2][8]~combout\ & 
-- !\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\u11|u0|Mult0|mult_core|romout[2][8]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[2][8]~combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X21_Y14_N8
\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ 
-- (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X21_Y14_N10
\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X24_Y13_N2
\u11|u1|sum[0]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sum[0]~17_combout\ = \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (VCC)
-- \u11|u1|sum[0]~18\ = CARRY(\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	combout => \u11|u1|sum[0]~17_combout\,
	cout => \u11|u1|sum[0]~18\);

-- Location: LCCOMB_X24_Y13_N4
\u11|u1|sum[1]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sum[1]~19_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\u11|u1|sum[0]~18\)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\u11|u1|sum[0]~18\) # 
-- (GND)))
-- \u11|u1|sum[1]~20\ = CARRY((!\u11|u1|sum[0]~18\) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u11|u1|sum[0]~18\,
	combout => \u11|u1|sum[1]~19_combout\,
	cout => \u11|u1|sum[1]~20\);

-- Location: LCCOMB_X24_Y13_N6
\u11|u1|sum[2]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sum[2]~21_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & ((GND) # (!\u11|u1|sum[1]~20\))) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & 
-- (\u11|u1|sum[1]~20\ $ (GND)))
-- \u11|u1|sum[2]~22\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\) # (!\u11|u1|sum[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u11|u1|sum[1]~20\,
	combout => \u11|u1|sum[2]~21_combout\,
	cout => \u11|u1|sum[2]~22\);

-- Location: LCCOMB_X24_Y13_N8
\u11|u1|sum[3]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sum[3]~23_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\u11|u1|sum[2]~22\)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\u11|u1|sum[2]~22\) # 
-- (GND)))
-- \u11|u1|sum[3]~24\ = CARRY((!\u11|u1|sum[2]~22\) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u11|u1|sum[2]~22\,
	combout => \u11|u1|sum[3]~23_combout\,
	cout => \u11|u1|sum[3]~24\);

-- Location: LCCOMB_X24_Y13_N10
\u11|u1|sum[4]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sum[4]~25_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\u11|u1|sum[3]~24\ $ (GND))) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (!\u11|u1|sum[3]~24\ 
-- & VCC))
-- \u11|u1|sum[4]~26\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\u11|u1|sum[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u11|u1|sum[3]~24\,
	combout => \u11|u1|sum[4]~25_combout\,
	cout => \u11|u1|sum[4]~26\);

-- Location: LCCOMB_X24_Y13_N12
\u11|u1|sum[5]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sum[5]~27_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\u11|u1|sum[4]~26\ & VCC)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (!\u11|u1|sum[4]~26\))
-- \u11|u1|sum[5]~28\ = CARRY((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\u11|u1|sum[4]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u11|u1|sum[4]~26\,
	combout => \u11|u1|sum[5]~27_combout\,
	cout => \u11|u1|sum[5]~28\);

-- Location: LCCOMB_X25_Y14_N2
\u11|u1|Add2~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~1_cout\ = CARRY(!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cout => \u11|u1|Add2~1_cout\);

-- Location: LCCOMB_X25_Y14_N4
\u11|u1|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~2_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (!\u11|u1|Add2~1_cout\)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (\u11|u1|Add2~1_cout\ & VCC))
-- \u11|u1|Add2~3\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & !\u11|u1|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u11|u1|Add2~1_cout\,
	combout => \u11|u1|Add2~2_combout\,
	cout => \u11|u1|Add2~3\);

-- Location: LCCOMB_X25_Y14_N6
\u11|u1|Add2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~4_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\u11|u1|Add2~3\ & VCC)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (\u11|u1|Add2~3\ $ (GND)))
-- \u11|u1|Add2~5\ = CARRY((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\u11|u1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u11|u1|Add2~3\,
	combout => \u11|u1|Add2~4_combout\,
	cout => \u11|u1|Add2~5\);

-- Location: LCCOMB_X25_Y14_N8
\u11|u1|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~6_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\u11|u1|Add2~5\) # (GND))) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (!\u11|u1|Add2~5\))
-- \u11|u1|Add2~7\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (!\u11|u1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u11|u1|Add2~5\,
	combout => \u11|u1|Add2~6_combout\,
	cout => \u11|u1|Add2~7\);

-- Location: LCCOMB_X25_Y14_N10
\u11|u1|Add2~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~9_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\u11|u1|Add2~7\ $ (GND))) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((GND) # 
-- (!\u11|u1|Add2~7\)))
-- \u11|u1|Add2~10\ = CARRY((!\u11|u1|Add2~7\) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u11|u1|Add2~7\,
	combout => \u11|u1|Add2~9_combout\,
	cout => \u11|u1|Add2~10\);

-- Location: LCCOMB_X19_Y17_N4
\u11|u0|Mult0|mult_core|romout[3][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[3][15]~combout\ = (\r0|Q\(14) & ((\r0|Q\(13)) # (\r0|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(13),
	datac => \r0|Q\(14),
	datad => \r0|Q\(12),
	combout => \u11|u0|Mult0|mult_core|romout[3][15]~combout\);

-- Location: LCCOMB_X20_Y17_N24
\u11|u0|Mult0|mult_core|romout[2][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[2][15]~combout\ = (\r0|Q\(10) & ((\r0|Q\(9)) # ((\r0|Q\(8) & !\r0|Q\(11))))) # (!\r0|Q\(10) & (((\r0|Q\(11) & !\r0|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(10),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(9),
	combout => \u11|u0|Mult0|mult_core|romout[2][15]~combout\);

-- Location: LCCOMB_X20_Y17_N4
\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u11|u0|Mult0|mult_core|romout[2][11]~combout\ $ (\u11|u0|Mult0|mult_core|romout[3][7]~combout\ $ (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u11|u0|Mult0|mult_core|romout[2][11]~combout\ & ((\u11|u0|Mult0|mult_core|romout[3][7]~combout\) # (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u11|u0|Mult0|mult_core|romout[2][11]~combout\ & (\u11|u0|Mult0|mult_core|romout[3][7]~combout\ & !\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[2][11]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[3][7]~combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X20_Y17_N6
\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u11|u0|Mult0|mult_core|romout[2][12]~combout\ & ((\u11|u0|Mult0|mult_core|romout[3][8]~combout\ & (\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][8]~combout\ & (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u11|u0|Mult0|mult_core|romout[2][12]~combout\ & ((\u11|u0|Mult0|mult_core|romout[3][8]~combout\ & 
-- (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u11|u0|Mult0|mult_core|romout[3][8]~combout\ & ((\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u11|u0|Mult0|mult_core|romout[2][12]~combout\ & (!\u11|u0|Mult0|mult_core|romout[3][8]~combout\ & !\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[2][12]~combout\ & ((!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u11|u0|Mult0|mult_core|romout[3][8]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[2][12]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[3][8]~combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X20_Y17_N8
\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u10|u0|Mult0|mult_core|romout[2][5]~5_combout\ $ (\u11|u0|Mult0|mult_core|_~1_combout\ $ (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u10|u0|Mult0|mult_core|romout[2][5]~5_combout\ & ((\u11|u0|Mult0|mult_core|_~1_combout\) # (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u10|u0|Mult0|mult_core|romout[2][5]~5_combout\ & (\u11|u0|Mult0|mult_core|_~1_combout\ & !\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[2][5]~5_combout\,
	datab => \u11|u0|Mult0|mult_core|_~1_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X20_Y17_N10
\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\r0|Q\(12) & ((\u11|u0|Mult0|mult_core|romout[2][14]~combout\ & (\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u11|u0|Mult0|mult_core|romout[2][14]~combout\ & (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\r0|Q\(12) & ((\u11|u0|Mult0|mult_core|romout[2][14]~combout\ & (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) 
-- # (!\u11|u0|Mult0|mult_core|romout[2][14]~combout\ & ((\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\r0|Q\(12) & (!\u11|u0|Mult0|mult_core|romout[2][14]~combout\ & !\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\r0|Q\(12) & 
-- ((!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u11|u0|Mult0|mult_core|romout[2][14]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(12),
	datab => \u11|u0|Mult0|mult_core|romout[2][14]~combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X20_Y17_N12
\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u11|u0|Mult0|mult_core|romout[3][6]~combout\ $ (\u11|u0|Mult0|mult_core|romout[2][15]~combout\ $ (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u11|u0|Mult0|mult_core|romout[2][15]~combout\) # (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & (\u11|u0|Mult0|mult_core|romout[2][15]~combout\ & !\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][6]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[2][15]~combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X20_Y17_N14
\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & ((\u11|u0|Mult0|mult_core|romout[2][16]~9_combout\ & (\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u11|u0|Mult0|mult_core|romout[2][16]~9_combout\ & (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & ((\u11|u0|Mult0|mult_core|romout[2][16]~9_combout\ & 
-- (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u11|u0|Mult0|mult_core|romout[2][16]~9_combout\ & ((\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & (!\u11|u0|Mult0|mult_core|romout[2][16]~9_combout\ & !\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & ((!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u11|u0|Mult0|mult_core|romout[2][16]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][12]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[2][16]~9_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X20_Y17_N16
\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = (\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & (\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ $ (GND))) # (!\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & 
-- (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ & VCC))
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & !\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|romout[3][13]~combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X20_Y17_N18
\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u11|u0|Mult0|mult_core|romout[3][14]~combout\ & (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u11|u0|Mult0|mult_core|romout[3][14]~combout\ & 
-- ((\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u11|u0|Mult0|mult_core|romout[3][14]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][14]~combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X20_Y17_N20
\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = \u11|u0|Mult0|mult_core|romout[3][15]~combout\ $ (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|romout[3][15]~combout\,
	cin => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\);

-- Location: LCCOMB_X18_Y17_N14
\u11|u0|Mult0|mult_core|romout[1][15]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[1][15]~combout\ = (\r0|Q\(5) & (\r0|Q\(6))) # (!\r0|Q\(5) & ((\r0|Q\(6) & (!\r0|Q\(7) & \r0|Q\(4))) # (!\r0|Q\(6) & (\r0|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(5),
	datab => \r0|Q\(6),
	datac => \r0|Q\(7),
	datad => \r0|Q\(4),
	combout => \u11|u0|Mult0|mult_core|romout[1][15]~combout\);

-- Location: LCCOMB_X17_Y17_N24
\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\u11|u0|Mult0|mult_core|romout[1][15]~combout\ & (\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\u11|u0|Mult0|mult_core|romout[1][15]~combout\ & 
-- (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u11|u0|Mult0|mult_core|romout[1][15]~combout\ & !\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|romout[1][15]~combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X17_Y17_N26
\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ $ (\u11|u0|Mult0|mult_core|romout[1][16]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u11|u0|Mult0|mult_core|romout[1][16]~8_combout\,
	cin => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\);

-- Location: LCCOMB_X21_Y14_N12
\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & ((\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datab => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X21_Y14_N14
\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- !\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X21_Y14_N16
\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = (\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ $ (GND))) # 
-- (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ & VCC))
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & !\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X21_Y14_N18
\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X21_Y14_N20
\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = (\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ $ (GND))) # 
-- (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ & VCC))
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & !\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X21_Y14_N22
\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X21_Y14_N24
\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = (\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ & VCC))
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X21_Y14_N26
\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X21_Y14_N28
\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (!\u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u11|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cin => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X24_Y14_N14
\u11|u1|LessThan0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|LessThan0~0_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datac => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \u11|u1|LessThan0~0_combout\);

-- Location: LCCOMB_X21_Y14_N30
\u11|u1|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|LessThan0~1_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\) # ((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # 
-- ((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datac => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	combout => \u11|u1|LessThan0~1_combout\);

-- Location: LCCOMB_X24_Y14_N20
\u11|u1|LessThan0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|LessThan0~2_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & \u11|u1|LessThan0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \u11|u1|LessThan0~1_combout\,
	combout => \u11|u1|LessThan0~2_combout\);

-- Location: LCCOMB_X24_Y14_N18
\u11|u1|LessThan0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|LessThan0~3_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # ((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- ((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (\u11|u1|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datac => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => \u11|u1|LessThan0~2_combout\,
	combout => \u11|u1|LessThan0~3_combout\);

-- Location: LCCOMB_X24_Y14_N0
\u11|u1|LessThan0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|LessThan0~4_combout\ = (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((!\u11|u1|LessThan0~3_combout\) # 
-- (!\u11|u1|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datac => \u11|u1|LessThan0~0_combout\,
	datad => \u11|u1|LessThan0~3_combout\,
	combout => \u11|u1|LessThan0~4_combout\);

-- Location: LCCOMB_X23_Y14_N2
\u11|u1|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add1~0_combout\ = \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (VCC)
-- \u11|u1|Add1~1\ = CARRY(\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	combout => \u11|u1|Add1~0_combout\,
	cout => \u11|u1|Add1~1\);

-- Location: LCCOMB_X23_Y14_N4
\u11|u1|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add1~2_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (\u11|u1|Add1~1\ & VCC)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\u11|u1|Add1~1\))
-- \u11|u1|Add1~3\ = CARRY((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\u11|u1|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u11|u1|Add1~1\,
	combout => \u11|u1|Add1~2_combout\,
	cout => \u11|u1|Add1~3\);

-- Location: LCCOMB_X23_Y14_N6
\u11|u1|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add1~4_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (\u11|u1|Add1~3\ $ (GND))) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (!\u11|u1|Add1~3\ & VCC))
-- \u11|u1|Add1~5\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & !\u11|u1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u11|u1|Add1~3\,
	combout => \u11|u1|Add1~4_combout\,
	cout => \u11|u1|Add1~5\);

-- Location: LCCOMB_X23_Y14_N8
\u11|u1|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add1~6_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (\u11|u1|Add1~5\ & VCC)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\u11|u1|Add1~5\))
-- \u11|u1|Add1~7\ = CARRY((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\u11|u1|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u11|u1|Add1~5\,
	combout => \u11|u1|Add1~6_combout\,
	cout => \u11|u1|Add1~7\);

-- Location: LCCOMB_X23_Y14_N10
\u11|u1|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add1~8_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((GND) # (!\u11|u1|Add1~7\))) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\u11|u1|Add1~7\ $ 
-- (GND)))
-- \u11|u1|Add1~9\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (!\u11|u1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u11|u1|Add1~7\,
	combout => \u11|u1|Add1~8_combout\,
	cout => \u11|u1|Add1~9\);

-- Location: LCCOMB_X23_Y14_N12
\u11|u1|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add1~10_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u11|u1|Add1~9\)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\u11|u1|Add1~9\) # (GND)))
-- \u11|u1|Add1~11\ = CARRY((!\u11|u1|Add1~9\) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u11|u1|Add1~9\,
	combout => \u11|u1|Add1~10_combout\,
	cout => \u11|u1|Add1~11\);

-- Location: LCCOMB_X25_Y14_N0
\u11|u1|Add2~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~17_combout\ = (\u11|u1|LessThan0~4_combout\ & (\u11|u1|Add2~9_combout\)) # (!\u11|u1|LessThan0~4_combout\ & ((\u11|u1|Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u1|Add2~9_combout\,
	datac => \u11|u1|LessThan0~4_combout\,
	datad => \u11|u1|Add1~10_combout\,
	combout => \u11|u1|Add2~17_combout\);

-- Location: LCCOMB_X21_Y13_N28
\u11|u1|LessThan1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|LessThan1~0_combout\ = (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & !\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	combout => \u11|u1|LessThan1~0_combout\);

-- Location: LCCOMB_X21_Y13_N14
\u11|u1|LessThan1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|LessThan1~1_combout\ = (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\u11|u1|LessThan1~0_combout\) # 
-- (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datab => \u11|u1|LessThan1~0_combout\,
	datac => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	combout => \u11|u1|LessThan1~1_combout\);

-- Location: LCCOMB_X24_Y14_N2
\u11|u1|LessThan1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|LessThan1~2_combout\ = (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (((\u11|u1|LessThan1~1_combout\) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\)) # 
-- (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datac => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \u11|u1|LessThan1~1_combout\,
	combout => \u11|u1|LessThan1~2_combout\);

-- Location: LCCOMB_X24_Y14_N16
\u11|u1|LessThan1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|LessThan1~3_combout\ = ((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\u11|u1|LessThan1~2_combout\) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\)))) # 
-- (!\u11|u1|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u11|u1|LessThan0~0_combout\,
	datac => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => \u11|u1|LessThan1~2_combout\,
	combout => \u11|u1|LessThan1~3_combout\);

-- Location: LCCOMB_X24_Y13_N0
\u11|u1|sum[14]~47\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sum[14]~47_combout\ = ((\u11|u1|LessThan1~3_combout\) # ((!\r0|Q\(15) & \u9|u0|WideOr0~4_combout\))) # (!\u11|u1|LessThan0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \u9|u0|WideOr0~4_combout\,
	datac => \u11|u1|LessThan0~4_combout\,
	datad => \u11|u1|LessThan1~3_combout\,
	combout => \u11|u1|sum[14]~47_combout\);

-- Location: FF_X24_Y13_N13
\u11|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u11|u1|sum[5]~27_combout\,
	asdata => \u11|u1|Add2~17_combout\,
	sload => \u11|u0|ALT_INV_res\(15),
	ena => \u11|u1|sum[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u11|u1|sum\(5));

-- Location: LCCOMB_X24_Y14_N8
\u11|u1|sgn~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sgn~2_combout\ = (\r0|Q\(15) & (\u11|u1|LessThan1~3_combout\ & ((\u11|u1|LessThan0~4_combout\)))) # (!\r0|Q\(15) & ((\u9|u0|WideOr0~4_combout\) # ((\u11|u1|LessThan1~3_combout\ & \u11|u1|LessThan0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \u11|u1|LessThan1~3_combout\,
	datac => \u9|u0|WideOr0~4_combout\,
	datad => \u11|u1|LessThan0~4_combout\,
	combout => \u11|u1|sgn~2_combout\);

-- Location: FF_X24_Y14_N9
\u11|u1|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u11|u1|sgn~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u11|u1|sgn~q\);

-- Location: LCCOMB_X25_Y13_N6
\drg.d2[5]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d2[5]~3_combout\ = (\u11|u1|sum\(5) & !\u11|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u1|sum\(5),
	datac => \u11|u1|sgn~q\,
	combout => \drg.d2[5]~3_combout\);

-- Location: FF_X25_Y13_N7
\r11|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d2[5]~3_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r11|Q\(5));

-- Location: LCCOMB_X24_Y13_N14
\u11|u1|sum[6]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sum[6]~29_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((GND) # (!\u11|u1|sum[5]~28\))) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (\u11|u1|sum[5]~28\ $ (GND)))
-- \u11|u1|sum[6]~30\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # (!\u11|u1|sum[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u11|u1|sum[5]~28\,
	combout => \u11|u1|sum[6]~29_combout\,
	cout => \u11|u1|sum[6]~30\);

-- Location: LCCOMB_X24_Y13_N16
\u11|u1|sum[7]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sum[7]~31_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\u11|u1|sum[6]~30\)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\u11|u1|sum[6]~30\) # 
-- (GND)))
-- \u11|u1|sum[7]~32\ = CARRY((!\u11|u1|sum[6]~30\) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u11|u1|sum[6]~30\,
	combout => \u11|u1|sum[7]~31_combout\,
	cout => \u11|u1|sum[7]~32\);

-- Location: LCCOMB_X23_Y14_N14
\u11|u1|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add1~12_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u11|u1|Add1~11\ $ (GND))) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u11|u1|Add1~11\ & 
-- VCC))
-- \u11|u1|Add1~13\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u11|u1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u11|u1|Add1~11\,
	combout => \u11|u1|Add1~12_combout\,
	cout => \u11|u1|Add1~13\);

-- Location: LCCOMB_X23_Y14_N16
\u11|u1|Add1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add1~14_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u11|u1|Add1~13\ & VCC)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\u11|u1|Add1~13\))
-- \u11|u1|Add1~15\ = CARRY((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u11|u1|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u11|u1|Add1~13\,
	combout => \u11|u1|Add1~14_combout\,
	cout => \u11|u1|Add1~15\);

-- Location: LCCOMB_X25_Y14_N12
\u11|u1|Add2~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~11_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u11|u1|Add2~10\)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u11|u1|Add2~10\ & VCC))
-- \u11|u1|Add2~12\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u11|u1|Add2~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u11|u1|Add2~10\,
	combout => \u11|u1|Add2~11_combout\,
	cout => \u11|u1|Add2~12\);

-- Location: LCCOMB_X25_Y14_N14
\u11|u1|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~14_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\u11|u1|Add2~12\ & VCC)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u11|u1|Add2~12\ $ 
-- (GND)))
-- \u11|u1|Add2~15\ = CARRY((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u11|u1|Add2~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u11|u1|Add2~12\,
	combout => \u11|u1|Add2~14_combout\,
	cout => \u11|u1|Add2~15\);

-- Location: LCCOMB_X24_Y14_N12
\u11|u1|Add2~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~16_combout\ = (\u11|u1|LessThan0~4_combout\ & ((\u11|u1|Add2~14_combout\))) # (!\u11|u1|LessThan0~4_combout\ & (\u11|u1|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u1|Add1~14_combout\,
	datac => \u11|u1|Add2~14_combout\,
	datad => \u11|u1|LessThan0~4_combout\,
	combout => \u11|u1|Add2~16_combout\);

-- Location: FF_X24_Y13_N17
\u11|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u11|u1|sum[7]~31_combout\,
	asdata => \u11|u1|Add2~16_combout\,
	sload => \u11|u0|ALT_INV_res\(15),
	ena => \u11|u1|sum[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u11|u1|sum\(7));

-- Location: LCCOMB_X25_Y13_N20
\drg.d2[7]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d2[7]~2_combout\ = (!\u11|u1|sgn~q\ & \u11|u1|sum\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u1|sgn~q\,
	datac => \u11|u1|sum\(7),
	combout => \drg.d2[7]~2_combout\);

-- Location: FF_X25_Y13_N21
\r11|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d2[7]~2_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r11|Q\(7));

-- Location: LCCOMB_X24_Y14_N10
\u11|u1|Add2~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~13_combout\ = (\u11|u1|LessThan0~4_combout\ & ((\u11|u1|Add2~11_combout\))) # (!\u11|u1|LessThan0~4_combout\ & (\u11|u1|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u1|Add1~12_combout\,
	datac => \u11|u1|Add2~11_combout\,
	datad => \u11|u1|LessThan0~4_combout\,
	combout => \u11|u1|Add2~13_combout\);

-- Location: FF_X24_Y13_N15
\u11|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u11|u1|sum[6]~29_combout\,
	asdata => \u11|u1|Add2~13_combout\,
	sload => \u11|u0|ALT_INV_res\(15),
	ena => \u11|u1|sum[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u11|u1|sum\(6));

-- Location: LCCOMB_X25_Y13_N30
\drg.d2[6]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d2[6]~1_combout\ = (\u11|u1|sum\(6) & !\u11|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u1|sum\(6),
	datac => \u11|u1|sgn~q\,
	combout => \drg.d2[6]~1_combout\);

-- Location: FF_X25_Y13_N31
\r11|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d2[6]~1_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r11|Q\(6));

-- Location: LCCOMB_X23_Y13_N10
\u11|u1|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~8_combout\ = (\u11|u1|LessThan0~4_combout\ & ((\u11|u1|Add2~6_combout\))) # (!\u11|u1|LessThan0~4_combout\ & (\u11|u1|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u1|Add1~8_combout\,
	datac => \u11|u1|Add2~6_combout\,
	datad => \u11|u1|LessThan0~4_combout\,
	combout => \u11|u1|Add2~8_combout\);

-- Location: FF_X24_Y13_N11
\u11|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u11|u1|sum[4]~25_combout\,
	asdata => \u11|u1|Add2~8_combout\,
	sload => \u11|u0|ALT_INV_res\(15),
	ena => \u11|u1|sum[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u11|u1|sum\(4));

-- Location: LCCOMB_X25_Y13_N0
\drg.d2[4]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d2[4]~0_combout\ = (\u11|u1|sum\(4) & !\u11|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u1|sum\(4),
	datac => \u11|u1|sgn~q\,
	combout => \drg.d2[4]~0_combout\);

-- Location: FF_X25_Y13_N1
\r11|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d2[4]~0_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r11|Q\(4));

-- Location: LCCOMB_X25_Y12_N4
\u15|u0|Mult0|mult_core|romout[1][9]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[1][9]~0_combout\ = (\r11|Q\(5) & (!\r11|Q\(7) & ((\r11|Q\(4))))) # (!\r11|Q\(5) & ((\r11|Q\(7)) # ((\r11|Q\(6) & !\r11|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(5),
	datab => \r11|Q\(7),
	datac => \r11|Q\(6),
	datad => \r11|Q\(4),
	combout => \u15|u0|Mult0|mult_core|romout[1][9]~0_combout\);

-- Location: LCCOMB_X25_Y12_N26
\u15|u0|Mult0|mult_core|romout[1][8]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[1][8]~1_combout\ = \r11|Q\(7) $ (((!\r11|Q\(4) & ((\r11|Q\(5)) # (\r11|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(5),
	datab => \r11|Q\(7),
	datac => \r11|Q\(6),
	datad => \r11|Q\(4),
	combout => \u15|u0|Mult0|mult_core|romout[1][8]~1_combout\);

-- Location: LCCOMB_X23_Y14_N0
\u11|u1|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~18_combout\ = (\u11|u1|LessThan0~4_combout\ & ((\u11|u1|Add2~4_combout\))) # (!\u11|u1|LessThan0~4_combout\ & (\u11|u1|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u1|Add1~6_combout\,
	datac => \u11|u1|LessThan0~4_combout\,
	datad => \u11|u1|Add2~4_combout\,
	combout => \u11|u1|Add2~18_combout\);

-- Location: FF_X24_Y13_N9
\u11|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u11|u1|sum[3]~23_combout\,
	asdata => \u11|u1|Add2~18_combout\,
	sload => \u11|u0|ALT_INV_res\(15),
	ena => \u11|u1|sum[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u11|u1|sum\(3));

-- Location: LCCOMB_X24_Y12_N28
\drg.d2[3]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d2[3]~4_combout\ = (\u11|u1|sum\(3) & !\u11|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u11|u1|sum\(3),
	datad => \u11|u1|sgn~q\,
	combout => \drg.d2[3]~4_combout\);

-- Location: FF_X24_Y12_N29
\r11|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d2[3]~4_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r11|Q\(3));

-- Location: LCCOMB_X24_Y14_N30
\u11|u1|Add2~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~19_combout\ = (\u11|u1|LessThan0~4_combout\ & (\u11|u1|Add2~2_combout\)) # (!\u11|u1|LessThan0~4_combout\ & ((\u11|u1|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u1|Add2~2_combout\,
	datac => \u11|u1|Add1~4_combout\,
	datad => \u11|u1|LessThan0~4_combout\,
	combout => \u11|u1|Add2~19_combout\);

-- Location: FF_X24_Y13_N7
\u11|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u11|u1|sum[2]~21_combout\,
	asdata => \u11|u1|Add2~19_combout\,
	sload => \u11|u0|ALT_INV_res\(15),
	ena => \u11|u1|sum[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u11|u1|sum\(2));

-- Location: LCCOMB_X24_Y12_N26
\drg.d2[2]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d2[2]~5_combout\ = (\u11|u1|sum\(2) & !\u11|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u11|u1|sum\(2),
	datad => \u11|u1|sgn~q\,
	combout => \drg.d2[2]~5_combout\);

-- Location: FF_X24_Y12_N27
\r11|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d2[2]~5_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r11|Q\(2));

-- Location: LCCOMB_X23_Y13_N16
\u11|u1|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~20_combout\ = (\u11|u1|LessThan0~4_combout\ & (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\)) # (!\u11|u1|LessThan0~4_combout\ & ((\u11|u1|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datac => \u11|u1|Add1~2_combout\,
	datad => \u11|u1|LessThan0~4_combout\,
	combout => \u11|u1|Add2~20_combout\);

-- Location: FF_X24_Y13_N5
\u11|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u11|u1|sum[1]~19_combout\,
	asdata => \u11|u1|Add2~20_combout\,
	sload => \u11|u0|ALT_INV_res\(15),
	ena => \u11|u1|sum[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u11|u1|sum\(1));

-- Location: LCCOMB_X24_Y12_N24
\drg.d2[1]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d2[1]~6_combout\ = (\u11|u1|sum\(1) & !\u11|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u11|u1|sum\(1),
	datad => \u11|u1|sgn~q\,
	combout => \drg.d2[1]~6_combout\);

-- Location: FF_X24_Y12_N25
\r11|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d2[1]~6_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r11|Q\(1));

-- Location: LCCOMB_X24_Y12_N2
\u15|u0|Mult0|mult_core|romout[0][11]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[0][11]~3_combout\ = (\r11|Q\(3) & ((\r11|Q\(2)) # (\r11|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r11|Q\(3),
	datac => \r11|Q\(2),
	datad => \r11|Q\(1),
	combout => \u15|u0|Mult0|mult_core|romout[0][11]~3_combout\);

-- Location: LCCOMB_X25_Y12_N8
\u15|u0|Mult0|mult_core|romout[1][7]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[1][7]~2_combout\ = \r11|Q\(6) $ (((\r11|Q\(5)) # (\r11|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(5),
	datac => \r11|Q\(6),
	datad => \r11|Q\(4),
	combout => \u15|u0|Mult0|mult_core|romout[1][7]~2_combout\);

-- Location: LCCOMB_X25_Y12_N30
\u15|u0|Mult0|mult_core|romout[1][6]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[1][6]~4_combout\ = \r11|Q\(5) $ (\r11|Q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r11|Q\(5),
	datad => \r11|Q\(4),
	combout => \u15|u0|Mult0|mult_core|romout[1][6]~4_combout\);

-- Location: LCCOMB_X23_Y13_N12
\u11|u1|Add2~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~21_combout\ = !\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	combout => \u11|u1|Add2~21_combout\);

-- Location: LCCOMB_X23_Y13_N14
\u11|u1|Add2~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~23_combout\ = (\u11|u1|LessThan0~4_combout\ & (\u11|u1|Add2~21_combout\)) # (!\u11|u1|LessThan0~4_combout\ & ((\u11|u1|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u1|Add2~21_combout\,
	datab => \u11|u1|Add1~0_combout\,
	datad => \u11|u1|LessThan0~4_combout\,
	combout => \u11|u1|Add2~23_combout\);

-- Location: FF_X24_Y13_N3
\u11|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u11|u1|sum[0]~17_combout\,
	asdata => \u11|u1|Add2~23_combout\,
	sload => \u11|u0|ALT_INV_res\(15),
	ena => \u11|u1|sum[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u11|u1|sum\(0));

-- Location: LCCOMB_X24_Y12_N12
\drg.d2[0]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d2[0]~7_combout\ = (\u11|u1|sum\(0) & !\u11|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u1|sum\(0),
	datad => \u11|u1|sgn~q\,
	combout => \drg.d2[0]~7_combout\);

-- Location: FF_X24_Y12_N13
\r11|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d2[0]~7_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r11|Q\(0));

-- Location: LCCOMB_X24_Y12_N6
\u15|u0|Mult0|mult_core|romout[0][10]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[0][10]~5_combout\ = (\r11|Q\(1) & (((\r11|Q\(2))))) # (!\r11|Q\(1) & ((\r11|Q\(2) & (\r11|Q\(0) & !\r11|Q\(3))) # (!\r11|Q\(2) & ((\r11|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(0),
	datab => \r11|Q\(1),
	datac => \r11|Q\(2),
	datad => \r11|Q\(3),
	combout => \u15|u0|Mult0|mult_core|romout[0][10]~5_combout\);

-- Location: LCCOMB_X24_Y12_N16
\u15|u0|Mult0|mult_core|romout[0][9]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[0][9]~6_combout\ = (\r11|Q\(0) & (\r11|Q\(1) $ (((\r11|Q\(3)))))) # (!\r11|Q\(0) & (!\r11|Q\(1) & ((\r11|Q\(2)) # (\r11|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(0),
	datab => \r11|Q\(1),
	datac => \r11|Q\(2),
	datad => \r11|Q\(3),
	combout => \u15|u0|Mult0|mult_core|romout[0][9]~6_combout\);

-- Location: LCCOMB_X25_Y12_N12
\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u15|u0|Mult0|mult_core|romout[0][9]~6_combout\ & \r11|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u15|u0|Mult0|mult_core|romout[0][9]~6_combout\,
	datab => \r11|Q\(4),
	datad => VCC,
	cout => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X25_Y12_N14
\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u15|u0|Mult0|mult_core|romout[1][6]~4_combout\ & (!\u15|u0|Mult0|mult_core|romout[0][10]~5_combout\ & !\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u15|u0|Mult0|mult_core|romout[1][6]~4_combout\ & ((!\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u15|u0|Mult0|mult_core|romout[0][10]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u15|u0|Mult0|mult_core|romout[1][6]~4_combout\,
	datab => \u15|u0|Mult0|mult_core|romout[0][10]~5_combout\,
	datad => VCC,
	cin => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X25_Y12_N16
\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u15|u0|Mult0|mult_core|romout[0][11]~3_combout\ & ((\u15|u0|Mult0|mult_core|romout[1][7]~2_combout\) # (!\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u15|u0|Mult0|mult_core|romout[0][11]~3_combout\ & (\u15|u0|Mult0|mult_core|romout[1][7]~2_combout\ & !\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u15|u0|Mult0|mult_core|romout[0][11]~3_combout\,
	datab => \u15|u0|Mult0|mult_core|romout[1][7]~2_combout\,
	datad => VCC,
	cin => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X25_Y12_N18
\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((!\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u15|u0|Mult0|mult_core|romout[1][8]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u15|u0|Mult0|mult_core|romout[1][8]~1_combout\,
	datad => VCC,
	cin => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X25_Y12_N20
\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = (\u15|u0|Mult0|mult_core|romout[1][9]~0_combout\ & (\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ $ (GND))) # (!\u15|u0|Mult0|mult_core|romout[1][9]~0_combout\ 
-- & (!\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ & VCC))
-- \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u15|u0|Mult0|mult_core|romout[1][9]~0_combout\ & !\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u15|u0|Mult0|mult_core|romout[1][9]~0_combout\,
	datad => VCC,
	cin => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X24_Y13_N18
\u11|u1|sum[8]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sum[8]~33_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((GND) # (!\u11|u1|sum[7]~32\))) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (\u11|u1|sum[7]~32\ $ (GND)))
-- \u11|u1|sum[8]~34\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\) # (!\u11|u1|sum[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u11|u1|sum[7]~32\,
	combout => \u11|u1|sum[8]~33_combout\,
	cout => \u11|u1|sum[8]~34\);

-- Location: LCCOMB_X23_Y14_N18
\u11|u1|Add1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add1~16_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u11|u1|Add1~15\ $ (GND))) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u11|u1|Add1~15\ & 
-- VCC))
-- \u11|u1|Add1~17\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u11|u1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u11|u1|Add1~15\,
	combout => \u11|u1|Add1~16_combout\,
	cout => \u11|u1|Add1~17\);

-- Location: LCCOMB_X25_Y14_N16
\u11|u1|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~24_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u11|u1|Add2~15\)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u11|u1|Add2~15\ & VCC))
-- \u11|u1|Add2~25\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u11|u1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u11|u1|Add2~15\,
	combout => \u11|u1|Add2~24_combout\,
	cout => \u11|u1|Add2~25\);

-- Location: LCCOMB_X25_Y14_N30
\u11|u1|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~26_combout\ = (\u11|u1|LessThan0~4_combout\ & ((\u11|u1|Add2~24_combout\))) # (!\u11|u1|LessThan0~4_combout\ & (\u11|u1|Add1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u1|LessThan0~4_combout\,
	datac => \u11|u1|Add1~16_combout\,
	datad => \u11|u1|Add2~24_combout\,
	combout => \u11|u1|Add2~26_combout\);

-- Location: FF_X24_Y13_N19
\u11|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u11|u1|sum[8]~33_combout\,
	asdata => \u11|u1|Add2~26_combout\,
	sload => \u11|u0|ALT_INV_res\(15),
	ena => \u11|u1|sum[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u11|u1|sum\(8));

-- Location: LCCOMB_X25_Y13_N24
\drg.d2[8]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d2[8]~8_combout\ = (\u11|u1|sum\(8) & !\u11|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u1|sum\(8),
	datac => \u11|u1|sgn~q\,
	combout => \drg.d2[8]~8_combout\);

-- Location: FF_X25_Y13_N25
\r11|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d2[8]~8_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r11|Q\(8));

-- Location: LCCOMB_X25_Y9_N12
\u15|u1|sum[0]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u1|sum[0]~10_combout\ = (\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\r11|Q\(8) $ (VCC))) # (!\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\r11|Q\(8) & VCC))
-- \u15|u1|sum[0]~11\ = CARRY((\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \r11|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \r11|Q\(8),
	datad => VCC,
	combout => \u15|u1|sum[0]~10_combout\,
	cout => \u15|u1|sum[0]~11\);

-- Location: FF_X25_Y9_N13
\u15|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u15|u1|sum[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u15|u1|sum\(0));

-- Location: FF_X24_Y9_N5
\r15|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u15|u1|sum\(0),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r15|Q\(0));

-- Location: LCCOMB_X18_Y15_N12
\u12|u0|Mult0|mult_core|romout[2][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[2][11]~combout\ = (\r0|Q\(9) & (((\r0|Q\(11) & \r0|Q\(10))) # (!\r0|Q\(8)))) # (!\r0|Q\(9) & (\r0|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(10),
	combout => \u12|u0|Mult0|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X18_Y15_N6
\u12|u0|Mult0|mult_core|romout[2][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[2][10]~combout\ = \r0|Q\(8) $ (((\r0|Q\(9) & (\r0|Q\(11) & \r0|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(9),
	datab => \r0|Q\(8),
	datac => \r0|Q\(11),
	datad => \r0|Q\(10),
	combout => \u12|u0|Mult0|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X19_Y15_N0
\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u11|u0|Mult0|mult_core|romout[2][14]~combout\ & (\r0|Q\(12) $ (VCC))) # (!\u11|u0|Mult0|mult_core|romout[2][14]~combout\ & (\r0|Q\(12) & VCC))
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u11|u0|Mult0|mult_core|romout[2][14]~combout\ & \r0|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[2][14]~combout\,
	datab => \r0|Q\(12),
	datad => VCC,
	combout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X19_Y15_N2
\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u10|u0|Mult0|mult_core|romout[2][7]~combout\ & ((\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u10|u0|Mult0|mult_core|romout[2][7]~combout\ & ((\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & 
-- (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u10|u0|Mult0|mult_core|romout[2][7]~combout\ & (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & !\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[2][7]~combout\ & ((!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u11|u0|Mult0|mult_core|romout[3][6]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[2][7]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[3][6]~combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X19_Y15_N4
\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u10|u0|Mult0|mult_core|romout[2][12]~combout\ $ (\u11|u0|Mult0|mult_core|romout[3][12]~combout\ $ (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u10|u0|Mult0|mult_core|romout[2][12]~combout\ & ((\u11|u0|Mult0|mult_core|romout[3][12]~combout\) # (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u10|u0|Mult0|mult_core|romout[2][12]~combout\ & (\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & !\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[2][12]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[3][12]~combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X19_Y15_N6
\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & ((\u10|u0|Mult0|mult_core|romout[2][13]~4_combout\ & (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u10|u0|Mult0|mult_core|romout[2][13]~4_combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & ((\u10|u0|Mult0|mult_core|romout[2][13]~4_combout\ & 
-- (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u10|u0|Mult0|mult_core|romout[2][13]~4_combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & (!\u10|u0|Mult0|mult_core|romout[2][13]~4_combout\ & !\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & ((!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u10|u0|Mult0|mult_core|romout[2][13]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][13]~combout\,
	datab => \u10|u0|Mult0|mult_core|romout[2][13]~4_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X19_Y15_N8
\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u10|u0|Mult0|mult_core|romout[2][14]~3_combout\ $ (\u11|u0|Mult0|mult_core|romout[3][14]~combout\ $ (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u10|u0|Mult0|mult_core|romout[2][14]~3_combout\ & ((\u11|u0|Mult0|mult_core|romout[3][14]~combout\) # (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u10|u0|Mult0|mult_core|romout[2][14]~3_combout\ & (\u11|u0|Mult0|mult_core|romout[3][14]~combout\ & !\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[2][14]~3_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[3][14]~combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X19_Y15_N10
\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u10|u0|Mult0|mult_core|romout[3][7]~combout\ & ((\u12|u0|Mult0|mult_core|romout[2][10]~combout\ & (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u12|u0|Mult0|mult_core|romout[2][10]~combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u10|u0|Mult0|mult_core|romout[3][7]~combout\ & ((\u12|u0|Mult0|mult_core|romout[2][10]~combout\ & 
-- (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u12|u0|Mult0|mult_core|romout[2][10]~combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u10|u0|Mult0|mult_core|romout[3][7]~combout\ & (!\u12|u0|Mult0|mult_core|romout[2][10]~combout\ & !\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[3][7]~combout\ & ((!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u12|u0|Mult0|mult_core|romout[2][10]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[3][7]~combout\,
	datab => \u12|u0|Mult0|mult_core|romout[2][10]~combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X19_Y15_N12
\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u12|u0|Mult0|mult_core|romout[2][11]~combout\ $ (\u10|u0|Mult0|mult_core|romout[3][12]~6_combout\ $ (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u12|u0|Mult0|mult_core|romout[2][11]~combout\ & ((\u10|u0|Mult0|mult_core|romout[3][12]~6_combout\) # (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # 
-- (!\u12|u0|Mult0|mult_core|romout[2][11]~combout\ & (\u10|u0|Mult0|mult_core|romout[3][12]~6_combout\ & !\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[2][11]~combout\,
	datab => \u10|u0|Mult0|mult_core|romout[3][12]~6_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X19_Y15_N14
\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u11|u0|Mult0|mult_core|romout[2][12]~2_combout\ & ((\u10|u0|Mult0|mult_core|romout[3][13]~combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[3][13]~combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND))))) # (!\u11|u0|Mult0|mult_core|romout[2][12]~2_combout\ & ((\u10|u0|Mult0|mult_core|romout[3][13]~combout\ & 
-- (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # (!\u10|u0|Mult0|mult_core|romout[3][13]~combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\))))
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u11|u0|Mult0|mult_core|romout[2][12]~2_combout\ & ((!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u10|u0|Mult0|mult_core|romout[3][13]~combout\))) # 
-- (!\u11|u0|Mult0|mult_core|romout[2][12]~2_combout\ & (!\u10|u0|Mult0|mult_core|romout[3][13]~combout\ & !\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[2][12]~2_combout\,
	datab => \u10|u0|Mult0|mult_core|romout[3][13]~combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X19_Y15_N16
\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u11|u0|Mult0|mult_core|_~0_combout\ $ (\u12|u0|Mult0|mult_core|romout[2][13]~8_combout\ $ (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # (GND)
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u11|u0|Mult0|mult_core|_~0_combout\ & ((\u12|u0|Mult0|mult_core|romout[2][13]~8_combout\) # (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))) # 
-- (!\u11|u0|Mult0|mult_core|_~0_combout\ & (\u12|u0|Mult0|mult_core|romout[2][13]~8_combout\ & !\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|_~0_combout\,
	datab => \u12|u0|Mult0|mult_core|romout[2][13]~8_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X19_Y15_N18
\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u12|u0|Mult0|mult_core|romout[2][14]~7_combout\ & ((\r0|Q\(12) & (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # (!\r0|Q\(12) & 
-- (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u12|u0|Mult0|mult_core|romout[2][14]~7_combout\ & ((\r0|Q\(12) & (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\r0|Q\(12) & 
-- ((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u12|u0|Mult0|mult_core|romout[2][14]~7_combout\ & (!\r0|Q\(12) & !\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u12|u0|Mult0|mult_core|romout[2][14]~7_combout\ & ((!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\r0|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[2][14]~7_combout\,
	datab => \r0|Q\(12),
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X19_Y15_N20
\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u12|u0|Mult0|mult_core|romout[2][15]~6_combout\ $ (\u11|u0|Mult0|mult_core|romout[3][6]~combout\ $ (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u12|u0|Mult0|mult_core|romout[2][15]~6_combout\ & ((\u11|u0|Mult0|mult_core|romout[3][6]~combout\) # (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # 
-- (!\u12|u0|Mult0|mult_core|romout[2][15]~6_combout\ & (\u11|u0|Mult0|mult_core|romout[3][6]~combout\ & !\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[2][15]~6_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[3][6]~combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X19_Y15_N22
\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u12|u0|Mult0|mult_core|romout[2][16]~combout\ & ((\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u12|u0|Mult0|mult_core|romout[2][16]~combout\ & ((\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & 
-- (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((\u12|u0|Mult0|mult_core|romout[2][16]~combout\ & (!\u11|u0|Mult0|mult_core|romout[3][12]~combout\ & !\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # 
-- (!\u12|u0|Mult0|mult_core|romout[2][16]~combout\ & ((!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u11|u0|Mult0|mult_core|romout[3][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[2][16]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[3][12]~combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X19_Y15_N24
\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = ((\u12|u0|Mult0|mult_core|romout[2][17]~5_combout\ $ (\u9|u0|WideOr0~0_combout\ $ (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\)))) # (GND)
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u12|u0|Mult0|mult_core|romout[2][17]~5_combout\ & ((!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\) # (!\u9|u0|WideOr0~0_combout\))) # 
-- (!\u12|u0|Mult0|mult_core|romout[2][17]~5_combout\ & (!\u9|u0|WideOr0~0_combout\ & !\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[2][17]~5_combout\,
	datab => \u9|u0|WideOr0~0_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X16_Y15_N30
\u12|u0|Mult0|mult_core|romout[1][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[1][11]~combout\ = (\r0|Q\(5) & (((\r0|Q\(6) & \r0|Q\(7))) # (!\r0|Q\(4)))) # (!\r0|Q\(5) & (((\r0|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(6),
	datab => \r0|Q\(5),
	datac => \r0|Q\(4),
	datad => \r0|Q\(7),
	combout => \u12|u0|Mult0|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X16_Y17_N28
\u12|u0|Mult0|mult_core|romout[1][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[1][10]~combout\ = \r0|Q\(4) $ (((\r0|Q\(7) & (\r0|Q\(6) & \r0|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(7),
	datab => \r0|Q\(6),
	datac => \r0|Q\(4),
	datad => \r0|Q\(5),
	combout => \u12|u0|Mult0|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X16_Y16_N12
\u11|u0|Mult0|mult_core|romout[0][12]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u0|Mult0|mult_core|romout[0][12]~0_combout\ = \r0|Q\(2) $ (((!\r0|Q\(0) & !\r0|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(0),
	datac => \r0|Q\(1),
	datad => \r0|Q\(2),
	combout => \u11|u0|Mult0|mult_core|romout[0][12]~0_combout\);

-- Location: LCCOMB_X16_Y16_N2
\u12|u0|Mult0|mult_core|romout[0][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[0][11]~combout\ = (\r0|Q\(1) & (((\r0|Q\(2) & \r0|Q\(3))) # (!\r0|Q\(0)))) # (!\r0|Q\(1) & (((\r0|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(2),
	datab => \r0|Q\(1),
	datac => \r0|Q\(3),
	datad => \r0|Q\(0),
	combout => \u12|u0|Mult0|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X16_Y16_N6
\u12|u0|Mult0|mult_core|romout[0][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|romout[0][10]~combout\ = \r0|Q\(0) $ (((\r0|Q\(2) & (\r0|Q\(1) & \r0|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(2),
	datab => \r0|Q\(1),
	datac => \r0|Q\(3),
	datad => \r0|Q\(0),
	combout => \u12|u0|Mult0|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X16_Y16_N16
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\r0|Q\(4) & \u11|u0|Mult0|mult_core|romout[0][14]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(4),
	datab => \u11|u0|Mult0|mult_core|romout[0][14]~combout\,
	datad => VCC,
	cout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X16_Y16_N18
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u10|u0|Mult0|mult_core|romout[0][7]~combout\ & (!\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\ & !\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[0][7]~combout\ & ((!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u11|u0|Mult0|mult_core|romout[1][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[0][7]~combout\,
	datab => \u11|u0|Mult0|mult_core|romout[1][6]~1_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X16_Y16_N20
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u10|u0|Mult0|mult_core|romout[0][12]~combout\ & ((\u12|u0|Mult0|mult_core|romout[1][12]~2_combout\) # (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u10|u0|Mult0|mult_core|romout[0][12]~combout\ & (\u12|u0|Mult0|mult_core|romout[1][12]~2_combout\ & !\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[0][12]~combout\,
	datab => \u12|u0|Mult0|mult_core|romout[1][12]~2_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X16_Y16_N22
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u11|u0|Mult0|mult_core|romout[1][13]~combout\ & (!\u10|u0|Mult0|mult_core|romout[0][13]~combout\ & !\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u11|u0|Mult0|mult_core|romout[1][13]~combout\ & ((!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u10|u0|Mult0|mult_core|romout[0][13]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[1][13]~combout\,
	datab => \u10|u0|Mult0|mult_core|romout[0][13]~combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X16_Y16_N24
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u10|u0|Mult0|mult_core|romout[0][14]~2_combout\ $ (\u11|u0|Mult0|mult_core|romout[1][14]~combout\ $ (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # 
-- (GND)
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u10|u0|Mult0|mult_core|romout[0][14]~2_combout\ & ((\u11|u0|Mult0|mult_core|romout[1][14]~combout\) # (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u10|u0|Mult0|mult_core|romout[0][14]~2_combout\ & (\u11|u0|Mult0|mult_core|romout[1][14]~combout\ & !\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[0][14]~2_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[1][14]~combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X16_Y16_N26
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u12|u0|Mult0|mult_core|romout[0][10]~combout\ & ((\u10|u0|Mult0|mult_core|romout[1][7]~combout\ & (\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u10|u0|Mult0|mult_core|romout[1][7]~combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u12|u0|Mult0|mult_core|romout[0][10]~combout\ & ((\u10|u0|Mult0|mult_core|romout[1][7]~combout\ & 
-- (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u10|u0|Mult0|mult_core|romout[1][7]~combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u12|u0|Mult0|mult_core|romout[0][10]~combout\ & (!\u10|u0|Mult0|mult_core|romout[1][7]~combout\ & !\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u12|u0|Mult0|mult_core|romout[0][10]~combout\ & ((!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u10|u0|Mult0|mult_core|romout[1][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[0][10]~combout\,
	datab => \u10|u0|Mult0|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X16_Y16_N28
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u10|u0|Mult0|mult_core|romout[1][12]~combout\ $ (\u12|u0|Mult0|mult_core|romout[0][11]~combout\ $ (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u10|u0|Mult0|mult_core|romout[1][12]~combout\ & ((\u12|u0|Mult0|mult_core|romout[0][11]~combout\) # (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u10|u0|Mult0|mult_core|romout[1][12]~combout\ & (\u12|u0|Mult0|mult_core|romout[0][11]~combout\ & !\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u10|u0|Mult0|mult_core|romout[1][12]~combout\,
	datab => \u12|u0|Mult0|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X16_Y16_N30
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u11|u0|Mult0|mult_core|romout[0][12]~0_combout\ & ((\u10|u0|Mult0|mult_core|romout[1][13]~1_combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u10|u0|Mult0|mult_core|romout[1][13]~1_combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND))))) # (!\u11|u0|Mult0|mult_core|romout[0][12]~0_combout\ & ((\u10|u0|Mult0|mult_core|romout[1][13]~1_combout\ & 
-- (\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u10|u0|Mult0|mult_core|romout[1][13]~1_combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\))))
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u11|u0|Mult0|mult_core|romout[0][12]~0_combout\ & ((!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u10|u0|Mult0|mult_core|romout[1][13]~1_combout\))) # 
-- (!\u11|u0|Mult0|mult_core|romout[0][12]~0_combout\ & (!\u10|u0|Mult0|mult_core|romout[1][13]~1_combout\ & !\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[0][12]~0_combout\,
	datab => \u10|u0|Mult0|mult_core|romout[1][13]~1_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X16_Y15_N0
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u12|u0|Mult0|mult_core|romout[0][13]~combout\ $ (\u10|u0|Mult0|mult_core|romout[1][14]~0_combout\ $ (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u12|u0|Mult0|mult_core|romout[0][13]~combout\ & ((\u10|u0|Mult0|mult_core|romout[1][14]~0_combout\) # (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u12|u0|Mult0|mult_core|romout[0][13]~combout\ & (\u10|u0|Mult0|mult_core|romout[1][14]~0_combout\ & !\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[0][13]~combout\,
	datab => \u10|u0|Mult0|mult_core|romout[1][14]~0_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X16_Y15_N2
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u12|u0|Mult0|mult_core|romout[0][14]~4_combout\ & ((\u12|u0|Mult0|mult_core|romout[1][10]~combout\ & (\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u12|u0|Mult0|mult_core|romout[1][10]~combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u12|u0|Mult0|mult_core|romout[0][14]~4_combout\ & ((\u12|u0|Mult0|mult_core|romout[1][10]~combout\ & 
-- (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u12|u0|Mult0|mult_core|romout[1][10]~combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u12|u0|Mult0|mult_core|romout[0][14]~4_combout\ & (!\u12|u0|Mult0|mult_core|romout[1][10]~combout\ & !\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u12|u0|Mult0|mult_core|romout[0][14]~4_combout\ & ((!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u12|u0|Mult0|mult_core|romout[1][10]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[0][14]~4_combout\,
	datab => \u12|u0|Mult0|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X16_Y15_N4
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u12|u0|Mult0|mult_core|romout[1][11]~combout\ $ (\u12|u0|Mult0|mult_core|romout[0][15]~3_combout\ $ (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u12|u0|Mult0|mult_core|romout[1][11]~combout\ & ((\u12|u0|Mult0|mult_core|romout[0][15]~3_combout\) # (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\u12|u0|Mult0|mult_core|romout[1][11]~combout\ & (\u12|u0|Mult0|mult_core|romout[0][15]~3_combout\ & !\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[1][11]~combout\,
	datab => \u12|u0|Mult0|mult_core|romout[0][15]~3_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X16_Y15_N6
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u12|u0|Mult0|mult_core|romout[1][12]~2_combout\ & ((\u12|u0|Mult0|mult_core|romout[0][16]~combout\ & (\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u12|u0|Mult0|mult_core|romout[0][16]~combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u12|u0|Mult0|mult_core|romout[1][12]~2_combout\ & ((\u12|u0|Mult0|mult_core|romout[0][16]~combout\ & 
-- (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u12|u0|Mult0|mult_core|romout[0][16]~combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u12|u0|Mult0|mult_core|romout[1][12]~2_combout\ & (!\u12|u0|Mult0|mult_core|romout[0][16]~combout\ & !\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u12|u0|Mult0|mult_core|romout[1][12]~2_combout\ & ((!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u12|u0|Mult0|mult_core|romout[0][16]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[1][12]~2_combout\,
	datab => \u12|u0|Mult0|mult_core|romout[0][16]~combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X16_Y15_N8
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = ((\u12|u0|Mult0|mult_core|romout[1][13]~0_combout\ $ (\u12|u0|Mult0|mult_core|romout[0][17]~1_combout\ $ (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))) # 
-- (GND)
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u12|u0|Mult0|mult_core|romout[1][13]~0_combout\ & ((\u12|u0|Mult0|mult_core|romout[0][17]~1_combout\) # (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))) # 
-- (!\u12|u0|Mult0|mult_core|romout[1][13]~0_combout\ & (\u12|u0|Mult0|mult_core|romout[0][17]~1_combout\ & !\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[1][13]~0_combout\,
	datab => \u12|u0|Mult0|mult_core|romout[0][17]~1_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X16_Y15_N10
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u12|u0|Mult0|mult_core|romout[1][14]~10_combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u12|u0|Mult0|mult_core|romout[1][14]~10_combout\ & 
-- ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u12|u0|Mult0|mult_core|romout[1][14]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|romout[1][14]~10_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X16_Y15_N12
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\u12|u0|Mult0|mult_core|romout[1][15]~combout\ & (\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # (!\u12|u0|Mult0|mult_core|romout[1][15]~combout\ & 
-- (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u12|u0|Mult0|mult_core|romout[1][15]~combout\ & !\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|romout[1][15]~combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X16_Y15_N14
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = (\u12|u0|Mult0|mult_core|romout[1][16]~combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\)) # (!\u12|u0|Mult0|mult_core|romout[1][16]~combout\ & 
-- ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ = CARRY((!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\) # (!\u12|u0|Mult0|mult_core|romout[1][16]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|romout[1][16]~combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X16_Y15_N16
\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ = \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ $ (!\u12|u0|Mult0|mult_core|romout[1][17]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u12|u0|Mult0|mult_core|romout[1][17]~9_combout\,
	cin => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\);

-- Location: LCCOMB_X15_Y16_N14
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\r0|Q\(8) & \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(8),
	datab => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X15_Y16_N16
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\ & 
-- !\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\u11|u0|Mult0|mult_core|romout[2][6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u11|u0|Mult0|mult_core|romout[2][6]~3_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X15_Y16_N18
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\u11|u0|Mult0|mult_core|romout[2][12]~2_combout\ & (\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)) # (!\u11|u0|Mult0|mult_core|romout[2][12]~2_combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[2][12]~2_combout\,
	datab => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X15_Y16_N20
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u10|u0|Mult0|mult_core|romout[2][5]~5_combout\ & 
-- !\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\)) # (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\u10|u0|Mult0|mult_core|romout[2][5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u10|u0|Mult0|mult_core|romout[2][5]~5_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X15_Y16_N22
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\))) # (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X15_Y16_N24
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- !\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X15_Y16_N26
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datab => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X15_Y16_N28
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X15_Y16_N30
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datab => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X15_Y15_N0
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datab => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X15_Y15_N2
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ (\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datab => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X15_Y15_N4
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & 
-- !\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datab => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X15_Y15_N6
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = ((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ $ (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ $ 
-- (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\ = CARRY((\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & ((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\) # 
-- (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))) # (!\u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & 
-- !\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\,
	datab => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X15_Y15_N8
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ = (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ = CARRY((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\) # (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\,
	combout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X15_Y15_N10
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ = (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\ = CARRY((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~27\,
	combout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X15_Y15_N12
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ = (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\)) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ = CARRY((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\) # (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\,
	combout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X15_Y15_N14
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ = (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ $ (GND))) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\ = CARRY((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & !\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~31\,
	combout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X19_Y15_N26
\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\u11|u0|Mult0|mult_core|romout[3][13]~combout\ & 
-- ((\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND)))
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY((!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (!\u11|u0|Mult0|mult_core|romout[3][13]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|romout[3][13]~combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X19_Y15_N28
\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = \u11|u0|Mult0|mult_core|romout[3][14]~combout\ $ (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|romout[3][14]~combout\,
	cin => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X15_Y15_N16
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ = (\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\)) # 
-- (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (GND)))
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ = CARRY((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\) # (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\,
	combout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	cout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\);

-- Location: LCCOMB_X15_Y15_N18
\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ = \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\ $ (!\u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u12|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	cin => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~35\,
	combout => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\);

-- Location: LCCOMB_X15_Y16_N8
\u12|u1|LessThan0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|LessThan0~0_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datac => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	combout => \u12|u1|LessThan0~0_combout\);

-- Location: LCCOMB_X15_Y15_N28
\u12|u1|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|LessThan0~1_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # ((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\) # (\u12|u1|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datac => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => \u12|u1|LessThan0~0_combout\,
	combout => \u12|u1|LessThan0~1_combout\);

-- Location: LCCOMB_X15_Y15_N22
\u12|u1|LessThan0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|LessThan0~2_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\) # ((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # ((\u12|u1|LessThan0~1_combout\ & 
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u12|u1|LessThan0~1_combout\,
	datac => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \u12|u1|LessThan0~2_combout\);

-- Location: LCCOMB_X15_Y15_N20
\u12|u1|LessThan0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|LessThan0~3_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\) # ((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # 
-- ((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & \u12|u1|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datac => \u12|u1|LessThan0~2_combout\,
	datad => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	combout => \u12|u1|LessThan0~3_combout\);

-- Location: LCCOMB_X15_Y15_N30
\u12|u1|LessThan0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|LessThan0~4_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\) # ((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\) # 
-- ((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & \u12|u1|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	datac => \u12|u1|LessThan0~3_combout\,
	datad => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	combout => \u12|u1|LessThan0~4_combout\);

-- Location: LCCOMB_X12_Y15_N30
\u12|u1|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sgn~0_combout\ = (\r0|Q\(15) & \u12|u1|LessThan0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r0|Q\(15),
	datad => \u12|u1|LessThan0~4_combout\,
	combout => \u12|u1|sgn~0_combout\);

-- Location: FF_X12_Y15_N31
\u12|u1|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u12|u1|sgn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u12|u1|sgn~q\);

-- Location: LCCOMB_X14_Y15_N2
\u12|u1|Add2~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add2~1_cout\ = CARRY(!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \u12|u1|Add2~1_cout\);

-- Location: LCCOMB_X14_Y15_N4
\u12|u1|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add2~2_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u12|u1|Add2~1_cout\)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\u12|u1|Add2~1_cout\ & 
-- VCC))
-- \u12|u1|Add2~3\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\u12|u1|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u12|u1|Add2~1_cout\,
	combout => \u12|u1|Add2~2_combout\,
	cout => \u12|u1|Add2~3\);

-- Location: LCCOMB_X14_Y15_N6
\u12|u1|Add2~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add2~4_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u12|u1|Add2~3\ $ (GND))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((GND) # 
-- (!\u12|u1|Add2~3\)))
-- \u12|u1|Add2~5\ = CARRY((!\u12|u1|Add2~3\) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u12|u1|Add2~3\,
	combout => \u12|u1|Add2~4_combout\,
	cout => \u12|u1|Add2~5\);

-- Location: LCCOMB_X14_Y15_N8
\u12|u1|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add2~6_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\u12|u1|Add2~5\)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u12|u1|Add2~5\ & VCC))
-- \u12|u1|Add2~7\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u12|u1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u12|u1|Add2~5\,
	combout => \u12|u1|Add2~6_combout\,
	cout => \u12|u1|Add2~7\);

-- Location: LCCOMB_X14_Y15_N10
\u12|u1|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add2~8_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u12|u1|Add2~7\ & VCC)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u12|u1|Add2~7\ $ (GND)))
-- \u12|u1|Add2~9\ = CARRY((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u12|u1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u12|u1|Add2~7\,
	combout => \u12|u1|Add2~8_combout\,
	cout => \u12|u1|Add2~9\);

-- Location: LCCOMB_X14_Y15_N12
\u12|u1|Add2~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add2~10_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\u12|u1|Add2~9\) # (GND))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u12|u1|Add2~9\))
-- \u12|u1|Add2~11\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (!\u12|u1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u12|u1|Add2~9\,
	combout => \u12|u1|Add2~10_combout\,
	cout => \u12|u1|Add2~11\);

-- Location: LCCOMB_X14_Y15_N14
\u12|u1|Add2~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add2~12_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u12|u1|Add2~11\ $ (GND))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((GND) # 
-- (!\u12|u1|Add2~11\)))
-- \u12|u1|Add2~13\ = CARRY((!\u12|u1|Add2~11\) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u12|u1|Add2~11\,
	combout => \u12|u1|Add2~12_combout\,
	cout => \u12|u1|Add2~13\);

-- Location: LCCOMB_X14_Y15_N16
\u12|u1|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add2~14_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\u12|u1|Add2~13\) # (GND))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u12|u1|Add2~13\))
-- \u12|u1|Add2~15\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u12|u1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u12|u1|Add2~13\,
	combout => \u12|u1|Add2~14_combout\,
	cout => \u12|u1|Add2~15\);

-- Location: LCCOMB_X14_Y15_N18
\u12|u1|Add2~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add2~16_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u12|u1|Add2~15\ & VCC)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u12|u1|Add2~15\ $ 
-- (GND)))
-- \u12|u1|Add2~17\ = CARRY((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u12|u1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u12|u1|Add2~15\,
	combout => \u12|u1|Add2~16_combout\,
	cout => \u12|u1|Add2~17\);

-- Location: LCCOMB_X14_Y15_N20
\u12|u1|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add2~18_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (!\u12|u1|Add2~17\)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u12|u1|Add2~17\ & VCC))
-- \u12|u1|Add2~19\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u12|u1|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u12|u1|Add2~17\,
	combout => \u12|u1|Add2~18_combout\,
	cout => \u12|u1|Add2~19\);

-- Location: LCCOMB_X14_Y15_N22
\u12|u1|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add2~20_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u12|u1|Add2~19\ & VCC)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u12|u1|Add2~19\ $ 
-- (GND)))
-- \u12|u1|Add2~21\ = CARRY((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u12|u1|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u12|u1|Add2~19\,
	combout => \u12|u1|Add2~20_combout\,
	cout => \u12|u1|Add2~21\);

-- Location: LCCOMB_X12_Y15_N0
\u12|u1|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add1~0_combout\ = \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (VCC)
-- \u12|u1|Add1~1\ = CARRY(\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u12|u1|Add1~0_combout\,
	cout => \u12|u1|Add1~1\);

-- Location: LCCOMB_X12_Y15_N2
\u12|u1|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add1~2_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u12|u1|Add1~1\)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\u12|u1|Add1~1\) # (GND)))
-- \u12|u1|Add1~3\ = CARRY((!\u12|u1|Add1~1\) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u12|u1|Add1~1\,
	combout => \u12|u1|Add1~2_combout\,
	cout => \u12|u1|Add1~3\);

-- Location: LCCOMB_X12_Y15_N4
\u12|u1|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add1~4_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u12|u1|Add1~3\ $ (GND))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\u12|u1|Add1~3\ & VCC))
-- \u12|u1|Add1~5\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\u12|u1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u12|u1|Add1~3\,
	combout => \u12|u1|Add1~4_combout\,
	cout => \u12|u1|Add1~5\);

-- Location: LCCOMB_X12_Y15_N6
\u12|u1|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add1~6_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\u12|u1|Add1~5\ & VCC)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u12|u1|Add1~5\))
-- \u12|u1|Add1~7\ = CARRY((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u12|u1|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u12|u1|Add1~5\,
	combout => \u12|u1|Add1~6_combout\,
	cout => \u12|u1|Add1~7\);

-- Location: LCCOMB_X12_Y15_N8
\u12|u1|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add1~8_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((GND) # (!\u12|u1|Add1~7\))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u12|u1|Add1~7\ $ 
-- (GND)))
-- \u12|u1|Add1~9\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (!\u12|u1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u12|u1|Add1~7\,
	combout => \u12|u1|Add1~8_combout\,
	cout => \u12|u1|Add1~9\);

-- Location: LCCOMB_X12_Y15_N10
\u12|u1|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add1~10_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u12|u1|Add1~9\)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\u12|u1|Add1~9\) # (GND)))
-- \u12|u1|Add1~11\ = CARRY((!\u12|u1|Add1~9\) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u12|u1|Add1~9\,
	combout => \u12|u1|Add1~10_combout\,
	cout => \u12|u1|Add1~11\);

-- Location: LCCOMB_X12_Y15_N12
\u12|u1|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add1~12_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((GND) # (!\u12|u1|Add1~11\))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u12|u1|Add1~11\ $ 
-- (GND)))
-- \u12|u1|Add1~13\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\u12|u1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u12|u1|Add1~11\,
	combout => \u12|u1|Add1~12_combout\,
	cout => \u12|u1|Add1~13\);

-- Location: LCCOMB_X12_Y15_N14
\u12|u1|Add1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add1~14_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u12|u1|Add1~13\ & VCC)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u12|u1|Add1~13\))
-- \u12|u1|Add1~15\ = CARRY((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u12|u1|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u12|u1|Add1~13\,
	combout => \u12|u1|Add1~14_combout\,
	cout => \u12|u1|Add1~15\);

-- Location: LCCOMB_X12_Y15_N16
\u12|u1|Add1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add1~16_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u12|u1|Add1~15\ $ (GND))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (!\u12|u1|Add1~15\ & 
-- VCC))
-- \u12|u1|Add1~17\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u12|u1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u12|u1|Add1~15\,
	combout => \u12|u1|Add1~16_combout\,
	cout => \u12|u1|Add1~17\);

-- Location: LCCOMB_X12_Y15_N18
\u12|u1|Add1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add1~18_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (\u12|u1|Add1~17\ & VCC)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u12|u1|Add1~17\))
-- \u12|u1|Add1~19\ = CARRY((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & !\u12|u1|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u12|u1|Add1~17\,
	combout => \u12|u1|Add1~18_combout\,
	cout => \u12|u1|Add1~19\);

-- Location: LCCOMB_X11_Y15_N4
\u12|u1|sum[10]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[10]~9_combout\ = (\u12|u1|LessThan0~4_combout\ & ((\u12|u1|Add1~18_combout\))) # (!\u12|u1|LessThan0~4_combout\ & (\u12|u1|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|Add2~20_combout\,
	datab => \u12|u1|Add1~18_combout\,
	datad => \u12|u1|LessThan0~4_combout\,
	combout => \u12|u1|sum[10]~9_combout\);

-- Location: LCCOMB_X10_Y15_N0
\u12|u1|Add0~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add0~0_combout\ = \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ $ (VCC)
-- \u12|u1|Add0~1\ = CARRY(\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	combout => \u12|u1|Add0~0_combout\,
	cout => \u12|u1|Add0~1\);

-- Location: LCCOMB_X10_Y15_N2
\u12|u1|Add0~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add0~2_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u12|u1|Add0~1\ & VCC)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\u12|u1|Add0~1\))
-- \u12|u1|Add0~3\ = CARRY((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\u12|u1|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u12|u1|Add0~1\,
	combout => \u12|u1|Add0~2_combout\,
	cout => \u12|u1|Add0~3\);

-- Location: LCCOMB_X10_Y15_N4
\u12|u1|Add0~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add0~4_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((GND) # (!\u12|u1|Add0~3\))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\u12|u1|Add0~3\ $ 
-- (GND)))
-- \u12|u1|Add0~5\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\u12|u1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u12|u1|Add0~3\,
	combout => \u12|u1|Add0~4_combout\,
	cout => \u12|u1|Add0~5\);

-- Location: LCCOMB_X10_Y15_N6
\u12|u1|Add0~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add0~6_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\u12|u1|Add0~5\)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\u12|u1|Add0~5\) # (GND)))
-- \u12|u1|Add0~7\ = CARRY((!\u12|u1|Add0~5\) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u12|u1|Add0~5\,
	combout => \u12|u1|Add0~6_combout\,
	cout => \u12|u1|Add0~7\);

-- Location: LCCOMB_X10_Y15_N8
\u12|u1|Add0~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add0~8_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u12|u1|Add0~7\ $ (GND))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u12|u1|Add0~7\ & VCC))
-- \u12|u1|Add0~9\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u12|u1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u12|u1|Add0~7\,
	combout => \u12|u1|Add0~8_combout\,
	cout => \u12|u1|Add0~9\);

-- Location: LCCOMB_X10_Y15_N10
\u12|u1|Add0~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add0~10_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u12|u1|Add0~9\ & VCC)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u12|u1|Add0~9\))
-- \u12|u1|Add0~11\ = CARRY((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u12|u1|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u12|u1|Add0~9\,
	combout => \u12|u1|Add0~10_combout\,
	cout => \u12|u1|Add0~11\);

-- Location: LCCOMB_X10_Y15_N12
\u12|u1|Add0~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add0~12_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u12|u1|Add0~11\ $ (GND))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u12|u1|Add0~11\ & 
-- VCC))
-- \u12|u1|Add0~13\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u12|u1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u12|u1|Add0~11\,
	combout => \u12|u1|Add0~12_combout\,
	cout => \u12|u1|Add0~13\);

-- Location: LCCOMB_X10_Y15_N14
\u12|u1|Add0~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add0~14_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u12|u1|Add0~13\)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\u12|u1|Add0~13\) # (GND)))
-- \u12|u1|Add0~15\ = CARRY((!\u12|u1|Add0~13\) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u12|u1|Add0~13\,
	combout => \u12|u1|Add0~14_combout\,
	cout => \u12|u1|Add0~15\);

-- Location: LCCOMB_X10_Y15_N16
\u12|u1|Add0~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add0~16_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((GND) # (!\u12|u1|Add0~15\))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u12|u1|Add0~15\ $ 
-- (GND)))
-- \u12|u1|Add0~17\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\) # (!\u12|u1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u12|u1|Add0~15\,
	combout => \u12|u1|Add0~16_combout\,
	cout => \u12|u1|Add0~17\);

-- Location: LCCOMB_X10_Y15_N18
\u12|u1|Add0~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add0~18_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u12|u1|Add0~17\)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & ((\u12|u1|Add0~17\) # (GND)))
-- \u12|u1|Add0~19\ = CARRY((!\u12|u1|Add0~17\) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u12|u1|Add0~17\,
	combout => \u12|u1|Add0~18_combout\,
	cout => \u12|u1|Add0~19\);

-- Location: LCCOMB_X15_Y15_N26
\u12|u1|sum[9]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[9]~15_combout\ = (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\ & (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datac => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	combout => \u12|u1|sum[9]~15_combout\);

-- Location: LCCOMB_X15_Y15_N24
\u12|u1|sum[9]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[9]~14_combout\ = (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & 
-- (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datac => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	combout => \u12|u1|sum[9]~14_combout\);

-- Location: LCCOMB_X15_Y16_N4
\u12|u1|sum[9]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[9]~17_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & 
-- (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datac => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \u12|u1|sum[9]~17_combout\);

-- Location: LCCOMB_X15_Y16_N10
\u12|u1|sum[9]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[9]~16_combout\ = (\r0|Q\(15) & (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r0|Q\(15),
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datac => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	combout => \u12|u1|sum[9]~16_combout\);

-- Location: LCCOMB_X15_Y16_N6
\u12|u1|sum[9]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[9]~18_combout\ = (((!\u12|u1|sum[9]~16_combout\) # (!\u12|u1|sum[9]~17_combout\)) # (!\u12|u1|sum[9]~14_combout\)) # (!\u12|u1|sum[9]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|sum[9]~15_combout\,
	datab => \u12|u1|sum[9]~14_combout\,
	datac => \u12|u1|sum[9]~17_combout\,
	datad => \u12|u1|sum[9]~16_combout\,
	combout => \u12|u1|sum[9]~18_combout\);

-- Location: FF_X11_Y15_N5
\u12|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u12|u1|sum[10]~9_combout\,
	asdata => \u12|u1|Add0~18_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u12|u1|sum[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u12|u1|sum\(10));

-- Location: LCCOMB_X11_Y15_N10
\drg.d3[10]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d3[10]~9_combout\ = (!\u12|u1|sgn~q\ & \u12|u1|sum\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|sgn~q\,
	datac => \u12|u1|sum\(10),
	combout => \drg.d3[10]~9_combout\);

-- Location: FF_X11_Y15_N11
\r12|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d3[10]~9_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r12|Q\(10));

-- Location: LCCOMB_X12_Y15_N20
\u12|u1|Add1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add1~20_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((GND) # (!\u12|u1|Add1~19\))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u12|u1|Add1~19\ $ 
-- (GND)))
-- \u12|u1|Add1~21\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u12|u1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u12|u1|Add1~19\,
	combout => \u12|u1|Add1~20_combout\,
	cout => \u12|u1|Add1~21\);

-- Location: LCCOMB_X14_Y15_N24
\u12|u1|Add2~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add2~22_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & ((\u12|u1|Add2~21\) # (GND))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (!\u12|u1|Add2~21\))
-- \u12|u1|Add2~23\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\) # (!\u12|u1|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u12|u1|Add2~21\,
	combout => \u12|u1|Add2~22_combout\,
	cout => \u12|u1|Add2~23\);

-- Location: LCCOMB_X11_Y15_N8
\u12|u1|sum[11]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[11]~10_combout\ = (\u12|u1|LessThan0~4_combout\ & (\u12|u1|Add1~20_combout\)) # (!\u12|u1|LessThan0~4_combout\ & ((\u12|u1|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|Add1~20_combout\,
	datab => \u12|u1|Add2~22_combout\,
	datad => \u12|u1|LessThan0~4_combout\,
	combout => \u12|u1|sum[11]~10_combout\);

-- Location: LCCOMB_X10_Y15_N20
\u12|u1|Add0~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add0~20_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (\u12|u1|Add0~19\ $ (GND))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & (!\u12|u1|Add0~19\ & 
-- VCC))
-- \u12|u1|Add0~21\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\ & !\u12|u1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \u12|u1|Add0~19\,
	combout => \u12|u1|Add0~20_combout\,
	cout => \u12|u1|Add0~21\);

-- Location: FF_X11_Y15_N9
\u12|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u12|u1|sum[11]~10_combout\,
	asdata => \u12|u1|Add0~20_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u12|u1|sum[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u12|u1|sum\(11));

-- Location: LCCOMB_X11_Y13_N24
\drg.d3[11]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d3[11]~12_combout\ = (\u12|u1|sum\(11) & !\u12|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u12|u1|sum\(11),
	datac => \u12|u1|sgn~q\,
	combout => \drg.d3[11]~12_combout\);

-- Location: FF_X11_Y13_N25
\r12|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d3[11]~12_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r12|Q\(11));

-- Location: LCCOMB_X11_Y15_N6
\u12|u1|sum[8]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[8]~7_combout\ = (\u12|u1|LessThan0~4_combout\ & ((\u12|u1|Add1~14_combout\))) # (!\u12|u1|LessThan0~4_combout\ & (\u12|u1|Add2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|Add2~16_combout\,
	datab => \u12|u1|Add1~14_combout\,
	datad => \u12|u1|LessThan0~4_combout\,
	combout => \u12|u1|sum[8]~7_combout\);

-- Location: FF_X11_Y15_N7
\u12|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u12|u1|sum[8]~7_combout\,
	asdata => \u12|u1|Add0~14_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u12|u1|sum[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u12|u1|sum\(8));

-- Location: LCCOMB_X11_Y13_N30
\drg.d3[8]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d3[8]~10_combout\ = (!\u12|u1|sgn~q\ & \u12|u1|sum\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|sgn~q\,
	datac => \u12|u1|sum\(8),
	combout => \drg.d3[8]~10_combout\);

-- Location: FF_X11_Y13_N31
\r12|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d3[8]~10_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r12|Q\(8));

-- Location: LCCOMB_X12_Y15_N28
\u12|u1|sum[9]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[9]~8_combout\ = (\u12|u1|LessThan0~4_combout\ & ((\u12|u1|Add1~16_combout\))) # (!\u12|u1|LessThan0~4_combout\ & (\u12|u1|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|Add2~18_combout\,
	datab => \u12|u1|Add1~16_combout\,
	datad => \u12|u1|LessThan0~4_combout\,
	combout => \u12|u1|sum[9]~8_combout\);

-- Location: FF_X12_Y15_N29
\u12|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u12|u1|sum[9]~8_combout\,
	asdata => \u12|u1|Add0~16_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u12|u1|sum[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u12|u1|sum\(9));

-- Location: LCCOMB_X14_Y10_N12
\drg.d3[9]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d3[9]~11_combout\ = (!\u12|u1|sgn~q\ & \u12|u1|sum\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u12|u1|sgn~q\,
	datad => \u12|u1|sum\(9),
	combout => \drg.d3[9]~11_combout\);

-- Location: FF_X14_Y10_N13
\r12|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d3[9]~11_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r12|Q\(9));

-- Location: LCCOMB_X14_Y10_N10
\u16|u0|Mult0|mult_core|romout[2][5]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[2][5]~combout\ = \r12|Q\(10) $ (((\r12|Q\(8) & (\r12|Q\(11) & !\r12|Q\(9))) # (!\r12|Q\(8) & ((\r12|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(10),
	datab => \r12|Q\(11),
	datac => \r12|Q\(8),
	datad => \r12|Q\(9),
	combout => \u16|u0|Mult0|mult_core|romout[2][5]~combout\);

-- Location: LCCOMB_X12_Y15_N22
\u12|u1|Add1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add1~22_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u12|u1|Add1~21\)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((\u12|u1|Add1~21\) # (GND)))
-- \u12|u1|Add1~23\ = CARRY((!\u12|u1|Add1~21\) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u12|u1|Add1~21\,
	combout => \u12|u1|Add1~22_combout\,
	cout => \u12|u1|Add1~23\);

-- Location: LCCOMB_X12_Y15_N24
\u12|u1|Add1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add1~24_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((GND) # (!\u12|u1|Add1~23\))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (\u12|u1|Add1~23\ $ 
-- (GND)))
-- \u12|u1|Add1~25\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\) # (!\u12|u1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u12|u1|Add1~23\,
	combout => \u12|u1|Add1~24_combout\,
	cout => \u12|u1|Add1~25\);

-- Location: LCCOMB_X14_Y15_N26
\u12|u1|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add2~24_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (\u12|u1|Add2~23\ $ (GND))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & ((GND) # 
-- (!\u12|u1|Add2~23\)))
-- \u12|u1|Add2~25\ = CARRY((!\u12|u1|Add2~23\) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u12|u1|Add2~23\,
	combout => \u12|u1|Add2~24_combout\,
	cout => \u12|u1|Add2~25\);

-- Location: LCCOMB_X14_Y15_N28
\u12|u1|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add2~26_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & ((\u12|u1|Add2~25\) # (GND))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (!\u12|u1|Add2~25\))
-- \u12|u1|Add2~27\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\) # (!\u12|u1|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u12|u1|Add2~25\,
	combout => \u12|u1|Add2~26_combout\,
	cout => \u12|u1|Add2~27\);

-- Location: LCCOMB_X10_Y15_N30
\u12|u1|sum[13]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[13]~12_combout\ = (\u12|u1|LessThan0~4_combout\ & (\u12|u1|Add1~24_combout\)) # (!\u12|u1|LessThan0~4_combout\ & ((\u12|u1|Add2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|LessThan0~4_combout\,
	datab => \u12|u1|Add1~24_combout\,
	datad => \u12|u1|Add2~26_combout\,
	combout => \u12|u1|sum[13]~12_combout\);

-- Location: LCCOMB_X10_Y15_N22
\u12|u1|Add0~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add0~22_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (\u12|u1|Add0~21\ & VCC)) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & (!\u12|u1|Add0~21\))
-- \u12|u1|Add0~23\ = CARRY((!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\ & !\u12|u1|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \u12|u1|Add0~21\,
	combout => \u12|u1|Add0~22_combout\,
	cout => \u12|u1|Add0~23\);

-- Location: LCCOMB_X10_Y15_N24
\u12|u1|Add0~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add0~24_combout\ = (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (\u12|u1|Add0~23\ $ (GND))) # (!\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & (!\u12|u1|Add0~23\ & 
-- VCC))
-- \u12|u1|Add0~25\ = CARRY((\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\ & !\u12|u1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \u12|u1|Add0~23\,
	combout => \u12|u1|Add0~24_combout\,
	cout => \u12|u1|Add0~25\);

-- Location: FF_X10_Y15_N31
\u12|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u12|u1|sum[13]~12_combout\,
	asdata => \u12|u1|Add0~24_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u12|u1|sum[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u12|u1|sum\(13));

-- Location: LCCOMB_X14_Y13_N28
\drg.d3[13]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d3[13]~8_combout\ = (\u12|u1|sum\(13) & !\u12|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u12|u1|sum\(13),
	datad => \u12|u1|sgn~q\,
	combout => \drg.d3[13]~8_combout\);

-- Location: FF_X14_Y13_N29
\r12|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d3[13]~8_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r12|Q\(13));

-- Location: LCCOMB_X14_Y10_N0
\u16|u0|Mult0|mult_core|romout[2][4]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[2][4]~14_combout\ = \r12|Q\(9) $ (((\r12|Q\(8) & !\r12|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(8),
	datab => \r12|Q\(11),
	datad => \r12|Q\(9),
	combout => \u16|u0|Mult0|mult_core|romout[2][4]~14_combout\);

-- Location: LCCOMB_X11_Y15_N18
\u12|u1|sum[12]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[12]~11_combout\ = (\u12|u1|LessThan0~4_combout\ & (\u12|u1|Add1~22_combout\)) # (!\u12|u1|LessThan0~4_combout\ & ((\u12|u1|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|Add1~22_combout\,
	datab => \u12|u1|Add2~24_combout\,
	datad => \u12|u1|LessThan0~4_combout\,
	combout => \u12|u1|sum[12]~11_combout\);

-- Location: FF_X11_Y15_N19
\u12|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u12|u1|sum[12]~11_combout\,
	asdata => \u12|u1|Add0~22_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u12|u1|sum[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u12|u1|sum\(12));

-- Location: LCCOMB_X14_Y13_N18
\drg.d3[12]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d3[12]~13_combout\ = (\u12|u1|sum\(12) & !\u12|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u12|u1|sum\(12),
	datad => \u12|u1|sgn~q\,
	combout => \drg.d3[12]~13_combout\);

-- Location: FF_X14_Y13_N19
\r12|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d3[12]~13_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r12|Q\(12));

-- Location: LCCOMB_X15_Y10_N0
\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u16|u0|Mult0|mult_core|romout[2][4]~14_combout\ & (\r12|Q\(12) $ (VCC))) # (!\u16|u0|Mult0|mult_core|romout[2][4]~14_combout\ & (\r12|Q\(12) & VCC))
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u16|u0|Mult0|mult_core|romout[2][4]~14_combout\ & \r12|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[2][4]~14_combout\,
	datab => \r12|Q\(12),
	datad => VCC,
	combout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X15_Y10_N2
\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u16|u0|Mult0|mult_core|romout[2][5]~combout\ & ((\r12|Q\(13) & (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\r12|Q\(13) & 
-- (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u16|u0|Mult0|mult_core|romout[2][5]~combout\ & ((\r12|Q\(13) & (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\r12|Q\(13) & 
-- ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u16|u0|Mult0|mult_core|romout[2][5]~combout\ & (!\r12|Q\(13) & !\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u16|u0|Mult0|mult_core|romout[2][5]~combout\ & 
-- ((!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\r12|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[2][5]~combout\,
	datab => \r12|Q\(13),
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X11_Y15_N14
\u12|u1|sum[6]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[6]~5_combout\ = (\u12|u1|LessThan0~4_combout\ & ((\u12|u1|Add1~10_combout\))) # (!\u12|u1|LessThan0~4_combout\ & (\u12|u1|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|Add2~12_combout\,
	datab => \u12|u1|Add1~10_combout\,
	datad => \u12|u1|LessThan0~4_combout\,
	combout => \u12|u1|sum[6]~5_combout\);

-- Location: FF_X11_Y15_N15
\u12|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u12|u1|sum[6]~5_combout\,
	asdata => \u12|u1|Add0~10_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u12|u1|sum[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u12|u1|sum\(6));

-- Location: LCCOMB_X11_Y15_N30
\drg.d3[6]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d3[6]~1_combout\ = (!\u12|u1|sgn~q\ & \u12|u1|sum\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|sgn~q\,
	datac => \u12|u1|sum\(6),
	combout => \drg.d3[6]~1_combout\);

-- Location: FF_X11_Y15_N31
\r12|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d3[6]~1_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r12|Q\(6));

-- Location: LCCOMB_X11_Y15_N12
\u12|u1|sum[4]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[4]~3_combout\ = (\u12|u1|LessThan0~4_combout\ & (\u12|u1|Add1~6_combout\)) # (!\u12|u1|LessThan0~4_combout\ & ((\u12|u1|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|Add1~6_combout\,
	datab => \u12|u1|Add2~8_combout\,
	datad => \u12|u1|LessThan0~4_combout\,
	combout => \u12|u1|sum[4]~3_combout\);

-- Location: FF_X11_Y15_N13
\u12|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u12|u1|sum[4]~3_combout\,
	asdata => \u12|u1|Add0~6_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u12|u1|sum[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u12|u1|sum\(4));

-- Location: LCCOMB_X11_Y15_N16
\drg.d3[4]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d3[4]~0_combout\ = (\u12|u1|sum\(4) & !\u12|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|sum\(4),
	datac => \u12|u1|sgn~q\,
	combout => \drg.d3[4]~0_combout\);

-- Location: FF_X11_Y15_N17
\r12|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d3[4]~0_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r12|Q\(4));

-- Location: LCCOMB_X10_Y15_N28
\u12|u1|sum[5]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[5]~4_combout\ = (\u12|u1|LessThan0~4_combout\ & ((\u12|u1|Add1~8_combout\))) # (!\u12|u1|LessThan0~4_combout\ & (\u12|u1|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|LessThan0~4_combout\,
	datab => \u12|u1|Add2~10_combout\,
	datad => \u12|u1|Add1~8_combout\,
	combout => \u12|u1|sum[5]~4_combout\);

-- Location: FF_X10_Y15_N29
\u12|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u12|u1|sum[5]~4_combout\,
	asdata => \u12|u1|Add0~8_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u12|u1|sum[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u12|u1|sum\(5));

-- Location: LCCOMB_X11_Y13_N8
\drg.d3[5]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d3[5]~2_combout\ = (!\u12|u1|sgn~q\ & \u12|u1|sum\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|sgn~q\,
	datac => \u12|u1|sum\(5),
	combout => \drg.d3[5]~2_combout\);

-- Location: FF_X11_Y13_N9
\r12|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d3[5]~2_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r12|Q\(5));

-- Location: LCCOMB_X11_Y15_N28
\u12|u1|sum[7]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[7]~6_combout\ = (\u12|u1|LessThan0~4_combout\ & ((\u12|u1|Add1~12_combout\))) # (!\u12|u1|LessThan0~4_combout\ & (\u12|u1|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|Add2~14_combout\,
	datab => \u12|u1|Add1~12_combout\,
	datad => \u12|u1|LessThan0~4_combout\,
	combout => \u12|u1|sum[7]~6_combout\);

-- Location: FF_X11_Y15_N29
\u12|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u12|u1|sum[7]~6_combout\,
	asdata => \u12|u1|Add0~12_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u12|u1|sum[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u12|u1|sum\(7));

-- Location: LCCOMB_X11_Y13_N26
\drg.d3[7]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d3[7]~3_combout\ = (!\u12|u1|sgn~q\ & \u12|u1|sum\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|sgn~q\,
	datac => \u12|u1|sum\(7),
	combout => \drg.d3[7]~3_combout\);

-- Location: FF_X11_Y13_N27
\r12|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d3[7]~3_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r12|Q\(7));

-- Location: LCCOMB_X12_Y10_N26
\u16|u0|Mult0|mult_core|romout[1][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[1][9]~combout\ = (\r12|Q\(6) & ((\r12|Q\(4) & (\r12|Q\(5))) # (!\r12|Q\(4) & ((!\r12|Q\(7)) # (!\r12|Q\(5)))))) # (!\r12|Q\(6) & (\r12|Q\(4) & ((!\r12|Q\(7)) # (!\r12|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(6),
	datab => \r12|Q\(4),
	datac => \r12|Q\(5),
	datad => \r12|Q\(7),
	combout => \u16|u0|Mult0|mult_core|romout[1][9]~combout\);

-- Location: LCCOMB_X11_Y15_N2
\u12|u1|sum[2]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[2]~1_combout\ = (\u12|u1|LessThan0~4_combout\ & ((\u12|u1|Add1~2_combout\))) # (!\u12|u1|LessThan0~4_combout\ & (\u12|u1|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|Add2~4_combout\,
	datab => \u12|u1|LessThan0~4_combout\,
	datad => \u12|u1|Add1~2_combout\,
	combout => \u12|u1|sum[2]~1_combout\);

-- Location: FF_X11_Y15_N3
\u12|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u12|u1|sum[2]~1_combout\,
	asdata => \u12|u1|Add0~2_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u12|u1|sum[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u12|u1|sum\(2));

-- Location: LCCOMB_X11_Y15_N24
\drg.d3[2]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d3[2]~7_combout\ = (\u12|u1|sum\(2) & !\u12|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u12|u1|sum\(2),
	datac => \u12|u1|sgn~q\,
	combout => \drg.d3[2]~7_combout\);

-- Location: FF_X11_Y15_N25
\r12|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d3[2]~7_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r12|Q\(2));

-- Location: LCCOMB_X11_Y15_N22
\u12|u1|sum[1]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[1]~0_combout\ = (\u12|u1|LessThan0~4_combout\ & ((\u12|u1|Add1~0_combout\))) # (!\u12|u1|LessThan0~4_combout\ & (\u12|u1|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|Add2~2_combout\,
	datab => \u12|u1|Add1~0_combout\,
	datad => \u12|u1|LessThan0~4_combout\,
	combout => \u12|u1|sum[1]~0_combout\);

-- Location: FF_X11_Y15_N23
\u12|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u12|u1|sum[1]~0_combout\,
	asdata => \u12|u1|Add0~0_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u12|u1|sum[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u12|u1|sum\(1));

-- Location: LCCOMB_X11_Y15_N0
\drg.d3[1]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d3[1]~4_combout\ = (!\u12|u1|sgn~q\ & \u12|u1|sum\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|sgn~q\,
	datac => \u12|u1|sum\(1),
	combout => \drg.d3[1]~4_combout\);

-- Location: FF_X11_Y15_N1
\r12|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d3[1]~4_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r12|Q\(1));

-- Location: FF_X15_Y16_N23
\u12|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	ena => \u12|u1|sum[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u12|u1|sum\(0));

-- Location: LCCOMB_X11_Y13_N28
\drg.d3[0]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d3[0]~5_combout\ = (!\u12|u1|sgn~q\ & \u12|u1|sum\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u12|u1|sgn~q\,
	datad => \u12|u1|sum\(0),
	combout => \drg.d3[0]~5_combout\);

-- Location: FF_X11_Y13_N29
\r12|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d3[0]~5_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r12|Q\(0));

-- Location: LCCOMB_X11_Y15_N20
\u12|u1|sum[3]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[3]~2_combout\ = (\u12|u1|LessThan0~4_combout\ & ((\u12|u1|Add1~4_combout\))) # (!\u12|u1|LessThan0~4_combout\ & (\u12|u1|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|Add2~6_combout\,
	datab => \u12|u1|Add1~4_combout\,
	datad => \u12|u1|LessThan0~4_combout\,
	combout => \u12|u1|sum[3]~2_combout\);

-- Location: FF_X11_Y15_N21
\u12|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u12|u1|sum[3]~2_combout\,
	asdata => \u12|u1|Add0~4_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u12|u1|sum[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u12|u1|sum\(3));

-- Location: LCCOMB_X11_Y15_N26
\drg.d3[3]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d3[3]~6_combout\ = (\u12|u1|sum\(3) & !\u12|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u12|u1|sum\(3),
	datac => \u12|u1|sgn~q\,
	combout => \drg.d3[3]~6_combout\);

-- Location: FF_X11_Y15_N27
\r12|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d3[3]~6_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r12|Q\(3));

-- Location: LCCOMB_X11_Y11_N12
\u16|u0|Mult0|mult_core|romout[0][13]~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[0][13]~0_combout\ = (\r12|Q\(2) & ((\r12|Q\(0) & ((!\r12|Q\(3)))) # (!\r12|Q\(0) & (\r12|Q\(1) & \r12|Q\(3))))) # (!\r12|Q\(2) & (((\r12|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(2),
	datab => \r12|Q\(1),
	datac => \r12|Q\(0),
	datad => \r12|Q\(3),
	combout => \u16|u0|Mult0|mult_core|romout[0][13]~0_combout\);

-- Location: LCCOMB_X11_Y11_N2
\u16|u0|Mult0|mult_core|romout[0][12]~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[0][12]~2_combout\ = (\r12|Q\(2) & ((\r12|Q\(1) & (\r12|Q\(0) & !\r12|Q\(3))) # (!\r12|Q\(1) & (!\r12|Q\(0) & \r12|Q\(3))))) # (!\r12|Q\(2) & (((\r12|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(2),
	datab => \r12|Q\(1),
	datac => \r12|Q\(0),
	datad => \r12|Q\(3),
	combout => \u16|u0|Mult0|mult_core|romout[0][12]~2_combout\);

-- Location: LCCOMB_X12_Y11_N4
\u16|u0|Mult0|mult_core|romout[1][8]~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[1][8]~1_combout\ = (\r12|Q\(7) & (\r12|Q\(5) $ (((\r12|Q\(4)) # (\r12|Q\(6)))))) # (!\r12|Q\(7) & (\r12|Q\(5) & ((!\r12|Q\(6)) # (!\r12|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(5),
	datab => \r12|Q\(4),
	datac => \r12|Q\(7),
	datad => \r12|Q\(6),
	combout => \u16|u0|Mult0|mult_core|romout[1][8]~1_combout\);

-- Location: LCCOMB_X11_Y11_N0
\u16|u0|Mult0|mult_core|romout[0][11]~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[0][11]~4_combout\ = (\r12|Q\(2) & ((\r12|Q\(1) & (!\r12|Q\(0) & !\r12|Q\(3))) # (!\r12|Q\(1) & ((!\r12|Q\(3)) # (!\r12|Q\(0)))))) # (!\r12|Q\(2) & (\r12|Q\(1) & ((\r12|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(2),
	datab => \r12|Q\(1),
	datac => \r12|Q\(0),
	datad => \r12|Q\(3),
	combout => \u16|u0|Mult0|mult_core|romout[0][11]~4_combout\);

-- Location: LCCOMB_X12_Y11_N2
\u16|u0|Mult0|mult_core|romout[1][7]~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[1][7]~3_combout\ = (\r12|Q\(7) & ((\r12|Q\(4) & ((\r12|Q\(5)) # (\r12|Q\(6)))) # (!\r12|Q\(4) & ((!\r12|Q\(6)))))) # (!\r12|Q\(7) & (\r12|Q\(4) $ (((\r12|Q\(5) & \r12|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(5),
	datab => \r12|Q\(4),
	datac => \r12|Q\(7),
	datad => \r12|Q\(6),
	combout => \u16|u0|Mult0|mult_core|romout[1][7]~3_combout\);

-- Location: LCCOMB_X11_Y11_N26
\u16|u0|Mult0|mult_core|romout[0][10]~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[0][10]~5_combout\ = (\r12|Q\(1) & ((\r12|Q\(2) & ((\r12|Q\(3)) # (!\r12|Q\(0)))) # (!\r12|Q\(2) & ((\r12|Q\(0)) # (!\r12|Q\(3)))))) # (!\r12|Q\(1) & (\r12|Q\(3) $ (((\r12|Q\(2) & \r12|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(2),
	datab => \r12|Q\(1),
	datac => \r12|Q\(0),
	datad => \r12|Q\(3),
	combout => \u16|u0|Mult0|mult_core|romout[0][10]~5_combout\);

-- Location: LCCOMB_X12_Y11_N8
\u16|u0|Mult0|mult_core|romout[1][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[1][6]~combout\ = (\r12|Q\(5) & (\r12|Q\(7) $ (((\r12|Q\(4) & !\r12|Q\(6)))))) # (!\r12|Q\(5) & ((\r12|Q\(7) & ((\r12|Q\(4)) # (!\r12|Q\(6)))) # (!\r12|Q\(7) & ((\r12|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(5),
	datab => \r12|Q\(4),
	datac => \r12|Q\(7),
	datad => \r12|Q\(6),
	combout => \u16|u0|Mult0|mult_core|romout[1][6]~combout\);

-- Location: LCCOMB_X12_Y11_N10
\u16|u0|Mult0|mult_core|romout[1][5]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[1][5]~combout\ = \r12|Q\(6) $ (((\r12|Q\(5) & (!\r12|Q\(4))) # (!\r12|Q\(5) & (\r12|Q\(4) & \r12|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(5),
	datab => \r12|Q\(4),
	datac => \r12|Q\(7),
	datad => \r12|Q\(6),
	combout => \u16|u0|Mult0|mult_core|romout[1][5]~combout\);

-- Location: LCCOMB_X11_Y11_N24
\u16|u0|Mult0|mult_core|romout[0][9]~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[0][9]~6_combout\ = (\r12|Q\(2) & ((\r12|Q\(1) & ((\r12|Q\(0)) # (!\r12|Q\(3)))) # (!\r12|Q\(1) & (!\r12|Q\(0))))) # (!\r12|Q\(2) & (\r12|Q\(0) & ((!\r12|Q\(3)) # (!\r12|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(2),
	datab => \r12|Q\(1),
	datac => \r12|Q\(0),
	datad => \r12|Q\(3),
	combout => \u16|u0|Mult0|mult_core|romout[0][9]~6_combout\);

-- Location: LCCOMB_X11_Y11_N14
\u16|u0|Mult0|mult_core|romout[0][8]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[0][8]~8_combout\ = (\r12|Q\(3) & (\r12|Q\(1) $ (((\r12|Q\(2)) # (\r12|Q\(0)))))) # (!\r12|Q\(3) & (\r12|Q\(1) & ((!\r12|Q\(0)) # (!\r12|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(2),
	datab => \r12|Q\(1),
	datac => \r12|Q\(0),
	datad => \r12|Q\(3),
	combout => \u16|u0|Mult0|mult_core|romout[0][8]~8_combout\);

-- Location: LCCOMB_X12_Y11_N0
\u16|u0|Mult0|mult_core|romout[1][4]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[1][4]~7_combout\ = \r12|Q\(5) $ (((!\r12|Q\(7) & \r12|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(5),
	datac => \r12|Q\(7),
	datad => \r12|Q\(4),
	combout => \u16|u0|Mult0|mult_core|romout[1][4]~7_combout\);

-- Location: LCCOMB_X11_Y11_N16
\u16|u0|Mult0|mult_core|romout[1][3]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[1][3]~9_combout\ = \r12|Q\(7) $ (\r12|Q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r12|Q\(7),
	datad => \r12|Q\(4),
	combout => \u16|u0|Mult0|mult_core|romout[1][3]~9_combout\);

-- Location: LCCOMB_X11_Y11_N22
\u16|u0|Mult0|mult_core|romout[0][7]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[0][7]~10_combout\ = (\r12|Q\(2) & (\r12|Q\(0) $ (((\r12|Q\(1) & !\r12|Q\(3)))))) # (!\r12|Q\(2) & ((\r12|Q\(0) & ((\r12|Q\(1)) # (!\r12|Q\(3)))) # (!\r12|Q\(0) & ((\r12|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(2),
	datab => \r12|Q\(1),
	datac => \r12|Q\(0),
	datad => \r12|Q\(3),
	combout => \u16|u0|Mult0|mult_core|romout[0][7]~10_combout\);

-- Location: LCCOMB_X11_Y11_N4
\u16|u0|Mult0|mult_core|romout[0][6]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[0][6]~11_combout\ = (\r12|Q\(2) & ((\r12|Q\(1) & ((\r12|Q\(3)))) # (!\r12|Q\(1) & ((\r12|Q\(0)) # (!\r12|Q\(3)))))) # (!\r12|Q\(2) & (\r12|Q\(3) $ (((\r12|Q\(1) & \r12|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(2),
	datab => \r12|Q\(1),
	datac => \r12|Q\(0),
	datad => \r12|Q\(3),
	combout => \u16|u0|Mult0|mult_core|romout[0][6]~11_combout\);

-- Location: LCCOMB_X11_Y11_N6
\u16|u0|Mult0|mult_core|romout[0][5]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[0][5]~12_combout\ = \r12|Q\(2) $ (((\r12|Q\(1) & (!\r12|Q\(0))) # (!\r12|Q\(1) & (\r12|Q\(0) & \r12|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(2),
	datab => \r12|Q\(1),
	datac => \r12|Q\(0),
	datad => \r12|Q\(3),
	combout => \u16|u0|Mult0|mult_core|romout[0][5]~12_combout\);

-- Location: LCCOMB_X11_Y11_N8
\u16|u0|Mult0|mult_core|romout[0][4]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[0][4]~13_combout\ = \r12|Q\(1) $ (((\r12|Q\(0) & !\r12|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r12|Q\(1),
	datac => \r12|Q\(0),
	datad => \r12|Q\(3),
	combout => \u16|u0|Mult0|mult_core|romout[0][4]~13_combout\);

-- Location: LCCOMB_X12_Y11_N14
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u16|u0|Mult0|mult_core|romout[0][4]~13_combout\ & \r12|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[0][4]~13_combout\,
	datab => \r12|Q\(4),
	datad => VCC,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X12_Y11_N16
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\r12|Q\(5) & (!\u16|u0|Mult0|mult_core|romout[0][5]~12_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\r12|Q\(5) & 
-- ((!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u16|u0|Mult0|mult_core|romout[0][5]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(5),
	datab => \u16|u0|Mult0|mult_core|romout[0][5]~12_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X12_Y11_N18
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\r12|Q\(6) & ((\u16|u0|Mult0|mult_core|romout[0][6]~11_combout\) # (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # (!\r12|Q\(6) & 
-- (\u16|u0|Mult0|mult_core|romout[0][6]~11_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(6),
	datab => \u16|u0|Mult0|mult_core|romout[0][6]~11_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X12_Y11_N20
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\u16|u0|Mult0|mult_core|romout[1][3]~9_combout\ & (!\u16|u0|Mult0|mult_core|romout[0][7]~10_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\u16|u0|Mult0|mult_core|romout[1][3]~9_combout\ & ((!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\u16|u0|Mult0|mult_core|romout[0][7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[1][3]~9_combout\,
	datab => \u16|u0|Mult0|mult_core|romout[0][7]~10_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X12_Y11_N22
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u16|u0|Mult0|mult_core|romout[0][8]~8_combout\ $ (\u16|u0|Mult0|mult_core|romout[1][4]~7_combout\ $ (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # 
-- (GND)
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u16|u0|Mult0|mult_core|romout[0][8]~8_combout\ & ((\u16|u0|Mult0|mult_core|romout[1][4]~7_combout\) # (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\u16|u0|Mult0|mult_core|romout[0][8]~8_combout\ & (\u16|u0|Mult0|mult_core|romout[1][4]~7_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[0][8]~8_combout\,
	datab => \u16|u0|Mult0|mult_core|romout[1][4]~7_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X12_Y11_N24
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u16|u0|Mult0|mult_core|romout[1][5]~combout\ & ((\u16|u0|Mult0|mult_core|romout[0][9]~6_combout\ & (\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u16|u0|Mult0|mult_core|romout[0][9]~6_combout\ & (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u16|u0|Mult0|mult_core|romout[1][5]~combout\ & ((\u16|u0|Mult0|mult_core|romout[0][9]~6_combout\ & 
-- (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u16|u0|Mult0|mult_core|romout[0][9]~6_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u16|u0|Mult0|mult_core|romout[1][5]~combout\ & (!\u16|u0|Mult0|mult_core|romout[0][9]~6_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u16|u0|Mult0|mult_core|romout[1][5]~combout\ & ((!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u16|u0|Mult0|mult_core|romout[0][9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[1][5]~combout\,
	datab => \u16|u0|Mult0|mult_core|romout[0][9]~6_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X12_Y11_N26
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u16|u0|Mult0|mult_core|romout[0][10]~5_combout\ $ (\u16|u0|Mult0|mult_core|romout[1][6]~combout\ $ (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u16|u0|Mult0|mult_core|romout[0][10]~5_combout\ & ((\u16|u0|Mult0|mult_core|romout[1][6]~combout\) # (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u16|u0|Mult0|mult_core|romout[0][10]~5_combout\ & (\u16|u0|Mult0|mult_core|romout[1][6]~combout\ & !\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[0][10]~5_combout\,
	datab => \u16|u0|Mult0|mult_core|romout[1][6]~combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X12_Y11_N28
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u16|u0|Mult0|mult_core|romout[0][11]~4_combout\ & ((\u16|u0|Mult0|mult_core|romout[1][7]~3_combout\ & (\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u16|u0|Mult0|mult_core|romout[1][7]~3_combout\ & (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\u16|u0|Mult0|mult_core|romout[0][11]~4_combout\ & ((\u16|u0|Mult0|mult_core|romout[1][7]~3_combout\ & 
-- (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u16|u0|Mult0|mult_core|romout[1][7]~3_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\u16|u0|Mult0|mult_core|romout[0][11]~4_combout\ & (!\u16|u0|Mult0|mult_core|romout[1][7]~3_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\u16|u0|Mult0|mult_core|romout[0][11]~4_combout\ & ((!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u16|u0|Mult0|mult_core|romout[1][7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[0][11]~4_combout\,
	datab => \u16|u0|Mult0|mult_core|romout[1][7]~3_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X12_Y11_N30
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\u16|u0|Mult0|mult_core|romout[0][12]~2_combout\ $ (\u16|u0|Mult0|mult_core|romout[1][8]~1_combout\ $ (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u16|u0|Mult0|mult_core|romout[0][12]~2_combout\ & ((\u16|u0|Mult0|mult_core|romout[1][8]~1_combout\) # (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\u16|u0|Mult0|mult_core|romout[0][12]~2_combout\ & (\u16|u0|Mult0|mult_core|romout[1][8]~1_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[0][12]~2_combout\,
	datab => \u16|u0|Mult0|mult_core|romout[1][8]~1_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X12_Y10_N0
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u16|u0|Mult0|mult_core|romout[1][9]~combout\ & ((\u16|u0|Mult0|mult_core|romout[0][13]~0_combout\ & (\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u16|u0|Mult0|mult_core|romout[0][13]~0_combout\ & (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\u16|u0|Mult0|mult_core|romout[1][9]~combout\ & ((\u16|u0|Mult0|mult_core|romout[0][13]~0_combout\ & 
-- (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u16|u0|Mult0|mult_core|romout[0][13]~0_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\u16|u0|Mult0|mult_core|romout[1][9]~combout\ & (!\u16|u0|Mult0|mult_core|romout[0][13]~0_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\u16|u0|Mult0|mult_core|romout[1][9]~combout\ & ((!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u16|u0|Mult0|mult_core|romout[0][13]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[1][9]~combout\,
	datab => \u16|u0|Mult0|mult_core|romout[0][13]~0_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X14_Y10_N30
\u16|u0|Mult0|mult_core|romout[2][3]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[2][3]~15_combout\ = \r12|Q\(8) $ (\r12|Q\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r12|Q\(8),
	datad => \r12|Q\(11),
	combout => \u16|u0|Mult0|mult_core|romout[2][3]~15_combout\);

-- Location: LCCOMB_X16_Y10_N12
\u16|u1|sum[0]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[0]~16_cout\ = CARRY((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \r12|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \r12|Q\(8),
	datad => VCC,
	cout => \u16|u1|sum[0]~16_cout\);

-- Location: LCCOMB_X16_Y10_N14
\u16|u1|sum[0]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[0]~18_cout\ = CARRY((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\r12|Q\(9) & !\u16|u1|sum[0]~16_cout\)) # (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\u16|u1|sum[0]~16_cout\) 
-- # (!\r12|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \r12|Q\(9),
	datad => VCC,
	cin => \u16|u1|sum[0]~16_cout\,
	cout => \u16|u1|sum[0]~18_cout\);

-- Location: LCCOMB_X16_Y10_N16
\u16|u1|sum[0]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[0]~20_cout\ = CARRY((\r12|Q\(10) & ((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # (!\u16|u1|sum[0]~18_cout\))) # (!\r12|Q\(10) & (\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\u16|u1|sum[0]~18_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(10),
	datab => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u16|u1|sum[0]~18_cout\,
	cout => \u16|u1|sum[0]~20_cout\);

-- Location: LCCOMB_X16_Y10_N18
\u16|u1|sum[0]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[0]~22_cout\ = CARRY((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u16|u0|Mult0|mult_core|romout[2][3]~15_combout\ & !\u16|u1|sum[0]~20_cout\)) # 
-- (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u16|u1|sum[0]~20_cout\) # (!\u16|u0|Mult0|mult_core|romout[2][3]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u16|u0|Mult0|mult_core|romout[2][3]~15_combout\,
	datad => VCC,
	cin => \u16|u1|sum[0]~20_cout\,
	cout => \u16|u1|sum[0]~22_cout\);

-- Location: LCCOMB_X16_Y10_N20
\u16|u1|sum[0]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[0]~24_cout\ = CARRY((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # (!\u16|u1|sum[0]~22_cout\))) # 
-- (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & !\u16|u1|sum[0]~22_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u16|u1|sum[0]~22_cout\,
	cout => \u16|u1|sum[0]~24_cout\);

-- Location: LCCOMB_X16_Y10_N22
\u16|u1|sum[0]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[0]~25_combout\ = (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (\u16|u1|sum[0]~24_cout\ & VCC)) # 
-- (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u16|u1|sum[0]~24_cout\)))) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- ((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u16|u1|sum[0]~24_cout\)) # (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u16|u1|sum[0]~24_cout\) # (GND)))))
-- \u16|u1|sum[0]~26\ = CARRY((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & !\u16|u1|sum[0]~24_cout\)) # 
-- (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\u16|u1|sum[0]~24_cout\) # (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u16|u1|sum[0]~24_cout\,
	combout => \u16|u1|sum[0]~25_combout\,
	cout => \u16|u1|sum[0]~26\);

-- Location: FF_X16_Y10_N23
\u16|u1|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u16|u1|sum[0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u16|u1|sum\(0));

-- Location: FF_X16_Y10_N1
\r16|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u16|u1|sum\(0),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r16|Q\(0));

-- Location: LCCOMB_X23_Y9_N2
\u18|sum[0]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u18|sum[0]~15_combout\ = (\r15|Q\(0) & (\r16|Q\(0) $ (VCC))) # (!\r15|Q\(0) & (\r16|Q\(0) & VCC))
-- \u18|sum[0]~16\ = CARRY((\r15|Q\(0) & \r16|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r15|Q\(0),
	datab => \r16|Q\(0),
	datad => VCC,
	combout => \u18|sum[0]~15_combout\,
	cout => \u18|sum[0]~16\);

-- Location: FF_X23_Y9_N3
\u18|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u18|sum[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u18|sum\(0));

-- Location: FF_X31_Y9_N23
\r18|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u18|sum\(0),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r18|Q\(0));

-- Location: LCCOMB_X31_Y7_N2
\u19|sum[0]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[0]~15_combout\ = (\r17|Q\(0) & (\r18|Q\(0) $ (VCC))) # (!\r17|Q\(0) & (\r18|Q\(0) & VCC))
-- \u19|sum[0]~16\ = CARRY((\r17|Q\(0) & \r18|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(0),
	datab => \r18|Q\(0),
	datad => VCC,
	combout => \u19|sum[0]~15_combout\,
	cout => \u19|sum[0]~16\);

-- Location: LCCOMB_X32_Y8_N16
\u19|sum[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[0]~feeder_combout\ = \u19|sum[0]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum[0]~15_combout\,
	combout => \u19|sum[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N2
\u19|Add1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add1~0_combout\ = (\r17|Q\(0) & ((GND) # (!\r18|Q\(0)))) # (!\r17|Q\(0) & (\r18|Q\(0) $ (GND)))
-- \u19|Add1~1\ = CARRY((\r17|Q\(0)) # (!\r18|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(0),
	datab => \r18|Q\(0),
	datad => VCC,
	combout => \u19|Add1~0_combout\,
	cout => \u19|Add1~1\);

-- Location: LCCOMB_X14_Y15_N30
\u12|u1|Add2~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add2~28_combout\ = \u12|u1|Add2~27\ $ (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	cin => \u12|u1|Add2~27\,
	combout => \u12|u1|Add2~28_combout\);

-- Location: LCCOMB_X12_Y15_N26
\u12|u1|Add1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add1~26_combout\ = \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\ $ (!\u12|u1|Add1~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	cin => \u12|u1|Add1~25\,
	combout => \u12|u1|Add1~26_combout\);

-- Location: LCCOMB_X14_Y15_N0
\u12|u1|sum[14]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|sum[14]~13_combout\ = (\u12|u1|LessThan0~4_combout\ & ((\u12|u1|Add1~26_combout\))) # (!\u12|u1|LessThan0~4_combout\ & (\u12|u1|Add2~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u12|u1|LessThan0~4_combout\,
	datab => \u12|u1|Add2~28_combout\,
	datad => \u12|u1|Add1~26_combout\,
	combout => \u12|u1|sum[14]~13_combout\);

-- Location: LCCOMB_X10_Y15_N26
\u12|u1|Add0~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u12|u1|Add0~26_combout\ = \u12|u1|Add0~25\ $ (\u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u12|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36_combout\,
	cin => \u12|u1|Add0~25\,
	combout => \u12|u1|Add0~26_combout\);

-- Location: FF_X14_Y15_N1
\u12|u1|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u12|u1|sum[14]~13_combout\,
	asdata => \u12|u1|Add0~26_combout\,
	sload => \r0|ALT_INV_Q\(15),
	ena => \u12|u1|sum[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u12|u1|sum\(14));

-- Location: LCCOMB_X14_Y13_N4
\drg.d3[14]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d3[14]~14_combout\ = (!\u12|u1|sgn~q\ & \u12|u1|sum\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u12|u1|sgn~q\,
	datad => \u12|u1|sum\(14),
	combout => \drg.d3[14]~14_combout\);

-- Location: FF_X14_Y13_N5
\r12|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d3[14]~14_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r12|Q\(14));

-- Location: LCCOMB_X14_Y10_N16
\u16|u0|Mult0|mult_core|_~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|_~0_combout\ = (\r12|Q\(10) & (\r12|Q\(11) & (\r12|Q\(8) & \r12|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(10),
	datab => \r12|Q\(11),
	datac => \r12|Q\(8),
	datad => \r12|Q\(9),
	combout => \u16|u0|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X14_Y10_N14
\u16|u0|Mult0|mult_core|romout[2][16]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[2][16]~16_combout\ = (\r12|Q\(11) & (((!\r12|Q\(9)) # (!\r12|Q\(8))) # (!\r12|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(10),
	datab => \r12|Q\(11),
	datac => \r12|Q\(8),
	datad => \r12|Q\(9),
	combout => \u16|u0|Mult0|mult_core|romout[2][16]~16_combout\);

-- Location: LCCOMB_X14_Y13_N10
\u16|u0|Mult0|mult_core|_~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|_~1_combout\ = (\r12|Q\(12) & (\r12|Q\(14) & \r12|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r12|Q\(12),
	datac => \r12|Q\(14),
	datad => \r12|Q\(13),
	combout => \u16|u0|Mult0|mult_core|_~1_combout\);

-- Location: LCCOMB_X14_Y13_N12
\u16|u0|Mult0|mult_core|romout[3][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[3][11]~combout\ = (\r12|Q\(14) & ((!\r12|Q\(13)) # (!\r12|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r12|Q\(12),
	datac => \r12|Q\(14),
	datad => \r12|Q\(13),
	combout => \u16|u0|Mult0|mult_core|romout[3][11]~combout\);

-- Location: LCCOMB_X14_Y10_N28
\u16|u0|Mult0|mult_core|romout[2][15]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[2][15]~17_combout\ = (\r12|Q\(10) & (((!\r12|Q\(9)) # (!\r12|Q\(8))) # (!\r12|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(10),
	datab => \r12|Q\(11),
	datac => \r12|Q\(8),
	datad => \r12|Q\(9),
	combout => \u16|u0|Mult0|mult_core|romout[2][15]~17_combout\);

-- Location: LCCOMB_X14_Y10_N2
\u16|u0|Mult0|mult_core|romout[2][14]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[2][14]~18_combout\ = \r12|Q\(9) $ (((\r12|Q\(10) & (\r12|Q\(11) & \r12|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(10),
	datab => \r12|Q\(11),
	datac => \r12|Q\(8),
	datad => \r12|Q\(9),
	combout => \u16|u0|Mult0|mult_core|romout[2][14]~18_combout\);

-- Location: LCCOMB_X14_Y13_N26
\u16|u0|Mult0|mult_core|romout[3][10]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[3][10]~combout\ = \r12|Q\(13) $ (((\r12|Q\(12) & \r12|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r12|Q\(12),
	datac => \r12|Q\(14),
	datad => \r12|Q\(13),
	combout => \u16|u0|Mult0|mult_core|romout[3][10]~combout\);

-- Location: LCCOMB_X14_Y13_N16
\u16|u0|Mult0|mult_core|romout[3][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[3][9]~combout\ = (\r12|Q\(12) & ((\r12|Q\(13)) # (!\r12|Q\(14)))) # (!\r12|Q\(12) & (\r12|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r12|Q\(12),
	datac => \r12|Q\(14),
	datad => \r12|Q\(13),
	combout => \u16|u0|Mult0|mult_core|romout[3][9]~combout\);

-- Location: LCCOMB_X14_Y10_N24
\u16|u0|Mult0|mult_core|romout[2][13]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[2][13]~19_combout\ = (\r12|Q\(10) & ((\r12|Q\(11) & (!\r12|Q\(8) & \r12|Q\(9))) # (!\r12|Q\(11) & (\r12|Q\(8))))) # (!\r12|Q\(10) & (((\r12|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(10),
	datab => \r12|Q\(11),
	datac => \r12|Q\(8),
	datad => \r12|Q\(9),
	combout => \u16|u0|Mult0|mult_core|romout[2][13]~19_combout\);

-- Location: LCCOMB_X14_Y13_N6
\u16|u0|Mult0|mult_core|romout[3][10]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[3][10]~20_combout\ = ((\r12|Q\(12) & \r12|Q\(14))) # (!\r12|Q\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r12|Q\(12),
	datac => \r12|Q\(14),
	datad => \r12|Q\(13),
	combout => \u16|u0|Mult0|mult_core|romout[3][10]~20_combout\);

-- Location: LCCOMB_X14_Y10_N18
\u16|u0|Mult0|mult_core|romout[2][12]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[2][12]~21_combout\ = (\r12|Q\(10) & ((\r12|Q\(11) & (!\r12|Q\(8) & !\r12|Q\(9))) # (!\r12|Q\(11) & (\r12|Q\(8) & \r12|Q\(9))))) # (!\r12|Q\(10) & (\r12|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(10),
	datab => \r12|Q\(11),
	datac => \r12|Q\(8),
	datad => \r12|Q\(9),
	combout => \u16|u0|Mult0|mult_core|romout[2][12]~21_combout\);

-- Location: LCCOMB_X14_Y13_N24
\u16|u0|Mult0|mult_core|romout[3][7]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[3][7]~combout\ = \r12|Q\(12) $ (((\r12|Q\(14) & \r12|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r12|Q\(12),
	datac => \r12|Q\(14),
	datad => \r12|Q\(13),
	combout => \u16|u0|Mult0|mult_core|romout[3][7]~combout\);

-- Location: LCCOMB_X14_Y10_N4
\u16|u0|Mult0|mult_core|romout[2][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[2][11]~combout\ = (\r12|Q\(10) & ((\r12|Q\(11) & (!\r12|Q\(8) & !\r12|Q\(9))) # (!\r12|Q\(11) & ((!\r12|Q\(9)) # (!\r12|Q\(8)))))) # (!\r12|Q\(10) & (\r12|Q\(11) & ((\r12|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(10),
	datab => \r12|Q\(11),
	datac => \r12|Q\(8),
	datad => \r12|Q\(9),
	combout => \u16|u0|Mult0|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X14_Y13_N14
\u16|u0|Mult0|mult_core|romout[3][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[3][6]~combout\ = (\r12|Q\(14) & ((!\r12|Q\(13)))) # (!\r12|Q\(14) & (\r12|Q\(12) & \r12|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r12|Q\(12),
	datac => \r12|Q\(14),
	datad => \r12|Q\(13),
	combout => \u16|u0|Mult0|mult_core|romout[3][6]~combout\);

-- Location: LCCOMB_X14_Y10_N6
\u16|u0|Mult0|mult_core|romout[2][10]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[2][10]~22_combout\ = (\r12|Q\(11) & ((\r12|Q\(10) & ((\r12|Q\(9)) # (!\r12|Q\(8)))) # (!\r12|Q\(10) & ((\r12|Q\(8)) # (!\r12|Q\(9)))))) # (!\r12|Q\(11) & (\r12|Q\(9) $ (((\r12|Q\(10) & \r12|Q\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(10),
	datab => \r12|Q\(11),
	datac => \r12|Q\(8),
	datad => \r12|Q\(9),
	combout => \u16|u0|Mult0|mult_core|romout[2][10]~22_combout\);

-- Location: LCCOMB_X14_Y13_N20
\u16|u0|Mult0|mult_core|romout[3][5]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[3][5]~combout\ = \r12|Q\(14) $ (((!\r12|Q\(12) & \r12|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r12|Q\(12),
	datac => \r12|Q\(14),
	datad => \r12|Q\(13),
	combout => \u16|u0|Mult0|mult_core|romout[3][5]~combout\);

-- Location: LCCOMB_X14_Y10_N20
\u16|u0|Mult0|mult_core|romout[2][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[2][9]~combout\ = (\r12|Q\(10) & ((\r12|Q\(8) & ((\r12|Q\(9)))) # (!\r12|Q\(8) & ((!\r12|Q\(9)) # (!\r12|Q\(11)))))) # (!\r12|Q\(10) & (\r12|Q\(8) & ((!\r12|Q\(9)) # (!\r12|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(10),
	datab => \r12|Q\(11),
	datac => \r12|Q\(8),
	datad => \r12|Q\(9),
	combout => \u16|u0|Mult0|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X14_Y13_N2
\u16|u0|Mult0|mult_core|romout[3][4]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[3][4]~23_combout\ = \r12|Q\(12) $ (\r12|Q\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r12|Q\(12),
	datad => \r12|Q\(13),
	combout => \u16|u0|Mult0|mult_core|romout[3][4]~23_combout\);

-- Location: LCCOMB_X14_Y10_N22
\u16|u0|Mult0|mult_core|romout[2][8]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[2][8]~24_combout\ = (\r12|Q\(11) & (\r12|Q\(9) $ (((\r12|Q\(10)) # (\r12|Q\(8)))))) # (!\r12|Q\(11) & (\r12|Q\(9) & ((!\r12|Q\(8)) # (!\r12|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(10),
	datab => \r12|Q\(11),
	datac => \r12|Q\(8),
	datad => \r12|Q\(9),
	combout => \u16|u0|Mult0|mult_core|romout[2][8]~24_combout\);

-- Location: LCCOMB_X14_Y10_N8
\u16|u0|Mult0|mult_core|romout[2][7]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[2][7]~25_combout\ = (\r12|Q\(10) & (\r12|Q\(8) $ (((!\r12|Q\(11) & \r12|Q\(9)))))) # (!\r12|Q\(10) & ((\r12|Q\(11) & ((\r12|Q\(9)) # (!\r12|Q\(8)))) # (!\r12|Q\(11) & (\r12|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(10),
	datab => \r12|Q\(11),
	datac => \r12|Q\(8),
	datad => \r12|Q\(9),
	combout => \u16|u0|Mult0|mult_core|romout[2][7]~25_combout\);

-- Location: LCCOMB_X14_Y10_N26
\u16|u0|Mult0|mult_core|romout[2][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[2][6]~combout\ = (\r12|Q\(10) & ((\r12|Q\(11) & ((\r12|Q\(8)) # (\r12|Q\(9)))) # (!\r12|Q\(11) & ((!\r12|Q\(9)))))) # (!\r12|Q\(10) & (\r12|Q\(11) $ (((\r12|Q\(8) & \r12|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(10),
	datab => \r12|Q\(11),
	datac => \r12|Q\(8),
	datad => \r12|Q\(9),
	combout => \u16|u0|Mult0|mult_core|romout[2][6]~combout\);

-- Location: LCCOMB_X15_Y10_N4
\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u16|u0|Mult0|mult_core|romout[2][6]~combout\ $ (\r12|Q\(14) $ (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u16|u0|Mult0|mult_core|romout[2][6]~combout\ & ((\r12|Q\(14)) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # (!\u16|u0|Mult0|mult_core|romout[2][6]~combout\ 
-- & (\r12|Q\(14) & !\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[2][6]~combout\,
	datab => \r12|Q\(14),
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X15_Y10_N6
\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u16|u0|Mult0|mult_core|romout[2][7]~25_combout\ & ((\r12|Q\(12) & (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ & VCC)) # (!\r12|Q\(12) & 
-- (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)))) # (!\u16|u0|Mult0|mult_core|romout[2][7]~25_combout\ & ((\r12|Q\(12) & (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\r12|Q\(12) & 
-- ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))))
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((\u16|u0|Mult0|mult_core|romout[2][7]~25_combout\ & (!\r12|Q\(12) & !\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # 
-- (!\u16|u0|Mult0|mult_core|romout[2][7]~25_combout\ & ((!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\r12|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[2][7]~25_combout\,
	datab => \r12|Q\(12),
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X15_Y10_N8
\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\u16|u0|Mult0|mult_core|romout[3][4]~23_combout\ $ (\u16|u0|Mult0|mult_core|romout[2][8]~24_combout\ $ (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u16|u0|Mult0|mult_core|romout[3][4]~23_combout\ & ((\u16|u0|Mult0|mult_core|romout[2][8]~24_combout\) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\u16|u0|Mult0|mult_core|romout[3][4]~23_combout\ & (\u16|u0|Mult0|mult_core|romout[2][8]~24_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[3][4]~23_combout\,
	datab => \u16|u0|Mult0|mult_core|romout[2][8]~24_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X15_Y10_N10
\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\u16|u0|Mult0|mult_core|romout[3][5]~combout\ & ((\u16|u0|Mult0|mult_core|romout[2][9]~combout\ & (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u16|u0|Mult0|mult_core|romout[2][9]~combout\ & (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\u16|u0|Mult0|mult_core|romout[3][5]~combout\ & ((\u16|u0|Mult0|mult_core|romout[2][9]~combout\ & 
-- (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\u16|u0|Mult0|mult_core|romout[2][9]~combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\u16|u0|Mult0|mult_core|romout[3][5]~combout\ & (!\u16|u0|Mult0|mult_core|romout[2][9]~combout\ & !\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\u16|u0|Mult0|mult_core|romout[3][5]~combout\ & ((!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\u16|u0|Mult0|mult_core|romout[2][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[3][5]~combout\,
	datab => \u16|u0|Mult0|mult_core|romout[2][9]~combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X15_Y10_N12
\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\u16|u0|Mult0|mult_core|romout[3][6]~combout\ $ (\u16|u0|Mult0|mult_core|romout[2][10]~22_combout\ $ (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\u16|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u16|u0|Mult0|mult_core|romout[2][10]~22_combout\) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # 
-- (!\u16|u0|Mult0|mult_core|romout[3][6]~combout\ & (\u16|u0|Mult0|mult_core|romout[2][10]~22_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[3][6]~combout\,
	datab => \u16|u0|Mult0|mult_core|romout[2][10]~22_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X15_Y10_N14
\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\u16|u0|Mult0|mult_core|romout[3][7]~combout\ & ((\u16|u0|Mult0|mult_core|romout[2][11]~combout\ & (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ & VCC)) # 
-- (!\u16|u0|Mult0|mult_core|romout[2][11]~combout\ & (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)))) # (!\u16|u0|Mult0|mult_core|romout[3][7]~combout\ & ((\u16|u0|Mult0|mult_core|romout[2][11]~combout\ & 
-- (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\u16|u0|Mult0|mult_core|romout[2][11]~combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))))
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((\u16|u0|Mult0|mult_core|romout[3][7]~combout\ & (!\u16|u0|Mult0|mult_core|romout[2][11]~combout\ & !\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # 
-- (!\u16|u0|Mult0|mult_core|romout[3][7]~combout\ & ((!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\u16|u0|Mult0|mult_core|romout[2][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[3][7]~combout\,
	datab => \u16|u0|Mult0|mult_core|romout[2][11]~combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X15_Y10_N16
\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = ((\u16|u0|Mult0|mult_core|romout[3][10]~20_combout\ $ (\u16|u0|Mult0|mult_core|romout[2][12]~21_combout\ $ (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)))) # 
-- (GND)
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\u16|u0|Mult0|mult_core|romout[3][10]~20_combout\ & (\u16|u0|Mult0|mult_core|romout[2][12]~21_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\)) # 
-- (!\u16|u0|Mult0|mult_core|romout[3][10]~20_combout\ & ((\u16|u0|Mult0|mult_core|romout[2][12]~21_combout\) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[3][10]~20_combout\,
	datab => \u16|u0|Mult0|mult_core|romout[2][12]~21_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X15_Y10_N18
\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = (\u16|u0|Mult0|mult_core|romout[3][9]~combout\ & ((\u16|u0|Mult0|mult_core|romout[2][13]~19_combout\ & (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ & VCC)) # 
-- (!\u16|u0|Mult0|mult_core|romout[2][13]~19_combout\ & (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)))) # (!\u16|u0|Mult0|mult_core|romout[3][9]~combout\ & ((\u16|u0|Mult0|mult_core|romout[2][13]~19_combout\ & 
-- (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # (!\u16|u0|Mult0|mult_core|romout[2][13]~19_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (GND)))))
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\ = CARRY((\u16|u0|Mult0|mult_core|romout[3][9]~combout\ & (!\u16|u0|Mult0|mult_core|romout[2][13]~19_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\)) # 
-- (!\u16|u0|Mult0|mult_core|romout[3][9]~combout\ & ((!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\) # (!\u16|u0|Mult0|mult_core|romout[2][13]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[3][9]~combout\,
	datab => \u16|u0|Mult0|mult_core|romout[2][13]~19_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\);

-- Location: LCCOMB_X15_Y10_N20
\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ = ((\u16|u0|Mult0|mult_core|romout[2][14]~18_combout\ $ (\u16|u0|Mult0|mult_core|romout[3][10]~combout\ $ (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))) # (GND)
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ = CARRY((\u16|u0|Mult0|mult_core|romout[2][14]~18_combout\ & ((\u16|u0|Mult0|mult_core|romout[3][10]~combout\) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\))) # 
-- (!\u16|u0|Mult0|mult_core|romout[2][14]~18_combout\ & (\u16|u0|Mult0|mult_core|romout[3][10]~combout\ & !\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[2][14]~18_combout\,
	datab => \u16|u0|Mult0|mult_core|romout[3][10]~combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~19\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\);

-- Location: LCCOMB_X15_Y10_N22
\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ = (\u16|u0|Mult0|mult_core|romout[3][11]~combout\ & ((\u16|u0|Mult0|mult_core|romout[2][15]~17_combout\ & (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u16|u0|Mult0|mult_core|romout[2][15]~17_combout\ & (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)))) # (!\u16|u0|Mult0|mult_core|romout[3][11]~combout\ & ((\u16|u0|Mult0|mult_core|romout[2][15]~17_combout\ & 
-- (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # (!\u16|u0|Mult0|mult_core|romout[2][15]~17_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (GND)))))
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\ = CARRY((\u16|u0|Mult0|mult_core|romout[3][11]~combout\ & (!\u16|u0|Mult0|mult_core|romout[2][15]~17_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\)) # 
-- (!\u16|u0|Mult0|mult_core|romout[3][11]~combout\ & ((!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\) # (!\u16|u0|Mult0|mult_core|romout[2][15]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[3][11]~combout\,
	datab => \u16|u0|Mult0|mult_core|romout[2][15]~17_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\);

-- Location: LCCOMB_X15_Y10_N24
\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ = ((\u16|u0|Mult0|mult_core|romout[2][16]~16_combout\ $ (\u16|u0|Mult0|mult_core|_~1_combout\ $ (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\)))) # (GND)
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ = CARRY((\u16|u0|Mult0|mult_core|romout[2][16]~16_combout\ & ((\u16|u0|Mult0|mult_core|_~1_combout\) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\))) # 
-- (!\u16|u0|Mult0|mult_core|romout[2][16]~16_combout\ & (\u16|u0|Mult0|mult_core|_~1_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[2][16]~16_combout\,
	datab => \u16|u0|Mult0|mult_core|_~1_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~23\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\);

-- Location: LCCOMB_X15_Y10_N26
\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ = (\u16|u0|Mult0|mult_core|_~0_combout\ & ((\r12|Q\(12) & (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\ & VCC)) # (!\r12|Q\(12) & 
-- (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)))) # (!\u16|u0|Mult0|mult_core|_~0_combout\ & ((\r12|Q\(12) & (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\r12|Q\(12) & 
-- ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (GND)))))
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ = CARRY((\u16|u0|Mult0|mult_core|_~0_combout\ & (!\r12|Q\(12) & !\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\)) # (!\u16|u0|Mult0|mult_core|_~0_combout\ & 
-- ((!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\) # (!\r12|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|_~0_combout\,
	datab => \r12|Q\(12),
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\);

-- Location: LCCOMB_X15_Y10_N28
\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ = (\r12|Q\(13) & (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ $ (GND))) # (!\r12|Q\(13) & (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\ & VCC))
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\ = CARRY((\r12|Q\(13) & !\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r12|Q\(13),
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~27\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\);

-- Location: LCCOMB_X15_Y10_N30
\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\ = \r12|Q\(14) $ (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r12|Q\(14),
	cin => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X12_Y11_N6
\u16|u0|Mult0|mult_core|_~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|_~2_combout\ = (\r12|Q\(5) & (\r12|Q\(4) & (\r12|Q\(7) & \r12|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(5),
	datab => \r12|Q\(4),
	datac => \r12|Q\(7),
	datad => \r12|Q\(6),
	combout => \u16|u0|Mult0|mult_core|_~2_combout\);

-- Location: LCCOMB_X12_Y11_N12
\u16|u0|Mult0|mult_core|romout[1][16]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[1][16]~26_combout\ = (\r12|Q\(7) & (((!\r12|Q\(6)) # (!\r12|Q\(4))) # (!\r12|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(5),
	datab => \r12|Q\(4),
	datac => \r12|Q\(7),
	datad => \r12|Q\(6),
	combout => \u16|u0|Mult0|mult_core|romout[1][16]~26_combout\);

-- Location: LCCOMB_X12_Y10_N24
\u16|u0|Mult0|mult_core|romout[1][15]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[1][15]~27_combout\ = (\r12|Q\(6) & (((!\r12|Q\(7)) # (!\r12|Q\(5))) # (!\r12|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(6),
	datab => \r12|Q\(4),
	datac => \r12|Q\(5),
	datad => \r12|Q\(7),
	combout => \u16|u0|Mult0|mult_core|romout[1][15]~27_combout\);

-- Location: LCCOMB_X12_Y10_N22
\u16|u0|Mult0|mult_core|romout[1][14]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[1][14]~28_combout\ = \r12|Q\(5) $ (((\r12|Q\(6) & (\r12|Q\(4) & \r12|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(6),
	datab => \r12|Q\(4),
	datac => \r12|Q\(5),
	datad => \r12|Q\(7),
	combout => \u16|u0|Mult0|mult_core|romout[1][14]~28_combout\);

-- Location: LCCOMB_X11_Y11_N10
\u16|u0|Mult0|mult_core|_~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|_~3_combout\ = (\r12|Q\(2) & (\r12|Q\(1) & (\r12|Q\(0) & \r12|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(2),
	datab => \r12|Q\(1),
	datac => \r12|Q\(0),
	datad => \r12|Q\(3),
	combout => \u16|u0|Mult0|mult_core|_~3_combout\);

-- Location: LCCOMB_X12_Y10_N28
\u16|u0|Mult0|mult_core|romout[1][13]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[1][13]~29_combout\ = (\r12|Q\(6) & ((\r12|Q\(4) & ((!\r12|Q\(7)))) # (!\r12|Q\(4) & (\r12|Q\(5) & \r12|Q\(7))))) # (!\r12|Q\(6) & (\r12|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(6),
	datab => \r12|Q\(4),
	datac => \r12|Q\(5),
	datad => \r12|Q\(7),
	combout => \u16|u0|Mult0|mult_core|romout[1][13]~29_combout\);

-- Location: LCCOMB_X11_Y11_N28
\u16|u0|Mult0|mult_core|romout[0][16]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[0][16]~31_combout\ = (\r12|Q\(3) & (((!\r12|Q\(0)) # (!\r12|Q\(1))) # (!\r12|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(2),
	datab => \r12|Q\(1),
	datac => \r12|Q\(0),
	datad => \r12|Q\(3),
	combout => \u16|u0|Mult0|mult_core|romout[0][16]~31_combout\);

-- Location: LCCOMB_X12_Y10_N18
\u16|u0|Mult0|mult_core|romout[1][12]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[1][12]~30_combout\ = (\r12|Q\(6) & ((\r12|Q\(4) & (\r12|Q\(5) & !\r12|Q\(7))) # (!\r12|Q\(4) & (!\r12|Q\(5) & \r12|Q\(7))))) # (!\r12|Q\(6) & (((\r12|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(6),
	datab => \r12|Q\(4),
	datac => \r12|Q\(5),
	datad => \r12|Q\(7),
	combout => \u16|u0|Mult0|mult_core|romout[1][12]~30_combout\);

-- Location: LCCOMB_X11_Y11_N30
\u16|u0|Mult0|mult_core|romout[0][15]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[0][15]~32_combout\ = (\r12|Q\(2) & (((!\r12|Q\(3)) # (!\r12|Q\(0))) # (!\r12|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(2),
	datab => \r12|Q\(1),
	datac => \r12|Q\(0),
	datad => \r12|Q\(3),
	combout => \u16|u0|Mult0|mult_core|romout[0][15]~32_combout\);

-- Location: LCCOMB_X12_Y10_N20
\u16|u0|Mult0|mult_core|romout[1][11]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[1][11]~combout\ = (\r12|Q\(6) & ((\r12|Q\(4) & (!\r12|Q\(5) & !\r12|Q\(7))) # (!\r12|Q\(4) & ((!\r12|Q\(7)) # (!\r12|Q\(5)))))) # (!\r12|Q\(6) & (((\r12|Q\(5) & \r12|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(6),
	datab => \r12|Q\(4),
	datac => \r12|Q\(5),
	datad => \r12|Q\(7),
	combout => \u16|u0|Mult0|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X12_Y10_N30
\u16|u0|Mult0|mult_core|romout[1][10]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[1][10]~33_combout\ = (\r12|Q\(5) & ((\r12|Q\(6) & ((\r12|Q\(7)) # (!\r12|Q\(4)))) # (!\r12|Q\(6) & ((\r12|Q\(4)) # (!\r12|Q\(7)))))) # (!\r12|Q\(5) & (\r12|Q\(7) $ (((\r12|Q\(6) & \r12|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(6),
	datab => \r12|Q\(4),
	datac => \r12|Q\(5),
	datad => \r12|Q\(7),
	combout => \u16|u0|Mult0|mult_core|romout[1][10]~33_combout\);

-- Location: LCCOMB_X11_Y11_N20
\u16|u0|Mult0|mult_core|romout[0][14]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|romout[0][14]~34_combout\ = \r12|Q\(1) $ (((\r12|Q\(2) & (\r12|Q\(0) & \r12|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r12|Q\(2),
	datab => \r12|Q\(1),
	datac => \r12|Q\(0),
	datad => \r12|Q\(3),
	combout => \u16|u0|Mult0|mult_core|romout[0][14]~34_combout\);

-- Location: LCCOMB_X12_Y10_N2
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\u16|u0|Mult0|mult_core|romout[1][10]~33_combout\ $ (\u16|u0|Mult0|mult_core|romout[0][14]~34_combout\ $ (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # 
-- (GND)
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\u16|u0|Mult0|mult_core|romout[1][10]~33_combout\ & ((\u16|u0|Mult0|mult_core|romout[0][14]~34_combout\) # (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\u16|u0|Mult0|mult_core|romout[1][10]~33_combout\ & (\u16|u0|Mult0|mult_core|romout[0][14]~34_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[1][10]~33_combout\,
	datab => \u16|u0|Mult0|mult_core|romout[0][14]~34_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X12_Y10_N4
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\u16|u0|Mult0|mult_core|romout[0][15]~32_combout\ & ((\u16|u0|Mult0|mult_core|romout[1][11]~combout\ & (\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\u16|u0|Mult0|mult_core|romout[1][11]~combout\ & (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # (!\u16|u0|Mult0|mult_core|romout[0][15]~32_combout\ & ((\u16|u0|Mult0|mult_core|romout[1][11]~combout\ & 
-- (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\u16|u0|Mult0|mult_core|romout[1][11]~combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\u16|u0|Mult0|mult_core|romout[0][15]~32_combout\ & (!\u16|u0|Mult0|mult_core|romout[1][11]~combout\ & !\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\u16|u0|Mult0|mult_core|romout[0][15]~32_combout\ & ((!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\u16|u0|Mult0|mult_core|romout[1][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[0][15]~32_combout\,
	datab => \u16|u0|Mult0|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X12_Y10_N6
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = ((\u16|u0|Mult0|mult_core|romout[0][16]~31_combout\ $ (\u16|u0|Mult0|mult_core|romout[1][12]~30_combout\ $ (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))) # 
-- (GND)
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\u16|u0|Mult0|mult_core|romout[0][16]~31_combout\ & ((\u16|u0|Mult0|mult_core|romout[1][12]~30_combout\) # (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))) # 
-- (!\u16|u0|Mult0|mult_core|romout[0][16]~31_combout\ & (\u16|u0|Mult0|mult_core|romout[1][12]~30_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[0][16]~31_combout\,
	datab => \u16|u0|Mult0|mult_core|romout[1][12]~30_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X12_Y10_N8
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\u16|u0|Mult0|mult_core|_~3_combout\ & ((\u16|u0|Mult0|mult_core|romout[1][13]~29_combout\ & (\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ & VCC)) # 
-- (!\u16|u0|Mult0|mult_core|romout[1][13]~29_combout\ & (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)))) # (!\u16|u0|Mult0|mult_core|_~3_combout\ & ((\u16|u0|Mult0|mult_core|romout[1][13]~29_combout\ & 
-- (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\u16|u0|Mult0|mult_core|romout[1][13]~29_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((\u16|u0|Mult0|mult_core|_~3_combout\ & (!\u16|u0|Mult0|mult_core|romout[1][13]~29_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # 
-- (!\u16|u0|Mult0|mult_core|_~3_combout\ & ((!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\u16|u0|Mult0|mult_core|romout[1][13]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|_~3_combout\,
	datab => \u16|u0|Mult0|mult_core|romout[1][13]~29_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X12_Y10_N10
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\u16|u0|Mult0|mult_core|romout[1][14]~28_combout\ & (\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # (!\u16|u0|Mult0|mult_core|romout[1][14]~28_combout\ 
-- & (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\u16|u0|Mult0|mult_core|romout[1][14]~28_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|romout[1][14]~28_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X12_Y10_N12
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = (\u16|u0|Mult0|mult_core|romout[1][15]~27_combout\ & (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\)) # (!\u16|u0|Mult0|mult_core|romout[1][15]~27_combout\ & 
-- ((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\) # (GND)))
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ = CARRY((!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\) # (!\u16|u0|Mult0|mult_core|romout[1][15]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u16|u0|Mult0|mult_core|romout[1][15]~27_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\);

-- Location: LCCOMB_X12_Y10_N14
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ = (\u16|u0|Mult0|mult_core|romout[1][16]~26_combout\ & (\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ $ (GND))) # (!\u16|u0|Mult0|mult_core|romout[1][16]~26_combout\ 
-- & (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\ & VCC))
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\ = CARRY((\u16|u0|Mult0|mult_core|romout[1][16]~26_combout\ & !\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u16|u0|Mult0|mult_core|romout[1][16]~26_combout\,
	datad => VCC,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\,
	cout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\);

-- Location: LCCOMB_X12_Y10_N16
\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ = \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\ $ (\u16|u0|Mult0|mult_core|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u16|u0|Mult0|mult_core|_~2_combout\,
	cin => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33\,
	combout => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\);

-- Location: LCCOMB_X16_Y10_N24
\u16|u1|sum[1]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[1]~27_combout\ = ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (!\u16|u1|sum[0]~26\)))) # (GND)
-- \u16|u1|sum[1]~28\ = CARRY((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # (!\u16|u1|sum[0]~26\))) # 
-- (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & !\u16|u1|sum[0]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datab => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u16|u1|sum[0]~26\,
	combout => \u16|u1|sum[1]~27_combout\,
	cout => \u16|u1|sum[1]~28\);

-- Location: LCCOMB_X16_Y10_N26
\u16|u1|sum[2]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[2]~29_combout\ = (\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (\u16|u1|sum[1]~28\ & VCC)) # 
-- (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u16|u1|sum[1]~28\)))) # (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- (!\u16|u1|sum[1]~28\)) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u16|u1|sum[1]~28\) # (GND)))))
-- \u16|u1|sum[2]~30\ = CARRY((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & !\u16|u1|sum[1]~28\)) # 
-- (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((!\u16|u1|sum[1]~28\) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u16|u1|sum[1]~28\,
	combout => \u16|u1|sum[2]~29_combout\,
	cout => \u16|u1|sum[2]~30\);

-- Location: LCCOMB_X16_Y10_N28
\u16|u1|sum[3]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[3]~31_combout\ = ((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (!\u16|u1|sum[2]~30\)))) # (GND)
-- \u16|u1|sum[3]~32\ = CARRY((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\) # (!\u16|u1|sum[2]~30\))) # 
-- (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & !\u16|u1|sum[2]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u16|u1|sum[2]~30\,
	combout => \u16|u1|sum[3]~31_combout\,
	cout => \u16|u1|sum[3]~32\);

-- Location: LCCOMB_X16_Y10_N30
\u16|u1|sum[4]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[4]~33_combout\ = (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (\u16|u1|sum[3]~32\ & VCC)) # 
-- (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\u16|u1|sum[3]~32\)))) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (!\u16|u1|sum[3]~32\)) # (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\u16|u1|sum[3]~32\) # (GND)))))
-- \u16|u1|sum[4]~34\ = CARRY((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & !\u16|u1|sum[3]~32\)) # 
-- (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((!\u16|u1|sum[3]~32\) # (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datab => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u16|u1|sum[3]~32\,
	combout => \u16|u1|sum[4]~33_combout\,
	cout => \u16|u1|sum[4]~34\);

-- Location: LCCOMB_X16_Y9_N0
\u16|u1|sum[5]~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[5]~35_combout\ = ((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ $ (!\u16|u1|sum[4]~34\)))) # (GND)
-- \u16|u1|sum[5]~36\ = CARRY((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\) # (!\u16|u1|sum[4]~34\))) # 
-- (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & !\u16|u1|sum[4]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u16|u1|sum[4]~34\,
	combout => \u16|u1|sum[5]~35_combout\,
	cout => \u16|u1|sum[5]~36\);

-- Location: LCCOMB_X16_Y9_N2
\u16|u1|sum[6]~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[6]~37_combout\ = (\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (\u16|u1|sum[5]~36\ & VCC)) # 
-- (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\u16|u1|sum[5]~36\)))) # (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & 
-- (!\u16|u1|sum[5]~36\)) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\u16|u1|sum[5]~36\) # (GND)))))
-- \u16|u1|sum[6]~38\ = CARRY((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & !\u16|u1|sum[5]~36\)) # 
-- (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((!\u16|u1|sum[5]~36\) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \u16|u1|sum[5]~36\,
	combout => \u16|u1|sum[6]~37_combout\,
	cout => \u16|u1|sum[6]~38\);

-- Location: LCCOMB_X16_Y9_N4
\u16|u1|sum[7]~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[7]~39_combout\ = ((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ $ (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ $ (!\u16|u1|sum[6]~38\)))) # (GND)
-- \u16|u1|sum[7]~40\ = CARRY((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\) # (!\u16|u1|sum[6]~38\))) # 
-- (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\ & (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\u16|u1|sum[6]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout\,
	datab => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \u16|u1|sum[6]~38\,
	combout => \u16|u1|sum[7]~39_combout\,
	cout => \u16|u1|sum[7]~40\);

-- Location: LCCOMB_X16_Y9_N6
\u16|u1|sum[8]~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[8]~41_combout\ = (\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (\u16|u1|sum[7]~40\ & VCC)) # 
-- (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & (!\u16|u1|sum[7]~40\)))) # (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & 
-- (!\u16|u1|sum[7]~40\)) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & ((\u16|u1|sum[7]~40\) # (GND)))))
-- \u16|u1|sum[8]~42\ = CARRY((\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ & !\u16|u1|sum[7]~40\)) # 
-- (!\u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\ & ((!\u16|u1|sum[7]~40\) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout\,
	datab => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u16|u1|sum[7]~40\,
	combout => \u16|u1|sum[8]~41_combout\,
	cout => \u16|u1|sum[8]~42\);

-- Location: LCCOMB_X16_Y9_N8
\u16|u1|sum[9]~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[9]~43_combout\ = (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (\u16|u1|sum[8]~42\ $ (GND))) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & (!\u16|u1|sum[8]~42\ & VCC))
-- \u16|u1|sum[9]~44\ = CARRY((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\ & !\u16|u1|sum[8]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u16|u1|sum[8]~42\,
	combout => \u16|u1|sum[9]~43_combout\,
	cout => \u16|u1|sum[9]~44\);

-- Location: LCCOMB_X16_Y9_N10
\u16|u1|sum[10]~45\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[10]~45_combout\ = (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & (!\u16|u1|sum[9]~44\)) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\ & ((\u16|u1|sum[9]~44\) # (GND)))
-- \u16|u1|sum[10]~46\ = CARRY((!\u16|u1|sum[9]~44\) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u16|u1|sum[9]~44\,
	combout => \u16|u1|sum[10]~45_combout\,
	cout => \u16|u1|sum[10]~46\);

-- Location: LCCOMB_X16_Y9_N12
\u16|u1|sum[11]~47\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[11]~47_combout\ = (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (\u16|u1|sum[10]~46\ $ (GND))) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & (!\u16|u1|sum[10]~46\ & VCC))
-- \u16|u1|sum[11]~48\ = CARRY((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\ & !\u16|u1|sum[10]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u16|u1|sum[10]~46\,
	combout => \u16|u1|sum[11]~47_combout\,
	cout => \u16|u1|sum[11]~48\);

-- Location: LCCOMB_X16_Y9_N14
\u16|u1|sum[12]~49\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[12]~49_combout\ = (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & (!\u16|u1|sum[11]~48\)) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\ & ((\u16|u1|sum[11]~48\) # (GND)))
-- \u16|u1|sum[12]~50\ = CARRY((!\u16|u1|sum[11]~48\) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u16|u1|sum[11]~48\,
	combout => \u16|u1|sum[12]~49_combout\,
	cout => \u16|u1|sum[12]~50\);

-- Location: LCCOMB_X16_Y9_N16
\u16|u1|sum[13]~51\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[13]~51_combout\ = (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ & (\u16|u1|sum[12]~50\ $ (GND))) # (!\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ & (!\u16|u1|sum[12]~50\ & VCC))
-- \u16|u1|sum[13]~52\ = CARRY((\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\ & !\u16|u1|sum[12]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \u16|u1|sum[12]~50\,
	combout => \u16|u1|sum[13]~51_combout\,
	cout => \u16|u1|sum[13]~52\);

-- Location: LCCOMB_X16_Y9_N18
\u16|u1|sum[14]~53\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u16|u1|sum[14]~53_combout\ = \u16|u1|sum[13]~52\ $ (\u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u16|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30_combout\,
	cin => \u16|u1|sum[13]~52\,
	combout => \u16|u1|sum[14]~53_combout\);

-- Location: FF_X16_Y9_N19
\u16|u1|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u16|u1|sum[14]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u16|u1|sum\(14));

-- Location: LCCOMB_X16_Y9_N24
\r16|Q[14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r16|Q[14]~feeder_combout\ = \u16|u1|sum\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u16|u1|sum\(14),
	combout => \r16|Q[14]~feeder_combout\);

-- Location: FF_X16_Y9_N25
\r16|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r16|Q[14]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r16|Q\(14));

-- Location: FF_X16_Y9_N17
\u16|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u16|u1|sum[13]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u16|u1|sum\(13));

-- Location: LCCOMB_X16_Y9_N30
\r16|Q[13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r16|Q[13]~feeder_combout\ = \u16|u1|sum\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u16|u1|sum\(13),
	combout => \r16|Q[13]~feeder_combout\);

-- Location: FF_X16_Y9_N31
\r16|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r16|Q[13]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r16|Q\(13));

-- Location: FF_X16_Y9_N15
\u16|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u16|u1|sum[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u16|u1|sum\(12));

-- Location: FF_X16_Y9_N29
\r16|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u16|u1|sum\(12),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r16|Q\(12));

-- Location: FF_X16_Y9_N13
\u16|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u16|u1|sum[11]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u16|u1|sum\(11));

-- Location: LCCOMB_X21_Y9_N28
\r16|Q[11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r16|Q[11]~feeder_combout\ = \u16|u1|sum\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u16|u1|sum\(11),
	combout => \r16|Q[11]~feeder_combout\);

-- Location: FF_X21_Y9_N29
\r16|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r16|Q[11]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r16|Q\(11));

-- Location: FF_X16_Y9_N11
\u16|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u16|u1|sum[10]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u16|u1|sum\(10));

-- Location: LCCOMB_X24_Y9_N18
\r16|Q[10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r16|Q[10]~feeder_combout\ = \u16|u1|sum\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u16|u1|sum\(10),
	combout => \r16|Q[10]~feeder_combout\);

-- Location: FF_X24_Y9_N19
\r16|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r16|Q[10]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r16|Q\(10));

-- Location: FF_X16_Y9_N9
\u16|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u16|u1|sum[9]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u16|u1|sum\(9));

-- Location: LCCOMB_X23_Y9_N0
\r16|Q[9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r16|Q[9]~feeder_combout\ = \u16|u1|sum\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u16|u1|sum\(9),
	combout => \r16|Q[9]~feeder_combout\);

-- Location: FF_X23_Y9_N1
\r16|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r16|Q[9]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r16|Q\(9));

-- Location: LCCOMB_X24_Y13_N20
\u11|u1|sum[9]~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sum[9]~35_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u11|u1|sum[8]~34\)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\u11|u1|sum[8]~34\) # 
-- (GND)))
-- \u11|u1|sum[9]~36\ = CARRY((!\u11|u1|sum[8]~34\) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u11|u1|sum[8]~34\,
	combout => \u11|u1|sum[9]~35_combout\,
	cout => \u11|u1|sum[9]~36\);

-- Location: LCCOMB_X24_Y13_N22
\u11|u1|sum[10]~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sum[10]~37_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((GND) # (!\u11|u1|sum[9]~36\))) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (\u11|u1|sum[9]~36\ $ (GND)))
-- \u11|u1|sum[10]~38\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\) # (!\u11|u1|sum[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u11|u1|sum[9]~36\,
	combout => \u11|u1|sum[10]~37_combout\,
	cout => \u11|u1|sum[10]~38\);

-- Location: LCCOMB_X24_Y13_N24
\u11|u1|sum[11]~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sum[11]~39_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u11|u1|sum[10]~38\ & VCC)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\u11|u1|sum[10]~38\))
-- \u11|u1|sum[11]~40\ = CARRY((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\u11|u1|sum[10]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u11|u1|sum[10]~38\,
	combout => \u11|u1|sum[11]~39_combout\,
	cout => \u11|u1|sum[11]~40\);

-- Location: LCCOMB_X24_Y13_N26
\u11|u1|sum[12]~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sum[12]~41_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((GND) # (!\u11|u1|sum[11]~40\))) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & 
-- (\u11|u1|sum[11]~40\ $ (GND)))
-- \u11|u1|sum[12]~42\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\) # (!\u11|u1|sum[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u11|u1|sum[11]~40\,
	combout => \u11|u1|sum[12]~41_combout\,
	cout => \u11|u1|sum[12]~42\);

-- Location: LCCOMB_X24_Y13_N28
\u11|u1|sum[13]~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sum[13]~43_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (!\u11|u1|sum[12]~42\)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & ((\u11|u1|sum[12]~42\) # 
-- (GND)))
-- \u11|u1|sum[13]~44\ = CARRY((!\u11|u1|sum[12]~42\) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u11|u1|sum[12]~42\,
	combout => \u11|u1|sum[13]~43_combout\,
	cout => \u11|u1|sum[13]~44\);

-- Location: LCCOMB_X24_Y13_N30
\u11|u1|sum[14]~45\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|sum[14]~45_combout\ = \u11|u1|sum[13]~44\ $ (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cin => \u11|u1|sum[13]~44\,
	combout => \u11|u1|sum[14]~45_combout\);

-- Location: LCCOMB_X25_Y14_N18
\u11|u1|Add2~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~27_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u11|u1|Add2~25\ & VCC)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u11|u1|Add2~25\ $ 
-- (GND)))
-- \u11|u1|Add2~28\ = CARRY((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u11|u1|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u11|u1|Add2~25\,
	combout => \u11|u1|Add2~27_combout\,
	cout => \u11|u1|Add2~28\);

-- Location: LCCOMB_X25_Y14_N20
\u11|u1|Add2~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~29_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u11|u1|Add2~28\)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u11|u1|Add2~28\ & VCC))
-- \u11|u1|Add2~30\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u11|u1|Add2~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u11|u1|Add2~28\,
	combout => \u11|u1|Add2~29_combout\,
	cout => \u11|u1|Add2~30\);

-- Location: LCCOMB_X25_Y14_N22
\u11|u1|Add2~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~31_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\u11|u1|Add2~30\ $ (GND))) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((GND) # 
-- (!\u11|u1|Add2~30\)))
-- \u11|u1|Add2~32\ = CARRY((!\u11|u1|Add2~30\) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u11|u1|Add2~30\,
	combout => \u11|u1|Add2~31_combout\,
	cout => \u11|u1|Add2~32\);

-- Location: LCCOMB_X25_Y14_N24
\u11|u1|Add2~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~33_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u11|u1|Add2~32\)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u11|u1|Add2~32\ & VCC))
-- \u11|u1|Add2~34\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u11|u1|Add2~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u11|u1|Add2~32\,
	combout => \u11|u1|Add2~33_combout\,
	cout => \u11|u1|Add2~34\);

-- Location: LCCOMB_X25_Y14_N26
\u11|u1|Add2~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~35_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (!\u11|u1|Add2~34\ & VCC)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u11|u1|Add2~34\ $ 
-- (GND)))
-- \u11|u1|Add2~36\ = CARRY((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u11|u1|Add2~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u11|u1|Add2~34\,
	combout => \u11|u1|Add2~35_combout\,
	cout => \u11|u1|Add2~36\);

-- Location: LCCOMB_X25_Y14_N28
\u11|u1|Add2~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~37_combout\ = \u11|u1|Add2~36\ $ (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cin => \u11|u1|Add2~36\,
	combout => \u11|u1|Add2~37_combout\);

-- Location: LCCOMB_X23_Y14_N20
\u11|u1|Add1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add1~18_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\u11|u1|Add1~17\ & VCC)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\u11|u1|Add1~17\))
-- \u11|u1|Add1~19\ = CARRY((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\u11|u1|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u11|u1|Add1~17\,
	combout => \u11|u1|Add1~18_combout\,
	cout => \u11|u1|Add1~19\);

-- Location: LCCOMB_X23_Y14_N22
\u11|u1|Add1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add1~20_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\u11|u1|Add1~19\ $ (GND))) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\u11|u1|Add1~19\ & 
-- VCC))
-- \u11|u1|Add1~21\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\u11|u1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \u11|u1|Add1~19\,
	combout => \u11|u1|Add1~20_combout\,
	cout => \u11|u1|Add1~21\);

-- Location: LCCOMB_X23_Y14_N24
\u11|u1|Add1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add1~22_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\u11|u1|Add1~21\)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\u11|u1|Add1~21\) # (GND)))
-- \u11|u1|Add1~23\ = CARRY((!\u11|u1|Add1~21\) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \u11|u1|Add1~21\,
	combout => \u11|u1|Add1~22_combout\,
	cout => \u11|u1|Add1~23\);

-- Location: LCCOMB_X23_Y14_N26
\u11|u1|Add1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add1~24_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\u11|u1|Add1~23\ $ (GND))) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\u11|u1|Add1~23\ & 
-- VCC))
-- \u11|u1|Add1~25\ = CARRY((\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\u11|u1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \u11|u1|Add1~23\,
	combout => \u11|u1|Add1~24_combout\,
	cout => \u11|u1|Add1~25\);

-- Location: LCCOMB_X23_Y14_N28
\u11|u1|Add1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add1~26_combout\ = (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (\u11|u1|Add1~25\ & VCC)) # (!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & (!\u11|u1|Add1~25\))
-- \u11|u1|Add1~27\ = CARRY((!\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\ & !\u11|u1|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \u11|u1|Add1~25\,
	combout => \u11|u1|Add1~26_combout\,
	cout => \u11|u1|Add1~27\);

-- Location: LCCOMB_X23_Y14_N30
\u11|u1|Add1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add1~28_combout\ = \u11|u1|Add1~27\ $ (\u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u11|u0|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28_combout\,
	cin => \u11|u1|Add1~27\,
	combout => \u11|u1|Add1~28_combout\);

-- Location: LCCOMB_X24_Y14_N4
\u11|u1|Add2~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~39_combout\ = (\u11|u1|LessThan0~4_combout\ & (\u11|u1|Add2~37_combout\)) # (!\u11|u1|LessThan0~4_combout\ & ((\u11|u1|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u1|Add2~37_combout\,
	datac => \u11|u1|LessThan0~4_combout\,
	datad => \u11|u1|Add1~28_combout\,
	combout => \u11|u1|Add2~39_combout\);

-- Location: FF_X24_Y13_N31
\u11|u1|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u11|u1|sum[14]~45_combout\,
	asdata => \u11|u1|Add2~39_combout\,
	sload => \u11|u0|ALT_INV_res\(15),
	ena => \u11|u1|sum[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u11|u1|sum\(14));

-- Location: LCCOMB_X24_Y12_N22
\drg.d2[14]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d2[14]~9_combout\ = (\u11|u1|sum\(14) & !\u11|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u11|u1|sum\(14),
	datad => \u11|u1|sgn~q\,
	combout => \drg.d2[14]~9_combout\);

-- Location: FF_X24_Y12_N23
\r11|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d2[14]~9_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r11|Q\(14));

-- Location: LCCOMB_X24_Y14_N6
\u11|u1|Add2~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~40_combout\ = (\u11|u1|LessThan0~4_combout\ & (\u11|u1|Add2~35_combout\)) # (!\u11|u1|LessThan0~4_combout\ & ((\u11|u1|Add1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u1|LessThan0~4_combout\,
	datac => \u11|u1|Add2~35_combout\,
	datad => \u11|u1|Add1~26_combout\,
	combout => \u11|u1|Add2~40_combout\);

-- Location: FF_X24_Y13_N29
\u11|u1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u11|u1|sum[13]~43_combout\,
	asdata => \u11|u1|Add2~40_combout\,
	sload => \u11|u0|ALT_INV_res\(15),
	ena => \u11|u1|sum[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u11|u1|sum\(13));

-- Location: LCCOMB_X24_Y12_N8
\drg.d2[13]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d2[13]~10_combout\ = (\u11|u1|sum\(13) & !\u11|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u11|u1|sum\(13),
	datad => \u11|u1|sgn~q\,
	combout => \drg.d2[13]~10_combout\);

-- Location: FF_X24_Y12_N9
\r11|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d2[13]~10_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r11|Q\(13));

-- Location: LCCOMB_X24_Y14_N24
\u11|u1|Add2~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~41_combout\ = (\u11|u1|LessThan0~4_combout\ & ((\u11|u1|Add2~33_combout\))) # (!\u11|u1|LessThan0~4_combout\ & (\u11|u1|Add1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u1|LessThan0~4_combout\,
	datac => \u11|u1|Add1~24_combout\,
	datad => \u11|u1|Add2~33_combout\,
	combout => \u11|u1|Add2~41_combout\);

-- Location: FF_X24_Y13_N27
\u11|u1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u11|u1|sum[12]~41_combout\,
	asdata => \u11|u1|Add2~41_combout\,
	sload => \u11|u0|ALT_INV_res\(15),
	ena => \u11|u1|sum[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u11|u1|sum\(12));

-- Location: LCCOMB_X25_Y13_N22
\drg.d2[12]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d2[12]~11_combout\ = (!\u11|u1|sgn~q\ & \u11|u1|sum\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u11|u1|sgn~q\,
	datac => \u11|u1|sum\(12),
	combout => \drg.d2[12]~11_combout\);

-- Location: FF_X25_Y13_N23
\r11|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d2[12]~11_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r11|Q\(12));

-- Location: LCCOMB_X24_Y12_N30
\u15|u0|Mult0|mult_core|romout[3][10]~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[3][10]~7_combout\ = (\r11|Q\(14) & ((\r11|Q\(13)) # (\r11|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(14),
	datab => \r11|Q\(13),
	datac => \r11|Q\(12),
	combout => \u15|u0|Mult0|mult_core|romout[3][10]~7_combout\);

-- Location: LCCOMB_X24_Y12_N20
\u15|u0|Mult0|mult_core|romout[3][9]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[3][9]~combout\ = (\r11|Q\(13) & ((\r11|Q\(12)))) # (!\r11|Q\(13) & (\r11|Q\(14) & !\r11|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(14),
	datab => \r11|Q\(13),
	datac => \r11|Q\(12),
	combout => \u15|u0|Mult0|mult_core|romout[3][9]~combout\);

-- Location: LCCOMB_X24_Y12_N14
\u15|u0|Mult0|mult_core|romout[3][8]~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[3][8]~8_combout\ = (!\r11|Q\(12) & ((\r11|Q\(14)) # (\r11|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(14),
	datab => \r11|Q\(13),
	datac => \r11|Q\(12),
	combout => \u15|u0|Mult0|mult_core|romout[3][8]~8_combout\);

-- Location: LCCOMB_X24_Y14_N28
\u11|u1|Add2~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~43_combout\ = (\u11|u1|LessThan0~4_combout\ & ((\u11|u1|Add2~29_combout\))) # (!\u11|u1|LessThan0~4_combout\ & (\u11|u1|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u1|Add1~20_combout\,
	datac => \u11|u1|Add2~29_combout\,
	datad => \u11|u1|LessThan0~4_combout\,
	combout => \u11|u1|Add2~43_combout\);

-- Location: FF_X24_Y13_N23
\u11|u1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u11|u1|sum[10]~37_combout\,
	asdata => \u11|u1|Add2~43_combout\,
	sload => \u11|u0|ALT_INV_res\(15),
	ena => \u11|u1|sum[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u11|u1|sum\(10));

-- Location: LCCOMB_X25_Y13_N10
\drg.d2[10]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d2[10]~13_combout\ = (\u11|u1|sum\(10) & !\u11|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u1|sum\(10),
	datac => \u11|u1|sgn~q\,
	combout => \drg.d2[10]~13_combout\);

-- Location: FF_X25_Y13_N11
\r11|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d2[10]~13_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r11|Q\(10));

-- Location: LCCOMB_X24_Y14_N26
\u11|u1|Add2~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~44_combout\ = (\u11|u1|LessThan0~4_combout\ & (\u11|u1|Add2~27_combout\)) # (!\u11|u1|LessThan0~4_combout\ & ((\u11|u1|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u1|Add2~27_combout\,
	datac => \u11|u1|LessThan0~4_combout\,
	datad => \u11|u1|Add1~18_combout\,
	combout => \u11|u1|Add2~44_combout\);

-- Location: FF_X24_Y13_N21
\u11|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u11|u1|sum[9]~35_combout\,
	asdata => \u11|u1|Add2~44_combout\,
	sload => \u11|u0|ALT_INV_res\(15),
	ena => \u11|u1|sum[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u11|u1|sum\(9));

-- Location: LCCOMB_X25_Y13_N8
\drg.d2[9]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d2[9]~14_combout\ = (\u11|u1|sum\(9) & !\u11|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u1|sum\(9),
	datac => \u11|u1|sgn~q\,
	combout => \drg.d2[9]~14_combout\);

-- Location: FF_X25_Y13_N9
\r11|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d2[9]~14_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r11|Q\(9));

-- Location: LCCOMB_X24_Y14_N22
\u11|u1|Add2~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u11|u1|Add2~42_combout\ = (\u11|u1|LessThan0~4_combout\ & (\u11|u1|Add2~31_combout\)) # (!\u11|u1|LessThan0~4_combout\ & ((\u11|u1|Add1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u1|LessThan0~4_combout\,
	datac => \u11|u1|Add2~31_combout\,
	datad => \u11|u1|Add1~22_combout\,
	combout => \u11|u1|Add2~42_combout\);

-- Location: FF_X24_Y13_N25
\u11|u1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u11|u1|sum[11]~39_combout\,
	asdata => \u11|u1|Add2~42_combout\,
	sload => \u11|u0|ALT_INV_res\(15),
	ena => \u11|u1|sum[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u11|u1|sum\(11));

-- Location: LCCOMB_X25_Y13_N28
\drg.d2[11]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \drg.d2[11]~12_combout\ = (\u11|u1|sum\(11) & !\u11|u1|sgn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u11|u1|sum\(11),
	datac => \u11|u1|sgn~q\,
	combout => \drg.d2[11]~12_combout\);

-- Location: FF_X25_Y13_N29
\r11|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \drg.d2[11]~12_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_dense_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r11|Q\(11));

-- Location: LCCOMB_X25_Y13_N14
\u15|u0|Mult0|mult_core|romout[2][11]~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[2][11]~10_combout\ = (\r11|Q\(11) & ((\r11|Q\(10)) # (\r11|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(10),
	datac => \r11|Q\(9),
	datad => \r11|Q\(11),
	combout => \u15|u0|Mult0|mult_core|romout[2][11]~10_combout\);

-- Location: LCCOMB_X24_Y12_N4
\u15|u0|Mult0|mult_core|romout[3][7]~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[3][7]~9_combout\ = \r11|Q\(14) $ (((\r11|Q\(13)) # (\r11|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(14),
	datab => \r11|Q\(13),
	datac => \r11|Q\(12),
	combout => \u15|u0|Mult0|mult_core|romout[3][7]~9_combout\);

-- Location: LCCOMB_X24_Y12_N10
\u15|u0|Mult0|mult_core|romout[3][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[3][6]~combout\ = \r11|Q\(12) $ (\r11|Q\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(12),
	datac => \r11|Q\(13),
	combout => \u15|u0|Mult0|mult_core|romout[3][6]~combout\);

-- Location: LCCOMB_X25_Y13_N16
\u15|u0|Mult0|mult_core|romout[2][10]~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[2][10]~11_combout\ = (\r11|Q\(10) & ((\r11|Q\(9)) # ((!\r11|Q\(11) & \r11|Q\(8))))) # (!\r11|Q\(10) & (\r11|Q\(11) & (!\r11|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(10),
	datab => \r11|Q\(11),
	datac => \r11|Q\(9),
	datad => \r11|Q\(8),
	combout => \u15|u0|Mult0|mult_core|romout[2][10]~11_combout\);

-- Location: LCCOMB_X25_Y13_N18
\u15|u0|Mult0|mult_core|romout[2][9]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[2][9]~12_combout\ = (\r11|Q\(11) & (((!\r11|Q\(9))))) # (!\r11|Q\(11) & ((\r11|Q\(9) & ((\r11|Q\(8)))) # (!\r11|Q\(9) & (\r11|Q\(10) & !\r11|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(10),
	datab => \r11|Q\(11),
	datac => \r11|Q\(9),
	datad => \r11|Q\(8),
	combout => \u15|u0|Mult0|mult_core|romout[2][9]~12_combout\);

-- Location: LCCOMB_X25_Y9_N0
\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\u15|u0|Mult0|mult_core|romout[2][9]~12_combout\ & (\r11|Q\(12) $ (VCC))) # (!\u15|u0|Mult0|mult_core|romout[2][9]~12_combout\ & (\r11|Q\(12) & VCC))
-- \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\u15|u0|Mult0|mult_core|romout[2][9]~12_combout\ & \r11|Q\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u15|u0|Mult0|mult_core|romout[2][9]~12_combout\,
	datab => \r11|Q\(12),
	datad => VCC,
	combout => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X25_Y9_N2
\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\u15|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u15|u0|Mult0|mult_core|romout[2][10]~11_combout\ & (\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\u15|u0|Mult0|mult_core|romout[2][10]~11_combout\ & (!\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\u15|u0|Mult0|mult_core|romout[3][6]~combout\ & ((\u15|u0|Mult0|mult_core|romout[2][10]~11_combout\ & 
-- (!\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\u15|u0|Mult0|mult_core|romout[2][10]~11_combout\ & ((\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\u15|u0|Mult0|mult_core|romout[3][6]~combout\ & (!\u15|u0|Mult0|mult_core|romout[2][10]~11_combout\ & !\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\u15|u0|Mult0|mult_core|romout[3][6]~combout\ & ((!\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\u15|u0|Mult0|mult_core|romout[2][10]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u15|u0|Mult0|mult_core|romout[3][6]~combout\,
	datab => \u15|u0|Mult0|mult_core|romout[2][10]~11_combout\,
	datad => VCC,
	cin => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X25_Y9_N4
\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\u15|u0|Mult0|mult_core|romout[2][11]~10_combout\ $ (\u15|u0|Mult0|mult_core|romout[3][7]~9_combout\ $ (!\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\u15|u0|Mult0|mult_core|romout[2][11]~10_combout\ & ((\u15|u0|Mult0|mult_core|romout[3][7]~9_combout\) # (!\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) # 
-- (!\u15|u0|Mult0|mult_core|romout[2][11]~10_combout\ & (\u15|u0|Mult0|mult_core|romout[3][7]~9_combout\ & !\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u15|u0|Mult0|mult_core|romout[2][11]~10_combout\,
	datab => \u15|u0|Mult0|mult_core|romout[3][7]~9_combout\,
	datad => VCC,
	cin => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X25_Y9_N6
\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\u15|u0|Mult0|mult_core|romout[3][8]~8_combout\ & (!\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\u15|u0|Mult0|mult_core|romout[3][8]~8_combout\ & 
-- ((\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))
-- \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((!\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\u15|u0|Mult0|mult_core|romout[3][8]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u15|u0|Mult0|mult_core|romout[3][8]~8_combout\,
	datad => VCC,
	cin => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X25_Y9_N8
\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = (\u15|u0|Mult0|mult_core|romout[3][9]~combout\ & (\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ $ (GND))) # (!\u15|u0|Mult0|mult_core|romout[3][9]~combout\ & 
-- (!\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ & VCC))
-- \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\u15|u0|Mult0|mult_core|romout[3][9]~combout\ & !\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u15|u0|Mult0|mult_core|romout[3][9]~combout\,
	datad => VCC,
	cin => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X25_Y9_N10
\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ $ (\u15|u0|Mult0|mult_core|romout[3][10]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u15|u0|Mult0|mult_core|romout[3][10]~7_combout\,
	cin => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\);

-- Location: LCCOMB_X25_Y13_N4
\u15|u0|Mult0|mult_core|romout[2][8]~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[2][8]~13_combout\ = \r11|Q\(11) $ (((!\r11|Q\(8) & ((\r11|Q\(10)) # (\r11|Q\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(10),
	datab => \r11|Q\(11),
	datac => \r11|Q\(9),
	datad => \r11|Q\(8),
	combout => \u15|u0|Mult0|mult_core|romout[2][8]~13_combout\);

-- Location: LCCOMB_X25_Y12_N28
\u15|u0|Mult0|mult_core|romout[1][11]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[1][11]~14_combout\ = (\r11|Q\(7) & ((\r11|Q\(5)) # (\r11|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(5),
	datab => \r11|Q\(7),
	datac => \r11|Q\(6),
	combout => \u15|u0|Mult0|mult_core|romout[1][11]~14_combout\);

-- Location: LCCOMB_X25_Y12_N10
\u15|u0|Mult0|mult_core|romout[1][10]~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[1][10]~15_combout\ = (\r11|Q\(5) & (((\r11|Q\(6))))) # (!\r11|Q\(5) & ((\r11|Q\(7) & (!\r11|Q\(6))) # (!\r11|Q\(7) & (\r11|Q\(6) & \r11|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(5),
	datab => \r11|Q\(7),
	datac => \r11|Q\(6),
	datad => \r11|Q\(4),
	combout => \u15|u0|Mult0|mult_core|romout[1][10]~15_combout\);

-- Location: LCCOMB_X25_Y12_N22
\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u15|u0|Mult0|mult_core|romout[1][10]~15_combout\ & (!\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u15|u0|Mult0|mult_core|romout[1][10]~15_combout\ & 
-- ((\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))
-- \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((!\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u15|u0|Mult0|mult_core|romout[1][10]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u15|u0|Mult0|mult_core|romout[1][10]~15_combout\,
	datad => VCC,
	cin => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X25_Y12_N24
\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ $ (!\u15|u0|Mult0|mult_core|romout[1][11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u15|u0|Mult0|mult_core|romout[1][11]~14_combout\,
	cin => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\);

-- Location: LCCOMB_X25_Y13_N26
\u15|u0|Mult0|mult_core|romout[2][7]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[2][7]~16_combout\ = \r11|Q\(10) $ (((\r11|Q\(9)) # (\r11|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r11|Q\(10),
	datac => \r11|Q\(9),
	datad => \r11|Q\(8),
	combout => \u15|u0|Mult0|mult_core|romout[2][7]~16_combout\);

-- Location: LCCOMB_X25_Y13_N12
\u15|u0|Mult0|mult_core|romout[2][6]\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u0|Mult0|mult_core|romout[2][6]~combout\ = \r11|Q\(9) $ (\r11|Q\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r11|Q\(9),
	datad => \r11|Q\(8),
	combout => \u15|u0|Mult0|mult_core|romout[2][6]~combout\);

-- Location: LCCOMB_X25_Y9_N14
\u15|u1|sum[1]~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u1|sum[1]~12_combout\ = (\u15|u0|Mult0|mult_core|romout[2][6]~combout\ & ((\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (\u15|u1|sum[0]~11\ & VCC)) # 
-- (!\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u15|u1|sum[0]~11\)))) # (!\u15|u0|Mult0|mult_core|romout[2][6]~combout\ & ((\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u15|u1|sum[0]~11\)) # 
-- (!\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\u15|u1|sum[0]~11\) # (GND)))))
-- \u15|u1|sum[1]~13\ = CARRY((\u15|u0|Mult0|mult_core|romout[2][6]~combout\ & (!\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\u15|u1|sum[0]~11\)) # (!\u15|u0|Mult0|mult_core|romout[2][6]~combout\ & ((!\u15|u1|sum[0]~11\) # 
-- (!\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u15|u0|Mult0|mult_core|romout[2][6]~combout\,
	datab => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u15|u1|sum[0]~11\,
	combout => \u15|u1|sum[1]~12_combout\,
	cout => \u15|u1|sum[1]~13\);

-- Location: LCCOMB_X25_Y9_N16
\u15|u1|sum[2]~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u1|sum[2]~14_combout\ = ((\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\u15|u0|Mult0|mult_core|romout[2][7]~16_combout\ $ (!\u15|u1|sum[1]~13\)))) # (GND)
-- \u15|u1|sum[2]~15\ = CARRY((\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u15|u0|Mult0|mult_core|romout[2][7]~16_combout\) # (!\u15|u1|sum[1]~13\))) # (!\u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ 
-- & (\u15|u0|Mult0|mult_core|romout[2][7]~16_combout\ & !\u15|u1|sum[1]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u15|u0|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u15|u0|Mult0|mult_core|romout[2][7]~16_combout\,
	datad => VCC,
	cin => \u15|u1|sum[1]~13\,
	combout => \u15|u1|sum[2]~14_combout\,
	cout => \u15|u1|sum[2]~15\);

-- Location: LCCOMB_X25_Y9_N18
\u15|u1|sum[3]~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u1|sum[3]~16_combout\ = (\u15|u0|Mult0|mult_core|romout[2][8]~13_combout\ & (!\u15|u1|sum[2]~15\)) # (!\u15|u0|Mult0|mult_core|romout[2][8]~13_combout\ & ((\u15|u1|sum[2]~15\) # (GND)))
-- \u15|u1|sum[3]~17\ = CARRY((!\u15|u1|sum[2]~15\) # (!\u15|u0|Mult0|mult_core|romout[2][8]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u15|u0|Mult0|mult_core|romout[2][8]~13_combout\,
	datad => VCC,
	cin => \u15|u1|sum[2]~15\,
	combout => \u15|u1|sum[3]~16_combout\,
	cout => \u15|u1|sum[3]~17\);

-- Location: LCCOMB_X25_Y9_N20
\u15|u1|sum[4]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u1|sum[4]~18_combout\ = (\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\u15|u1|sum[3]~17\ $ (GND))) # (!\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (!\u15|u1|sum[3]~17\ & VCC))
-- \u15|u1|sum[4]~19\ = CARRY((\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & !\u15|u1|sum[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u15|u1|sum[3]~17\,
	combout => \u15|u1|sum[4]~18_combout\,
	cout => \u15|u1|sum[4]~19\);

-- Location: LCCOMB_X25_Y9_N22
\u15|u1|sum[5]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u1|sum[5]~20_combout\ = (\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\u15|u1|sum[4]~19\)) # (!\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\u15|u1|sum[4]~19\) # (GND)))
-- \u15|u1|sum[5]~21\ = CARRY((!\u15|u1|sum[4]~19\) # (!\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u15|u1|sum[4]~19\,
	combout => \u15|u1|sum[5]~20_combout\,
	cout => \u15|u1|sum[5]~21\);

-- Location: LCCOMB_X25_Y9_N24
\u15|u1|sum[6]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u1|sum[6]~22_combout\ = (\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (\u15|u1|sum[5]~21\ $ (GND))) # (!\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (!\u15|u1|sum[5]~21\ & VCC))
-- \u15|u1|sum[6]~23\ = CARRY((\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & !\u15|u1|sum[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u15|u1|sum[5]~21\,
	combout => \u15|u1|sum[6]~22_combout\,
	cout => \u15|u1|sum[6]~23\);

-- Location: LCCOMB_X25_Y9_N26
\u15|u1|sum[7]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u1|sum[7]~24_combout\ = (\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\u15|u1|sum[6]~23\)) # (!\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\u15|u1|sum[6]~23\) # (GND)))
-- \u15|u1|sum[7]~25\ = CARRY((!\u15|u1|sum[6]~23\) # (!\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u15|u1|sum[6]~23\,
	combout => \u15|u1|sum[7]~24_combout\,
	cout => \u15|u1|sum[7]~25\);

-- Location: LCCOMB_X25_Y9_N28
\u15|u1|sum[8]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u1|sum[8]~26_combout\ = (\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\u15|u1|sum[7]~25\ $ (GND))) # (!\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (!\u15|u1|sum[7]~25\ & VCC))
-- \u15|u1|sum[8]~27\ = CARRY((\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & !\u15|u1|sum[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u15|u1|sum[7]~25\,
	combout => \u15|u1|sum[8]~26_combout\,
	cout => \u15|u1|sum[8]~27\);

-- Location: LCCOMB_X25_Y9_N30
\u15|u1|sum[9]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u15|u1|sum[9]~28_combout\ = \u15|u1|sum[8]~27\ $ (\u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u15|u0|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cin => \u15|u1|sum[8]~27\,
	combout => \u15|u1|sum[9]~28_combout\);

-- Location: FF_X25_Y9_N31
\u15|u1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u15|u1|sum[9]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u15|u1|sum\(9));

-- Location: FF_X24_Y9_N9
\r15|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u15|u1|sum\(9),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r15|Q\(9));

-- Location: FF_X25_Y9_N29
\u15|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u15|u1|sum[8]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u15|u1|sum\(8));

-- Location: LCCOMB_X24_Y9_N30
\r15|Q[8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r15|Q[8]~feeder_combout\ = \u15|u1|sum\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u15|u1|sum\(8),
	combout => \r15|Q[8]~feeder_combout\);

-- Location: FF_X24_Y9_N31
\r15|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r15|Q[8]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r15|Q\(8));

-- Location: FF_X16_Y9_N7
\u16|u1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u16|u1|sum[8]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u16|u1|sum\(8));

-- Location: LCCOMB_X16_Y9_N22
\r16|Q[8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r16|Q[8]~feeder_combout\ = \u16|u1|sum\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u16|u1|sum\(8),
	combout => \r16|Q[8]~feeder_combout\);

-- Location: FF_X16_Y9_N23
\r16|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r16|Q[8]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r16|Q\(8));

-- Location: FF_X16_Y9_N5
\u16|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u16|u1|sum[7]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u16|u1|sum\(7));

-- Location: FF_X16_Y9_N21
\r16|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u16|u1|sum\(7),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r16|Q\(7));

-- Location: FF_X25_Y9_N27
\u15|u1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u15|u1|sum[7]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u15|u1|sum\(7));

-- Location: LCCOMB_X24_Y9_N24
\r15|Q[7]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r15|Q[7]~feeder_combout\ = \u15|u1|sum\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u15|u1|sum\(7),
	combout => \r15|Q[7]~feeder_combout\);

-- Location: FF_X24_Y9_N25
\r15|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r15|Q[7]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r15|Q\(7));

-- Location: FF_X16_Y9_N3
\u16|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u16|u1|sum[6]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u16|u1|sum\(6));

-- Location: FF_X24_Y9_N3
\r16|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u16|u1|sum\(6),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r16|Q\(6));

-- Location: FF_X25_Y9_N25
\u15|u1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u15|u1|sum[6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u15|u1|sum\(6));

-- Location: LCCOMB_X24_Y9_N12
\r15|Q[6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r15|Q[6]~feeder_combout\ = \u15|u1|sum\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u15|u1|sum\(6),
	combout => \r15|Q[6]~feeder_combout\);

-- Location: FF_X24_Y9_N13
\r15|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r15|Q[6]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r15|Q\(6));

-- Location: FF_X16_Y9_N1
\u16|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u16|u1|sum[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u16|u1|sum\(5));

-- Location: LCCOMB_X16_Y9_N26
\r16|Q[5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r16|Q[5]~feeder_combout\ = \u16|u1|sum\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u16|u1|sum\(5),
	combout => \r16|Q[5]~feeder_combout\);

-- Location: FF_X16_Y9_N27
\r16|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r16|Q[5]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r16|Q\(5));

-- Location: FF_X25_Y9_N23
\u15|u1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u15|u1|sum[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u15|u1|sum\(5));

-- Location: LCCOMB_X24_Y9_N10
\r15|Q[5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r15|Q[5]~feeder_combout\ = \u15|u1|sum\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u15|u1|sum\(5),
	combout => \r15|Q[5]~feeder_combout\);

-- Location: FF_X24_Y9_N11
\r15|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r15|Q[5]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r15|Q\(5));

-- Location: FF_X16_Y10_N31
\u16|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u16|u1|sum[4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u16|u1|sum\(4));

-- Location: FF_X16_Y10_N11
\r16|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u16|u1|sum\(4),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r16|Q\(4));

-- Location: FF_X25_Y9_N21
\u15|u1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u15|u1|sum[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u15|u1|sum\(4));

-- Location: FF_X24_Y9_N29
\r15|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u15|u1|sum\(4),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r15|Q\(4));

-- Location: FF_X16_Y10_N29
\u16|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u16|u1|sum[3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u16|u1|sum\(3));

-- Location: LCCOMB_X16_Y10_N8
\r16|Q[3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r16|Q[3]~feeder_combout\ = \u16|u1|sum\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u16|u1|sum\(3),
	combout => \r16|Q[3]~feeder_combout\);

-- Location: FF_X16_Y10_N9
\r16|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r16|Q[3]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r16|Q\(3));

-- Location: FF_X25_Y9_N19
\u15|u1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u15|u1|sum[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u15|u1|sum\(3));

-- Location: LCCOMB_X24_Y9_N22
\r15|Q[3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r15|Q[3]~feeder_combout\ = \u15|u1|sum\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u15|u1|sum\(3),
	combout => \r15|Q[3]~feeder_combout\);

-- Location: FF_X24_Y9_N23
\r15|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r15|Q[3]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r15|Q\(3));

-- Location: FF_X16_Y10_N27
\u16|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u16|u1|sum[2]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u16|u1|sum\(2));

-- Location: FF_X16_Y10_N7
\r16|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u16|u1|sum\(2),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r16|Q\(2));

-- Location: FF_X25_Y9_N17
\u15|u1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u15|u1|sum[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u15|u1|sum\(2));

-- Location: LCCOMB_X21_Y9_N6
\r15|Q[2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r15|Q[2]~feeder_combout\ = \u15|u1|sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u15|u1|sum\(2),
	combout => \r15|Q[2]~feeder_combout\);

-- Location: FF_X21_Y9_N7
\r15|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r15|Q[2]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r15|Q\(2));

-- Location: FF_X25_Y9_N15
\u15|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u15|u1|sum[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u15|u1|sum\(1));

-- Location: FF_X24_Y9_N21
\r15|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u15|u1|sum\(1),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r15|Q\(1));

-- Location: FF_X16_Y10_N25
\u16|u1|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u16|u1|sum[1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u16|u1|sum\(1));

-- Location: LCCOMB_X16_Y10_N4
\r16|Q[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r16|Q[1]~feeder_combout\ = \u16|u1|sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u16|u1|sum\(1),
	combout => \r16|Q[1]~feeder_combout\);

-- Location: FF_X16_Y10_N5
\r16|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r16|Q[1]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_b~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r16|Q\(1));

-- Location: LCCOMB_X23_Y9_N4
\u18|sum[1]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u18|sum[1]~17_combout\ = (\r15|Q\(1) & ((\r16|Q\(1) & (\u18|sum[0]~16\ & VCC)) # (!\r16|Q\(1) & (!\u18|sum[0]~16\)))) # (!\r15|Q\(1) & ((\r16|Q\(1) & (!\u18|sum[0]~16\)) # (!\r16|Q\(1) & ((\u18|sum[0]~16\) # (GND)))))
-- \u18|sum[1]~18\ = CARRY((\r15|Q\(1) & (!\r16|Q\(1) & !\u18|sum[0]~16\)) # (!\r15|Q\(1) & ((!\u18|sum[0]~16\) # (!\r16|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r15|Q\(1),
	datab => \r16|Q\(1),
	datad => VCC,
	cin => \u18|sum[0]~16\,
	combout => \u18|sum[1]~17_combout\,
	cout => \u18|sum[1]~18\);

-- Location: LCCOMB_X23_Y9_N6
\u18|sum[2]~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u18|sum[2]~19_combout\ = ((\r16|Q\(2) $ (\r15|Q\(2) $ (!\u18|sum[1]~18\)))) # (GND)
-- \u18|sum[2]~20\ = CARRY((\r16|Q\(2) & ((\r15|Q\(2)) # (!\u18|sum[1]~18\))) # (!\r16|Q\(2) & (\r15|Q\(2) & !\u18|sum[1]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r16|Q\(2),
	datab => \r15|Q\(2),
	datad => VCC,
	cin => \u18|sum[1]~18\,
	combout => \u18|sum[2]~19_combout\,
	cout => \u18|sum[2]~20\);

-- Location: LCCOMB_X23_Y9_N8
\u18|sum[3]~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u18|sum[3]~21_combout\ = (\r16|Q\(3) & ((\r15|Q\(3) & (\u18|sum[2]~20\ & VCC)) # (!\r15|Q\(3) & (!\u18|sum[2]~20\)))) # (!\r16|Q\(3) & ((\r15|Q\(3) & (!\u18|sum[2]~20\)) # (!\r15|Q\(3) & ((\u18|sum[2]~20\) # (GND)))))
-- \u18|sum[3]~22\ = CARRY((\r16|Q\(3) & (!\r15|Q\(3) & !\u18|sum[2]~20\)) # (!\r16|Q\(3) & ((!\u18|sum[2]~20\) # (!\r15|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r16|Q\(3),
	datab => \r15|Q\(3),
	datad => VCC,
	cin => \u18|sum[2]~20\,
	combout => \u18|sum[3]~21_combout\,
	cout => \u18|sum[3]~22\);

-- Location: LCCOMB_X23_Y9_N10
\u18|sum[4]~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u18|sum[4]~23_combout\ = ((\r16|Q\(4) $ (\r15|Q\(4) $ (!\u18|sum[3]~22\)))) # (GND)
-- \u18|sum[4]~24\ = CARRY((\r16|Q\(4) & ((\r15|Q\(4)) # (!\u18|sum[3]~22\))) # (!\r16|Q\(4) & (\r15|Q\(4) & !\u18|sum[3]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r16|Q\(4),
	datab => \r15|Q\(4),
	datad => VCC,
	cin => \u18|sum[3]~22\,
	combout => \u18|sum[4]~23_combout\,
	cout => \u18|sum[4]~24\);

-- Location: LCCOMB_X23_Y9_N12
\u18|sum[5]~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u18|sum[5]~25_combout\ = (\r16|Q\(5) & ((\r15|Q\(5) & (\u18|sum[4]~24\ & VCC)) # (!\r15|Q\(5) & (!\u18|sum[4]~24\)))) # (!\r16|Q\(5) & ((\r15|Q\(5) & (!\u18|sum[4]~24\)) # (!\r15|Q\(5) & ((\u18|sum[4]~24\) # (GND)))))
-- \u18|sum[5]~26\ = CARRY((\r16|Q\(5) & (!\r15|Q\(5) & !\u18|sum[4]~24\)) # (!\r16|Q\(5) & ((!\u18|sum[4]~24\) # (!\r15|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r16|Q\(5),
	datab => \r15|Q\(5),
	datad => VCC,
	cin => \u18|sum[4]~24\,
	combout => \u18|sum[5]~25_combout\,
	cout => \u18|sum[5]~26\);

-- Location: LCCOMB_X23_Y9_N14
\u18|sum[6]~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u18|sum[6]~27_combout\ = ((\r16|Q\(6) $ (\r15|Q\(6) $ (!\u18|sum[5]~26\)))) # (GND)
-- \u18|sum[6]~28\ = CARRY((\r16|Q\(6) & ((\r15|Q\(6)) # (!\u18|sum[5]~26\))) # (!\r16|Q\(6) & (\r15|Q\(6) & !\u18|sum[5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r16|Q\(6),
	datab => \r15|Q\(6),
	datad => VCC,
	cin => \u18|sum[5]~26\,
	combout => \u18|sum[6]~27_combout\,
	cout => \u18|sum[6]~28\);

-- Location: LCCOMB_X23_Y9_N16
\u18|sum[7]~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u18|sum[7]~29_combout\ = (\r16|Q\(7) & ((\r15|Q\(7) & (\u18|sum[6]~28\ & VCC)) # (!\r15|Q\(7) & (!\u18|sum[6]~28\)))) # (!\r16|Q\(7) & ((\r15|Q\(7) & (!\u18|sum[6]~28\)) # (!\r15|Q\(7) & ((\u18|sum[6]~28\) # (GND)))))
-- \u18|sum[7]~30\ = CARRY((\r16|Q\(7) & (!\r15|Q\(7) & !\u18|sum[6]~28\)) # (!\r16|Q\(7) & ((!\u18|sum[6]~28\) # (!\r15|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r16|Q\(7),
	datab => \r15|Q\(7),
	datad => VCC,
	cin => \u18|sum[6]~28\,
	combout => \u18|sum[7]~29_combout\,
	cout => \u18|sum[7]~30\);

-- Location: LCCOMB_X23_Y9_N18
\u18|sum[8]~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u18|sum[8]~31_combout\ = ((\r15|Q\(8) $ (\r16|Q\(8) $ (!\u18|sum[7]~30\)))) # (GND)
-- \u18|sum[8]~32\ = CARRY((\r15|Q\(8) & ((\r16|Q\(8)) # (!\u18|sum[7]~30\))) # (!\r15|Q\(8) & (\r16|Q\(8) & !\u18|sum[7]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r15|Q\(8),
	datab => \r16|Q\(8),
	datad => VCC,
	cin => \u18|sum[7]~30\,
	combout => \u18|sum[8]~31_combout\,
	cout => \u18|sum[8]~32\);

-- Location: LCCOMB_X23_Y9_N20
\u18|sum[9]~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u18|sum[9]~33_combout\ = (\r16|Q\(9) & ((\r15|Q\(9) & (\u18|sum[8]~32\ & VCC)) # (!\r15|Q\(9) & (!\u18|sum[8]~32\)))) # (!\r16|Q\(9) & ((\r15|Q\(9) & (!\u18|sum[8]~32\)) # (!\r15|Q\(9) & ((\u18|sum[8]~32\) # (GND)))))
-- \u18|sum[9]~34\ = CARRY((\r16|Q\(9) & (!\r15|Q\(9) & !\u18|sum[8]~32\)) # (!\r16|Q\(9) & ((!\u18|sum[8]~32\) # (!\r15|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r16|Q\(9),
	datab => \r15|Q\(9),
	datad => VCC,
	cin => \u18|sum[8]~32\,
	combout => \u18|sum[9]~33_combout\,
	cout => \u18|sum[9]~34\);

-- Location: LCCOMB_X23_Y9_N22
\u18|sum[10]~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u18|sum[10]~35_combout\ = (\r16|Q\(10) & (\u18|sum[9]~34\ $ (GND))) # (!\r16|Q\(10) & (!\u18|sum[9]~34\ & VCC))
-- \u18|sum[10]~36\ = CARRY((\r16|Q\(10) & !\u18|sum[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r16|Q\(10),
	datad => VCC,
	cin => \u18|sum[9]~34\,
	combout => \u18|sum[10]~35_combout\,
	cout => \u18|sum[10]~36\);

-- Location: LCCOMB_X23_Y9_N24
\u18|sum[11]~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u18|sum[11]~37_combout\ = (\r16|Q\(11) & (!\u18|sum[10]~36\)) # (!\r16|Q\(11) & ((\u18|sum[10]~36\) # (GND)))
-- \u18|sum[11]~38\ = CARRY((!\u18|sum[10]~36\) # (!\r16|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r16|Q\(11),
	datad => VCC,
	cin => \u18|sum[10]~36\,
	combout => \u18|sum[11]~37_combout\,
	cout => \u18|sum[11]~38\);

-- Location: LCCOMB_X23_Y9_N26
\u18|sum[12]~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u18|sum[12]~39_combout\ = (\r16|Q\(12) & (\u18|sum[11]~38\ $ (GND))) # (!\r16|Q\(12) & (!\u18|sum[11]~38\ & VCC))
-- \u18|sum[12]~40\ = CARRY((\r16|Q\(12) & !\u18|sum[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r16|Q\(12),
	datad => VCC,
	cin => \u18|sum[11]~38\,
	combout => \u18|sum[12]~39_combout\,
	cout => \u18|sum[12]~40\);

-- Location: LCCOMB_X23_Y9_N28
\u18|sum[13]~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u18|sum[13]~41_combout\ = (\r16|Q\(13) & (!\u18|sum[12]~40\)) # (!\r16|Q\(13) & ((\u18|sum[12]~40\) # (GND)))
-- \u18|sum[13]~42\ = CARRY((!\u18|sum[12]~40\) # (!\r16|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r16|Q\(13),
	datad => VCC,
	cin => \u18|sum[12]~40\,
	combout => \u18|sum[13]~41_combout\,
	cout => \u18|sum[13]~42\);

-- Location: LCCOMB_X23_Y9_N30
\u18|sum[14]~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u18|sum[14]~43_combout\ = \u18|sum[13]~42\ $ (!\r16|Q\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \r16|Q\(14),
	cin => \u18|sum[13]~42\,
	combout => \u18|sum[14]~43_combout\);

-- Location: FF_X23_Y9_N31
\u18|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u18|sum[14]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u18|sum\(14));

-- Location: LCCOMB_X30_Y9_N8
\r18|Q[14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r18|Q[14]~feeder_combout\ = \u18|sum\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u18|sum\(14),
	combout => \r18|Q[14]~feeder_combout\);

-- Location: FF_X30_Y9_N9
\r18|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r18|Q[14]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r18|Q\(14));

-- Location: LCCOMB_X30_Y10_N2
\u17|sum[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[1]~18_combout\ = (\r14|Q\(1) & ((\r13|Q\(1) & (\u17|sum[0]~16\ & VCC)) # (!\r13|Q\(1) & (!\u17|sum[0]~16\)))) # (!\r14|Q\(1) & ((\r13|Q\(1) & (!\u17|sum[0]~16\)) # (!\r13|Q\(1) & ((\u17|sum[0]~16\) # (GND)))))
-- \u17|sum[1]~19\ = CARRY((\r14|Q\(1) & (!\r13|Q\(1) & !\u17|sum[0]~16\)) # (!\r14|Q\(1) & ((!\u17|sum[0]~16\) # (!\r13|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(1),
	datab => \r13|Q\(1),
	datad => VCC,
	cin => \u17|sum[0]~16\,
	combout => \u17|sum[1]~18_combout\,
	cout => \u17|sum[1]~19\);

-- Location: LCCOMB_X30_Y10_N4
\u17|sum[2]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[2]~20_combout\ = ((\r13|Q\(2) $ (\r14|Q\(2) $ (!\u17|sum[1]~19\)))) # (GND)
-- \u17|sum[2]~21\ = CARRY((\r13|Q\(2) & ((\r14|Q\(2)) # (!\u17|sum[1]~19\))) # (!\r13|Q\(2) & (\r14|Q\(2) & !\u17|sum[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(2),
	datab => \r14|Q\(2),
	datad => VCC,
	cin => \u17|sum[1]~19\,
	combout => \u17|sum[2]~20_combout\,
	cout => \u17|sum[2]~21\);

-- Location: LCCOMB_X30_Y10_N6
\u17|sum[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[3]~22_combout\ = (\r14|Q\(3) & ((\r13|Q\(3) & (\u17|sum[2]~21\ & VCC)) # (!\r13|Q\(3) & (!\u17|sum[2]~21\)))) # (!\r14|Q\(3) & ((\r13|Q\(3) & (!\u17|sum[2]~21\)) # (!\r13|Q\(3) & ((\u17|sum[2]~21\) # (GND)))))
-- \u17|sum[3]~23\ = CARRY((\r14|Q\(3) & (!\r13|Q\(3) & !\u17|sum[2]~21\)) # (!\r14|Q\(3) & ((!\u17|sum[2]~21\) # (!\r13|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(3),
	datab => \r13|Q\(3),
	datad => VCC,
	cin => \u17|sum[2]~21\,
	combout => \u17|sum[3]~22_combout\,
	cout => \u17|sum[3]~23\);

-- Location: LCCOMB_X30_Y10_N8
\u17|sum[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[4]~24_combout\ = ((\r13|Q\(4) $ (\r14|Q\(4) $ (!\u17|sum[3]~23\)))) # (GND)
-- \u17|sum[4]~25\ = CARRY((\r13|Q\(4) & ((\r14|Q\(4)) # (!\u17|sum[3]~23\))) # (!\r13|Q\(4) & (\r14|Q\(4) & !\u17|sum[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(4),
	datab => \r14|Q\(4),
	datad => VCC,
	cin => \u17|sum[3]~23\,
	combout => \u17|sum[4]~24_combout\,
	cout => \u17|sum[4]~25\);

-- Location: LCCOMB_X30_Y10_N10
\u17|sum[5]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[5]~26_combout\ = (\r14|Q\(5) & ((\r13|Q\(5) & (\u17|sum[4]~25\ & VCC)) # (!\r13|Q\(5) & (!\u17|sum[4]~25\)))) # (!\r14|Q\(5) & ((\r13|Q\(5) & (!\u17|sum[4]~25\)) # (!\r13|Q\(5) & ((\u17|sum[4]~25\) # (GND)))))
-- \u17|sum[5]~27\ = CARRY((\r14|Q\(5) & (!\r13|Q\(5) & !\u17|sum[4]~25\)) # (!\r14|Q\(5) & ((!\u17|sum[4]~25\) # (!\r13|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(5),
	datab => \r13|Q\(5),
	datad => VCC,
	cin => \u17|sum[4]~25\,
	combout => \u17|sum[5]~26_combout\,
	cout => \u17|sum[5]~27\);

-- Location: LCCOMB_X30_Y10_N12
\u17|sum[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[6]~28_combout\ = ((\r14|Q\(6) $ (\r13|Q\(6) $ (!\u17|sum[5]~27\)))) # (GND)
-- \u17|sum[6]~29\ = CARRY((\r14|Q\(6) & ((\r13|Q\(6)) # (!\u17|sum[5]~27\))) # (!\r14|Q\(6) & (\r13|Q\(6) & !\u17|sum[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(6),
	datab => \r13|Q\(6),
	datad => VCC,
	cin => \u17|sum[5]~27\,
	combout => \u17|sum[6]~28_combout\,
	cout => \u17|sum[6]~29\);

-- Location: LCCOMB_X30_Y10_N14
\u17|sum[7]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[7]~30_combout\ = (\r14|Q\(7) & ((\r13|Q\(7) & (\u17|sum[6]~29\ & VCC)) # (!\r13|Q\(7) & (!\u17|sum[6]~29\)))) # (!\r14|Q\(7) & ((\r13|Q\(7) & (!\u17|sum[6]~29\)) # (!\r13|Q\(7) & ((\u17|sum[6]~29\) # (GND)))))
-- \u17|sum[7]~31\ = CARRY((\r14|Q\(7) & (!\r13|Q\(7) & !\u17|sum[6]~29\)) # (!\r14|Q\(7) & ((!\u17|sum[6]~29\) # (!\r13|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(7),
	datab => \r13|Q\(7),
	datad => VCC,
	cin => \u17|sum[6]~29\,
	combout => \u17|sum[7]~30_combout\,
	cout => \u17|sum[7]~31\);

-- Location: LCCOMB_X30_Y10_N16
\u17|sum[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[8]~32_combout\ = ((\r14|Q\(8) $ (\r13|Q\(8) $ (!\u17|sum[7]~31\)))) # (GND)
-- \u17|sum[8]~33\ = CARRY((\r14|Q\(8) & ((\r13|Q\(8)) # (!\u17|sum[7]~31\))) # (!\r14|Q\(8) & (\r13|Q\(8) & !\u17|sum[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(8),
	datab => \r13|Q\(8),
	datad => VCC,
	cin => \u17|sum[7]~31\,
	combout => \u17|sum[8]~32_combout\,
	cout => \u17|sum[8]~33\);

-- Location: LCCOMB_X30_Y10_N18
\u17|sum[9]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[9]~34_combout\ = (\r13|Q\(9) & ((\r14|Q\(9) & (\u17|sum[8]~33\ & VCC)) # (!\r14|Q\(9) & (!\u17|sum[8]~33\)))) # (!\r13|Q\(9) & ((\r14|Q\(9) & (!\u17|sum[8]~33\)) # (!\r14|Q\(9) & ((\u17|sum[8]~33\) # (GND)))))
-- \u17|sum[9]~35\ = CARRY((\r13|Q\(9) & (!\r14|Q\(9) & !\u17|sum[8]~33\)) # (!\r13|Q\(9) & ((!\u17|sum[8]~33\) # (!\r14|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(9),
	datab => \r14|Q\(9),
	datad => VCC,
	cin => \u17|sum[8]~33\,
	combout => \u17|sum[9]~34_combout\,
	cout => \u17|sum[9]~35\);

-- Location: LCCOMB_X30_Y10_N20
\u17|sum[10]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[10]~36_combout\ = ((\r13|Q\(10) $ (\r14|Q\(10) $ (!\u17|sum[9]~35\)))) # (GND)
-- \u17|sum[10]~37\ = CARRY((\r13|Q\(10) & ((\r14|Q\(10)) # (!\u17|sum[9]~35\))) # (!\r13|Q\(10) & (\r14|Q\(10) & !\u17|sum[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(10),
	datab => \r14|Q\(10),
	datad => VCC,
	cin => \u17|sum[9]~35\,
	combout => \u17|sum[10]~36_combout\,
	cout => \u17|sum[10]~37\);

-- Location: LCCOMB_X30_Y10_N22
\u17|sum[11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[11]~38_combout\ = (\r14|Q\(11) & ((\r13|Q\(11) & (\u17|sum[10]~37\ & VCC)) # (!\r13|Q\(11) & (!\u17|sum[10]~37\)))) # (!\r14|Q\(11) & ((\r13|Q\(11) & (!\u17|sum[10]~37\)) # (!\r13|Q\(11) & ((\u17|sum[10]~37\) # (GND)))))
-- \u17|sum[11]~39\ = CARRY((\r14|Q\(11) & (!\r13|Q\(11) & !\u17|sum[10]~37\)) # (!\r14|Q\(11) & ((!\u17|sum[10]~37\) # (!\r13|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(11),
	datab => \r13|Q\(11),
	datad => VCC,
	cin => \u17|sum[10]~37\,
	combout => \u17|sum[11]~38_combout\,
	cout => \u17|sum[11]~39\);

-- Location: LCCOMB_X30_Y10_N24
\u17|sum[12]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[12]~40_combout\ = ((\r13|Q\(12) $ (\r14|Q\(12) $ (!\u17|sum[11]~39\)))) # (GND)
-- \u17|sum[12]~41\ = CARRY((\r13|Q\(12) & ((\r14|Q\(12)) # (!\u17|sum[11]~39\))) # (!\r13|Q\(12) & (\r14|Q\(12) & !\u17|sum[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(12),
	datab => \r14|Q\(12),
	datad => VCC,
	cin => \u17|sum[11]~39\,
	combout => \u17|sum[12]~40_combout\,
	cout => \u17|sum[12]~41\);

-- Location: LCCOMB_X30_Y10_N26
\u17|sum[13]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[13]~42_combout\ = (\r13|Q\(13) & ((\r14|Q\(13) & (\u17|sum[12]~41\ & VCC)) # (!\r14|Q\(13) & (!\u17|sum[12]~41\)))) # (!\r13|Q\(13) & ((\r14|Q\(13) & (!\u17|sum[12]~41\)) # (!\r14|Q\(13) & ((\u17|sum[12]~41\) # (GND)))))
-- \u17|sum[13]~43\ = CARRY((\r13|Q\(13) & (!\r14|Q\(13) & !\u17|sum[12]~41\)) # (!\r13|Q\(13) & ((!\u17|sum[12]~41\) # (!\r14|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(13),
	datab => \r14|Q\(13),
	datad => VCC,
	cin => \u17|sum[12]~41\,
	combout => \u17|sum[13]~42_combout\,
	cout => \u17|sum[13]~43\);

-- Location: LCCOMB_X30_Y10_N28
\u17|sum[14]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[14]~44_combout\ = \r13|Q\(14) $ (!\u17|sum[13]~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(14),
	cin => \u17|sum[13]~43\,
	combout => \u17|sum[14]~44_combout\);

-- Location: LCCOMB_X31_Y10_N2
\u17|sum[14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[14]~feeder_combout\ = \u17|sum[14]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sum[14]~44_combout\,
	combout => \u17|sum[14]~feeder_combout\);

-- Location: LCCOMB_X29_Y10_N4
\u17|Add2~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~3_combout\ = (\r14|Q\(1) & ((\r13|Q\(1) & (!\u17|Add2~1\)) # (!\r13|Q\(1) & (\u17|Add2~1\ & VCC)))) # (!\r14|Q\(1) & ((\r13|Q\(1) & ((\u17|Add2~1\) # (GND))) # (!\r13|Q\(1) & (!\u17|Add2~1\))))
-- \u17|Add2~4\ = CARRY((\r14|Q\(1) & (\r13|Q\(1) & !\u17|Add2~1\)) # (!\r14|Q\(1) & ((\r13|Q\(1)) # (!\u17|Add2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(1),
	datab => \r13|Q\(1),
	datad => VCC,
	cin => \u17|Add2~1\,
	combout => \u17|Add2~3_combout\,
	cout => \u17|Add2~4\);

-- Location: LCCOMB_X29_Y10_N6
\u17|Add2~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~5_combout\ = ((\r14|Q\(2) $ (\r13|Q\(2) $ (\u17|Add2~4\)))) # (GND)
-- \u17|Add2~6\ = CARRY((\r14|Q\(2) & ((!\u17|Add2~4\) # (!\r13|Q\(2)))) # (!\r14|Q\(2) & (!\r13|Q\(2) & !\u17|Add2~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(2),
	datab => \r13|Q\(2),
	datad => VCC,
	cin => \u17|Add2~4\,
	combout => \u17|Add2~5_combout\,
	cout => \u17|Add2~6\);

-- Location: LCCOMB_X29_Y10_N8
\u17|Add2~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~7_combout\ = (\r14|Q\(3) & ((\r13|Q\(3) & (!\u17|Add2~6\)) # (!\r13|Q\(3) & (\u17|Add2~6\ & VCC)))) # (!\r14|Q\(3) & ((\r13|Q\(3) & ((\u17|Add2~6\) # (GND))) # (!\r13|Q\(3) & (!\u17|Add2~6\))))
-- \u17|Add2~8\ = CARRY((\r14|Q\(3) & (\r13|Q\(3) & !\u17|Add2~6\)) # (!\r14|Q\(3) & ((\r13|Q\(3)) # (!\u17|Add2~6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(3),
	datab => \r13|Q\(3),
	datad => VCC,
	cin => \u17|Add2~6\,
	combout => \u17|Add2~7_combout\,
	cout => \u17|Add2~8\);

-- Location: LCCOMB_X29_Y10_N10
\u17|Add2~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~9_combout\ = ((\r13|Q\(4) $ (\r14|Q\(4) $ (\u17|Add2~8\)))) # (GND)
-- \u17|Add2~10\ = CARRY((\r13|Q\(4) & (\r14|Q\(4) & !\u17|Add2~8\)) # (!\r13|Q\(4) & ((\r14|Q\(4)) # (!\u17|Add2~8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(4),
	datab => \r14|Q\(4),
	datad => VCC,
	cin => \u17|Add2~8\,
	combout => \u17|Add2~9_combout\,
	cout => \u17|Add2~10\);

-- Location: LCCOMB_X29_Y10_N12
\u17|Add2~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~11_combout\ = (\r14|Q\(5) & ((\r13|Q\(5) & (!\u17|Add2~10\)) # (!\r13|Q\(5) & (\u17|Add2~10\ & VCC)))) # (!\r14|Q\(5) & ((\r13|Q\(5) & ((\u17|Add2~10\) # (GND))) # (!\r13|Q\(5) & (!\u17|Add2~10\))))
-- \u17|Add2~12\ = CARRY((\r14|Q\(5) & (\r13|Q\(5) & !\u17|Add2~10\)) # (!\r14|Q\(5) & ((\r13|Q\(5)) # (!\u17|Add2~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(5),
	datab => \r13|Q\(5),
	datad => VCC,
	cin => \u17|Add2~10\,
	combout => \u17|Add2~11_combout\,
	cout => \u17|Add2~12\);

-- Location: LCCOMB_X29_Y10_N14
\u17|Add2~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~13_combout\ = ((\r13|Q\(6) $ (\r14|Q\(6) $ (\u17|Add2~12\)))) # (GND)
-- \u17|Add2~14\ = CARRY((\r13|Q\(6) & (\r14|Q\(6) & !\u17|Add2~12\)) # (!\r13|Q\(6) & ((\r14|Q\(6)) # (!\u17|Add2~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(6),
	datab => \r14|Q\(6),
	datad => VCC,
	cin => \u17|Add2~12\,
	combout => \u17|Add2~13_combout\,
	cout => \u17|Add2~14\);

-- Location: LCCOMB_X29_Y10_N16
\u17|Add2~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~15_combout\ = (\r13|Q\(7) & ((\r14|Q\(7) & (!\u17|Add2~14\)) # (!\r14|Q\(7) & ((\u17|Add2~14\) # (GND))))) # (!\r13|Q\(7) & ((\r14|Q\(7) & (\u17|Add2~14\ & VCC)) # (!\r14|Q\(7) & (!\u17|Add2~14\))))
-- \u17|Add2~16\ = CARRY((\r13|Q\(7) & ((!\u17|Add2~14\) # (!\r14|Q\(7)))) # (!\r13|Q\(7) & (!\r14|Q\(7) & !\u17|Add2~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(7),
	datab => \r14|Q\(7),
	datad => VCC,
	cin => \u17|Add2~14\,
	combout => \u17|Add2~15_combout\,
	cout => \u17|Add2~16\);

-- Location: LCCOMB_X29_Y10_N18
\u17|Add2~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~17_combout\ = ((\r14|Q\(8) $ (\r13|Q\(8) $ (\u17|Add2~16\)))) # (GND)
-- \u17|Add2~18\ = CARRY((\r14|Q\(8) & ((!\u17|Add2~16\) # (!\r13|Q\(8)))) # (!\r14|Q\(8) & (!\r13|Q\(8) & !\u17|Add2~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(8),
	datab => \r13|Q\(8),
	datad => VCC,
	cin => \u17|Add2~16\,
	combout => \u17|Add2~17_combout\,
	cout => \u17|Add2~18\);

-- Location: LCCOMB_X29_Y10_N20
\u17|Add2~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~19_combout\ = (\r13|Q\(9) & ((\r14|Q\(9) & (!\u17|Add2~18\)) # (!\r14|Q\(9) & ((\u17|Add2~18\) # (GND))))) # (!\r13|Q\(9) & ((\r14|Q\(9) & (\u17|Add2~18\ & VCC)) # (!\r14|Q\(9) & (!\u17|Add2~18\))))
-- \u17|Add2~20\ = CARRY((\r13|Q\(9) & ((!\u17|Add2~18\) # (!\r14|Q\(9)))) # (!\r13|Q\(9) & (!\r14|Q\(9) & !\u17|Add2~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(9),
	datab => \r14|Q\(9),
	datad => VCC,
	cin => \u17|Add2~18\,
	combout => \u17|Add2~19_combout\,
	cout => \u17|Add2~20\);

-- Location: LCCOMB_X29_Y10_N22
\u17|Add2~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~21_combout\ = ((\r14|Q\(10) $ (\r13|Q\(10) $ (\u17|Add2~20\)))) # (GND)
-- \u17|Add2~22\ = CARRY((\r14|Q\(10) & ((!\u17|Add2~20\) # (!\r13|Q\(10)))) # (!\r14|Q\(10) & (!\r13|Q\(10) & !\u17|Add2~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(10),
	datab => \r13|Q\(10),
	datad => VCC,
	cin => \u17|Add2~20\,
	combout => \u17|Add2~21_combout\,
	cout => \u17|Add2~22\);

-- Location: LCCOMB_X29_Y10_N24
\u17|Add2~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~23_combout\ = (\r14|Q\(11) & ((\r13|Q\(11) & (!\u17|Add2~22\)) # (!\r13|Q\(11) & (\u17|Add2~22\ & VCC)))) # (!\r14|Q\(11) & ((\r13|Q\(11) & ((\u17|Add2~22\) # (GND))) # (!\r13|Q\(11) & (!\u17|Add2~22\))))
-- \u17|Add2~24\ = CARRY((\r14|Q\(11) & (\r13|Q\(11) & !\u17|Add2~22\)) # (!\r14|Q\(11) & ((\r13|Q\(11)) # (!\u17|Add2~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(11),
	datab => \r13|Q\(11),
	datad => VCC,
	cin => \u17|Add2~22\,
	combout => \u17|Add2~23_combout\,
	cout => \u17|Add2~24\);

-- Location: LCCOMB_X29_Y10_N26
\u17|Add2~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~25_combout\ = ((\r14|Q\(12) $ (\r13|Q\(12) $ (\u17|Add2~24\)))) # (GND)
-- \u17|Add2~26\ = CARRY((\r14|Q\(12) & ((!\u17|Add2~24\) # (!\r13|Q\(12)))) # (!\r14|Q\(12) & (!\r13|Q\(12) & !\u17|Add2~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(12),
	datab => \r13|Q\(12),
	datad => VCC,
	cin => \u17|Add2~24\,
	combout => \u17|Add2~25_combout\,
	cout => \u17|Add2~26\);

-- Location: LCCOMB_X29_Y10_N28
\u17|Add2~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~27_combout\ = (\r14|Q\(13) & ((\r13|Q\(13) & (!\u17|Add2~26\)) # (!\r13|Q\(13) & (\u17|Add2~26\ & VCC)))) # (!\r14|Q\(13) & ((\r13|Q\(13) & ((\u17|Add2~26\) # (GND))) # (!\r13|Q\(13) & (!\u17|Add2~26\))))
-- \u17|Add2~28\ = CARRY((\r14|Q\(13) & (\r13|Q\(13) & !\u17|Add2~26\)) # (!\r14|Q\(13) & ((\r13|Q\(13)) # (!\u17|Add2~26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(13),
	datab => \r13|Q\(13),
	datad => VCC,
	cin => \u17|Add2~26\,
	combout => \u17|Add2~27_combout\,
	cout => \u17|Add2~28\);

-- Location: LCCOMB_X29_Y10_N30
\u17|Add2~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~29_combout\ = \r13|Q\(14) $ (\u17|Add2~28\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(14),
	cin => \u17|Add2~28\,
	combout => \u17|Add2~29_combout\);

-- Location: LCCOMB_X27_Y10_N4
\u17|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add1~2_combout\ = (\r14|Q\(1) & ((\r13|Q\(1) & (!\u17|Add1~1\)) # (!\r13|Q\(1) & ((\u17|Add1~1\) # (GND))))) # (!\r14|Q\(1) & ((\r13|Q\(1) & (\u17|Add1~1\ & VCC)) # (!\r13|Q\(1) & (!\u17|Add1~1\))))
-- \u17|Add1~3\ = CARRY((\r14|Q\(1) & ((!\u17|Add1~1\) # (!\r13|Q\(1)))) # (!\r14|Q\(1) & (!\r13|Q\(1) & !\u17|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(1),
	datab => \r13|Q\(1),
	datad => VCC,
	cin => \u17|Add1~1\,
	combout => \u17|Add1~2_combout\,
	cout => \u17|Add1~3\);

-- Location: LCCOMB_X27_Y10_N6
\u17|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add1~4_combout\ = ((\r13|Q\(2) $ (\r14|Q\(2) $ (\u17|Add1~3\)))) # (GND)
-- \u17|Add1~5\ = CARRY((\r13|Q\(2) & ((!\u17|Add1~3\) # (!\r14|Q\(2)))) # (!\r13|Q\(2) & (!\r14|Q\(2) & !\u17|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(2),
	datab => \r14|Q\(2),
	datad => VCC,
	cin => \u17|Add1~3\,
	combout => \u17|Add1~4_combout\,
	cout => \u17|Add1~5\);

-- Location: LCCOMB_X27_Y10_N8
\u17|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add1~6_combout\ = (\r13|Q\(3) & ((\r14|Q\(3) & (!\u17|Add1~5\)) # (!\r14|Q\(3) & (\u17|Add1~5\ & VCC)))) # (!\r13|Q\(3) & ((\r14|Q\(3) & ((\u17|Add1~5\) # (GND))) # (!\r14|Q\(3) & (!\u17|Add1~5\))))
-- \u17|Add1~7\ = CARRY((\r13|Q\(3) & (\r14|Q\(3) & !\u17|Add1~5\)) # (!\r13|Q\(3) & ((\r14|Q\(3)) # (!\u17|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(3),
	datab => \r14|Q\(3),
	datad => VCC,
	cin => \u17|Add1~5\,
	combout => \u17|Add1~6_combout\,
	cout => \u17|Add1~7\);

-- Location: LCCOMB_X27_Y10_N10
\u17|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add1~8_combout\ = ((\r14|Q\(4) $ (\r13|Q\(4) $ (\u17|Add1~7\)))) # (GND)
-- \u17|Add1~9\ = CARRY((\r14|Q\(4) & (\r13|Q\(4) & !\u17|Add1~7\)) # (!\r14|Q\(4) & ((\r13|Q\(4)) # (!\u17|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(4),
	datab => \r13|Q\(4),
	datad => VCC,
	cin => \u17|Add1~7\,
	combout => \u17|Add1~8_combout\,
	cout => \u17|Add1~9\);

-- Location: LCCOMB_X27_Y10_N12
\u17|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add1~10_combout\ = (\r13|Q\(5) & ((\r14|Q\(5) & (!\u17|Add1~9\)) # (!\r14|Q\(5) & (\u17|Add1~9\ & VCC)))) # (!\r13|Q\(5) & ((\r14|Q\(5) & ((\u17|Add1~9\) # (GND))) # (!\r14|Q\(5) & (!\u17|Add1~9\))))
-- \u17|Add1~11\ = CARRY((\r13|Q\(5) & (\r14|Q\(5) & !\u17|Add1~9\)) # (!\r13|Q\(5) & ((\r14|Q\(5)) # (!\u17|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(5),
	datab => \r14|Q\(5),
	datad => VCC,
	cin => \u17|Add1~9\,
	combout => \u17|Add1~10_combout\,
	cout => \u17|Add1~11\);

-- Location: LCCOMB_X27_Y10_N14
\u17|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add1~12_combout\ = ((\r14|Q\(6) $ (\r13|Q\(6) $ (\u17|Add1~11\)))) # (GND)
-- \u17|Add1~13\ = CARRY((\r14|Q\(6) & (\r13|Q\(6) & !\u17|Add1~11\)) # (!\r14|Q\(6) & ((\r13|Q\(6)) # (!\u17|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(6),
	datab => \r13|Q\(6),
	datad => VCC,
	cin => \u17|Add1~11\,
	combout => \u17|Add1~12_combout\,
	cout => \u17|Add1~13\);

-- Location: LCCOMB_X27_Y10_N16
\u17|Add1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add1~14_combout\ = (\r14|Q\(7) & ((\r13|Q\(7) & (!\u17|Add1~13\)) # (!\r13|Q\(7) & ((\u17|Add1~13\) # (GND))))) # (!\r14|Q\(7) & ((\r13|Q\(7) & (\u17|Add1~13\ & VCC)) # (!\r13|Q\(7) & (!\u17|Add1~13\))))
-- \u17|Add1~15\ = CARRY((\r14|Q\(7) & ((!\u17|Add1~13\) # (!\r13|Q\(7)))) # (!\r14|Q\(7) & (!\r13|Q\(7) & !\u17|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(7),
	datab => \r13|Q\(7),
	datad => VCC,
	cin => \u17|Add1~13\,
	combout => \u17|Add1~14_combout\,
	cout => \u17|Add1~15\);

-- Location: LCCOMB_X27_Y10_N18
\u17|Add1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add1~16_combout\ = ((\r13|Q\(8) $ (\r14|Q\(8) $ (\u17|Add1~15\)))) # (GND)
-- \u17|Add1~17\ = CARRY((\r13|Q\(8) & ((!\u17|Add1~15\) # (!\r14|Q\(8)))) # (!\r13|Q\(8) & (!\r14|Q\(8) & !\u17|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(8),
	datab => \r14|Q\(8),
	datad => VCC,
	cin => \u17|Add1~15\,
	combout => \u17|Add1~16_combout\,
	cout => \u17|Add1~17\);

-- Location: LCCOMB_X27_Y10_N20
\u17|Add1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add1~18_combout\ = (\r14|Q\(9) & ((\r13|Q\(9) & (!\u17|Add1~17\)) # (!\r13|Q\(9) & ((\u17|Add1~17\) # (GND))))) # (!\r14|Q\(9) & ((\r13|Q\(9) & (\u17|Add1~17\ & VCC)) # (!\r13|Q\(9) & (!\u17|Add1~17\))))
-- \u17|Add1~19\ = CARRY((\r14|Q\(9) & ((!\u17|Add1~17\) # (!\r13|Q\(9)))) # (!\r14|Q\(9) & (!\r13|Q\(9) & !\u17|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(9),
	datab => \r13|Q\(9),
	datad => VCC,
	cin => \u17|Add1~17\,
	combout => \u17|Add1~18_combout\,
	cout => \u17|Add1~19\);

-- Location: LCCOMB_X27_Y10_N22
\u17|Add1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add1~20_combout\ = ((\r13|Q\(10) $ (\r14|Q\(10) $ (\u17|Add1~19\)))) # (GND)
-- \u17|Add1~21\ = CARRY((\r13|Q\(10) & ((!\u17|Add1~19\) # (!\r14|Q\(10)))) # (!\r13|Q\(10) & (!\r14|Q\(10) & !\u17|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(10),
	datab => \r14|Q\(10),
	datad => VCC,
	cin => \u17|Add1~19\,
	combout => \u17|Add1~20_combout\,
	cout => \u17|Add1~21\);

-- Location: LCCOMB_X27_Y10_N24
\u17|Add1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add1~22_combout\ = (\r14|Q\(11) & ((\r13|Q\(11) & (!\u17|Add1~21\)) # (!\r13|Q\(11) & ((\u17|Add1~21\) # (GND))))) # (!\r14|Q\(11) & ((\r13|Q\(11) & (\u17|Add1~21\ & VCC)) # (!\r13|Q\(11) & (!\u17|Add1~21\))))
-- \u17|Add1~23\ = CARRY((\r14|Q\(11) & ((!\u17|Add1~21\) # (!\r13|Q\(11)))) # (!\r14|Q\(11) & (!\r13|Q\(11) & !\u17|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(11),
	datab => \r13|Q\(11),
	datad => VCC,
	cin => \u17|Add1~21\,
	combout => \u17|Add1~22_combout\,
	cout => \u17|Add1~23\);

-- Location: LCCOMB_X27_Y10_N26
\u17|Add1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add1~24_combout\ = ((\r14|Q\(12) $ (\r13|Q\(12) $ (\u17|Add1~23\)))) # (GND)
-- \u17|Add1~25\ = CARRY((\r14|Q\(12) & (\r13|Q\(12) & !\u17|Add1~23\)) # (!\r14|Q\(12) & ((\r13|Q\(12)) # (!\u17|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r14|Q\(12),
	datab => \r13|Q\(12),
	datad => VCC,
	cin => \u17|Add1~23\,
	combout => \u17|Add1~24_combout\,
	cout => \u17|Add1~25\);

-- Location: LCCOMB_X27_Y10_N28
\u17|Add1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add1~26_combout\ = (\r13|Q\(13) & ((\r14|Q\(13) & (!\u17|Add1~25\)) # (!\r14|Q\(13) & (\u17|Add1~25\ & VCC)))) # (!\r13|Q\(13) & ((\r14|Q\(13) & ((\u17|Add1~25\) # (GND))) # (!\r14|Q\(13) & (!\u17|Add1~25\))))
-- \u17|Add1~27\ = CARRY((\r13|Q\(13) & (\r14|Q\(13) & !\u17|Add1~25\)) # (!\r13|Q\(13) & ((\r14|Q\(13)) # (!\u17|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(13),
	datab => \r14|Q\(13),
	datad => VCC,
	cin => \u17|Add1~25\,
	combout => \u17|Add1~26_combout\,
	cout => \u17|Add1~27\);

-- Location: LCCOMB_X27_Y10_N30
\u17|Add1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add1~28_combout\ = \u17|Add1~27\ $ (\r13|Q\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \r13|Q\(14),
	cin => \u17|Add1~27\,
	combout => \u17|Add1~28_combout\);

-- Location: LCCOMB_X29_Y10_N0
\u17|Add2~31\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~31_combout\ = (\r13|Q\(14) & (((\u17|Add1~28_combout\)))) # (!\r13|Q\(14) & ((\u17|LessThan0~26_combout\ & ((\u17|Add1~28_combout\))) # (!\u17|LessThan0~26_combout\ & (\u17|Add2~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(14),
	datab => \u17|LessThan0~26_combout\,
	datac => \u17|Add2~29_combout\,
	datad => \u17|Add1~28_combout\,
	combout => \u17|Add2~31_combout\);

-- Location: FF_X31_Y10_N3
\u17|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u17|sum[14]~feeder_combout\,
	asdata => \u17|Add2~31_combout\,
	sload => \u17|process_0~0_combout\,
	ena => \u17|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u17|sum\(14));

-- Location: LCCOMB_X32_Y10_N6
\r17|Q[14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r17|Q[14]~feeder_combout\ = \u17|sum\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sum\(14),
	combout => \r17|Q[14]~feeder_combout\);

-- Location: FF_X32_Y10_N7
\r17|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r17|Q[14]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r17|Q\(14));

-- Location: FF_X23_Y9_N29
\u18|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u18|sum[13]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u18|sum\(13));

-- Location: LCCOMB_X30_Y9_N26
\r18|Q[13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r18|Q[13]~feeder_combout\ = \u18|sum\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u18|sum\(13),
	combout => \r18|Q[13]~feeder_combout\);

-- Location: FF_X30_Y9_N27
\r18|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r18|Q[13]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r18|Q\(13));

-- Location: LCCOMB_X31_Y10_N20
\u17|sum[13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[13]~feeder_combout\ = \u17|sum[13]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u17|sum[13]~42_combout\,
	combout => \u17|sum[13]~feeder_combout\);

-- Location: LCCOMB_X28_Y10_N30
\u17|Add2~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~32_combout\ = (\r13|Q\(14) & (((\u17|Add1~26_combout\)))) # (!\r13|Q\(14) & ((\u17|LessThan0~26_combout\ & ((\u17|Add1~26_combout\))) # (!\u17|LessThan0~26_combout\ & (\u17|Add2~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u17|Add2~27_combout\,
	datab => \u17|Add1~26_combout\,
	datac => \r13|Q\(14),
	datad => \u17|LessThan0~26_combout\,
	combout => \u17|Add2~32_combout\);

-- Location: FF_X31_Y10_N21
\u17|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u17|sum[13]~feeder_combout\,
	asdata => \u17|Add2~32_combout\,
	sload => \u17|process_0~0_combout\,
	ena => \u17|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u17|sum\(13));

-- Location: LCCOMB_X31_Y10_N4
\r17|Q[13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r17|Q[13]~feeder_combout\ = \u17|sum\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sum\(13),
	combout => \r17|Q[13]~feeder_combout\);

-- Location: FF_X31_Y10_N5
\r17|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r17|Q[13]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r17|Q\(13));

-- Location: LCCOMB_X31_Y10_N18
\u17|sum[12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[12]~feeder_combout\ = \u17|sum[12]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sum[12]~40_combout\,
	combout => \u17|sum[12]~feeder_combout\);

-- Location: LCCOMB_X28_Y10_N20
\u17|Add2~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~33_combout\ = (\r13|Q\(14) & (\u17|Add1~24_combout\)) # (!\r13|Q\(14) & ((\u17|LessThan0~26_combout\ & (\u17|Add1~24_combout\)) # (!\u17|LessThan0~26_combout\ & ((\u17|Add2~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u17|Add1~24_combout\,
	datab => \u17|Add2~25_combout\,
	datac => \r13|Q\(14),
	datad => \u17|LessThan0~26_combout\,
	combout => \u17|Add2~33_combout\);

-- Location: FF_X31_Y10_N19
\u17|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u17|sum[12]~feeder_combout\,
	asdata => \u17|Add2~33_combout\,
	sload => \u17|process_0~0_combout\,
	ena => \u17|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u17|sum\(12));

-- Location: LCCOMB_X32_Y10_N24
\r17|Q[12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r17|Q[12]~feeder_combout\ = \u17|sum\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sum\(12),
	combout => \r17|Q[12]~feeder_combout\);

-- Location: FF_X32_Y10_N25
\r17|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r17|Q[12]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r17|Q\(12));

-- Location: FF_X23_Y9_N27
\u18|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u18|sum[12]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u18|sum\(12));

-- Location: LCCOMB_X30_Y9_N24
\r18|Q[12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r18|Q[12]~feeder_combout\ = \u18|sum\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u18|sum\(12),
	combout => \r18|Q[12]~feeder_combout\);

-- Location: FF_X30_Y9_N25
\r18|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r18|Q[12]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r18|Q\(12));

-- Location: FF_X23_Y9_N25
\u18|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u18|sum[11]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u18|sum\(11));

-- Location: LCCOMB_X30_Y9_N10
\r18|Q[11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r18|Q[11]~feeder_combout\ = \u18|sum\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u18|sum\(11),
	combout => \r18|Q[11]~feeder_combout\);

-- Location: FF_X30_Y9_N11
\r18|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r18|Q[11]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r18|Q\(11));

-- Location: LCCOMB_X28_Y10_N18
\u17|Add2~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~34_combout\ = (\r13|Q\(14) & (((\u17|Add1~22_combout\)))) # (!\r13|Q\(14) & ((\u17|LessThan0~26_combout\ & ((\u17|Add1~22_combout\))) # (!\u17|LessThan0~26_combout\ & (\u17|Add2~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u17|Add2~23_combout\,
	datab => \u17|Add1~22_combout\,
	datac => \r13|Q\(14),
	datad => \u17|LessThan0~26_combout\,
	combout => \u17|Add2~34_combout\);

-- Location: FF_X30_Y10_N23
\u17|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u17|sum[11]~38_combout\,
	asdata => \u17|Add2~34_combout\,
	sload => \u17|process_0~0_combout\,
	ena => \u17|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u17|sum\(11));

-- Location: LCCOMB_X32_Y10_N18
\r17|Q[11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r17|Q[11]~feeder_combout\ = \u17|sum\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sum\(11),
	combout => \r17|Q[11]~feeder_combout\);

-- Location: FF_X32_Y10_N19
\r17|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r17|Q[11]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r17|Q\(11));

-- Location: FF_X23_Y9_N23
\u18|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u18|sum[10]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u18|sum\(10));

-- Location: LCCOMB_X30_Y9_N0
\r18|Q[10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r18|Q[10]~feeder_combout\ = \u18|sum\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u18|sum\(10),
	combout => \r18|Q[10]~feeder_combout\);

-- Location: FF_X30_Y9_N1
\r18|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r18|Q[10]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r18|Q\(10));

-- Location: LCCOMB_X28_Y10_N16
\u17|Add2~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~35_combout\ = (\r13|Q\(14) & (((\u17|Add1~20_combout\)))) # (!\r13|Q\(14) & ((\u17|LessThan0~26_combout\ & ((\u17|Add1~20_combout\))) # (!\u17|LessThan0~26_combout\ & (\u17|Add2~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u17|Add2~21_combout\,
	datab => \u17|Add1~20_combout\,
	datac => \r13|Q\(14),
	datad => \u17|LessThan0~26_combout\,
	combout => \u17|Add2~35_combout\);

-- Location: FF_X30_Y10_N21
\u17|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u17|sum[10]~36_combout\,
	asdata => \u17|Add2~35_combout\,
	sload => \u17|process_0~0_combout\,
	ena => \u17|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u17|sum\(10));

-- Location: LCCOMB_X31_Y10_N10
\r17|Q[10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r17|Q[10]~feeder_combout\ = \u17|sum\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sum\(10),
	combout => \r17|Q[10]~feeder_combout\);

-- Location: FF_X31_Y10_N11
\r17|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r17|Q[10]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r17|Q\(10));

-- Location: LCCOMB_X32_Y10_N28
\u17|sum[9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[9]~feeder_combout\ = \u17|sum[9]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sum[9]~34_combout\,
	combout => \u17|sum[9]~feeder_combout\);

-- Location: LCCOMB_X28_Y10_N6
\u17|Add2~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~36_combout\ = (\u17|LessThan0~26_combout\ & (((\u17|Add1~18_combout\)))) # (!\u17|LessThan0~26_combout\ & ((\r13|Q\(14) & ((\u17|Add1~18_combout\))) # (!\r13|Q\(14) & (\u17|Add2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u17|Add2~19_combout\,
	datab => \u17|LessThan0~26_combout\,
	datac => \r13|Q\(14),
	datad => \u17|Add1~18_combout\,
	combout => \u17|Add2~36_combout\);

-- Location: FF_X32_Y10_N29
\u17|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u17|sum[9]~feeder_combout\,
	asdata => \u17|Add2~36_combout\,
	sload => \u17|process_0~0_combout\,
	ena => \u17|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u17|sum\(9));

-- Location: LCCOMB_X32_Y10_N4
\r17|Q[9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r17|Q[9]~feeder_combout\ = \u17|sum\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sum\(9),
	combout => \r17|Q[9]~feeder_combout\);

-- Location: FF_X32_Y10_N5
\r17|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r17|Q[9]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r17|Q\(9));

-- Location: FF_X23_Y9_N21
\u18|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u18|sum[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u18|sum\(9));

-- Location: LCCOMB_X30_Y9_N18
\r18|Q[9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r18|Q[9]~feeder_combout\ = \u18|sum\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u18|sum\(9),
	combout => \r18|Q[9]~feeder_combout\);

-- Location: FF_X30_Y9_N19
\r18|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r18|Q[9]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r18|Q\(9));

-- Location: LCCOMB_X28_Y10_N12
\u17|Add2~37\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~37_combout\ = (\r13|Q\(14) & (((\u17|Add1~16_combout\)))) # (!\r13|Q\(14) & ((\u17|LessThan0~26_combout\ & ((\u17|Add1~16_combout\))) # (!\u17|LessThan0~26_combout\ & (\u17|Add2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u17|Add2~17_combout\,
	datab => \u17|Add1~16_combout\,
	datac => \r13|Q\(14),
	datad => \u17|LessThan0~26_combout\,
	combout => \u17|Add2~37_combout\);

-- Location: FF_X30_Y10_N17
\u17|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u17|sum[8]~32_combout\,
	asdata => \u17|Add2~37_combout\,
	sload => \u17|process_0~0_combout\,
	ena => \u17|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u17|sum\(8));

-- Location: FF_X31_Y9_N25
\r17|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u17|sum\(8),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r17|Q\(8));

-- Location: FF_X23_Y9_N19
\u18|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u18|sum[8]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u18|sum\(8));

-- Location: LCCOMB_X30_Y9_N28
\r18|Q[8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r18|Q[8]~feeder_combout\ = \u18|sum\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u18|sum\(8),
	combout => \r18|Q[8]~feeder_combout\);

-- Location: FF_X30_Y9_N29
\r18|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r18|Q[8]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r18|Q\(8));

-- Location: LCCOMB_X31_Y10_N24
\u17|sum[7]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[7]~feeder_combout\ = \u17|sum[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sum[7]~30_combout\,
	combout => \u17|sum[7]~feeder_combout\);

-- Location: LCCOMB_X28_Y10_N22
\u17|Add2~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~38_combout\ = (\u17|LessThan0~26_combout\ & (\u17|Add1~14_combout\)) # (!\u17|LessThan0~26_combout\ & ((\r13|Q\(14) & (\u17|Add1~14_combout\)) # (!\r13|Q\(14) & ((\u17|Add2~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u17|Add1~14_combout\,
	datab => \u17|LessThan0~26_combout\,
	datac => \r13|Q\(14),
	datad => \u17|Add2~15_combout\,
	combout => \u17|Add2~38_combout\);

-- Location: FF_X31_Y10_N25
\u17|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u17|sum[7]~feeder_combout\,
	asdata => \u17|Add2~38_combout\,
	sload => \u17|process_0~0_combout\,
	ena => \u17|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u17|sum\(7));

-- Location: FF_X31_Y9_N27
\r17|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u17|sum\(7),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r17|Q\(7));

-- Location: FF_X23_Y9_N17
\u18|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u18|sum[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u18|sum\(7));

-- Location: LCCOMB_X30_Y9_N14
\r18|Q[7]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r18|Q[7]~feeder_combout\ = \u18|sum\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u18|sum\(7),
	combout => \r18|Q[7]~feeder_combout\);

-- Location: FF_X30_Y9_N15
\r18|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r18|Q[7]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r18|Q\(7));

-- Location: FF_X23_Y9_N15
\u18|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u18|sum[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u18|sum\(6));

-- Location: LCCOMB_X30_Y9_N16
\r18|Q[6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r18|Q[6]~feeder_combout\ = \u18|sum\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u18|sum\(6),
	combout => \r18|Q[6]~feeder_combout\);

-- Location: FF_X30_Y9_N17
\r18|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r18|Q[6]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r18|Q\(6));

-- Location: LCCOMB_X31_Y10_N30
\u17|sum[6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[6]~feeder_combout\ = \u17|sum[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sum[6]~28_combout\,
	combout => \u17|sum[6]~feeder_combout\);

-- Location: LCCOMB_X28_Y10_N28
\u17|Add2~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~39_combout\ = (\r13|Q\(14) & (((\u17|Add1~12_combout\)))) # (!\r13|Q\(14) & ((\u17|LessThan0~26_combout\ & ((\u17|Add1~12_combout\))) # (!\u17|LessThan0~26_combout\ & (\u17|Add2~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(14),
	datab => \u17|LessThan0~26_combout\,
	datac => \u17|Add2~13_combout\,
	datad => \u17|Add1~12_combout\,
	combout => \u17|Add2~39_combout\);

-- Location: FF_X31_Y10_N31
\u17|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u17|sum[6]~feeder_combout\,
	asdata => \u17|Add2~39_combout\,
	sload => \u17|process_0~0_combout\,
	ena => \u17|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u17|sum\(6));

-- Location: FF_X31_Y9_N21
\r17|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u17|sum\(6),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r17|Q\(6));

-- Location: FF_X23_Y9_N13
\u18|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u18|sum[5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u18|sum\(5));

-- Location: LCCOMB_X30_Y9_N2
\r18|Q[5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r18|Q[5]~feeder_combout\ = \u18|sum\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u18|sum\(5),
	combout => \r18|Q[5]~feeder_combout\);

-- Location: FF_X30_Y9_N3
\r18|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r18|Q[5]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r18|Q\(5));

-- Location: LCCOMB_X31_Y10_N12
\u17|sum[5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[5]~feeder_combout\ = \u17|sum[5]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sum[5]~26_combout\,
	combout => \u17|sum[5]~feeder_combout\);

-- Location: LCCOMB_X31_Y10_N8
\u17|Add2~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~40_combout\ = (\u17|LessThan0~26_combout\ & (((\u17|Add1~10_combout\)))) # (!\u17|LessThan0~26_combout\ & ((\r13|Q\(14) & (\u17|Add1~10_combout\)) # (!\r13|Q\(14) & ((\u17|Add2~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u17|LessThan0~26_combout\,
	datab => \r13|Q\(14),
	datac => \u17|Add1~10_combout\,
	datad => \u17|Add2~11_combout\,
	combout => \u17|Add2~40_combout\);

-- Location: FF_X31_Y10_N13
\u17|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u17|sum[5]~feeder_combout\,
	asdata => \u17|Add2~40_combout\,
	sload => \u17|process_0~0_combout\,
	ena => \u17|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u17|sum\(5));

-- Location: LCCOMB_X32_Y10_N30
\r17|Q[5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r17|Q[5]~feeder_combout\ = \u17|sum\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sum\(5),
	combout => \r17|Q[5]~feeder_combout\);

-- Location: FF_X32_Y10_N31
\r17|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r17|Q[5]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r17|Q\(5));

-- Location: FF_X23_Y9_N11
\u18|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u18|sum[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u18|sum\(4));

-- Location: FF_X30_Y9_N13
\r18|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u18|sum\(4),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r18|Q\(4));

-- Location: LCCOMB_X31_Y10_N6
\u17|sum[4]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[4]~feeder_combout\ = \u17|sum[4]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sum[4]~24_combout\,
	combout => \u17|sum[4]~feeder_combout\);

-- Location: LCCOMB_X31_Y10_N26
\u17|Add2~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~41_combout\ = (\r13|Q\(14) & (\u17|Add1~8_combout\)) # (!\r13|Q\(14) & ((\u17|LessThan0~26_combout\ & (\u17|Add1~8_combout\)) # (!\u17|LessThan0~26_combout\ & ((\u17|Add2~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u17|Add1~8_combout\,
	datab => \r13|Q\(14),
	datac => \u17|LessThan0~26_combout\,
	datad => \u17|Add2~9_combout\,
	combout => \u17|Add2~41_combout\);

-- Location: FF_X31_Y10_N7
\u17|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u17|sum[4]~feeder_combout\,
	asdata => \u17|Add2~41_combout\,
	sload => \u17|process_0~0_combout\,
	ena => \u17|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u17|sum\(4));

-- Location: FF_X31_Y9_N1
\r17|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u17|sum\(4),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r17|Q\(4));

-- Location: FF_X23_Y9_N9
\u18|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u18|sum[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u18|sum\(3));

-- Location: FF_X30_Y9_N31
\r18|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u18|sum\(3),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r18|Q\(3));

-- Location: LCCOMB_X31_Y10_N0
\u17|sum[3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[3]~feeder_combout\ = \u17|sum[3]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u17|sum[3]~22_combout\,
	combout => \u17|sum[3]~feeder_combout\);

-- Location: LCCOMB_X28_Y10_N2
\u17|Add2~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~42_combout\ = (\r13|Q\(14) & (((\u17|Add1~6_combout\)))) # (!\r13|Q\(14) & ((\u17|LessThan0~26_combout\ & ((\u17|Add1~6_combout\))) # (!\u17|LessThan0~26_combout\ & (\u17|Add2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(14),
	datab => \u17|LessThan0~26_combout\,
	datac => \u17|Add2~7_combout\,
	datad => \u17|Add1~6_combout\,
	combout => \u17|Add2~42_combout\);

-- Location: FF_X31_Y10_N1
\u17|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u17|sum[3]~feeder_combout\,
	asdata => \u17|Add2~42_combout\,
	sload => \u17|process_0~0_combout\,
	ena => \u17|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u17|sum\(3));

-- Location: FF_X31_Y9_N9
\r17|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u17|sum\(3),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r17|Q\(3));

-- Location: FF_X23_Y9_N7
\u18|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u18|sum[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u18|sum\(2));

-- Location: LCCOMB_X30_Y9_N20
\r18|Q[2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r18|Q[2]~feeder_combout\ = \u18|sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u18|sum\(2),
	combout => \r18|Q[2]~feeder_combout\);

-- Location: FF_X30_Y9_N21
\r18|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r18|Q[2]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r18|Q\(2));

-- Location: LCCOMB_X31_Y10_N14
\u17|sum[2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[2]~feeder_combout\ = \u17|sum[2]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u17|sum[2]~20_combout\,
	combout => \u17|sum[2]~feeder_combout\);

-- Location: LCCOMB_X28_Y10_N8
\u17|Add2~43\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~43_combout\ = (\r13|Q\(14) & (((\u17|Add1~4_combout\)))) # (!\r13|Q\(14) & ((\u17|LessThan0~26_combout\ & (\u17|Add1~4_combout\)) # (!\u17|LessThan0~26_combout\ & ((\u17|Add2~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(14),
	datab => \u17|LessThan0~26_combout\,
	datac => \u17|Add1~4_combout\,
	datad => \u17|Add2~5_combout\,
	combout => \u17|Add2~43_combout\);

-- Location: FF_X31_Y10_N15
\u17|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u17|sum[2]~feeder_combout\,
	asdata => \u17|Add2~43_combout\,
	sload => \u17|process_0~0_combout\,
	ena => \u17|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u17|sum\(2));

-- Location: FF_X31_Y9_N17
\r17|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u17|sum\(2),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r17|Q\(2));

-- Location: LCCOMB_X31_Y10_N28
\u17|sum[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sum[1]~feeder_combout\ = \u17|sum[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sum[1]~18_combout\,
	combout => \u17|sum[1]~feeder_combout\);

-- Location: LCCOMB_X28_Y10_N26
\u17|Add2~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|Add2~44_combout\ = (\r13|Q\(14) & (((\u17|Add1~2_combout\)))) # (!\r13|Q\(14) & ((\u17|LessThan0~26_combout\ & (\u17|Add1~2_combout\)) # (!\u17|LessThan0~26_combout\ & ((\u17|Add2~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r13|Q\(14),
	datab => \u17|LessThan0~26_combout\,
	datac => \u17|Add1~2_combout\,
	datad => \u17|Add2~3_combout\,
	combout => \u17|Add2~44_combout\);

-- Location: FF_X31_Y10_N29
\u17|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u17|sum[1]~feeder_combout\,
	asdata => \u17|Add2~44_combout\,
	sload => \u17|process_0~0_combout\,
	ena => \u17|sum[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u17|sum\(1));

-- Location: FF_X31_Y9_N19
\r17|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \u17|sum\(1),
	clrn => \current_state.state_reset~clkctrl_outclk\,
	sload => VCC,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r17|Q\(1));

-- Location: FF_X23_Y9_N5
\u18|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u18|sum[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u18|sum\(1));

-- Location: LCCOMB_X30_Y9_N22
\r18|Q[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r18|Q[1]~feeder_combout\ = \u18|sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u18|sum\(1),
	combout => \r18|Q[1]~feeder_combout\);

-- Location: FF_X30_Y9_N23
\r18|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r18|Q[1]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r18|Q\(1));

-- Location: LCCOMB_X31_Y9_N0
\u19|LessThan0~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan0~1_cout\ = CARRY((!\r18|Q\(0) & \r17|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(0),
	datab => \r17|Q\(0),
	datad => VCC,
	cout => \u19|LessThan0~1_cout\);

-- Location: LCCOMB_X31_Y9_N2
\u19|LessThan0~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan0~3_cout\ = CARRY((\r17|Q\(1) & (\r18|Q\(1) & !\u19|LessThan0~1_cout\)) # (!\r17|Q\(1) & ((\r18|Q\(1)) # (!\u19|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(1),
	datab => \r18|Q\(1),
	datad => VCC,
	cin => \u19|LessThan0~1_cout\,
	cout => \u19|LessThan0~3_cout\);

-- Location: LCCOMB_X31_Y9_N4
\u19|LessThan0~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan0~5_cout\ = CARRY((\r18|Q\(2) & (\r17|Q\(2) & !\u19|LessThan0~3_cout\)) # (!\r18|Q\(2) & ((\r17|Q\(2)) # (!\u19|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(2),
	datab => \r17|Q\(2),
	datad => VCC,
	cin => \u19|LessThan0~3_cout\,
	cout => \u19|LessThan0~5_cout\);

-- Location: LCCOMB_X31_Y9_N6
\u19|LessThan0~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan0~7_cout\ = CARRY((\r18|Q\(3) & ((!\u19|LessThan0~5_cout\) # (!\r17|Q\(3)))) # (!\r18|Q\(3) & (!\r17|Q\(3) & !\u19|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(3),
	datab => \r17|Q\(3),
	datad => VCC,
	cin => \u19|LessThan0~5_cout\,
	cout => \u19|LessThan0~7_cout\);

-- Location: LCCOMB_X31_Y9_N8
\u19|LessThan0~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan0~9_cout\ = CARRY((\r18|Q\(4) & (\r17|Q\(4) & !\u19|LessThan0~7_cout\)) # (!\r18|Q\(4) & ((\r17|Q\(4)) # (!\u19|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(4),
	datab => \r17|Q\(4),
	datad => VCC,
	cin => \u19|LessThan0~7_cout\,
	cout => \u19|LessThan0~9_cout\);

-- Location: LCCOMB_X31_Y9_N10
\u19|LessThan0~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan0~11_cout\ = CARRY((\r18|Q\(5) & ((!\u19|LessThan0~9_cout\) # (!\r17|Q\(5)))) # (!\r18|Q\(5) & (!\r17|Q\(5) & !\u19|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(5),
	datab => \r17|Q\(5),
	datad => VCC,
	cin => \u19|LessThan0~9_cout\,
	cout => \u19|LessThan0~11_cout\);

-- Location: LCCOMB_X31_Y9_N12
\u19|LessThan0~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan0~13_cout\ = CARRY((\r18|Q\(6) & (\r17|Q\(6) & !\u19|LessThan0~11_cout\)) # (!\r18|Q\(6) & ((\r17|Q\(6)) # (!\u19|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(6),
	datab => \r17|Q\(6),
	datad => VCC,
	cin => \u19|LessThan0~11_cout\,
	cout => \u19|LessThan0~13_cout\);

-- Location: LCCOMB_X31_Y9_N14
\u19|LessThan0~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan0~15_cout\ = CARRY((\r17|Q\(7) & (\r18|Q\(7) & !\u19|LessThan0~13_cout\)) # (!\r17|Q\(7) & ((\r18|Q\(7)) # (!\u19|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(7),
	datab => \r18|Q\(7),
	datad => VCC,
	cin => \u19|LessThan0~13_cout\,
	cout => \u19|LessThan0~15_cout\);

-- Location: LCCOMB_X31_Y9_N16
\u19|LessThan0~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan0~17_cout\ = CARRY((\r17|Q\(8) & ((!\u19|LessThan0~15_cout\) # (!\r18|Q\(8)))) # (!\r17|Q\(8) & (!\r18|Q\(8) & !\u19|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(8),
	datab => \r18|Q\(8),
	datad => VCC,
	cin => \u19|LessThan0~15_cout\,
	cout => \u19|LessThan0~17_cout\);

-- Location: LCCOMB_X31_Y9_N18
\u19|LessThan0~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan0~19_cout\ = CARRY((\r17|Q\(9) & (\r18|Q\(9) & !\u19|LessThan0~17_cout\)) # (!\r17|Q\(9) & ((\r18|Q\(9)) # (!\u19|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(9),
	datab => \r18|Q\(9),
	datad => VCC,
	cin => \u19|LessThan0~17_cout\,
	cout => \u19|LessThan0~19_cout\);

-- Location: LCCOMB_X31_Y9_N20
\u19|LessThan0~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan0~21_cout\ = CARRY((\r18|Q\(10) & (\r17|Q\(10) & !\u19|LessThan0~19_cout\)) # (!\r18|Q\(10) & ((\r17|Q\(10)) # (!\u19|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(10),
	datab => \r17|Q\(10),
	datad => VCC,
	cin => \u19|LessThan0~19_cout\,
	cout => \u19|LessThan0~21_cout\);

-- Location: LCCOMB_X31_Y9_N22
\u19|LessThan0~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan0~23_cout\ = CARRY((\r18|Q\(11) & ((!\u19|LessThan0~21_cout\) # (!\r17|Q\(11)))) # (!\r18|Q\(11) & (!\r17|Q\(11) & !\u19|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(11),
	datab => \r17|Q\(11),
	datad => VCC,
	cin => \u19|LessThan0~21_cout\,
	cout => \u19|LessThan0~23_cout\);

-- Location: LCCOMB_X31_Y9_N24
\u19|LessThan0~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan0~25_cout\ = CARRY((\r17|Q\(12) & ((!\u19|LessThan0~23_cout\) # (!\r18|Q\(12)))) # (!\r17|Q\(12) & (!\r18|Q\(12) & !\u19|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(12),
	datab => \r18|Q\(12),
	datad => VCC,
	cin => \u19|LessThan0~23_cout\,
	cout => \u19|LessThan0~25_cout\);

-- Location: LCCOMB_X31_Y9_N26
\u19|LessThan0~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan0~27_cout\ = CARRY((\r18|Q\(13) & ((!\u19|LessThan0~25_cout\) # (!\r17|Q\(13)))) # (!\r18|Q\(13) & (!\r17|Q\(13) & !\u19|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(13),
	datab => \r17|Q\(13),
	datad => VCC,
	cin => \u19|LessThan0~25_cout\,
	cout => \u19|LessThan0~27_cout\);

-- Location: LCCOMB_X31_Y9_N28
\u19|LessThan0~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan0~28_combout\ = (\r18|Q\(14) & (!\u19|LessThan0~27_cout\ & \r17|Q\(14))) # (!\r18|Q\(14) & ((\r17|Q\(14)) # (!\u19|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(14),
	datad => \r17|Q\(14),
	cin => \u19|LessThan0~27_cout\,
	combout => \u19|LessThan0~28_combout\);

-- Location: LCCOMB_X31_Y8_N2
\u19|Add2~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~0_combout\ = (\r17|Q\(0) & (\r18|Q\(0) $ (VCC))) # (!\r17|Q\(0) & ((\r18|Q\(0)) # (GND)))
-- \u19|Add2~1\ = CARRY((\r18|Q\(0)) # (!\r17|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(0),
	datab => \r18|Q\(0),
	datad => VCC,
	combout => \u19|Add2~0_combout\,
	cout => \u19|Add2~1\);

-- Location: LCCOMB_X32_Y8_N22
\u19|Add2~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~2_combout\ = (\u19|LessThan0~28_combout\ & (\u19|Add1~0_combout\)) # (!\u19|LessThan0~28_combout\ & ((\u19|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u19|Add1~0_combout\,
	datab => \u19|LessThan0~28_combout\,
	datad => \u19|Add2~0_combout\,
	combout => \u19|Add2~2_combout\);

-- Location: LCCOMB_X28_Y10_N0
\u17|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sgn~0_combout\ = (\r13|Q\(14) & (\r13|Q\(15))) # (!\r13|Q\(14) & ((\r14|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r13|Q\(15),
	datac => \r14|Q\(15),
	datad => \r13|Q\(14),
	combout => \u17|sgn~0_combout\);

-- Location: LCCOMB_X28_Y10_N24
\u17|sgn~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u17|sgn~1_combout\ = (\u17|LessThan0~26_combout\ & (((\r13|Q\(15))))) # (!\u17|LessThan0~26_combout\ & (\u17|sgn~0_combout\ & ((\u17|LessThan1~26_combout\) # (\r13|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u17|LessThan1~26_combout\,
	datab => \u17|LessThan0~26_combout\,
	datac => \r13|Q\(15),
	datad => \u17|sgn~0_combout\,
	combout => \u17|sgn~1_combout\);

-- Location: FF_X28_Y10_N25
\u17|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u17|sgn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u17|sgn~q\);

-- Location: LCCOMB_X31_Y9_N30
\r17|Q[15]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r17|Q[15]~feeder_combout\ = \u17|sgn~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u17|sgn~q\,
	combout => \r17|Q[15]~feeder_combout\);

-- Location: FF_X31_Y9_N31
\r17|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r17|Q[15]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_d~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r17|Q\(15));

-- Location: LCCOMB_X30_Y7_N2
\u19|LessThan1~1\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan1~1_cout\ = CARRY((\r18|Q\(0) & !\r17|Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(0),
	datab => \r17|Q\(0),
	datad => VCC,
	cout => \u19|LessThan1~1_cout\);

-- Location: LCCOMB_X30_Y7_N4
\u19|LessThan1~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan1~3_cout\ = CARRY((\r17|Q\(1) & ((!\u19|LessThan1~1_cout\) # (!\r18|Q\(1)))) # (!\r17|Q\(1) & (!\r18|Q\(1) & !\u19|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(1),
	datab => \r18|Q\(1),
	datad => VCC,
	cin => \u19|LessThan1~1_cout\,
	cout => \u19|LessThan1~3_cout\);

-- Location: LCCOMB_X30_Y7_N6
\u19|LessThan1~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan1~5_cout\ = CARRY((\r18|Q\(2) & ((!\u19|LessThan1~3_cout\) # (!\r17|Q\(2)))) # (!\r18|Q\(2) & (!\r17|Q\(2) & !\u19|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(2),
	datab => \r17|Q\(2),
	datad => VCC,
	cin => \u19|LessThan1~3_cout\,
	cout => \u19|LessThan1~5_cout\);

-- Location: LCCOMB_X30_Y7_N8
\u19|LessThan1~7\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan1~7_cout\ = CARRY((\r18|Q\(3) & (\r17|Q\(3) & !\u19|LessThan1~5_cout\)) # (!\r18|Q\(3) & ((\r17|Q\(3)) # (!\u19|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(3),
	datab => \r17|Q\(3),
	datad => VCC,
	cin => \u19|LessThan1~5_cout\,
	cout => \u19|LessThan1~7_cout\);

-- Location: LCCOMB_X30_Y7_N10
\u19|LessThan1~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan1~9_cout\ = CARRY((\r17|Q\(4) & (\r18|Q\(4) & !\u19|LessThan1~7_cout\)) # (!\r17|Q\(4) & ((\r18|Q\(4)) # (!\u19|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(4),
	datab => \r18|Q\(4),
	datad => VCC,
	cin => \u19|LessThan1~7_cout\,
	cout => \u19|LessThan1~9_cout\);

-- Location: LCCOMB_X30_Y7_N12
\u19|LessThan1~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan1~11_cout\ = CARRY((\r17|Q\(5) & ((!\u19|LessThan1~9_cout\) # (!\r18|Q\(5)))) # (!\r17|Q\(5) & (!\r18|Q\(5) & !\u19|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(5),
	datab => \r18|Q\(5),
	datad => VCC,
	cin => \u19|LessThan1~9_cout\,
	cout => \u19|LessThan1~11_cout\);

-- Location: LCCOMB_X30_Y7_N14
\u19|LessThan1~13\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan1~13_cout\ = CARRY((\r18|Q\(6) & ((!\u19|LessThan1~11_cout\) # (!\r17|Q\(6)))) # (!\r18|Q\(6) & (!\r17|Q\(6) & !\u19|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(6),
	datab => \r17|Q\(6),
	datad => VCC,
	cin => \u19|LessThan1~11_cout\,
	cout => \u19|LessThan1~13_cout\);

-- Location: LCCOMB_X30_Y7_N16
\u19|LessThan1~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan1~15_cout\ = CARRY((\r18|Q\(7) & (\r17|Q\(7) & !\u19|LessThan1~13_cout\)) # (!\r18|Q\(7) & ((\r17|Q\(7)) # (!\u19|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(7),
	datab => \r17|Q\(7),
	datad => VCC,
	cin => \u19|LessThan1~13_cout\,
	cout => \u19|LessThan1~15_cout\);

-- Location: LCCOMB_X30_Y7_N18
\u19|LessThan1~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan1~17_cout\ = CARRY((\r17|Q\(8) & (\r18|Q\(8) & !\u19|LessThan1~15_cout\)) # (!\r17|Q\(8) & ((\r18|Q\(8)) # (!\u19|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(8),
	datab => \r18|Q\(8),
	datad => VCC,
	cin => \u19|LessThan1~15_cout\,
	cout => \u19|LessThan1~17_cout\);

-- Location: LCCOMB_X30_Y7_N20
\u19|LessThan1~19\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan1~19_cout\ = CARRY((\r18|Q\(9) & (\r17|Q\(9) & !\u19|LessThan1~17_cout\)) # (!\r18|Q\(9) & ((\r17|Q\(9)) # (!\u19|LessThan1~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(9),
	datab => \r17|Q\(9),
	datad => VCC,
	cin => \u19|LessThan1~17_cout\,
	cout => \u19|LessThan1~19_cout\);

-- Location: LCCOMB_X30_Y7_N22
\u19|LessThan1~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan1~21_cout\ = CARRY((\r17|Q\(10) & (\r18|Q\(10) & !\u19|LessThan1~19_cout\)) # (!\r17|Q\(10) & ((\r18|Q\(10)) # (!\u19|LessThan1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(10),
	datab => \r18|Q\(10),
	datad => VCC,
	cin => \u19|LessThan1~19_cout\,
	cout => \u19|LessThan1~21_cout\);

-- Location: LCCOMB_X30_Y7_N24
\u19|LessThan1~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan1~23_cout\ = CARRY((\r18|Q\(11) & (\r17|Q\(11) & !\u19|LessThan1~21_cout\)) # (!\r18|Q\(11) & ((\r17|Q\(11)) # (!\u19|LessThan1~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(11),
	datab => \r17|Q\(11),
	datad => VCC,
	cin => \u19|LessThan1~21_cout\,
	cout => \u19|LessThan1~23_cout\);

-- Location: LCCOMB_X30_Y7_N26
\u19|LessThan1~25\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan1~25_cout\ = CARRY((\r17|Q\(12) & (\r18|Q\(12) & !\u19|LessThan1~23_cout\)) # (!\r17|Q\(12) & ((\r18|Q\(12)) # (!\u19|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(12),
	datab => \r18|Q\(12),
	datad => VCC,
	cin => \u19|LessThan1~23_cout\,
	cout => \u19|LessThan1~25_cout\);

-- Location: LCCOMB_X30_Y7_N28
\u19|LessThan1~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan1~27_cout\ = CARRY((\r17|Q\(13) & ((!\u19|LessThan1~25_cout\) # (!\r18|Q\(13)))) # (!\r17|Q\(13) & (!\r18|Q\(13) & !\u19|LessThan1~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(13),
	datab => \r18|Q\(13),
	datad => VCC,
	cin => \u19|LessThan1~25_cout\,
	cout => \u19|LessThan1~27_cout\);

-- Location: LCCOMB_X30_Y7_N30
\u19|LessThan1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|LessThan1~28_combout\ = (\r18|Q\(14) & ((!\r17|Q\(14)) # (!\u19|LessThan1~27_cout\))) # (!\r18|Q\(14) & (!\u19|LessThan1~27_cout\ & !\r17|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r18|Q\(14),
	datad => \r17|Q\(14),
	cin => \u19|LessThan1~27_cout\,
	combout => \u19|LessThan1~28_combout\);

-- Location: LCCOMB_X30_Y7_N0
\u19|sum[12]~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[12]~17_combout\ = ((\u19|LessThan1~28_combout\) # (\u19|LessThan0~28_combout\)) # (!\r17|Q\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(15),
	datac => \u19|LessThan1~28_combout\,
	datad => \u19|LessThan0~28_combout\,
	combout => \u19|sum[12]~17_combout\);

-- Location: FF_X32_Y8_N17
\u19|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u19|sum[0]~feeder_combout\,
	asdata => \u19|Add2~2_combout\,
	sload => \r17|Q\(15),
	ena => \u19|sum[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u19|sum\(0));

-- Location: LCCOMB_X32_Y8_N2
\r19|Q[0]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r19|Q[0]~feeder_combout\ = \u19|sum\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum\(0),
	combout => \r19|Q[0]~feeder_combout\);

-- Location: FF_X32_Y8_N3
\r19|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r19|Q[0]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r19|Q\(0));

-- Location: LCCOMB_X31_Y7_N4
\u19|sum[1]~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[1]~18_combout\ = (\r18|Q\(1) & ((\r17|Q\(1) & (\u19|sum[0]~16\ & VCC)) # (!\r17|Q\(1) & (!\u19|sum[0]~16\)))) # (!\r18|Q\(1) & ((\r17|Q\(1) & (!\u19|sum[0]~16\)) # (!\r17|Q\(1) & ((\u19|sum[0]~16\) # (GND)))))
-- \u19|sum[1]~19\ = CARRY((\r18|Q\(1) & (!\r17|Q\(1) & !\u19|sum[0]~16\)) # (!\r18|Q\(1) & ((!\u19|sum[0]~16\) # (!\r17|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(1),
	datab => \r17|Q\(1),
	datad => VCC,
	cin => \u19|sum[0]~16\,
	combout => \u19|sum[1]~18_combout\,
	cout => \u19|sum[1]~19\);

-- Location: LCCOMB_X32_Y8_N14
\u19|sum[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[1]~feeder_combout\ = \u19|sum[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum[1]~18_combout\,
	combout => \u19|sum[1]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N4
\u19|Add1~2\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add1~2_combout\ = (\r17|Q\(1) & ((\r18|Q\(1) & (!\u19|Add1~1\)) # (!\r18|Q\(1) & (\u19|Add1~1\ & VCC)))) # (!\r17|Q\(1) & ((\r18|Q\(1) & ((\u19|Add1~1\) # (GND))) # (!\r18|Q\(1) & (!\u19|Add1~1\))))
-- \u19|Add1~3\ = CARRY((\r17|Q\(1) & (\r18|Q\(1) & !\u19|Add1~1\)) # (!\r17|Q\(1) & ((\r18|Q\(1)) # (!\u19|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(1),
	datab => \r18|Q\(1),
	datad => VCC,
	cin => \u19|Add1~1\,
	combout => \u19|Add1~2_combout\,
	cout => \u19|Add1~3\);

-- Location: LCCOMB_X31_Y8_N4
\u19|Add2~3\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~3_combout\ = (\r18|Q\(1) & ((\r17|Q\(1) & (!\u19|Add2~1\)) # (!\r17|Q\(1) & (\u19|Add2~1\ & VCC)))) # (!\r18|Q\(1) & ((\r17|Q\(1) & ((\u19|Add2~1\) # (GND))) # (!\r17|Q\(1) & (!\u19|Add2~1\))))
-- \u19|Add2~4\ = CARRY((\r18|Q\(1) & (\r17|Q\(1) & !\u19|Add2~1\)) # (!\r18|Q\(1) & ((\r17|Q\(1)) # (!\u19|Add2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(1),
	datab => \r17|Q\(1),
	datad => VCC,
	cin => \u19|Add2~1\,
	combout => \u19|Add2~3_combout\,
	cout => \u19|Add2~4\);

-- Location: LCCOMB_X29_Y8_N26
\u19|Add2~5\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~5_combout\ = (\u19|LessThan0~28_combout\ & (\u19|Add1~2_combout\)) # (!\u19|LessThan0~28_combout\ & ((\u19|Add2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u19|Add1~2_combout\,
	datac => \u19|Add2~3_combout\,
	datad => \u19|LessThan0~28_combout\,
	combout => \u19|Add2~5_combout\);

-- Location: FF_X32_Y8_N15
\u19|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u19|sum[1]~feeder_combout\,
	asdata => \u19|Add2~5_combout\,
	sload => \r17|Q\(15),
	ena => \u19|sum[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u19|sum\(1));

-- Location: LCCOMB_X32_Y8_N4
\r19|Q[1]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r19|Q[1]~feeder_combout\ = \u19|sum\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u19|sum\(1),
	combout => \r19|Q[1]~feeder_combout\);

-- Location: FF_X32_Y8_N5
\r19|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r19|Q[1]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r19|Q\(1));

-- Location: LCCOMB_X31_Y7_N6
\u19|sum[2]~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[2]~20_combout\ = ((\r18|Q\(2) $ (\r17|Q\(2) $ (!\u19|sum[1]~19\)))) # (GND)
-- \u19|sum[2]~21\ = CARRY((\r18|Q\(2) & ((\r17|Q\(2)) # (!\u19|sum[1]~19\))) # (!\r18|Q\(2) & (\r17|Q\(2) & !\u19|sum[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(2),
	datab => \r17|Q\(2),
	datad => VCC,
	cin => \u19|sum[1]~19\,
	combout => \u19|sum[2]~20_combout\,
	cout => \u19|sum[2]~21\);

-- Location: LCCOMB_X32_Y8_N28
\u19|sum[2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[2]~feeder_combout\ = \u19|sum[2]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum[2]~20_combout\,
	combout => \u19|sum[2]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N6
\u19|Add1~4\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add1~4_combout\ = ((\r17|Q\(2) $ (\r18|Q\(2) $ (\u19|Add1~3\)))) # (GND)
-- \u19|Add1~5\ = CARRY((\r17|Q\(2) & ((!\u19|Add1~3\) # (!\r18|Q\(2)))) # (!\r17|Q\(2) & (!\r18|Q\(2) & !\u19|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(2),
	datab => \r18|Q\(2),
	datad => VCC,
	cin => \u19|Add1~3\,
	combout => \u19|Add1~4_combout\,
	cout => \u19|Add1~5\);

-- Location: LCCOMB_X31_Y8_N6
\u19|Add2~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~6_combout\ = ((\r17|Q\(2) $ (\r18|Q\(2) $ (\u19|Add2~4\)))) # (GND)
-- \u19|Add2~7\ = CARRY((\r17|Q\(2) & (\r18|Q\(2) & !\u19|Add2~4\)) # (!\r17|Q\(2) & ((\r18|Q\(2)) # (!\u19|Add2~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(2),
	datab => \r18|Q\(2),
	datad => VCC,
	cin => \u19|Add2~4\,
	combout => \u19|Add2~6_combout\,
	cout => \u19|Add2~7\);

-- Location: LCCOMB_X29_Y8_N12
\u19|Add2~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~8_combout\ = (\u19|LessThan0~28_combout\ & (\u19|Add1~4_combout\)) # (!\u19|LessThan0~28_combout\ & ((\u19|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u19|Add1~4_combout\,
	datac => \u19|Add2~6_combout\,
	datad => \u19|LessThan0~28_combout\,
	combout => \u19|Add2~8_combout\);

-- Location: FF_X32_Y8_N29
\u19|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u19|sum[2]~feeder_combout\,
	asdata => \u19|Add2~8_combout\,
	sload => \r17|Q\(15),
	ena => \u19|sum[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u19|sum\(2));

-- Location: LCCOMB_X29_Y8_N18
\r19|Q[2]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r19|Q[2]~feeder_combout\ = \u19|sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum\(2),
	combout => \r19|Q[2]~feeder_combout\);

-- Location: FF_X29_Y8_N19
\r19|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r19|Q[2]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r19|Q\(2));

-- Location: LCCOMB_X31_Y7_N8
\u19|sum[3]~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[3]~22_combout\ = (\r18|Q\(3) & ((\r17|Q\(3) & (\u19|sum[2]~21\ & VCC)) # (!\r17|Q\(3) & (!\u19|sum[2]~21\)))) # (!\r18|Q\(3) & ((\r17|Q\(3) & (!\u19|sum[2]~21\)) # (!\r17|Q\(3) & ((\u19|sum[2]~21\) # (GND)))))
-- \u19|sum[3]~23\ = CARRY((\r18|Q\(3) & (!\r17|Q\(3) & !\u19|sum[2]~21\)) # (!\r18|Q\(3) & ((!\u19|sum[2]~21\) # (!\r17|Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(3),
	datab => \r17|Q\(3),
	datad => VCC,
	cin => \u19|sum[2]~21\,
	combout => \u19|sum[3]~22_combout\,
	cout => \u19|sum[3]~23\);

-- Location: LCCOMB_X30_Y4_N28
\u19|sum[3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[3]~feeder_combout\ = \u19|sum[3]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u19|sum[3]~22_combout\,
	combout => \u19|sum[3]~feeder_combout\);

-- Location: LCCOMB_X31_Y8_N8
\u19|Add2~9\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~9_combout\ = (\r18|Q\(3) & ((\r17|Q\(3) & (!\u19|Add2~7\)) # (!\r17|Q\(3) & (\u19|Add2~7\ & VCC)))) # (!\r18|Q\(3) & ((\r17|Q\(3) & ((\u19|Add2~7\) # (GND))) # (!\r17|Q\(3) & (!\u19|Add2~7\))))
-- \u19|Add2~10\ = CARRY((\r18|Q\(3) & (\r17|Q\(3) & !\u19|Add2~7\)) # (!\r18|Q\(3) & ((\r17|Q\(3)) # (!\u19|Add2~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(3),
	datab => \r17|Q\(3),
	datad => VCC,
	cin => \u19|Add2~7\,
	combout => \u19|Add2~9_combout\,
	cout => \u19|Add2~10\);

-- Location: LCCOMB_X30_Y8_N8
\u19|Add1~6\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add1~6_combout\ = (\r18|Q\(3) & ((\r17|Q\(3) & (!\u19|Add1~5\)) # (!\r17|Q\(3) & ((\u19|Add1~5\) # (GND))))) # (!\r18|Q\(3) & ((\r17|Q\(3) & (\u19|Add1~5\ & VCC)) # (!\r17|Q\(3) & (!\u19|Add1~5\))))
-- \u19|Add1~7\ = CARRY((\r18|Q\(3) & ((!\u19|Add1~5\) # (!\r17|Q\(3)))) # (!\r18|Q\(3) & (!\r17|Q\(3) & !\u19|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(3),
	datab => \r17|Q\(3),
	datad => VCC,
	cin => \u19|Add1~5\,
	combout => \u19|Add1~6_combout\,
	cout => \u19|Add1~7\);

-- Location: LCCOMB_X29_Y8_N14
\u19|Add2~11\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~11_combout\ = (\u19|LessThan0~28_combout\ & ((\u19|Add1~6_combout\))) # (!\u19|LessThan0~28_combout\ & (\u19|Add2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u19|Add2~9_combout\,
	datac => \u19|Add1~6_combout\,
	datad => \u19|LessThan0~28_combout\,
	combout => \u19|Add2~11_combout\);

-- Location: FF_X30_Y4_N29
\u19|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u19|sum[3]~feeder_combout\,
	asdata => \u19|Add2~11_combout\,
	sload => \r17|Q\(15),
	ena => \u19|sum[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u19|sum\(3));

-- Location: LCCOMB_X30_Y4_N4
\r19|Q[3]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r19|Q[3]~feeder_combout\ = \u19|sum\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum\(3),
	combout => \r19|Q[3]~feeder_combout\);

-- Location: FF_X30_Y4_N5
\r19|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r19|Q[3]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r19|Q\(3));

-- Location: LCCOMB_X31_Y7_N10
\u19|sum[4]~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[4]~24_combout\ = ((\r17|Q\(4) $ (\r18|Q\(4) $ (!\u19|sum[3]~23\)))) # (GND)
-- \u19|sum[4]~25\ = CARRY((\r17|Q\(4) & ((\r18|Q\(4)) # (!\u19|sum[3]~23\))) # (!\r17|Q\(4) & (\r18|Q\(4) & !\u19|sum[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(4),
	datab => \r18|Q\(4),
	datad => VCC,
	cin => \u19|sum[3]~23\,
	combout => \u19|sum[4]~24_combout\,
	cout => \u19|sum[4]~25\);

-- Location: LCCOMB_X32_Y8_N30
\u19|sum[4]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[4]~feeder_combout\ = \u19|sum[4]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum[4]~24_combout\,
	combout => \u19|sum[4]~feeder_combout\);

-- Location: LCCOMB_X31_Y8_N10
\u19|Add2~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~12_combout\ = ((\r18|Q\(4) $ (\r17|Q\(4) $ (\u19|Add2~10\)))) # (GND)
-- \u19|Add2~13\ = CARRY((\r18|Q\(4) & ((!\u19|Add2~10\) # (!\r17|Q\(4)))) # (!\r18|Q\(4) & (!\r17|Q\(4) & !\u19|Add2~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(4),
	datab => \r17|Q\(4),
	datad => VCC,
	cin => \u19|Add2~10\,
	combout => \u19|Add2~12_combout\,
	cout => \u19|Add2~13\);

-- Location: LCCOMB_X30_Y8_N10
\u19|Add1~8\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add1~8_combout\ = ((\r18|Q\(4) $ (\r17|Q\(4) $ (\u19|Add1~7\)))) # (GND)
-- \u19|Add1~9\ = CARRY((\r18|Q\(4) & (\r17|Q\(4) & !\u19|Add1~7\)) # (!\r18|Q\(4) & ((\r17|Q\(4)) # (!\u19|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(4),
	datab => \r17|Q\(4),
	datad => VCC,
	cin => \u19|Add1~7\,
	combout => \u19|Add1~8_combout\,
	cout => \u19|Add1~9\);

-- Location: LCCOMB_X29_Y8_N28
\u19|Add2~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~14_combout\ = (\u19|LessThan0~28_combout\ & ((\u19|Add1~8_combout\))) # (!\u19|LessThan0~28_combout\ & (\u19|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u19|Add2~12_combout\,
	datac => \u19|Add1~8_combout\,
	datad => \u19|LessThan0~28_combout\,
	combout => \u19|Add2~14_combout\);

-- Location: FF_X32_Y8_N31
\u19|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u19|sum[4]~feeder_combout\,
	asdata => \u19|Add2~14_combout\,
	sload => \r17|Q\(15),
	ena => \u19|sum[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u19|sum\(4));

-- Location: LCCOMB_X32_Y8_N6
\r19|Q[4]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r19|Q[4]~feeder_combout\ = \u19|sum\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u19|sum\(4),
	combout => \r19|Q[4]~feeder_combout\);

-- Location: FF_X32_Y8_N7
\r19|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r19|Q[4]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r19|Q\(4));

-- Location: LCCOMB_X31_Y7_N12
\u19|sum[5]~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[5]~26_combout\ = (\r18|Q\(5) & ((\r17|Q\(5) & (\u19|sum[4]~25\ & VCC)) # (!\r17|Q\(5) & (!\u19|sum[4]~25\)))) # (!\r18|Q\(5) & ((\r17|Q\(5) & (!\u19|sum[4]~25\)) # (!\r17|Q\(5) & ((\u19|sum[4]~25\) # (GND)))))
-- \u19|sum[5]~27\ = CARRY((\r18|Q\(5) & (!\r17|Q\(5) & !\u19|sum[4]~25\)) # (!\r18|Q\(5) & ((!\u19|sum[4]~25\) # (!\r17|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(5),
	datab => \r17|Q\(5),
	datad => VCC,
	cin => \u19|sum[4]~25\,
	combout => \u19|sum[5]~26_combout\,
	cout => \u19|sum[5]~27\);

-- Location: LCCOMB_X30_Y4_N18
\u19|sum[5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[5]~feeder_combout\ = \u19|sum[5]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u19|sum[5]~26_combout\,
	combout => \u19|sum[5]~feeder_combout\);

-- Location: LCCOMB_X31_Y8_N12
\u19|Add2~15\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~15_combout\ = (\r18|Q\(5) & ((\r17|Q\(5) & (!\u19|Add2~13\)) # (!\r17|Q\(5) & (\u19|Add2~13\ & VCC)))) # (!\r18|Q\(5) & ((\r17|Q\(5) & ((\u19|Add2~13\) # (GND))) # (!\r17|Q\(5) & (!\u19|Add2~13\))))
-- \u19|Add2~16\ = CARRY((\r18|Q\(5) & (\r17|Q\(5) & !\u19|Add2~13\)) # (!\r18|Q\(5) & ((\r17|Q\(5)) # (!\u19|Add2~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(5),
	datab => \r17|Q\(5),
	datad => VCC,
	cin => \u19|Add2~13\,
	combout => \u19|Add2~15_combout\,
	cout => \u19|Add2~16\);

-- Location: LCCOMB_X30_Y8_N12
\u19|Add1~10\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add1~10_combout\ = (\r17|Q\(5) & ((\r18|Q\(5) & (!\u19|Add1~9\)) # (!\r18|Q\(5) & (\u19|Add1~9\ & VCC)))) # (!\r17|Q\(5) & ((\r18|Q\(5) & ((\u19|Add1~9\) # (GND))) # (!\r18|Q\(5) & (!\u19|Add1~9\))))
-- \u19|Add1~11\ = CARRY((\r17|Q\(5) & (\r18|Q\(5) & !\u19|Add1~9\)) # (!\r17|Q\(5) & ((\r18|Q\(5)) # (!\u19|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(5),
	datab => \r18|Q\(5),
	datad => VCC,
	cin => \u19|Add1~9\,
	combout => \u19|Add1~10_combout\,
	cout => \u19|Add1~11\);

-- Location: LCCOMB_X29_Y8_N10
\u19|Add2~17\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~17_combout\ = (\u19|LessThan0~28_combout\ & ((\u19|Add1~10_combout\))) # (!\u19|LessThan0~28_combout\ & (\u19|Add2~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u19|Add2~15_combout\,
	datac => \u19|Add1~10_combout\,
	datad => \u19|LessThan0~28_combout\,
	combout => \u19|Add2~17_combout\);

-- Location: FF_X30_Y4_N19
\u19|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u19|sum[5]~feeder_combout\,
	asdata => \u19|Add2~17_combout\,
	sload => \r17|Q\(15),
	ena => \u19|sum[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u19|sum\(5));

-- Location: LCCOMB_X30_Y4_N10
\r19|Q[5]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r19|Q[5]~feeder_combout\ = \u19|sum\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum\(5),
	combout => \r19|Q[5]~feeder_combout\);

-- Location: FF_X30_Y4_N11
\r19|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r19|Q[5]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r19|Q\(5));

-- Location: LCCOMB_X31_Y7_N14
\u19|sum[6]~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[6]~28_combout\ = ((\r18|Q\(6) $ (\r17|Q\(6) $ (!\u19|sum[5]~27\)))) # (GND)
-- \u19|sum[6]~29\ = CARRY((\r18|Q\(6) & ((\r17|Q\(6)) # (!\u19|sum[5]~27\))) # (!\r18|Q\(6) & (\r17|Q\(6) & !\u19|sum[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(6),
	datab => \r17|Q\(6),
	datad => VCC,
	cin => \u19|sum[5]~27\,
	combout => \u19|sum[6]~28_combout\,
	cout => \u19|sum[6]~29\);

-- Location: LCCOMB_X30_Y4_N8
\u19|sum[6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[6]~feeder_combout\ = \u19|sum[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u19|sum[6]~28_combout\,
	combout => \u19|sum[6]~feeder_combout\);

-- Location: LCCOMB_X31_Y8_N14
\u19|Add2~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~18_combout\ = ((\r17|Q\(6) $ (\r18|Q\(6) $ (\u19|Add2~16\)))) # (GND)
-- \u19|Add2~19\ = CARRY((\r17|Q\(6) & (\r18|Q\(6) & !\u19|Add2~16\)) # (!\r17|Q\(6) & ((\r18|Q\(6)) # (!\u19|Add2~16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(6),
	datab => \r18|Q\(6),
	datad => VCC,
	cin => \u19|Add2~16\,
	combout => \u19|Add2~18_combout\,
	cout => \u19|Add2~19\);

-- Location: LCCOMB_X30_Y8_N14
\u19|Add1~12\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add1~12_combout\ = ((\r17|Q\(6) $ (\r18|Q\(6) $ (\u19|Add1~11\)))) # (GND)
-- \u19|Add1~13\ = CARRY((\r17|Q\(6) & ((!\u19|Add1~11\) # (!\r18|Q\(6)))) # (!\r17|Q\(6) & (!\r18|Q\(6) & !\u19|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(6),
	datab => \r18|Q\(6),
	datad => VCC,
	cin => \u19|Add1~11\,
	combout => \u19|Add1~12_combout\,
	cout => \u19|Add1~13\);

-- Location: LCCOMB_X29_Y8_N20
\u19|Add2~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~20_combout\ = (\u19|LessThan0~28_combout\ & ((\u19|Add1~12_combout\))) # (!\u19|LessThan0~28_combout\ & (\u19|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u19|Add2~18_combout\,
	datac => \u19|Add1~12_combout\,
	datad => \u19|LessThan0~28_combout\,
	combout => \u19|Add2~20_combout\);

-- Location: FF_X30_Y4_N9
\u19|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u19|sum[6]~feeder_combout\,
	asdata => \u19|Add2~20_combout\,
	sload => \r17|Q\(15),
	ena => \u19|sum[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u19|sum\(6));

-- Location: LCCOMB_X30_Y4_N20
\r19|Q[6]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r19|Q[6]~feeder_combout\ = \u19|sum\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u19|sum\(6),
	combout => \r19|Q[6]~feeder_combout\);

-- Location: FF_X30_Y4_N21
\r19|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r19|Q[6]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r19|Q\(6));

-- Location: LCCOMB_X31_Y7_N16
\u19|sum[7]~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[7]~30_combout\ = (\r17|Q\(7) & ((\r18|Q\(7) & (\u19|sum[6]~29\ & VCC)) # (!\r18|Q\(7) & (!\u19|sum[6]~29\)))) # (!\r17|Q\(7) & ((\r18|Q\(7) & (!\u19|sum[6]~29\)) # (!\r18|Q\(7) & ((\u19|sum[6]~29\) # (GND)))))
-- \u19|sum[7]~31\ = CARRY((\r17|Q\(7) & (!\r18|Q\(7) & !\u19|sum[6]~29\)) # (!\r17|Q\(7) & ((!\u19|sum[6]~29\) # (!\r18|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(7),
	datab => \r18|Q\(7),
	datad => VCC,
	cin => \u19|sum[6]~29\,
	combout => \u19|sum[7]~30_combout\,
	cout => \u19|sum[7]~31\);

-- Location: LCCOMB_X30_Y4_N22
\u19|sum[7]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[7]~feeder_combout\ = \u19|sum[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum[7]~30_combout\,
	combout => \u19|sum[7]~feeder_combout\);

-- Location: LCCOMB_X31_Y8_N16
\u19|Add2~21\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~21_combout\ = (\r18|Q\(7) & ((\r17|Q\(7) & (!\u19|Add2~19\)) # (!\r17|Q\(7) & (\u19|Add2~19\ & VCC)))) # (!\r18|Q\(7) & ((\r17|Q\(7) & ((\u19|Add2~19\) # (GND))) # (!\r17|Q\(7) & (!\u19|Add2~19\))))
-- \u19|Add2~22\ = CARRY((\r18|Q\(7) & (\r17|Q\(7) & !\u19|Add2~19\)) # (!\r18|Q\(7) & ((\r17|Q\(7)) # (!\u19|Add2~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(7),
	datab => \r17|Q\(7),
	datad => VCC,
	cin => \u19|Add2~19\,
	combout => \u19|Add2~21_combout\,
	cout => \u19|Add2~22\);

-- Location: LCCOMB_X30_Y8_N16
\u19|Add1~14\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add1~14_combout\ = (\r18|Q\(7) & ((\r17|Q\(7) & (!\u19|Add1~13\)) # (!\r17|Q\(7) & ((\u19|Add1~13\) # (GND))))) # (!\r18|Q\(7) & ((\r17|Q\(7) & (\u19|Add1~13\ & VCC)) # (!\r17|Q\(7) & (!\u19|Add1~13\))))
-- \u19|Add1~15\ = CARRY((\r18|Q\(7) & ((!\u19|Add1~13\) # (!\r17|Q\(7)))) # (!\r18|Q\(7) & (!\r17|Q\(7) & !\u19|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(7),
	datab => \r17|Q\(7),
	datad => VCC,
	cin => \u19|Add1~13\,
	combout => \u19|Add1~14_combout\,
	cout => \u19|Add1~15\);

-- Location: LCCOMB_X29_Y8_N30
\u19|Add2~23\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~23_combout\ = (\u19|LessThan0~28_combout\ & ((\u19|Add1~14_combout\))) # (!\u19|LessThan0~28_combout\ & (\u19|Add2~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u19|Add2~21_combout\,
	datab => \u19|Add1~14_combout\,
	datad => \u19|LessThan0~28_combout\,
	combout => \u19|Add2~23_combout\);

-- Location: FF_X30_Y4_N23
\u19|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u19|sum[7]~feeder_combout\,
	asdata => \u19|Add2~23_combout\,
	sload => \r17|Q\(15),
	ena => \u19|sum[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u19|sum\(7));

-- Location: LCCOMB_X30_Y4_N26
\r19|Q[7]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r19|Q[7]~feeder_combout\ = \u19|sum\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u19|sum\(7),
	combout => \r19|Q[7]~feeder_combout\);

-- Location: FF_X30_Y4_N27
\r19|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r19|Q[7]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r19|Q\(7));

-- Location: LCCOMB_X31_Y7_N18
\u19|sum[8]~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[8]~32_combout\ = ((\r17|Q\(8) $ (\r18|Q\(8) $ (!\u19|sum[7]~31\)))) # (GND)
-- \u19|sum[8]~33\ = CARRY((\r17|Q\(8) & ((\r18|Q\(8)) # (!\u19|sum[7]~31\))) # (!\r17|Q\(8) & (\r18|Q\(8) & !\u19|sum[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(8),
	datab => \r18|Q\(8),
	datad => VCC,
	cin => \u19|sum[7]~31\,
	combout => \u19|sum[8]~32_combout\,
	cout => \u19|sum[8]~33\);

-- Location: LCCOMB_X32_Y8_N12
\u19|sum[8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[8]~feeder_combout\ = \u19|sum[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u19|sum[8]~32_combout\,
	combout => \u19|sum[8]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N18
\u19|Add1~16\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add1~16_combout\ = ((\r18|Q\(8) $ (\r17|Q\(8) $ (\u19|Add1~15\)))) # (GND)
-- \u19|Add1~17\ = CARRY((\r18|Q\(8) & (\r17|Q\(8) & !\u19|Add1~15\)) # (!\r18|Q\(8) & ((\r17|Q\(8)) # (!\u19|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(8),
	datab => \r17|Q\(8),
	datad => VCC,
	cin => \u19|Add1~15\,
	combout => \u19|Add1~16_combout\,
	cout => \u19|Add1~17\);

-- Location: LCCOMB_X31_Y8_N18
\u19|Add2~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~24_combout\ = ((\r17|Q\(8) $ (\r18|Q\(8) $ (\u19|Add2~22\)))) # (GND)
-- \u19|Add2~25\ = CARRY((\r17|Q\(8) & (\r18|Q\(8) & !\u19|Add2~22\)) # (!\r17|Q\(8) & ((\r18|Q\(8)) # (!\u19|Add2~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(8),
	datab => \r18|Q\(8),
	datad => VCC,
	cin => \u19|Add2~22\,
	combout => \u19|Add2~24_combout\,
	cout => \u19|Add2~25\);

-- Location: LCCOMB_X32_Y8_N8
\u19|Add2~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~26_combout\ = (\u19|LessThan0~28_combout\ & (\u19|Add1~16_combout\)) # (!\u19|LessThan0~28_combout\ & ((\u19|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u19|LessThan0~28_combout\,
	datac => \u19|Add1~16_combout\,
	datad => \u19|Add2~24_combout\,
	combout => \u19|Add2~26_combout\);

-- Location: FF_X32_Y8_N13
\u19|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u19|sum[8]~feeder_combout\,
	asdata => \u19|Add2~26_combout\,
	sload => \r17|Q\(15),
	ena => \u19|sum[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u19|sum\(8));

-- Location: LCCOMB_X32_Y8_N20
\r19|Q[8]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r19|Q[8]~feeder_combout\ = \u19|sum\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum\(8),
	combout => \r19|Q[8]~feeder_combout\);

-- Location: FF_X32_Y8_N21
\r19|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r19|Q[8]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r19|Q\(8));

-- Location: LCCOMB_X31_Y7_N20
\u19|sum[9]~34\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[9]~34_combout\ = (\r17|Q\(9) & ((\r18|Q\(9) & (\u19|sum[8]~33\ & VCC)) # (!\r18|Q\(9) & (!\u19|sum[8]~33\)))) # (!\r17|Q\(9) & ((\r18|Q\(9) & (!\u19|sum[8]~33\)) # (!\r18|Q\(9) & ((\u19|sum[8]~33\) # (GND)))))
-- \u19|sum[9]~35\ = CARRY((\r17|Q\(9) & (!\r18|Q\(9) & !\u19|sum[8]~33\)) # (!\r17|Q\(9) & ((!\u19|sum[8]~33\) # (!\r18|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(9),
	datab => \r18|Q\(9),
	datad => VCC,
	cin => \u19|sum[8]~33\,
	combout => \u19|sum[9]~34_combout\,
	cout => \u19|sum[9]~35\);

-- Location: LCCOMB_X32_Y8_N10
\u19|sum[9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[9]~feeder_combout\ = \u19|sum[9]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u19|sum[9]~34_combout\,
	combout => \u19|sum[9]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N20
\u19|Add1~18\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add1~18_combout\ = (\r17|Q\(9) & ((\r18|Q\(9) & (!\u19|Add1~17\)) # (!\r18|Q\(9) & (\u19|Add1~17\ & VCC)))) # (!\r17|Q\(9) & ((\r18|Q\(9) & ((\u19|Add1~17\) # (GND))) # (!\r18|Q\(9) & (!\u19|Add1~17\))))
-- \u19|Add1~19\ = CARRY((\r17|Q\(9) & (\r18|Q\(9) & !\u19|Add1~17\)) # (!\r17|Q\(9) & ((\r18|Q\(9)) # (!\u19|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(9),
	datab => \r18|Q\(9),
	datad => VCC,
	cin => \u19|Add1~17\,
	combout => \u19|Add1~18_combout\,
	cout => \u19|Add1~19\);

-- Location: LCCOMB_X31_Y8_N20
\u19|Add2~27\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~27_combout\ = (\r18|Q\(9) & ((\r17|Q\(9) & (!\u19|Add2~25\)) # (!\r17|Q\(9) & (\u19|Add2~25\ & VCC)))) # (!\r18|Q\(9) & ((\r17|Q\(9) & ((\u19|Add2~25\) # (GND))) # (!\r17|Q\(9) & (!\u19|Add2~25\))))
-- \u19|Add2~28\ = CARRY((\r18|Q\(9) & (\r17|Q\(9) & !\u19|Add2~25\)) # (!\r18|Q\(9) & ((\r17|Q\(9)) # (!\u19|Add2~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(9),
	datab => \r17|Q\(9),
	datad => VCC,
	cin => \u19|Add2~25\,
	combout => \u19|Add2~27_combout\,
	cout => \u19|Add2~28\);

-- Location: LCCOMB_X32_Y8_N26
\u19|Add2~29\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~29_combout\ = (\u19|LessThan0~28_combout\ & (\u19|Add1~18_combout\)) # (!\u19|LessThan0~28_combout\ & ((\u19|Add2~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u19|LessThan0~28_combout\,
	datac => \u19|Add1~18_combout\,
	datad => \u19|Add2~27_combout\,
	combout => \u19|Add2~29_combout\);

-- Location: FF_X32_Y8_N11
\u19|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u19|sum[9]~feeder_combout\,
	asdata => \u19|Add2~29_combout\,
	sload => \r17|Q\(15),
	ena => \u19|sum[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u19|sum\(9));

-- Location: LCCOMB_X32_Y8_N18
\r19|Q[9]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r19|Q[9]~feeder_combout\ = \u19|sum\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum\(9),
	combout => \r19|Q[9]~feeder_combout\);

-- Location: FF_X32_Y8_N19
\r19|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r19|Q[9]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r19|Q\(9));

-- Location: LCCOMB_X31_Y7_N22
\u19|sum[10]~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[10]~36_combout\ = ((\r17|Q\(10) $ (\r18|Q\(10) $ (!\u19|sum[9]~35\)))) # (GND)
-- \u19|sum[10]~37\ = CARRY((\r17|Q\(10) & ((\r18|Q\(10)) # (!\u19|sum[9]~35\))) # (!\r17|Q\(10) & (\r18|Q\(10) & !\u19|sum[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(10),
	datab => \r18|Q\(10),
	datad => VCC,
	cin => \u19|sum[9]~35\,
	combout => \u19|sum[10]~36_combout\,
	cout => \u19|sum[10]~37\);

-- Location: LCCOMB_X32_Y8_N0
\u19|sum[10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[10]~feeder_combout\ = \u19|sum[10]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum[10]~36_combout\,
	combout => \u19|sum[10]~feeder_combout\);

-- Location: LCCOMB_X31_Y8_N22
\u19|Add2~30\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~30_combout\ = ((\r18|Q\(10) $ (\r17|Q\(10) $ (\u19|Add2~28\)))) # (GND)
-- \u19|Add2~31\ = CARRY((\r18|Q\(10) & ((!\u19|Add2~28\) # (!\r17|Q\(10)))) # (!\r18|Q\(10) & (!\r17|Q\(10) & !\u19|Add2~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(10),
	datab => \r17|Q\(10),
	datad => VCC,
	cin => \u19|Add2~28\,
	combout => \u19|Add2~30_combout\,
	cout => \u19|Add2~31\);

-- Location: LCCOMB_X30_Y8_N22
\u19|Add1~20\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add1~20_combout\ = ((\r18|Q\(10) $ (\r17|Q\(10) $ (\u19|Add1~19\)))) # (GND)
-- \u19|Add1~21\ = CARRY((\r18|Q\(10) & (\r17|Q\(10) & !\u19|Add1~19\)) # (!\r18|Q\(10) & ((\r17|Q\(10)) # (!\u19|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(10),
	datab => \r17|Q\(10),
	datad => VCC,
	cin => \u19|Add1~19\,
	combout => \u19|Add1~20_combout\,
	cout => \u19|Add1~21\);

-- Location: LCCOMB_X31_Y8_N0
\u19|Add2~32\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~32_combout\ = (\u19|LessThan0~28_combout\ & ((\u19|Add1~20_combout\))) # (!\u19|LessThan0~28_combout\ & (\u19|Add2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u19|LessThan0~28_combout\,
	datac => \u19|Add2~30_combout\,
	datad => \u19|Add1~20_combout\,
	combout => \u19|Add2~32_combout\);

-- Location: FF_X32_Y8_N1
\u19|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u19|sum[10]~feeder_combout\,
	asdata => \u19|Add2~32_combout\,
	sload => \r17|Q\(15),
	ena => \u19|sum[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u19|sum\(10));

-- Location: LCCOMB_X32_Y8_N24
\r19|Q[10]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r19|Q[10]~feeder_combout\ = \u19|sum\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum\(10),
	combout => \r19|Q[10]~feeder_combout\);

-- Location: FF_X32_Y8_N25
\r19|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r19|Q[10]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r19|Q\(10));

-- Location: LCCOMB_X31_Y7_N24
\u19|sum[11]~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[11]~38_combout\ = (\r17|Q\(11) & ((\r18|Q\(11) & (\u19|sum[10]~37\ & VCC)) # (!\r18|Q\(11) & (!\u19|sum[10]~37\)))) # (!\r17|Q\(11) & ((\r18|Q\(11) & (!\u19|sum[10]~37\)) # (!\r18|Q\(11) & ((\u19|sum[10]~37\) # (GND)))))
-- \u19|sum[11]~39\ = CARRY((\r17|Q\(11) & (!\r18|Q\(11) & !\u19|sum[10]~37\)) # (!\r17|Q\(11) & ((!\u19|sum[10]~37\) # (!\r18|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(11),
	datab => \r18|Q\(11),
	datad => VCC,
	cin => \u19|sum[10]~37\,
	combout => \u19|sum[11]~38_combout\,
	cout => \u19|sum[11]~39\);

-- Location: LCCOMB_X30_Y4_N16
\u19|sum[11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[11]~feeder_combout\ = \u19|sum[11]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum[11]~38_combout\,
	combout => \u19|sum[11]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N24
\u19|Add1~22\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add1~22_combout\ = (\r18|Q\(11) & ((\r17|Q\(11) & (!\u19|Add1~21\)) # (!\r17|Q\(11) & ((\u19|Add1~21\) # (GND))))) # (!\r18|Q\(11) & ((\r17|Q\(11) & (\u19|Add1~21\ & VCC)) # (!\r17|Q\(11) & (!\u19|Add1~21\))))
-- \u19|Add1~23\ = CARRY((\r18|Q\(11) & ((!\u19|Add1~21\) # (!\r17|Q\(11)))) # (!\r18|Q\(11) & (!\r17|Q\(11) & !\u19|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(11),
	datab => \r17|Q\(11),
	datad => VCC,
	cin => \u19|Add1~21\,
	combout => \u19|Add1~22_combout\,
	cout => \u19|Add1~23\);

-- Location: LCCOMB_X31_Y8_N24
\u19|Add2~33\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~33_combout\ = (\r18|Q\(11) & ((\r17|Q\(11) & (!\u19|Add2~31\)) # (!\r17|Q\(11) & (\u19|Add2~31\ & VCC)))) # (!\r18|Q\(11) & ((\r17|Q\(11) & ((\u19|Add2~31\) # (GND))) # (!\r17|Q\(11) & (!\u19|Add2~31\))))
-- \u19|Add2~34\ = CARRY((\r18|Q\(11) & (\r17|Q\(11) & !\u19|Add2~31\)) # (!\r18|Q\(11) & ((\r17|Q\(11)) # (!\u19|Add2~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(11),
	datab => \r17|Q\(11),
	datad => VCC,
	cin => \u19|Add2~31\,
	combout => \u19|Add2~33_combout\,
	cout => \u19|Add2~34\);

-- Location: LCCOMB_X29_Y8_N4
\u19|Add2~35\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~35_combout\ = (\u19|LessThan0~28_combout\ & (\u19|Add1~22_combout\)) # (!\u19|LessThan0~28_combout\ & ((\u19|Add2~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u19|Add1~22_combout\,
	datac => \u19|Add2~33_combout\,
	datad => \u19|LessThan0~28_combout\,
	combout => \u19|Add2~35_combout\);

-- Location: FF_X30_Y4_N17
\u19|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u19|sum[11]~feeder_combout\,
	asdata => \u19|Add2~35_combout\,
	sload => \r17|Q\(15),
	ena => \u19|sum[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u19|sum\(11));

-- Location: LCCOMB_X30_Y4_N24
\r19|Q[11]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r19|Q[11]~feeder_combout\ = \u19|sum\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum\(11),
	combout => \r19|Q[11]~feeder_combout\);

-- Location: FF_X30_Y4_N25
\r19|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r19|Q[11]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r19|Q\(11));

-- Location: LCCOMB_X31_Y7_N26
\u19|sum[12]~40\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[12]~40_combout\ = ((\r17|Q\(12) $ (\r18|Q\(12) $ (!\u19|sum[11]~39\)))) # (GND)
-- \u19|sum[12]~41\ = CARRY((\r17|Q\(12) & ((\r18|Q\(12)) # (!\u19|sum[11]~39\))) # (!\r17|Q\(12) & (\r18|Q\(12) & !\u19|sum[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(12),
	datab => \r18|Q\(12),
	datad => VCC,
	cin => \u19|sum[11]~39\,
	combout => \u19|sum[12]~40_combout\,
	cout => \u19|sum[12]~41\);

-- Location: LCCOMB_X30_Y4_N14
\u19|sum[12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[12]~feeder_combout\ = \u19|sum[12]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum[12]~40_combout\,
	combout => \u19|sum[12]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N26
\u19|Add1~24\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add1~24_combout\ = ((\r18|Q\(12) $ (\r17|Q\(12) $ (\u19|Add1~23\)))) # (GND)
-- \u19|Add1~25\ = CARRY((\r18|Q\(12) & (\r17|Q\(12) & !\u19|Add1~23\)) # (!\r18|Q\(12) & ((\r17|Q\(12)) # (!\u19|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(12),
	datab => \r17|Q\(12),
	datad => VCC,
	cin => \u19|Add1~23\,
	combout => \u19|Add1~24_combout\,
	cout => \u19|Add1~25\);

-- Location: LCCOMB_X31_Y8_N26
\u19|Add2~36\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~36_combout\ = ((\r17|Q\(12) $ (\r18|Q\(12) $ (\u19|Add2~34\)))) # (GND)
-- \u19|Add2~37\ = CARRY((\r17|Q\(12) & (\r18|Q\(12) & !\u19|Add2~34\)) # (!\r17|Q\(12) & ((\r18|Q\(12)) # (!\u19|Add2~34\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(12),
	datab => \r18|Q\(12),
	datad => VCC,
	cin => \u19|Add2~34\,
	combout => \u19|Add2~36_combout\,
	cout => \u19|Add2~37\);

-- Location: LCCOMB_X29_Y8_N6
\u19|Add2~38\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~38_combout\ = (\u19|LessThan0~28_combout\ & (\u19|Add1~24_combout\)) # (!\u19|LessThan0~28_combout\ & ((\u19|Add2~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u19|Add1~24_combout\,
	datac => \u19|Add2~36_combout\,
	datad => \u19|LessThan0~28_combout\,
	combout => \u19|Add2~38_combout\);

-- Location: FF_X30_Y4_N15
\u19|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u19|sum[12]~feeder_combout\,
	asdata => \u19|Add2~38_combout\,
	sload => \r17|Q\(15),
	ena => \u19|sum[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u19|sum\(12));

-- Location: LCCOMB_X30_Y4_N2
\r19|Q[12]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r19|Q[12]~feeder_combout\ = \u19|sum\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u19|sum\(12),
	combout => \r19|Q[12]~feeder_combout\);

-- Location: FF_X30_Y4_N3
\r19|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r19|Q[12]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r19|Q\(12));

-- Location: LCCOMB_X31_Y7_N28
\u19|sum[13]~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[13]~42_combout\ = (\r18|Q\(13) & ((\r17|Q\(13) & (\u19|sum[12]~41\ & VCC)) # (!\r17|Q\(13) & (!\u19|sum[12]~41\)))) # (!\r18|Q\(13) & ((\r17|Q\(13) & (!\u19|sum[12]~41\)) # (!\r17|Q\(13) & ((\u19|sum[12]~41\) # (GND)))))
-- \u19|sum[13]~43\ = CARRY((\r18|Q\(13) & (!\r17|Q\(13) & !\u19|sum[12]~41\)) # (!\r18|Q\(13) & ((!\u19|sum[12]~41\) # (!\r17|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(13),
	datab => \r17|Q\(13),
	datad => VCC,
	cin => \u19|sum[12]~41\,
	combout => \u19|sum[13]~42_combout\,
	cout => \u19|sum[13]~43\);

-- Location: LCCOMB_X30_Y4_N12
\u19|sum[13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[13]~feeder_combout\ = \u19|sum[13]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum[13]~42_combout\,
	combout => \u19|sum[13]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N28
\u19|Add1~26\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add1~26_combout\ = (\r17|Q\(13) & ((\r18|Q\(13) & (!\u19|Add1~25\)) # (!\r18|Q\(13) & (\u19|Add1~25\ & VCC)))) # (!\r17|Q\(13) & ((\r18|Q\(13) & ((\u19|Add1~25\) # (GND))) # (!\r18|Q\(13) & (!\u19|Add1~25\))))
-- \u19|Add1~27\ = CARRY((\r17|Q\(13) & (\r18|Q\(13) & !\u19|Add1~25\)) # (!\r17|Q\(13) & ((\r18|Q\(13)) # (!\u19|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r17|Q\(13),
	datab => \r18|Q\(13),
	datad => VCC,
	cin => \u19|Add1~25\,
	combout => \u19|Add1~26_combout\,
	cout => \u19|Add1~27\);

-- Location: LCCOMB_X31_Y8_N28
\u19|Add2~39\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~39_combout\ = (\r18|Q\(13) & ((\r17|Q\(13) & (!\u19|Add2~37\)) # (!\r17|Q\(13) & (\u19|Add2~37\ & VCC)))) # (!\r18|Q\(13) & ((\r17|Q\(13) & ((\u19|Add2~37\) # (GND))) # (!\r17|Q\(13) & (!\u19|Add2~37\))))
-- \u19|Add2~40\ = CARRY((\r18|Q\(13) & (\r17|Q\(13) & !\u19|Add2~37\)) # (!\r18|Q\(13) & ((\r17|Q\(13)) # (!\u19|Add2~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(13),
	datab => \r17|Q\(13),
	datad => VCC,
	cin => \u19|Add2~37\,
	combout => \u19|Add2~39_combout\,
	cout => \u19|Add2~40\);

-- Location: LCCOMB_X29_Y8_N24
\u19|Add2~41\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~41_combout\ = (\u19|LessThan0~28_combout\ & (\u19|Add1~26_combout\)) # (!\u19|LessThan0~28_combout\ & ((\u19|Add2~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u19|Add1~26_combout\,
	datac => \u19|Add2~39_combout\,
	datad => \u19|LessThan0~28_combout\,
	combout => \u19|Add2~41_combout\);

-- Location: FF_X30_Y4_N13
\u19|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u19|sum[13]~feeder_combout\,
	asdata => \u19|Add2~41_combout\,
	sload => \r17|Q\(15),
	ena => \u19|sum[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u19|sum\(13));

-- Location: LCCOMB_X30_Y4_N0
\r19|Q[13]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r19|Q[13]~feeder_combout\ = \u19|sum\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum\(13),
	combout => \r19|Q[13]~feeder_combout\);

-- Location: FF_X30_Y4_N1
\r19|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r19|Q[13]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r19|Q\(13));

-- Location: LCCOMB_X31_Y7_N30
\u19|sum[14]~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[14]~44_combout\ = \r18|Q\(14) $ (\u19|sum[13]~43\ $ (!\r17|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \r18|Q\(14),
	datad => \r17|Q\(14),
	cin => \u19|sum[13]~43\,
	combout => \u19|sum[14]~44_combout\);

-- Location: LCCOMB_X30_Y4_N6
\u19|sum[14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sum[14]~feeder_combout\ = \u19|sum[14]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum[14]~44_combout\,
	combout => \u19|sum[14]~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N30
\u19|Add1~28\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add1~28_combout\ = \r18|Q\(14) $ (\u19|Add1~27\ $ (\r17|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(14),
	datad => \r17|Q\(14),
	cin => \u19|Add1~27\,
	combout => \u19|Add1~28_combout\);

-- Location: LCCOMB_X31_Y8_N30
\u19|Add2~42\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~42_combout\ = \r18|Q\(14) $ (\u19|Add2~40\ $ (\r17|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \r18|Q\(14),
	datad => \r17|Q\(14),
	cin => \u19|Add2~40\,
	combout => \u19|Add2~42_combout\);

-- Location: LCCOMB_X30_Y8_N0
\u19|Add2~44\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|Add2~44_combout\ = (\u19|LessThan0~28_combout\ & (\u19|Add1~28_combout\)) # (!\u19|LessThan0~28_combout\ & ((\u19|Add2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u19|Add1~28_combout\,
	datab => \u19|LessThan0~28_combout\,
	datad => \u19|Add2~42_combout\,
	combout => \u19|Add2~44_combout\);

-- Location: FF_X30_Y4_N7
\u19|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u19|sum[14]~feeder_combout\,
	asdata => \u19|Add2~44_combout\,
	sload => \r17|Q\(15),
	ena => \u19|sum[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u19|sum\(14));

-- Location: LCCOMB_X30_Y4_N30
\r19|Q[14]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r19|Q[14]~feeder_combout\ = \u19|sum\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sum\(14),
	combout => \r19|Q[14]~feeder_combout\);

-- Location: FF_X30_Y4_N31
\r19|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r19|Q[14]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r19|Q\(14));

-- Location: LCCOMB_X29_Y8_N16
\u19|sgn~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \u19|sgn~0_combout\ = (\r17|Q\(15) & \u19|LessThan0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r17|Q\(15),
	datad => \u19|LessThan0~28_combout\,
	combout => \u19|sgn~0_combout\);

-- Location: FF_X29_Y8_N17
\u19|sgn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \u19|sgn~0_combout\,
	sclr => \r17|ALT_INV_Q\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u19|sgn~q\);

-- Location: LCCOMB_X29_Y8_N8
\r19|Q[15]~feeder\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \r19|Q[15]~feeder_combout\ = \u19|sgn~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u19|sgn~q\,
	combout => \r19|Q[15]~feeder_combout\);

-- Location: FF_X29_Y8_N9
\r19|Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \r19|Q[15]~feeder_combout\,
	clrn => \current_state.state_reset~clkctrl_outclk\,
	ena => \current_state.state_linear_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r19|Q\(15));

-- Location: LCCOMB_X25_Y30_N24
\ready~0\ : cyclone10lp_lcell_comb
-- Equation(s):
-- \ready~0_combout\ = (\current_state.state_read~q\) # (\current_state.state_linear_e~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \current_state.state_read~q\,
	datac => \current_state.state_linear_e~q\,
	combout => \ready~0_combout\);

ww_h_out(0) <= \h_out[0]~output_o\;

ww_h_out(1) <= \h_out[1]~output_o\;

ww_h_out(2) <= \h_out[2]~output_o\;

ww_h_out(3) <= \h_out[3]~output_o\;

ww_h_out(4) <= \h_out[4]~output_o\;

ww_h_out(5) <= \h_out[5]~output_o\;

ww_h_out(6) <= \h_out[6]~output_o\;

ww_h_out(7) <= \h_out[7]~output_o\;

ww_h_out(8) <= \h_out[8]~output_o\;

ww_h_out(9) <= \h_out[9]~output_o\;

ww_h_out(10) <= \h_out[10]~output_o\;

ww_h_out(11) <= \h_out[11]~output_o\;

ww_h_out(12) <= \h_out[12]~output_o\;

ww_h_out(13) <= \h_out[13]~output_o\;

ww_h_out(14) <= \h_out[14]~output_o\;

ww_h_out(15) <= \h_out[15]~output_o\;

ww_ready <= \ready~output_o\;

ww_done <= \done~output_o\;
END structure;


