<core_definition xmlns="http://www.arm.com/core_definition" xmlns:cr="http://www.arm.com/core_reg" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:tcf="http://com.arm.targetconfigurationeditor" xsi:schemaLocation="http://www.arm.com/core_definition ../Schemas/core_definition.xsd" architecture="ARMv7A">
  <name>Cortex-A5</name>
  <internal_name>Cortex-A5</internal_name>
  <series>A</series>
  <cr:register_list name="Core" display_by_default="true">

    <register xmlns="http://www.arm.com/core_reg" name="R0" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R0</gui_name>
      <description language="en">R0</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R1" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R1</gui_name>
      <description language="en">R1</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R2" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R2</gui_name>
      <description language="en">R2</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R3" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R3</gui_name>
      <description language="en">R3</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R4" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R4</gui_name>
      <description language="en">R4</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R5" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R5</gui_name>
      <description language="en">R5</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R6" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R6</gui_name>
      <description language="en">R6</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R7" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R7</gui_name>
      <description language="en">R7</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R8" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R8</gui_name>
      <description language="en">R8</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R9" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R9</gui_name>
      <description language="en">R9</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R10" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R10</gui_name>
      <description language="en">R10</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R11" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R11</gui_name>
      <description language="en">R11</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R12" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R12</gui_name>
      <description language="en">R12</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R13" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">SP</gui_name>
      <device_name type="alternative">SP</device_name>
      <description language="en">Stack Pointer</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R14" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">LR</gui_name>
      <device_name type="alternative">LR</device_name>
      <description language="en">Link Register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R15" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">PC</gui_name>
      <device_name type="alternative">PC</device_name>
      <description language="en">Program Counter</description>
    </register>


    <register xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="CPSR" size="4" access="RMW" xml:base="Registers/CPSR/V6_7_tz.xml">
      <gui_name language="en">CPSR</gui_name>
      <description language="en">Current Program Status Register</description>

      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N">
        <gui_name language="en">N</gui_name>
        <description language="en">Negative/Less than flag</description>
        <definition>[31]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z">
        <gui_name language="en">Z</gui_name>
        <description language="en">Zero flag</description>
        <definition>[30]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Carry or Borrow or Extend flag</description>
        <definition>[29]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V">
        <gui_name language="en">V</gui_name>
        <description language="en">Overflow flag</description>
        <definition>[28]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q">
        <gui_name language="en">Q</gui_name>
        <description language="en">Saturation flag</description>
        <definition>[27]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT">
        <gui_name language="en">IT</gui_name>
        <description language="en">If-Then execution state</description>
        <definition>[15:10][26:25]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J">
        <gui_name language="en">J</gui_name>
        <description language="en">Jazelle state</description>
        <definition>[24]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE">
        <gui_name language="en">GE</gui_name>
        <description language="en">Greater than or Equal flags, for SIMD instructions</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E">
        <gui_name language="en">E</gui_name>
        <description language="en">Data endianness</description>
        <definition>[9]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Asynchronous abort disable</description>
        <definition>[8]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">IRQ disable</description>
        <definition>[7]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F">
        <gui_name language="en">F</gui_name>
        <description language="en">FIQ disable</description>
        <definition>[6]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T">
        <gui_name language="en">T</gui_name>
        <description language="en">Thumb state</description>
        <definition>[5]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT">
        <gui_name language="en">M</gui_name>
        <description language="en">Mode</description>
        <definition>[4:0]</definition>
      </bitField>

    </register>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="IRQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">IRQ</gui_name>
      <description language="en">Banked Core Registers In IRQ mode</description>
      <register name="R13_IRQ" size="4" access="RW">
        <gui_name language="en">SP_IRQ</gui_name>
        <device_name type="alternative">SP_IRQ</device_name>
        <description language="en">Stack Pointer in IRQ mode</description>
      </register>
      <register name="R14_IRQ" size="4" access="RW">
        <gui_name language="en">LR_IRQ</gui_name>
        <device_name type="alternative">LR_IRQ</device_name>
        <description language="en">Link Register in IRQ mode</description>
      </register>
      <register name="SPSR_IRQ" size="4" access="RW">
        <gui_name language="en">SPSR_IRQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="FIQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">FIQ</gui_name>
      <description language="en">Banked Core Registers In FIQ mode</description>
      <register name="R8_FIQ" size="4" access="RW">
        <gui_name language="en">R8_FIQ</gui_name>
        <description language="en">R8 in FIQ mode</description>
      </register>
      <register name="R9_FIQ" size="4" access="RW">
        <gui_name language="en">R9_FIQ</gui_name>
        <description language="en">R9 in FIQ mode</description>
      </register>
      <register name="R10_FIQ" size="4" access="RW">
        <gui_name language="en">R10_FIQ</gui_name>
        <description language="en">R10 in FIQ mode</description>
      </register>
      <register name="R11_FIQ" size="4" access="RW">
        <gui_name language="en">R11_FIQ</gui_name>
        <description language="en">R11 in FIQ mode</description>
      </register>
      <register name="R12_FIQ" size="4" access="RW">
        <gui_name language="en">R12_FIQ</gui_name>
        <description language="en">R12 in FIQ mode</description>
      </register>
      <register name="R13_FIQ" size="4" access="RW">
        <gui_name language="en">SP_FIQ</gui_name>
        <device_name type="alternative">SP_FIQ</device_name>
        <description language="en">Stack Pointer in FIQ mode</description>
      </register>
      <register name="R14_FIQ" size="4" access="RW">
        <gui_name language="en">LR_FIQ</gui_name>
        <device_name type="alternative">LR_FIQ</device_name>
        <description language="en">Link Register in FIQ mode</description>
      </register>
      <register name="SPSR_FIQ" size="4" access="RW">
        <gui_name language="en">SPSR_FIQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="UND" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">UND</gui_name>
      <description language="en">Banked Core Registers In UND mode</description>
      <register name="R13_UND" size="4" access="RW">
        <gui_name language="en">SP_UND</gui_name>
        <device_name type="alternative">SP_UND</device_name>
        <description language="en">Stack Pointer in UND mode</description>
      </register>
      <register name="R14_UND" size="4" access="RW">
        <gui_name language="en">LR_UND</gui_name>
        <device_name type="alternative">LR_UND</device_name>
        <description language="en">Link Register in UND mode</description>
      </register>
      <register name="SPSR_UND" size="4" access="RW">
        <gui_name language="en">SPSR_UND</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="ABT" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">ABT</gui_name>
      <description language="en">Banked Core Registers In ABT mode</description>
      <register name="R13_ABT" size="4" access="RW">
        <gui_name language="en">SP_ABT</gui_name>
        <device_name type="alternative">SP_ABT</device_name>
        <description language="en">Stack Pointer in ABT mode</description>
      </register>
      <register name="R14_ABT" size="4" access="RW">
        <gui_name language="en">LR_ABT</gui_name>
        <device_name type="alternative">LR_ABT</device_name>
        <description language="en">Link Register in ABT mode</description>
      </register>
      <register name="SPSR_ABT" size="4" access="RW">
        <gui_name language="en">SPSR_ABT</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="SVC" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">SVC</gui_name>
      <description language="en">Banked Core Registers In SVC mode</description>
      <register name="R13_SVC" size="4" access="RW">
        <gui_name language="en">SP_SVC</gui_name>
        <device_name type="alternative">SP_SVC</device_name>
        <description language="en">Stack Pointer in SVC mode</description>
      </register>
      <register name="R14_SVC" size="4" access="RW">
        <gui_name language="en">LR_SVC</gui_name>
        <device_name type="alternative">LR_SVC</device_name>
        <description language="en">Link Register in SVC mode</description>
      </register>
      <register name="SPSR_SVC" size="4" access="RW">
        <gui_name language="en">SPSR_SVC</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="USR" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">USR</gui_name>
      <description language="en">Banked Core Registers In USR mode</description>
      <register name="R8_USR" size="4" access="RW">
        <gui_name language="en">R8_USR</gui_name>
        <description language="en">R8 in USR mode</description>
      </register>
      <register name="R9_USR" size="4" access="RW">
        <gui_name language="en">R9_USR</gui_name>
        <description language="en">R9 in USR mode</description>
      </register>
      <register name="R10_USR" size="4" access="RW">
        <gui_name language="en">R10_USR</gui_name>
        <description language="en">R10 in USR mode</description>
      </register>
      <register name="R11_USR" size="4" access="RW">
        <gui_name language="en">R11_USR</gui_name>
        <description language="en">R11 in USR mode</description>
      </register>
      <register name="R12_USR" size="4" access="RW">
        <gui_name language="en">R12_USR</gui_name>
        <description language="en">R12 in USR mode</description>
      </register>
      <register name="R13_USR" size="4" access="RW">
        <gui_name language="en">SP_USR</gui_name>
        <device_name type="alternative">SP_USR</device_name>
        <description language="en">Stack Pointer in USR mode</description>
      </register>
      <register name="R14_USR" size="4" access="RW">
        <gui_name language="en">LR_USR</gui_name>
        <device_name type="alternative">LR_USR</device_name>
        <description language="en">Link Register in USR mode</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="MON" xml:base="Registers/tz_registers.xml">
      <gui_name language="en">MON</gui_name>
      <description language="en">Banked Core Registers In MON mode</description>
      <register name="R13_MON" size="4" access="RW">
        <gui_name language="en">SP_MON</gui_name>
        <device_name type="alternative">SP_MON</device_name>
        <description language="en">Stack Pointer in MON mode</description>
      </register>
      <register name="R14_MON" size="4" access="RW">
        <gui_name language="en">LR_MON</gui_name>
        <device_name type="alternative">LR_MON</device_name>
        <description language="en">Link Register in MON mode</description>
      </register>
      <register name="SPSR_MON" size="4" access="RW">
        <gui_name language="en">SPSR_MON</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>

    <!-- Mode enum vals -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CPSR_MODE_BIT" values="USR=0x10,FIQ=0x11,IRQ=0x12,SVC=0x13,MON=0x16,ABT=0x17,UND=0x1B,SYS=0x1F" xml:base="Registers/CPSR/V6_7_tz.xml"/>

  </cr:register_list>
  <cr:register_list name="CP15">

    <register_group xmlns="http://www.arm.com/core_reg" name="System" xml:base="Registers/CP15/Cortex-A5_Control.xml">
      <gui_name language="en">System</gui_name>
      <description language="en">System Control and Configuration</description>
      <register access="RW" name="SCTLR" size="4">
        <gui_name language="en">SCTLR</gui_name>
        <alias_name>CP15_SCTLR</alias_name>
        <device_name type="rvi">CP15_SCTLR</device_name>
        <device_name type="cadi">SCTLR</device_name>
        <description language="en">System Control Register</description>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Banked Thumb exception enable bit</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="AFE">
          <gui_name language="en">AFE</gui_name>
          <description language="en">Banked This is the Access Flag Enable bit</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="TRE">
          <gui_name language="en">TRE</gui_name>
          <description language="en">Banked This bit controls the TEX remap functionality in the MMU</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="EE" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">EE</gui_name>
          <description language="en">Banked Determines how the E bit in the CPSR is set on an exception</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="HA" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">HA</gui_name>
          <description language="en">Hardware management access flag disabled, the Cortex-A5 processor does not support this feature</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="RR" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">RR</gui_name>
          <description language="en">Cache replacement strategy, the Cortex-A5 processor only supports a fixed random replacement strategy</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="V" enumerationId="SCTLR_V">
          <gui_name language="en">V</gui_name>
          <description language="en">Determines the location of exception vectors: 0 = 0x00000000, 1 = 0xFFFF0000</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="I" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">I</gui_name>
          <description language="en">Determines if instructions can be cached in any instruction cache at any cache level</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="Z" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">Z</gui_name>
          <description language="en">Program flow prediction control, branch prediction is always enabled on the Cortex-A5 processor when the MMU is enabled</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="SW" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">SW</gui_name>
          <description language="en">SWP/SWPB enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Determines if data can be cached in a data or unified cache at any cache level</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Enables strict alignment of data to detect alignment faults in data accesses</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="M">
          <gui_name language="en">M</gui_name>
          <description language="en">Enables the MMU</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="ACTLR" size="4">
        <gui_name language="en">ACTLR</gui_name>
        <alias_name>CP15_ACTLR</alias_name>
        <device_name type="rvi">CP15_ACTLR</device_name>
        <device_name type="cadi">ACTLR</device_name>
        <description language="en">Auxiliary Control Register</description>
        <bitField conditional="false" name="DBDI" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">DBDI</gui_name>
          <description language="en">Disable branch dual issue</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="BTDIS" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">BTDIS</gui_name>
          <description language="en">Disable indirect Branch Target Address Cache (BTAC)</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="RSDIS" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">RSDIS</gui_name>
          <description language="en">Disable return stack operation</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="BP" enumerationId="ACTLR_BP">
          <gui_name language="en">BP</gui_name>
          <description language="en">Branch prediction policy</description>
          <definition>[16:15]</definition>
        </bitField>
        <bitField conditional="false" name="L1PCTL" enumerationId="ACTLR_L1PCTL">
          <gui_name language="en">L1PCTL</gui_name>
          <description language="en">L1 Data prefetch control</description>
          <definition>[14:13]</definition>
        </bitField>
        <bitField conditional="false" name="RADIS" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">RADIS</gui_name>
          <description language="en">Disable Data cache read-allocate mode</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="DWBST" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">DWBST</gui_name>
          <description language="en">Disable data write bursts to normal non-cacheable memory</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="DODMBS" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">DODMBS</gui_name>
          <description language="en">Disable optimized Data Memory Barrier behavior</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="EXCL" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">EXCL</gui_name>
          <description language="en">Exclusive L1/L2 cache control</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="SMP" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">SMP</gui_name>
          <description language="en">If this bit is set, data requests with Inner Cacheable Shared attributes are treated as cacheable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="FW" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">FW</gui_name>
          <description language="en">RAZ/WI</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CPACR" size="4">
        <gui_name language="en">CPACR</gui_name>
        <alias_name>CP15_CPACR</alias_name>
        <device_name type="rvi">CP15_CPACR</device_name>
        <device_name type="cadi">CPACR</device_name>
        <description language="en">Coprocessor Access Control Register</description>
        <bitField conditional="false" name="ASEDIS" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">ASEDIS</gui_name>
          <description language="en">Disable Advanced SIMD Extension functionalitye</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="D32DIS" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">D32DIS</gui_name>
          <description language="en">Disable use of registers D16-D31 of the VFP register file</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="CP11" enumerationId="CPPERM">
          <gui_name language="en">CP11</gui_name>
          <description language="en">Access rights (CP11)</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" name="CP10" enumerationId="CPPERM">
          <gui_name language="en">CP10</gui_name>
          <description language="en">Access rights (CP10)</description>
          <definition>[21:20]</definition>
        </bitField>
      </register>
      <register access="RW" name="NSACR" size="4">
        <gui_name language="en">NSACR</gui_name>
        <alias_name>CP15_NSACR</alias_name>
        <device_name type="rvi">CP15_NSACR</device_name>
        <device_name type="cadi">NSACR</device_name>
        <description language="en">Nonsecure Access Control Register</description>
        <bitField conditional="false" name="NS_SMP" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">NS_SMP</gui_name>
          <description language="en">Determines if the SMP bit of the Auxiliary Control Register is writable in Non-secure state</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="NSASEDIS" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">NSASEDIS</gui_name>
          <description language="en">Disable Non-secure Advanced SIMD Extension functionality</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" name="NSD32DIS" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">NSD32DIS</gui_name>
          <description language="en">Disable the Non-secure use of D16-D31 of the VFP register file</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="CP11" enumerationId="NSACR_CPx">
          <gui_name language="en">CP11</gui_name>
          <description language="en">Determines permission to access coprocessor 11 in the Non-secure state</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="CP10" enumerationId="NSACR_CPx">
          <gui_name language="en">CP10</gui_name>
          <description language="en">Determines permission to access coprocessor 10 in the Non-secure state</description>
          <definition>[10]</definition>
        </bitField>
      </register>
      <register access="RW" name="VCR" size="4">
        <gui_name language="en">VCR</gui_name>
        <alias_name>CP15_VCR</alias_name>
        <device_name type="rvi">CP15_VCR</device_name>
        <device_name type="cadi">VCR</device_name>
        <description language="en">Virtualization Control Register</description>
        <bitField conditional="false" name="AMO" enumerationId="VCR_OVR">
          <gui_name language="en">AMO</gui_name>
          <description language="en">When the processor is in Non-secure state and the SCR.EA bit is set, if the AMO bit is set, this enables an asynchronous Data Abort exception to be taken regardless of the value of the CPSR.A bit</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="IMO" enumerationId="VCR_OVR">
          <gui_name language="en">IMO</gui_name>
          <description language="en">When the processor is in Non-secure state and the SCR.IRQ bit is set, if the IMO bit is set, this enables an IRQ exception to be taken regardless of the value of the CPSR.I bit</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="IFO" enumerationId="VCR_OVR">
          <gui_name language="en">IFO</gui_name>
          <description language="en">When the processor is in Non-secure state and the SCR.FIQ bit is set, if the FMO bit is set, this enables an FIQ exception to be taken regardless of the value of the CPSR.F bit</description>
          <definition>[6]</definition>
        </bitField>
      </register>
      <register access="RW" name="TTBR0" size="4">
        <gui_name language="en">TTBR0</gui_name>
        <alias_name>CP15_TTBR0</alias_name>
        <device_name type="rvi">CP15_TTBR0</device_name>
        <device_name type="cadi">TTBR0</device_name>
        <description language="en">Translation Table Base Register 0</description>
        <bitField conditional="false" name="IRGN0" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">Used with bit 0, IRGN[1] to describe inner cacheability</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="RGN" enumerationId="TTBR_RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Outer Cacheable attributes for translation table walking</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="TTBR0_S">
          <gui_name language="en">S</gui_name>
          <description language="en">Translation table walk</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">IRGN1</gui_name>
          <description language="en">Indicates inner cacheability for the translation table walk along with IRGN0</description>
          <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN" enumerationId="TTBR0_IRGN">
          <gui_name language="en">IRGN</gui_name>
          <description language="en">Indicates inner cacheability for the translation table walk</description>
          <definition>[6][0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TTBR1" size="4">
        <gui_name language="en">TTBR1</gui_name>
        <alias_name>CP15_TTBR1</alias_name>
        <device_name type="rvi">CP15_TTBR1</device_name>
        <device_name type="cadi">TTBR1</device_name>
        <description language="en">Translation Table Base Register 1</description>
        <bitField conditional="false" name="IRGN0" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">Used with bit 0, IRGN[1] to describe inner cacheability</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="RGN" enumerationId="TTBR_RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Outer Cacheable attributes for translation table walking</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="TTBR0_S">
          <gui_name language="en">S</gui_name>
          <description language="en">Translation table walk</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">IRGN1</gui_name>
          <description language="en">Indicates inner cacheability for the translation table walk along with IRGN0</description>
          <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN" enumerationId="TTBR0_IRGN">
          <gui_name language="en">IRGN</gui_name>
          <description language="en">Indicates inner cacheability for the translation table walk</description>
          <definition>[6][0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TTBCR" size="4">
        <gui_name language="en">TTBCR</gui_name>
        <alias_name>CP15_TTBCR</alias_name>
        <device_name type="rvi">CP15_TTBCR</device_name>
        <device_name type="cadi">TTBCR</device_name>
        <description language="en">Translation Table Base Control Register</description>
        <bitField conditional="false" name="PD1" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">PD1</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using TTBR1. When translation table walk is disabled, a section translation fault occurs instead of a TLB miss</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="PD0" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">PD0</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using TTBR0. When translation table walk is disabled, a section translation fault occurs instead of a TLB miss</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="N" enumerationId="TTBCR_N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the boundary size of TTBR0</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DACR" size="4">
        <gui_name language="en">DACR</gui_name>
        <alias_name>CP15_DACR</alias_name>
        <device_name type="rvi">CP15_DACR</device_name>
        <device_name type="cadi">DACR</device_name>
        <description language="en">Domain Access Control Register</description>
        <bitField conditional="false" name="D15" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D15</gui_name>
          <description language="en">D15 permissions</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" name="D14" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D14</gui_name>
          <description language="en">D14 permissions</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" name="D13" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D13</gui_name>
          <description language="en">D13 permissions</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" name="D12" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D12</gui_name>
          <description language="en">D12 permissions</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="D11" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D11</gui_name>
          <description language="en">D11 permissions</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" name="D10" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D10</gui_name>
          <description language="en">D10 permissions</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" name="D9" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D9</gui_name>
          <description language="en">D9 permissions</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" name="D8" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D8</gui_name>
          <description language="en">D8 permissions</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" name="D7" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D7</gui_name>
          <description language="en">D7 permissions</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="D6" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D6</gui_name>
          <description language="en">D6 permissions</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="D5" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D5</gui_name>
          <description language="en">D5 permissions</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="D4" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D4</gui_name>
          <description language="en">D4 permissions</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="D3" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D3</gui_name>
          <description language="en">D3 permissions</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="D2" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D2</gui_name>
          <description language="en">D2 permissions</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" name="D1" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D1</gui_name>
          <description language="en">D1 permissions</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="D0" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D0</gui_name>
          <description language="en">D0 permissions</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DFSR" size="4">
        <gui_name language="en">DFSR</gui_name>
        <alias_name>CP15_DFSR</alias_name>
        <device_name type="rvi">CP15_DFSR</device_name>
        <device_name type="cadi">DFSR</device_name>
        <description language="en">Data Fault Status Register</description>
        <bitField conditional="false" name="EXT" enumerationId="DFSR_EXT">
          <gui_name language="en">ExT</gui_name>
          <description language="en">External Abort Qualifier: Indicates whether an AXI Decode or Slave error caused an abort. Only valid for External Aborts, for all other aborts this bit Should Be Zero</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="WNR" enumerationId="DFSR_WNR">
          <gui_name language="en">WnR</gui_name>
          <description language="en">Not read and write, indicates what type of access caused the abort</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="FS4" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">FS4</gui_name>
          <description language="en">Part of the Status field: See bit [12] and bits [3:0]</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="D" enumerationId="DFSR_DOMAIN">
          <gui_name language="en">Domain</gui_name>
          <description language="en">Specifies which of the 16 domains, D15-D0, was being accessed when a data fault occurred</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_I_D_FAULT_STATUS" name="Status">
          <gui_name language="en">Status</gui_name>
          <description language="en">Indicates the type of exception generated, to determine the data fault, bits [12] and [10] must be used in conjunction with bits [3:0]</description>
          <definition>[3:0][10][12]</definition>
        </bitField>
      </register>
      <register access="RW" name="IFSR" size="4">
        <gui_name language="en">IFSR</gui_name>
        <alias_name>CP15_IFSR</alias_name>
        <device_name type="rvi">CP15_IFSR</device_name>
        <device_name type="cadi">IFSR</device_name>
        <description language="en">Instruction Fault Status Register</description>
        <bitField conditional="false" name="EXT" enumerationId="DFSR_EXT">
          <gui_name language="en">ExT</gui_name>
          <description language="en">External Abort Qualifier: Indicates whether an AXI Decode or Slave error caused an abort. Only valid for External Aborts, for all other aborts this bit Should Be Zero</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">S</gui_name>
          <description language="en">Part of the Status field: See bit [12] and bits [3:0]</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_I_D_FAULT_STATUS" name="Status">
          <gui_name language="en">Status</gui_name>
          <description language="en">Indicates the type of exception generated, to determine the data fault, bits [12] and [10] must be used in conjunction with bits [3:0]</description>
          <definition>[3:0][10][12]</definition>
        </bitField>
      </register>
      <register access="RW" name="ADFSR" size="4">
        <gui_name language="en">ADFSR</gui_name>
        <alias_name>CP15_ADFSR</alias_name>
        <device_name type="rvi">CP15_ADFSR</device_name>
        <device_name type="cadi">ADFSR</device_name>
        <description language="en">Auxiliary Data Fault Status Register</description>
      </register>
      <register access="RW" name="AIFSR" size="4">
        <gui_name language="en">AIFSR</gui_name>
        <alias_name>CP15_AIFSR</alias_name>
        <device_name type="rvi">CP15_AIFSR</device_name>
        <device_name type="cadi">AIFSR</device_name>
        <description language="en">Auxiliary Instruction Fault Status Register</description>
      </register>
      <register access="RW" name="DFAR" size="4">
        <gui_name language="en">DFAR</gui_name>
        <alias_name>CP15_DFAR</alias_name>
        <device_name type="rvi">CP15_DFAR</device_name>
        <device_name type="cadi">DFAR</device_name>
        <description language="en">Data Fault Address Register</description>
      </register>
      <register access="RW" name="IFAR" size="4">
        <gui_name language="en">IFAR</gui_name>
        <alias_name>CP15_IFAR</alias_name>
        <device_name type="rvi">CP15_IFAR</device_name>
        <device_name type="cadi">IFAR</device_name>
        <description language="en">Instruction Fault Address Register</description>
      </register>
      <register access="RW" name="PRRR" size="4">
        <gui_name language="en">PRRR</gui_name>
        <alias_name>CP15_PRRR</alias_name>
        <device_name type="rvi">CP15_PRRR</device_name>
        <device_name type="cadi">PRRR</device_name>
        <description language="en">Primary Region Remap Register</description>
      </register>
      <register access="RW" name="NMRR" size="4">
        <gui_name language="en">NMRR</gui_name>
        <alias_name>CP15_NMRR</alias_name>
        <device_name type="rvi">CP15_NMRR</device_name>
        <device_name type="cadi">NMRR</device_name>
        <description language="en">Normal Memory Remap Register</description>
      </register>
      <register access="RW" name="VBAR" size="4">
        <gui_name language="en">VBAR</gui_name>
        <alias_name>CP15_VBAR</alias_name>
        <device_name type="rvi">CP15_VBAR</device_name>
        <device_name type="cadi">VBAR</device_name>
        <description language="en">Vector Base Address Register</description>
      </register>
      <register access="RW" name="MVBAR" size="4">
        <gui_name language="en">MVBAR</gui_name>
        <alias_name>CP15_MVBAR</alias_name>
        <device_name type="rvi">CP15_MVBAR</device_name>
        <device_name type="cadi">MVBAR</device_name>
        <description language="en">Monitor Vector Base Address Register</description>
      </register>
      <register access="RO" name="ISR" size="4">
        <gui_name language="en">ISR</gui_name>
        <alias_name>CP15_ISR</alias_name>
        <device_name type="rvi">CP15_ISR</device_name>
        <device_name type="cadi">ISR</device_name>
        <description language="en">Interrupt Status Register</description>
        <bitField conditional="false" name="A" enumerationId="ISR_A">
          <gui_name language="en">A</gui_name>
          <description language="en">External abort pending flag</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="I" enumerationId="ISR_I">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ pending</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="F" enumerationId="ISR_F">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ pending</description>
          <definition>[6]</definition>
        </bitField>
      </register>
      <register access="RW" name="VIR" size="4">
        <gui_name language="en">VIR</gui_name>
        <alias_name>CP15_VIR</alias_name>
        <device_name type="rvi">CP15_VIR</device_name>
        <device_name type="cadi">VIR</device_name>
        <description language="en">Virtualization Interrupt Register</description>
        <bitField conditional="false" name="VA" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">VA</gui_name>
          <description language="en">Virtual Abort bit: when set the virtual abort becomes pending when SCR.EA and VCR.AMO are 1</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="VI" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">VI</gui_name>
          <description language="en">Virtual IRQ bit: when set the virtual interrupt becomes pending when SCR.IRQ and VCR.IMO are 1</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="VF" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">VF</gui_name>
          <description language="en">Virtual FIQ bit: when set the virtual interrupt becomes pending when SCR.FIQ and VCR.FMO are 1</description>
          <definition>[6]</definition>
        </bitField>
      </register>
      <register access="RO" name="FCSEIDR" size="4">
        <gui_name language="en">FCSEIDR</gui_name>
        <alias_name>CP15_FCSEIDR</alias_name>
        <device_name type="rvi">CP15_FCSEIDR</device_name>
        <device_name type="cadi">FCSEIDR</device_name>
        <description language="en">FCSE Process ID (not implemented)</description>
      </register>
      <register access="RW" name="CONTEXTIDR" size="4">
        <gui_name language="en">CONTEXTIDR</gui_name>
        <alias_name>CP15_CONTEXTIDR</alias_name>
        <device_name type="rvi">CP15_CONTEXTIDR</device_name>
        <device_name type="cadi">CONTEXTIDR</device_name>
        <description language="en">Context ID Register</description>
        <bitField conditional="false" name="PROCID">
          <gui_name language="en">PROCID</gui_name>
          <description language="en">Process Identifier</description>
          <definition>[31:8]</definition>
        </bitField>
        <bitField conditional="false" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">Address Space Identifier</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TPIDRURW" size="4">
        <gui_name language="en">TPIDRURW</gui_name>
        <alias_name>CP15_TPIDRURW</alias_name>
        <device_name type="rvi">CP15_TPIDRURW</device_name>
        <device_name type="cadi">TPIDRURW</device_name>
        <description language="en">User Read/Write Thread ID</description>
      </register>
      <register access="RW" name="TPIDRURO" size="4">
        <gui_name language="en">TPIDRURO</gui_name>
        <alias_name>CP15_TPIDRURO</alias_name>
        <device_name type="rvi">CP15_TPIDRURO</device_name>
        <device_name type="cadi">TPIDRURO</device_name>
        <description language="en">User Read Only Thread ID</description>
      </register>
      <register access="RW" name="TPIDRPRW" size="4">
        <gui_name language="en">TPIDRPRW</gui_name>
        <alias_name>CP15_TPIDRPRW</alias_name>
        <device_name type="rvi">CP15_TPIDRPRW</device_name>
        <device_name type="cadi">TPIDRPRW</device_name>
        <description language="en">Privileged Only Thread ID</description>
      </register>
      <register access="RO" name="CBAR" size="4">
        <gui_name language="en">CBAR</gui_name>
        <alias_name>CP15_CBAR</alias_name>
        <device_name type="rvi">CP15_CBAR</device_name>
        <device_name type="cadi">CBAR</device_name>
        <description language="en">Configuration Base Address Register</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="ID" xml:base="Registers/CP15/Cortex-A5_ID.xml">
      <gui_name language="en">CP15_ID</gui_name>
      <description language="en">ID</description>
      <register access="RO" name="MIDR" size="4">
        <gui_name language="en">MIDR</gui_name>
        <alias_name>CP15_MIDR</alias_name>
        <device_name type="rvi">CP15_MIDR</device_name>
        <device_name type="cadi">MIDR</device_name>
        <description language="en">Main ID Register</description>
        <bitField conditional="false" name="Implementer" enumerationId="MIDR_I">
          <gui_name language="en">Implementer</gui_name>
          <description language="en">Indicates the implementer code</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="Variant">
          <gui_name language="en">Variant</gui_name>
          <description language="en">Indicates the variant number of the processor: this is the major revision number n in the rn part of the rnpn description of the product revision status</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="Architecture" enumerationId="MIDR_A">
          <gui_name language="en">Architecture</gui_name>
          <description language="en">Indicates the architecture code</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="Primary">
          <gui_name language="en">Primary</gui_name>
          <description language="en">Indicates the primary part number</description>
          <definition>[15:4]</definition>
        </bitField>
        <bitField conditional="false" name="Revision">
          <gui_name language="en">Revision</gui_name>
          <description language="en">Indicates the minor revision number of the processor: this is the minor revision number n in the pn part of the rnpn description of the product revision status</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="TLBTR" size="4">
        <gui_name language="en">TLBTR</gui_name>
        <alias_name>CP15_TLBTR</alias_name>
        <device_name type="rvi">CP15_TLBTR</device_name>
        <device_name type="cadi">TLBTR</device_name>
        <description language="en">TLB Type Register (RAZ)</description>
      </register>
      <register access="RO" name="MPIDR" size="4">
        <gui_name language="en">MPIDR</gui_name>
        <alias_name>CP15_MPIDR</alias_name>
        <device_name type="rvi">CP15_MPIDR</device_name>
        <device_name type="cadi">MPIDR</device_name>
        <description language="en">Multiprocessor Affinity Register</description>
        <bitField conditional="false" name="U" enumerationId="MPIDR_U">
          <gui_name language="en">U</gui_name>
          <description language="en">U bit: 1 = Processor is always part of a uniprocessor system</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="CID">
          <gui_name language="en">CID</gui_name>
          <description language="en">Cluster ID</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="CPUID">
          <gui_name language="en">CPUID</gui_name>
          <description language="en">CPU ID</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_PFR0" size="4">
        <gui_name language="en">ID_PFR0</gui_name>
        <alias_name>CP15_ID_PFR0</alias_name>
        <device_name type="rvi">CP15_ID_PFR0</device_name>
        <device_name type="cadi">ID_PFR0</device_name>
        <description language="en">Processor Feature Register 0</description>
        <bitField conditional="false" name="S3">
          <gui_name language="en">S3</gui_name>
          <description language="en">State 3</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="S2">
          <gui_name language="en">S2</gui_name>
          <description language="en">State 2</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="S1">
          <gui_name language="en">S1</gui_name>
          <description language="en">State 1</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="S0">
          <gui_name language="en">S0</gui_name>
          <description language="en">State 0</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_PFR1" size="4">
        <gui_name language="en">ID_PFR1</gui_name>
        <alias_name>CP15_ID_PFR1</alias_name>
        <device_name type="rvi">CP15_ID_PFR1</device_name>
        <device_name type="cadi">ID_PFR1</device_name>
        <description language="en">Processor Feature Register 1</description>
        <bitField conditional="false" name="UCP">
          <gui_name language="en">UCP</gui_name>
          <description language="en">Microcontroller programmer's model</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="SE" enumerationId="ID_PFR1_SE">
          <gui_name language="en">SE</gui_name>
          <description language="en">Security extension</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="P" enumerationId="ID_PFR1_P">
          <gui_name language="en">P</gui_name>
          <description language="en">Programmer's model</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_DFR0" size="4">
        <gui_name language="en">ID_DFR0</gui_name>
        <alias_name>CP15_ID_DFR0</alias_name>
        <device_name type="rvi">CP15_ID_DFR0</device_name>
        <device_name type="cadi">ID_DFR0</device_name>
        <description language="en">Debug Feature Register 0</description>
        <bitField conditional="false" name="UC">
          <gui_name language="en">UC</gui_name>
          <description language="en">Microcontroller debug model</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="MMT">
          <gui_name language="en">MMT</gui_name>
          <description language="en">Memory-mapped trace debug model</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="CT">
          <gui_name language="en">CT</gui_name>
          <description language="en">Coprocessor trace debug model</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="MMC">
          <gui_name language="en">MMC</gui_name>
          <description language="en">Memory-mapped Core debug model</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="CS" enumerationId="ID_DFR0_CS">
          <gui_name language="en">CS</gui_name>
          <description language="en">Coprocessor Secure debug model</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="CC" enumerationId="ID_DFR0_CC">
          <gui_name language="en">CC</gui_name>
          <description language="en">Coprocessor Core debug model</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR0" size="4">
        <gui_name language="en">ID_MMFR0</gui_name>
        <alias_name>CP15_ID_MMFR0</alias_name>
        <device_name type="rvi">CP15_ID_MMFR0</device_name>
        <device_name type="cadi">ID_MMFR0</device_name>
        <description language="en">Memory Model Feature Register 0</description>
        <bitField conditional="false" name="FCSE">
          <gui_name language="en">FCSE</gui_name>
          <description language="en">FCSE</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="AUX" enumerationId="ID_MMFR0_AUX">
          <gui_name language="en">AUX</gui_name>
          <description language="en">Auxiliary registers</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TCM_DMA" enumerationId="ID_MMFR0_TCM_DMA">
          <gui_name language="en">TCM_DMA</gui_name>
          <description language="en">TCM and associated DMA support</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="SL" enumerationId="ID_MMFR0_SL">
          <gui_name language="en">SL</gui_name>
          <description language="en">Shareability levels</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="CC" enumerationId="ID_MMFR0_CC">
          <gui_name language="en">CC</gui_name>
          <description language="en">Outermost shareability</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="PMSA" enumerationId="ID_MMFR0_PMSA">
          <gui_name language="en">PMSA</gui_name>
          <description language="en">PMSA support</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="VMSA" enumerationId="ID_MMFR0_VMSA">
          <gui_name language="en">VMSA</gui_name>
          <description language="en">VMSA support</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR1" size="4">
        <gui_name language="en">ID_MMFR1</gui_name>
        <alias_name>CP15_ID_MMFR1</alias_name>
        <device_name type="rvi">CP15_ID_MMFR1</device_name>
        <device_name type="cadi">ID_MMFR1</device_name>
        <description language="en">Memory Model Feature Register 1</description>
        <bitField conditional="false" name="BP" enumerationId="ID_MMFR1_BP">
          <gui_name language="en">BP</gui_name>
          <description language="en">Branch Predictor</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="L1_TC" enumerationId="ID_MMFR1_L1_TC">
          <gui_name language="en">L1_TC</gui_name>
          <description language="en">Test and Clean</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="L1_AU" enumerationId="ID_MMFR1_L1_AU">
          <gui_name language="en">L1_AU</gui_name>
          <description language="en">Ops on All (Unified)</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="L1_AH" enumerationId="ID_MMFR1_L1_AH">
          <gui_name language="en">L1_AH</gui_name>
          <description language="en">Ops on All (Harvard)</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="L1_SWU" enumerationId="ID_MMFR1_L1_SWU">
          <gui_name language="en">L1_SWU</gui_name>
          <description language="en">Ops by set/way (Unified)</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="L1_SWH" enumerationId="ID_MMFR1_L1_SWH">
          <gui_name language="en">L1_SWH</gui_name>
          <description language="en">Ops by set/way (Harvard)</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="L1_VAU">
          <gui_name language="en">L1_VAU</gui_name>
          <description language="en">Ops by VA (Unified)</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="L1_VAH">
          <gui_name language="en">L1_VAH</gui_name>
          <description language="en">Ops by VA (Harvard)</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR2" size="4">
        <gui_name language="en">ID_MMFR2</gui_name>
        <alias_name>CP15_ID_MMFR2</alias_name>
        <device_name type="rvi">CP15_ID_MMFR2</device_name>
        <device_name type="cadi">ID_MMFR2</device_name>
        <description language="en">Memory Model Feature Register 2</description>
        <bitField conditional="false" name="HAF" enumerationId="ID_MMFR2_HAF">
          <gui_name language="en">HAF</gui_name>
          <description language="en">Hardware Access Flag</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="WFI">
          <gui_name language="en">WFI</gui_name>
          <description language="en">Wait for interrupt stalling</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="MB" enumerationId="ID_MMFR2_MB">
          <gui_name language="en">MB</gui_name>
          <description language="en">Memory barrier features</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TLBU">
          <gui_name language="en">TLBU</gui_name>
          <description language="en">Unified TLB operations</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="TLBH">
          <gui_name language="en">TLBH</gui_name>
          <description language="en">Harvard TLB operations</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="L1_RANGE">
          <gui_name language="en">L1_RANGE</gui_name>
          <description language="en">L1 Harvard range</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="L1_BP">
          <gui_name language="en">L1_BP</gui_name>
          <description language="en">L1 Harvard bg prefetch</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="L1_FP">
          <gui_name language="en">L1_FP</gui_name>
          <description language="en">L1 Harvard fg prefetch</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR3" size="4">
        <gui_name language="en">ID_MMFR3</gui_name>
        <alias_name>CP15_ID_MMFR3</alias_name>
        <device_name type="rvi">CP15_ID_MMFR3</device_name>
        <device_name type="cadi">ID_MMFR3</device_name>
        <description language="en">Memory Model Feature Register 3</description>
        <bitField conditional="false" name="CM_MVA">
          <gui_name language="en">CM_MVA</gui_name>
          <description language="en">Cache maintenance MVA</description>
          <definition>[3:0]</definition>
        </bitField>
        <bitField conditional="false" name="CM_SETWAY">
          <gui_name language="en">CM_SETWAY</gui_name>
          <description language="en">Cache maintenance by set and way</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="BPM" enumerationId="ID_MMFR3_BPM">
          <gui_name language="en">BPM</gui_name>
          <description language="en">Branch predictor maintenance</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="MB" enumerationId="ID_MMFR3_MB">
          <gui_name language="en">MB</gui_name>
          <description language="en">Maintenance broadcast</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="CW">
          <gui_name language="en">CW</gui_name>
          <description language="en">Coherent walk</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="SS" enumerationId="ID_MMFR3_SS">
          <gui_name language="en">SS</gui_name>
          <description language="en">Supersection support</description>
          <definition>[31:28]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR0" size="4">
        <gui_name language="en">ID_ISAR0</gui_name>
        <alias_name>CP15_ID_ISAR0</alias_name>
        <device_name type="rvi">CP15_ID_ISAR0</device_name>
        <device_name type="cadi">ID_ISAR0</device_name>
        <description language="en">Instruction Set Attributes Register 0</description>
        <bitField conditional="false" name="DIV" enumerationId="ID_ISAR0_DIV">
          <gui_name language="en">DIV</gui_name>
          <description language="en">Divide</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="DBG" enumerationId="ID_ISAR0_DBG">
          <gui_name language="en">DBG</gui_name>
          <description language="en">Debug</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="CP" enumerationId="ID_ISAR0_CP">
          <gui_name language="en">CP</gui_name>
          <description language="en">Coprocessor</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="CB" enumerationId="ID_ISAR0_CB">
          <gui_name language="en">CB</gui_name>
          <description language="en">CmpBranch</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="BF" enumerationId="ID_ISAR0_BF">
          <gui_name language="en">BF</gui_name>
          <description language="en">Bitfield</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="BC" enumerationId="ID_ISAR0_BC">
          <gui_name language="en">BC</gui_name>
          <description language="en">BitCount</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="ID_ISAR0_S">
          <gui_name language="en">S</gui_name>
          <description language="en">Swap</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR1" size="4">
        <gui_name language="en">ID_ISAR1</gui_name>
        <alias_name>CP15_ID_ISAR1</alias_name>
        <device_name type="rvi">CP15_ID_ISAR1</device_name>
        <device_name type="cadi">ID_ISAR1</device_name>
        <description language="en">Instruction Set Attributes Register 1</description>
        <bitField conditional="false" name="J" enumerationId="ID_ISAR1_J">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="INT" enumerationId="ID_ISAR1_INT">
          <gui_name language="en">INT</gui_name>
          <description language="en">Interwork</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="IMM" enumerationId="ID_ISAR1_IMM">
          <gui_name language="en">IMM</gui_name>
          <description language="en">Immediate</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="IT">
          <gui_name language="en">IT</gui_name>
          <description language="en">IfThen</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="EXT" enumerationId="ID_ISAR1_EXT">
          <gui_name language="en">EXT</gui_name>
          <description language="en">Extend</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="EXC_AR" enumerationId="ID_ISAR1_EXC_AR">
          <gui_name language="en">EXC_AR</gui_name>
          <description language="en">Except_AR</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="EXC" enumerationId="ID_ISAR1_EXC">
          <gui_name language="en">EXC</gui_name>
          <description language="en">Except</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="END" enumerationId="ID_ISAR1_END">
          <gui_name language="en">END</gui_name>
          <description language="en">Endian</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR2" size="4">
        <gui_name language="en">ID_ISAR2</gui_name>
        <alias_name>CP15_ID_ISAR2</alias_name>
        <device_name type="rvi">CP15_ID_ISAR2</device_name>
        <device_name type="cadi">ID_ISAR2</device_name>
        <description language="en">Instruction Set Attributes Register 2</description>
        <bitField conditional="false" name="R" enumerationId="ID_ISAR2_R">
          <gui_name language="en">R</gui_name>
          <description language="en">Reversal</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="PSR_AR" enumerationId="ID_ISAR2_PSR_AR">
          <gui_name language="en">PSR_AR</gui_name>
          <description language="en">PSR</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="MU" enumerationId="ID_ISAR2_MU">
          <gui_name language="en">MU</gui_name>
          <description language="en">Advanced Multiply (unsigned)</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="MS" enumerationId="ID_ISAR2_MS">
          <gui_name language="en">MS</gui_name>
          <description language="en">Advanced Multiply (signed)</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="M" enumerationId="ID_ISAR2_M">
          <gui_name language="en">M</gui_name>
          <description language="en">Multiply</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="MAI" enumerationId="ID_ISAR2_MAI">
          <gui_name language="en">MAI</gui_name>
          <description language="en">Multi-access interruptible</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="MH" enumerationId="ID_ISAR2_MH">
          <gui_name language="en">MH</gui_name>
          <description language="en">Memory hint</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="LS" enumerationId="ID_ISAR2_LS">
          <gui_name language="en">LS</gui_name>
          <description language="en">Load and store</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR3" size="4">
        <gui_name language="en">ID_ISAR3</gui_name>
        <alias_name>CP15_ID_ISAR3</alias_name>
        <device_name type="rvi">CP15_ID_ISAR3</device_name>
        <device_name type="cadi">ID_ISAR3</device_name>
        <description language="en">Instruction Set Attributes Register 3</description>
        <bitField conditional="false" name="T2EE" enumerationId="ID_ISAR3_T2EE">
          <gui_name language="en">T2EE</gui_name>
          <description language="en">Thumb-2 executable environment</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="TNOP">
          <gui_name language="en">TNOP</gui_name>
          <description language="en">True NOP</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="TC" enumerationId="ID_ISAR3_TC">
          <gui_name language="en">TC</gui_name>
          <description language="en">Thumb Copy</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="TB" enumerationId="ID_ISAR3_TB">
          <gui_name language="en">TB</gui_name>
          <description language="en">T2 Table Branch</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="SP" enumerationId="ID_ISAR3_SP">
          <gui_name language="en">SP</gui_name>
          <description language="en">Synchronisation Primitives</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="SVC">
          <gui_name language="en">SVC</gui_name>
          <description language="en">SVC</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="SIMD" enumerationId="ID_ISAR3_SIMD">
          <gui_name language="en">SIMD</gui_name>
          <description language="en">SIMD</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="ID_ISAR3_S">
          <gui_name language="en">S</gui_name>
          <description language="en">Saturate</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR4" size="4">
        <gui_name language="en">ID_ISAR4</gui_name>
        <alias_name>CP15_ID_ISAR4</alias_name>
        <device_name type="rvi">CP15_ID_ISAR4</device_name>
        <device_name type="cadi">ID_ISAR4</device_name>
        <description language="en">Instruction Set Attributes Register 4</description>
        <bitField conditional="false" name="SPF" enumerationId="ID_ISAR4_SPF">
          <gui_name language="en">SPF</gui_name>
          <description language="en">Synchronization Primitive (fractional)</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="B" enumerationId="ID_ISAR4_B">
          <gui_name language="en">B</gui_name>
          <description language="en">Barrier</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="SMC">
          <gui_name language="en">SMC</gui_name>
          <description language="en">SMC</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="W" enumerationId="ID_ISAR4_W">
          <gui_name language="en">W</gui_name>
          <description language="en">Writeback</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="WS" enumerationId="ID_ISAR4_WS">
          <gui_name language="en">WS</gui_name>
          <description language="en">With-shifts</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="U" enumerationId="ID_ISAR4_U">
          <gui_name language="en">U</gui_name>
          <description language="en">Unprivileged</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR5" size="4">
        <gui_name language="en">ID_ISAR5</gui_name>
        <alias_name>CP15_ID_ISAR5</alias_name>
        <device_name type="rvi">CP15_ID_ISAR5</device_name>
        <device_name type="cadi">ID_ISAR5</device_name>
        <description language="en">Instruction Set Attributes Register 5</description>
      </register>
      <register access="RO" name="ID_ISAR6" size="4">
        <gui_name language="en">ID_ISAR6</gui_name>
        <alias_name>CP15_ID_ISAR6</alias_name>
        <device_name type="rvi">CP15_ID_ISAR6</device_name>
        <device_name type="cadi">ID_ISAR6</device_name>
        <description language="en">Instruction Set Attributes Register 6</description>
      </register>
      <register access="RO" name="ID_ISAR7" size="4">
        <gui_name language="en">ID_ISAR7</gui_name>
        <alias_name>CP15_ID_ISAR7</alias_name>
        <device_name type="rvi">CP15_ID_ISAR7</device_name>
        <device_name type="cadi">ID_ISAR7</device_name>
        <description language="en">Instruction Set Attributes Register 7</description>
      </register>
      <register access="RO" name="CLIDR" size="4">
        <gui_name language="en">CLIDR</gui_name>
        <alias_name>CP15_CLIDR</alias_name>
        <device_name type="rvi">CP15_CLIDR</device_name>
        <device_name type="cadi">CLIDR</device_name>
        <description language="en">Cache Level ID Register</description>
        <bitField conditional="false" name="LU">
          <gui_name language="en">LU</gui_name>
          <description language="en">Level of Unification</description>
          <definition>[29:27]</definition>
        </bitField>
        <bitField conditional="false" name="LC">
          <gui_name language="en">LC</gui_name>
          <description language="en">Level of Coherency</description>
          <definition>[26:24]</definition>
        </bitField>
        <bitField conditional="false" name="LUIS">
          <gui_name language="en">LUIS</gui_name>
          <description language="en">Level of Unification Inner Shared</description>
          <definition>[23:21]</definition>
        </bitField>
        <bitField conditional="false" name="CL7">
          <gui_name language="en">CL7</gui_name>
          <description language="en">Cache Type 7</description>
          <definition>[20:18]</definition>
        </bitField>
        <bitField conditional="false" name="CL6">
          <gui_name language="en">CL6</gui_name>
          <description language="en">Cache Type 6</description>
          <definition>[17:15]</definition>
        </bitField>
        <bitField conditional="false" name="CL5">
          <gui_name language="en">CL5</gui_name>
          <description language="en">Cache Type 5</description>
          <definition>[14:12]</definition>
        </bitField>
        <bitField conditional="false" name="CL4">
          <gui_name language="en">CL4</gui_name>
          <description language="en">Cache Type 4</description>
          <definition>[11:9]</definition>
        </bitField>
        <bitField conditional="false" name="CL3">
          <gui_name language="en">CL3</gui_name>
          <description language="en">Cache Type 3</description>
          <definition>[8:6]</definition>
        </bitField>
        <bitField conditional="false" name="CL2">
          <gui_name language="en">CL2</gui_name>
          <description language="en">Cache Type 2</description>
          <definition>[5:3]</definition>
        </bitField>
        <bitField conditional="false" name="CL1">
          <gui_name language="en">CL1</gui_name>
          <description language="en">Cache Type 1</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="AIDR" size="4">
        <gui_name language="en">AIDR</gui_name>
        <alias_name>CP15_AIDR</alias_name>
        <device_name type="rvi">CP15_AIDR</device_name>
        <device_name type="cadi">AIDR</device_name>
        <description language="en">Auxiliary ID Register</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="SBanked" xml:base="Registers/CP15/Cortex-A5_Secure.xml">
      <gui_name language="en">Secure Mode Registers</gui_name>
      <description language="en">Secure World Registers</description>
      <register access="RW" name="S_SCTLR" size="4">
        <gui_name language="en">S_SCTLR</gui_name>
        <alias_name>CP15_S_SCTLR</alias_name>
        <device_name type="rvi">CP15_S_SCTLR</device_name>
        <device_name type="cadi">S_SCTLR</device_name>
        <description language="en">[S] System Control Register</description>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Banked Thumb exception enable bit</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="AFE">
          <gui_name language="en">AFE</gui_name>
          <description language="en">Banked This is the Access Flag Enable bit</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="TRE">
          <gui_name language="en">TRE</gui_name>
          <description language="en">Banked This bit controls the TEX remap functionality in the MMU</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="EE" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">EE</gui_name>
          <description language="en">Banked Determines how the E bit in the CPSR is set on an exception</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="HA" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">HA</gui_name>
          <description language="en">Hardware management access flag disabled, the Cortex-A5 processor does not support this feature</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="RR" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">RR</gui_name>
          <description language="en">Cache replacement strategy, the Cortex-A5 processor only supports a fixed random replacement strategy</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="V" enumerationId="SCTLR_V">
          <gui_name language="en">V</gui_name>
          <description language="en">Determines the location of exception vectors: 0 = 0x00000000, 1 = 0xFFFF0000</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="I" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">I</gui_name>
          <description language="en">Determines if instructions can be cached in any instruction cache at any cache level</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="Z" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">Z</gui_name>
          <description language="en">Program flow prediction control, branch prediction is always enabled on the Cortex-A5 processor when the MMU is enabled</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="SW" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">SW</gui_name>
          <description language="en">SWP/SWPB enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Determines if data can be cached in a data or unified cache at any cache level</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Enables strict alignment of data to detect alignment faults in data accesses</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="M">
          <gui_name language="en">M</gui_name>
          <description language="en">Enables the MMU</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_ACTLR" size="4">
        <gui_name language="en">S_ACTLR</gui_name>
        <alias_name>CP15_S_ACTLR</alias_name>
        <device_name type="rvi">CP15_S_ACTLR</device_name>
        <device_name type="cadi">S_ACTLR</device_name>
        <description language="en">[S] Auxiliary Control Register</description>
        <bitField conditional="false" name="DBDI" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">DBDI</gui_name>
          <description language="en">Disable branch dual issue</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="BTDIS" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">BTDIS</gui_name>
          <description language="en">Disable indirect Branch Target Address Cache (BTAC)</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="RSDIS" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">RSDIS</gui_name>
          <description language="en">Disable return stack operation</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="BP" enumerationId="ACTLR_BP">
          <gui_name language="en">BP</gui_name>
          <description language="en">Branch prediction policy</description>
          <definition>[16:15]</definition>
        </bitField>
        <bitField conditional="false" name="L1PCTL" enumerationId="ACTLR_L1PCTL">
          <gui_name language="en">L1PCTL</gui_name>
          <description language="en">L1 Data prefetch control</description>
          <definition>[14:13]</definition>
        </bitField>
        <bitField conditional="false" name="RADIS" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">RADIS</gui_name>
          <description language="en">Disable Data cache read-allocate mode</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="DWBST" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">DWBST</gui_name>
          <description language="en">Disable data write bursts to normal non-cacheable memory</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="DODMBS" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">DODMBS</gui_name>
          <description language="en">Disable optimized Data Memory Barrier behavior</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="EXCL" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">EXCL</gui_name>
          <description language="en">Exclusive L1/L2 cache control</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="SMP" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">SMP</gui_name>
          <description language="en">If this bit is set, data requests with Inner Cacheable Shared attributes are treated as cacheable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="FW" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">FW</gui_name>
          <description language="en">RAZ/WI</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="SCR" size="4">
        <gui_name language="en">SCR</gui_name>
        <alias_name>CP15_SCR</alias_name>
        <device_name type="rvi">CP15_SCR</device_name>
        <device_name type="cadi">SCR</device_name>
        <description language="en">Secure Configuration Register</description>
        <bitField conditional="false" name="AW" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">AW</gui_name>
          <description language="en">Determines if the A bit in the CPSR can be modified when in the Non-secure state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="FW" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">FW</gui_name>
          <description language="en">Determines if the F bit in the CPSR can be modified when in the Non-secure state</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="EA" enumerationId="SCR_EA">
          <gui_name language="en">EA</gui_name>
          <description language="en">Determines external abort behavior for Secure and Non-secure states</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="FIQ" enumerationId="SCR_FIQ">
          <gui_name language="en">FIQ</gui_name>
          <description language="en">Determines FIQ behavior for Secure and Non-secure states</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="IRQ" enumerationId="SCR_IRQ">
          <gui_name language="en">IRQ</gui_name>
          <description language="en">Determines IRQ behavior for Secure and Non-secure states</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="NS" enumerationId="SCR_NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Indicates whether the processor is in Secure or Non-secure state</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="SDER" size="4">
        <gui_name language="en">SDER</gui_name>
        <alias_name>CP15_SDER</alias_name>
        <device_name type="rvi">CP15_SDER</device_name>
        <device_name type="cadi">SDER</device_name>
        <description language="en">Secure Debug Enable Register</description>
        <bitField conditional="false" name="SUNIDEN" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">SUNIDEN</gui_name>
          <description language="en">Secure User Non-Invasive Debug</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="SUIDEN" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">SUIDEN</gui_name>
          <description language="en">Secure User Invasive Debug</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_TTBR0" size="4">
        <gui_name language="en">S_TTBR0</gui_name>
        <alias_name>CP15_S_TTBR0</alias_name>
        <device_name type="rvi">CP15_S_TTBR0</device_name>
        <device_name type="cadi">S_TTBR0</device_name>
        <description language="en">[S] Translation Table Base Register 0</description>
        <bitField conditional="false" name="IRGN0" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">Used with bit 0, IRGN[1] to describe inner cacheability</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="RGN" enumerationId="TTBR_RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Outer Cacheable attributes for translation table walking</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="TTBR0_S">
          <gui_name language="en">S</gui_name>
          <description language="en">Translation table walk</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">IRGN1</gui_name>
          <description language="en">Indicates inner cacheability for the translation table walk along with IRGN0</description>
          <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN" enumerationId="TTBR0_IRGN">
          <gui_name language="en">IRGN</gui_name>
          <description language="en">Indicates inner cacheability for the translation table walk</description>
          <definition>[6][0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_TTBR1" size="4">
        <gui_name language="en">S_TTBR1</gui_name>
        <alias_name>CP15_S_TTBR1</alias_name>
        <device_name type="rvi">CP15_S_TTBR1</device_name>
        <device_name type="cadi">S_TTBR1</device_name>
        <description language="en">[S] Translation Table Base Register 1</description>
        <bitField conditional="false" name="IRGN0" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">Used with bit 0, IRGN[1] to describe inner cacheability</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="RGN" enumerationId="TTBR_RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Outer Cacheable attributes for translation table walking</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="TTBR0_S">
          <gui_name language="en">S</gui_name>
          <description language="en">Translation table walk</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">IRGN1</gui_name>
          <description language="en">Indicates inner cacheability for the translation table walk along with IRGN0</description>
          <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN" enumerationId="TTBR0_IRGN">
          <gui_name language="en">IRGN</gui_name>
          <description language="en">Indicates inner cacheability for the translation table walk</description>
          <definition>[6][0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_TTBCR" size="4">
        <gui_name language="en">S_TTBCR</gui_name>
        <alias_name>CP15_S_TTBCR</alias_name>
        <device_name type="rvi">CP15_S_TTBCR</device_name>
        <device_name type="cadi">S_TTBCR</device_name>
        <description language="en">[S] Translation Table Base Control Register</description>
        <bitField conditional="false" name="PD1" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">PD1</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using TTBR1. When translation table walk is disabled, a section translation fault occurs instead of a TLB miss</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="PD0" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">PD0</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using TTBR0. When translation table walk is disabled, a section translation fault occurs instead of a TLB miss</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="N" enumerationId="TTBCR_N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the boundary size of TTBR0</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_DACR" size="4">
        <gui_name language="en">S_DACR</gui_name>
        <alias_name>CP15_S_DACR</alias_name>
        <device_name type="rvi">CP15_S_DACR</device_name>
        <device_name type="cadi">S_DACR</device_name>
        <description language="en">[S] Domain Access Control</description>
        <bitField conditional="false" name="D15" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D15</gui_name>
          <description language="en">D15 permissions</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" name="D14" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D14</gui_name>
          <description language="en">D14 permissions</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" name="D13" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D13</gui_name>
          <description language="en">D13 permissions</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" name="D12" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D12</gui_name>
          <description language="en">D12 permissions</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="D11" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D11</gui_name>
          <description language="en">D11 permissions</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" name="D10" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D10</gui_name>
          <description language="en">D10 permissions</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" name="D9" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D9</gui_name>
          <description language="en">D9 permissions</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" name="D8" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D8</gui_name>
          <description language="en">D8 permissions</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" name="D7" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D7</gui_name>
          <description language="en">D7 permissions</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="D6" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D6</gui_name>
          <description language="en">D6 permissions</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="D5" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D5</gui_name>
          <description language="en">D5 permissions</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="D4" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D4</gui_name>
          <description language="en">D4 permissions</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="D3" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D3</gui_name>
          <description language="en">D3 permissions</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="D2" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D2</gui_name>
          <description language="en">D2 permissions</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" name="D1" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D1</gui_name>
          <description language="en">D1 permissions</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="D0" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D0</gui_name>
          <description language="en">D0 permissions</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_DFSR" size="4">
        <gui_name language="en">S_DFSR</gui_name>
        <alias_name>CP15_S_DFSR</alias_name>
        <device_name type="rvi">CP15_S_DFSR</device_name>
        <device_name type="cadi">S_DFSR</device_name>
        <description language="en">[S] Data Fault Status Register</description>
        <bitField conditional="false" name="EXT" enumerationId="DFSR_EXT">
          <gui_name language="en">ExT</gui_name>
          <description language="en">External Abort Qualifier: Indicates whether an AXI Decode or Slave error caused an abort. Only valid for External Aborts, for all other aborts this bit Should Be Zero</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="WNR" enumerationId="DFSR_WNR">
          <gui_name language="en">WnR</gui_name>
          <description language="en">Not read and write, indicates what type of access caused the abort</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="FS4" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">FS4</gui_name>
          <description language="en">Part of the Status field: See bit [12] and bits [3:0]</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="D" enumerationId="DFSR_DOMAIN">
          <gui_name language="en">Domain</gui_name>
          <description language="en">Specifies which of the 16 domains, D15-D0, was being accessed when a data fault occurred</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_I_D_FAULT_STATUS" name="Status">
          <gui_name language="en">Status</gui_name>
          <description language="en">Indicates the type of exception generated, to determine the data fault, bits [12] and [10] must be used in conjunction with bits [3:0]</description>
          <definition>[3:0][10][12]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_IFSR" size="4">
        <gui_name language="en">S_IFSR</gui_name>
        <alias_name>CP15_S_IFSR</alias_name>
        <device_name type="rvi">CP15_S_IFSR</device_name>
        <device_name type="cadi">S_IFSR</device_name>
        <description language="en">[S] Instruction Fault Status Register</description>
        <bitField conditional="false" name="EXT" enumerationId="DFSR_EXT">
          <gui_name language="en">ExT</gui_name>
          <description language="en">External Abort Qualifier: Indicates whether an AXI Decode or Slave error caused an abort. Only valid for External Aborts, for all other aborts this bit Should Be Zero</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">S</gui_name>
          <description language="en">Part of the Status field: See bit [12] and bits [3:0]</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_I_D_FAULT_STATUS" name="Status">
          <gui_name language="en">Status</gui_name>
          <description language="en">Indicates the type of exception generated, to determine the data fault, bits [12] and [10] must be used in conjunction with bits [3:0]</description>
          <definition>[3:0][10][12]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_DFAR" size="4">
        <gui_name language="en">S_DFAR</gui_name>
        <alias_name>CP15_S_DFAR</alias_name>
        <device_name type="rvi">CP15_S_DFAR</device_name>
        <device_name type="cadi">S_DFAR</device_name>
        <description language="en">[S] Data Fault Address</description>
      </register>
      <register access="RW" name="S_IFAR" size="4">
        <gui_name language="en">S_IFAR</gui_name>
        <alias_name>CP15_S_IFAR</alias_name>
        <device_name type="rvi">CP15_S_IFAR</device_name>
        <device_name type="cadi">S_IFAR</device_name>
        <description language="en">[S] Instruction Fault Address</description>
      </register>
      <register access="RW" name="S_PRRR" size="4">
        <gui_name language="en">S_PRRR</gui_name>
        <alias_name>CP15_S_PRRR</alias_name>
        <device_name type="rvi">CP15_S_PRRR</device_name>
        <device_name type="cadi">S_PRRR</device_name>
        <description language="en">[S] Primary Region Remap Register</description>
      </register>
      <register access="RW" name="S_NMRR" size="4">
        <gui_name language="en">S_NMRR</gui_name>
        <alias_name>CP15_S_NMRR</alias_name>
        <device_name type="rvi">CP15_S_NMRR</device_name>
        <device_name type="cadi">S_NMRR</device_name>
        <description language="en">[S] Normal Memory Remap Register</description>
      </register>
      <register access="RW" name="S_VBAR" size="4">
        <gui_name language="en">S_VBAR</gui_name>
        <alias_name>CP15_S_VBAR</alias_name>
        <device_name type="rvi">CP15_S_VBAR</device_name>
        <device_name type="cadi">S_VBAR</device_name>
        <description language="en">[S] Vector Base Address Register</description>
      </register>
      <register access="RW" name="S_MVBAR" size="4">
        <gui_name language="en">MVBAR</gui_name>
        <alias_name>CP15_S_MVBAR</alias_name>
        <device_name type="rvi">CP15_S_MVBAR</device_name>
        <device_name type="cadi">S_MVBAR</device_name>
        <description language="en">Monitor Vector Base Address Register</description>
      </register>
      <register access="RW" name="S_FCSEIDR" size="4">
        <gui_name language="en">S_FCSEIDR</gui_name>
        <alias_name>CP15_S_FCSEIDR</alias_name>
        <device_name type="rvi">CP15_S_FCSEIDR</device_name>
        <device_name type="cadi">S_FCSEIDR</device_name>
        <description language="en">FCSE Process ID (not implemented)</description>
      </register>
      <register access="RW" name="S_CONTEXTIDR" size="4">
        <gui_name language="en">S_CONTEXTIDR</gui_name>
        <alias_name>CP15_S_CONTEXTIDR</alias_name>
        <device_name type="rvi">CP15_S_CONTEXTIDR</device_name>
        <device_name type="cadi">S_CONTEXTIDR</device_name>
        <description language="en">[S] Context ID Register</description>
        <bitField conditional="false" name="PROCID">
          <gui_name language="en">PROCID</gui_name>
          <description language="en">Process Identifier</description>
          <definition>[31:8]</definition>
        </bitField>
        <bitField conditional="false" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">Address Space Identifier</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="S_TPIDRURW" size="4">
        <gui_name language="en">S_TPIDRURW</gui_name>
        <alias_name>CP15_S_TPIDRURW</alias_name>
        <device_name type="rvi">CP15_S_TPIDRURW</device_name>
        <device_name type="cadi">S_TPIDRURW</device_name>
        <description language="en">[S] User Read/Write Thread ID</description>
      </register>
      <register access="RW" name="S_TPIDRURO" size="4">
        <gui_name language="en">S_TPIDRURO</gui_name>
        <alias_name>CP15_S_TPIDRURO</alias_name>
        <device_name type="rvi">CP15_S_TPIDRURO</device_name>
        <device_name type="cadi">S_TPIDRURO</device_name>
        <description language="en">[S] User Read Only Thread ID</description>
      </register>
      <register access="RW" name="S_TPIDRPRW" size="4">
        <gui_name language="en">S_TPIDRPRW</gui_name>
        <alias_name>CP15_S_TPIDRPRW</alias_name>
        <device_name type="rvi">CP15_S_TPIDRPRW</device_name>
        <device_name type="cadi">S_TPIDRPRW</device_name>
        <description language="en">[S] Privileged Only Thread ID</description>
      </register>
      <register access="RW" name="S_CSSELR" size="4">
        <gui_name language="en">S_CSSELR</gui_name>
        <alias_name>CP15_S_CSSELR</alias_name>
        <device_name type="rvi">CP15_S_CSSELR</device_name>
        <device_name type="cadi">S_CSSELR</device_name>
        <description language="en">[S] Cache Size Selection Register</description>
        <bitField conditional="false" name="L">
          <gui_name language="en">L</gui_name>
          <description language="en">Level</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" name="IND" enumerationId="CSSELR_IND">
          <gui_name language="en">IND</gui_name>
          <description language="en">Type</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="NSBanked" xml:base="Registers/CP15/Cortex-A5_Normal.xml">
      <gui_name language="en">Non Secure Mode Registers</gui_name>
      <description language="en">Normal World</description>
      <register access="RW" name="N_SCTLR" size="4">
        <gui_name language="en">N_SCTLR</gui_name>
        <alias_name>CP15_N_SCTLR</alias_name>
        <device_name type="rvi">CP15_N_SCTLR</device_name>
        <device_name type="cadi">N_SCTLR</device_name>
        <description language="en">[N] System Control Register</description>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Banked Thumb exception enable bit</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="AFE">
          <gui_name language="en">AFE</gui_name>
          <description language="en">Banked This is the Access Flag Enable bit</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="TRE">
          <gui_name language="en">TRE</gui_name>
          <description language="en">Banked This bit controls the TEX remap functionality in the MMU</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="EE" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">EE</gui_name>
          <description language="en">Banked Determines how the E bit in the CPSR is set on an exception</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="HA" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">HA</gui_name>
          <description language="en">Hardware management access flag disabled, the Cortex-A5 processor does not support this feature</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="RR" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">RR</gui_name>
          <description language="en">Cache replacement strategy, the Cortex-A5 processor only supports a fixed random replacement strategy</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="V" enumerationId="SCTLR_V">
          <gui_name language="en">V</gui_name>
          <description language="en">Determines the location of exception vectors: 0 = 0x00000000, 1 = 0xFFFF0000</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="I" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">I</gui_name>
          <description language="en">Determines if instructions can be cached in any instruction cache at any cache level</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="Z" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">Z</gui_name>
          <description language="en">Program flow prediction control, branch prediction is always enabled on the Cortex-A5 processor when the MMU is enabled</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="SW" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">SW</gui_name>
          <description language="en">SWP/SWPB enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Determines if data can be cached in a data or unified cache at any cache level</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Enables strict alignment of data to detect alignment faults in data accesses</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="GENERIC_DIS_ENABLE" name="M">
          <gui_name language="en">M</gui_name>
          <description language="en">Enables the MMU</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_ACTLR" size="4">
        <gui_name language="en">N_ACTLR</gui_name>
        <alias_name>CP15_N_ACTLR</alias_name>
        <device_name type="rvi">CP15_N_ACTLR</device_name>
        <device_name type="cadi">N_ACTLR</device_name>
        <description language="en">[N] Auxiliary Control Register</description>
        <bitField conditional="false" name="DBDI" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">DBDI</gui_name>
          <description language="en">Disable branch dual issue</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="BTDIS" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">BTDIS</gui_name>
          <description language="en">Disable indirect Branch Target Address Cache (BTAC)</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="RSDIS" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">RSDIS</gui_name>
          <description language="en">Disable return stack operation</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="BP" enumerationId="ACTLR_BP">
          <gui_name language="en">BP</gui_name>
          <description language="en">Branch prediction policy</description>
          <definition>[16:15]</definition>
        </bitField>
        <bitField conditional="false" name="L1PCTL" enumerationId="ACTLR_L1PCTL">
          <gui_name language="en">L1PCTL</gui_name>
          <description language="en">L1 Data prefetch control</description>
          <definition>[14:13]</definition>
        </bitField>
        <bitField conditional="false" name="RADIS" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">RADIS</gui_name>
          <description language="en">Disable Data cache read-allocate mode</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="DWBST" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">DWBST</gui_name>
          <description language="en">Disable data write bursts to normal non-cacheable memory</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="DODMBS" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">DODMBS</gui_name>
          <description language="en">Disable optimized Data Memory Barrier behavior</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="EXCL" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">EXCL</gui_name>
          <description language="en">Exclusive L1/L2 cache control</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="SMP" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">SMP</gui_name>
          <description language="en">If this bit is set, data requests with Inner Cacheable Shared attributes are treated as cacheable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="FW" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">FW</gui_name>
          <description language="en">RAZ/WI</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_TTBR0" size="4">
        <gui_name language="en">N_TTBR0</gui_name>
        <alias_name>CP15_N_TTBR0</alias_name>
        <device_name type="rvi">CP15_N_TTBR0</device_name>
        <device_name type="cadi">N_TTBR0</device_name>
        <description language="en">[N] Translation Table Base Register 0</description>
        <bitField conditional="false" name="IRGN0" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">Used with bit 0, IRGN[1] to describe inner cacheability</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="RGN" enumerationId="TTBR_RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Outer Cacheable attributes for translation table walking</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="TTBR0_S">
          <gui_name language="en">S</gui_name>
          <description language="en">Translation table walk</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">IRGN1</gui_name>
          <description language="en">Indicates inner cacheability for the translation table walk along with IRGN0</description>
          <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN" enumerationId="TTBR0_IRGN">
          <gui_name language="en">IRGN</gui_name>
          <description language="en">Indicates inner cacheability for the translation table walk</description>
          <definition>[6][0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_TTBR1" size="4">
        <gui_name language="en">N_TTBR1</gui_name>
        <alias_name>CP15_N_TTBR1</alias_name>
        <device_name type="rvi">CP15_N_TTBR1</device_name>
        <device_name type="cadi">N_TTBR1</device_name>
        <description language="en">[N] Translation Table Base Register 1</description>
        <bitField conditional="false" name="IRGN0" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">IRGN0</gui_name>
          <description language="en">Used with bit 0, IRGN[1] to describe inner cacheability</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="RGN" enumerationId="TTBR_RGN">
          <gui_name language="en">RGN</gui_name>
          <description language="en">Outer Cacheable attributes for translation table walking</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="TTBR0_S">
          <gui_name language="en">S</gui_name>
          <description language="en">Translation table walk</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN1" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">IRGN1</gui_name>
          <description language="en">Indicates inner cacheability for the translation table walk along with IRGN0</description>
          <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" name="IRGN" enumerationId="TTBR0_IRGN">
          <gui_name language="en">IRGN</gui_name>
          <description language="en">Indicates inner cacheability for the translation table walk</description>
          <definition>[6][0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_TTBCR" size="4">
        <gui_name language="en">N_TTBCR</gui_name>
        <alias_name>CP15_N_TTBCR</alias_name>
        <device_name type="rvi">CP15_N_TTBCR</device_name>
        <device_name type="cadi">N_TTBCR</device_name>
        <description language="en">[N] Translation Table Base Control Register</description>
        <bitField conditional="false" name="PD1" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">PD1</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using TTBR1. When translation table walk is disabled, a section translation fault occurs instead of a TLB miss</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="PD0" enumerationId="GENERIC_EN_DISABLE">
          <gui_name language="en">PD0</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using TTBR0. When translation table walk is disabled, a section translation fault occurs instead of a TLB miss</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="N" enumerationId="TTBCR_N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the boundary size of TTBR0</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_DACR" size="4">
        <gui_name language="en">N_DACR</gui_name>
        <alias_name>CP15_N_DACR</alias_name>
        <device_name type="rvi">CP15_N_DACR</device_name>
        <device_name type="cadi">N_DACR</device_name>
        <description language="en">[N] Domain Access Control Register</description>
        <bitField conditional="false" name="D15" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D15</gui_name>
          <description language="en">D15 permissions</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" name="D14" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D14</gui_name>
          <description language="en">D14 permissions</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" name="D13" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D13</gui_name>
          <description language="en">D13 permissions</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" name="D12" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D12</gui_name>
          <description language="en">D12 permissions</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" name="D11" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D11</gui_name>
          <description language="en">D11 permissions</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" name="D10" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D10</gui_name>
          <description language="en">D10 permissions</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" name="D9" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D9</gui_name>
          <description language="en">D9 permissions</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" name="D8" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D8</gui_name>
          <description language="en">D8 permissions</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" name="D7" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D7</gui_name>
          <description language="en">D7 permissions</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="D6" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D6</gui_name>
          <description language="en">D6 permissions</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="D5" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D5</gui_name>
          <description language="en">D5 permissions</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" name="D4" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D4</gui_name>
          <description language="en">D4 permissions</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" name="D3" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D3</gui_name>
          <description language="en">D3 permissions</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" name="D2" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D2</gui_name>
          <description language="en">D2 permissions</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" name="D1" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D1</gui_name>
          <description language="en">D1 permissions</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="D0" enumerationId="ARCHv7_DACR_DN">
          <gui_name language="en">D0</gui_name>
          <description language="en">D0 permissions</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_DFSR" size="4">
        <gui_name language="en">N_DFSR</gui_name>
        <alias_name>CP15_N_DFSR</alias_name>
        <device_name type="rvi">CP15_N_DFSR</device_name>
        <device_name type="cadi">N_DFSR</device_name>
        <description language="en">[N] Data Fault Status Register</description>
        <bitField conditional="false" name="EXT" enumerationId="DFSR_EXT">
          <gui_name language="en">ExT</gui_name>
          <description language="en">External Abort Qualifier: Indicates whether an AXI Decode or Slave error caused an abort. Only valid for External Aborts, for all other aborts this bit Should Be Zero</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="WNR" enumerationId="DFSR_WNR">
          <gui_name language="en">WnR</gui_name>
          <description language="en">Not read and write, indicates what type of access caused the abort</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="FS4" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">FS4</gui_name>
          <description language="en">Part of the Status field: See bit [12] and bits [3:0]</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="D" enumerationId="DFSR_DOMAIN">
          <gui_name language="en">Domain</gui_name>
          <description language="en">Specifies which of the 16 domains, D15-D0, was being accessed when a data fault occurred</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_I_D_FAULT_STATUS" name="Status">
          <gui_name language="en">Status</gui_name>
          <description language="en">Indicates the type of exception generated, to determine the data fault, bits [12] and [10] must be used in conjunction with bits [3:0]</description>
          <definition>[3:0][10][12]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_IFSR" size="4">
        <gui_name language="en">N_IFSR</gui_name>
        <alias_name>CP15_N_IFSR</alias_name>
        <device_name type="rvi">CP15_N_IFSR</device_name>
        <device_name type="cadi">N_IFSR</device_name>
        <description language="en">[N] Instruction Fault Status Register</description>
        <bitField conditional="false" name="EXT" enumerationId="DFSR_EXT">
          <gui_name language="en">ExT</gui_name>
          <description language="en">External Abort Qualifier: Indicates whether an AXI Decode or Slave error caused an abort. Only valid for External Aborts, for all other aborts this bit Should Be Zero</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="S" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">S</gui_name>
          <description language="en">Part of the Status field: See bit [12] and bits [3:0]</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_I_D_FAULT_STATUS" name="Status">
          <gui_name language="en">Status</gui_name>
          <description language="en">Indicates the type of exception generated, to determine the data fault, bits [12] and [10] must be used in conjunction with bits [3:0]</description>
          <definition>[3:0][10][12]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_DFAR" size="4">
        <gui_name language="en">N_DFAR</gui_name>
        <alias_name>CP15_N_DFAR</alias_name>
        <device_name type="rvi">CP15_N_DFAR</device_name>
        <device_name type="cadi">N_DFAR</device_name>
        <description language="en">[N] Data Fault Address Register</description>
      </register>
      <register access="RW" name="N_IFAR" size="4">
        <gui_name language="en">N_IFAR</gui_name>
        <alias_name>CP15_N_IFAR</alias_name>
        <device_name type="rvi">CP15_N_IFAR</device_name>
        <device_name type="cadi">N_IFAR</device_name>
        <description language="en">[N] Instruction Fault Address Register</description>
      </register>
      <register access="RW" name="N_PRRR" size="4">
        <gui_name language="en">N_PRRR</gui_name>
        <alias_name>CP15_N_PRRR</alias_name>
        <device_name type="rvi">CP15_N_PRRR</device_name>
        <device_name type="cadi">N_PRRR</device_name>
        <description language="en">[N] Primary Region Remap Register</description>
      </register>
      <register access="RW" name="N_NMRR" size="4">
        <gui_name language="en">N_NMRR</gui_name>
        <alias_name>CP15_N_NMRR</alias_name>
        <device_name type="rvi">CP15_N_NMRR</device_name>
        <device_name type="cadi">N_NMRR</device_name>
        <description language="en">[N] Normal Memory Remap Register</description>
      </register>
      <register access="RW" name="N_VBAR" size="4">
        <gui_name language="en">N_VBAR</gui_name>
        <alias_name>CP15_N_VBAR</alias_name>
        <device_name type="rvi">CP15_N_VBAR</device_name>
        <device_name type="cadi">N_VBAR</device_name>
        <description language="en">[N] Vector Base Address Register</description>
      </register>
      <register access="RW" name="N_FCSEIDR" size="4">
        <gui_name language="en">N_FCSEIDR</gui_name>
        <alias_name>CP15_N_FCSEIDR</alias_name>
        <device_name type="rvi">CP15_N_FCSEIDR</device_name>
        <device_name type="cadi">N_FCSEIDR</device_name>
        <description language="en">[N] FCSE Process ID (not implemented)</description>
      </register>
      <register access="RW" name="N_CONTEXTIDR" size="4">
        <gui_name language="en">N_CONTEXTIDR</gui_name>
        <alias_name>CP15_N_CONTEXTIDR</alias_name>
        <device_name type="rvi">CP15_N_CONTEXTIDR</device_name>
        <device_name type="cadi">N_CONTEXTIDR</device_name>
        <description language="en">[N] Context ID Register</description>
        <bitField conditional="false" name="PROCID">
          <gui_name language="en">PROCID</gui_name>
          <description language="en">Process Identifier</description>
          <definition>[31:8]</definition>
        </bitField>
        <bitField conditional="false" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">Address Space Identifier</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_TPIDRURW" size="4">
        <gui_name language="en">N_TPIDRURW</gui_name>
        <alias_name>CP15_N_TPIDRURW</alias_name>
        <device_name type="rvi">CP15_N_TPIDRURW</device_name>
        <device_name type="cadi">N_TPIDRURW</device_name>
        <description language="en">[N] User Read/Write Thread ID</description>
      </register>
      <register access="RW" name="N_TPIDRURO" size="4">
        <gui_name language="en">N_TPIDRURO</gui_name>
        <alias_name>CP15_N_TPIDRURO</alias_name>
        <device_name type="rvi">CP15_N_TPIDRURO</device_name>
        <device_name type="cadi">N_TPIDRURO</device_name>
        <description language="en">[N] User Read Only Thread ID</description>
      </register>
      <register access="RW" name="N_TPIDRPRW" size="4">
        <gui_name language="en">N_TPIDRPRW</gui_name>
        <alias_name>CP15_N_TPIDRPRW</alias_name>
        <device_name type="rvi">CP15_N_TPIDRPRW</device_name>
        <device_name type="cadi">N_TPIDRPRW</device_name>
        <description language="en">[N] Privileged Only Thread ID</description>
      </register>
      <register access="RW" name="N_CSSELR" size="4">
        <gui_name language="en">N_CSSELR</gui_name>
        <alias_name>CP15_N_CSSELR</alias_name>
        <device_name type="rvi">CP15_N_CSSELR</device_name>
        <device_name type="cadi">N_CSSELR</device_name>
        <description language="en">[N] Cache Size Selection Register</description>
        <bitField conditional="false" name="L">
          <gui_name language="en">L</gui_name>
          <description language="en">Level</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" name="IND" enumerationId="CSSELR_IND">
          <gui_name language="en">IND</gui_name>
          <description language="en">Type</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="Cache" xml:base="Registers/CP15/Cortex-A5_Cache.xml">
      <gui_name language="en">Cache</gui_name>
      <description language="en">Cache Control and Configuration</description>
      <register access="RO" name="CTR" size="4">
        <gui_name language="en">CTR</gui_name>
        <alias_name>CP15_CTR</alias_name>
        <device_name type="rvi">CP15_CTR</device_name>
        <device_name type="cadi">CTR</device_name>
        <description language="en">Cache Type Register</description>
        <bitField conditional="false" name="F" enumerationId="CTR_F">
          <gui_name language="en">F</gui_name>
          <description language="en">ARMv7 register format</description>
          <definition>[31:29]</definition>
        </bitField>
        <bitField conditional="false" name="CWG" enumerationId="CTR_GRAN">
          <gui_name language="en">CWG</gui_name>
          <description language="en">Cache Writeback Granule</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="ERG" enumerationId="CTR_GRAN">
          <gui_name language="en">ERG</gui_name>
          <description language="en">Exclusives Reservation Granule</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="DMinLine" enumerationId="CTR_GRAN">
          <gui_name language="en">DMinLine</gui_name>
          <description language="en">Log2 of the number of words in the smallest cache line of all the data and unified caches under the core control</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="L1IP" enumerationId="CTR_L1IP">
          <gui_name language="en">L1IP</gui_name>
          <description language="en">Indicates the level 1 instruction cache policy for indexing and tagging</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="IminLine" enumerationId="CTR_GRAN">
          <gui_name language="en">IminLine</gui_name>
          <description language="en">Log2 of the number of words in the smallest cache line of all the instruction caches under the control of the processor</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CCSIDR" size="4">
        <gui_name language="en">CCSIDR</gui_name>
        <alias_name>CP15_CCSIDR</alias_name>
        <device_name type="rvi">CP15_CCSIDR</device_name>
        <device_name type="cadi">CCSIDR</device_name>
        <description language="en">Cache Size ID Register</description>
        <bitField conditional="false" name="WT" enumerationId="CCSIDR_WT">
          <gui_name language="en">WT</gui_name>
          <description language="en">Write-Through</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="WB" enumerationId="CCSIDR_WB">
          <gui_name language="en">WB</gui_name>
          <description language="en">Write-Back</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="RA" enumerationId="GENERIC_SUPPORTED">
          <gui_name language="en">RA</gui_name>
          <description language="en">Read-Allocation</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="WA" enumerationId="CCSIDR_WB">
          <gui_name language="en">WA</gui_name>
          <description language="en">Write-Allocation</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="NS" enumerationId="CCSIDR_NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Number of sets</description>
          <definition>[27:13]</definition>
        </bitField>
        <bitField conditional="false" name="A" enumerationId="CCSIDR_A">
          <gui_name language="en">A</gui_name>
          <description language="en">Associativity</description>
          <definition>[12:3]</definition>
        </bitField>
        <bitField conditional="false" name="LS" enumerationId="CCSIDR_LS">
          <gui_name language="en">LS</gui_name>
          <description language="en">Line Size</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CSSELR" size="4">
        <gui_name language="en">CSSELR</gui_name>
        <alias_name>CP15_CSSELR</alias_name>
        <device_name type="rvi">CP15_CSSELR</device_name>
        <device_name type="cadi">CSSELR</device_name>
        <description language="en">Cache Size Selection Register</description>
        <bitField conditional="false" name="L">
          <gui_name language="en">L</gui_name>
          <description language="en">Level</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" name="IND" enumerationId="CSSELR_IND">
          <gui_name language="en">IND</gui_name>
          <description language="en">Type</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="ICIALLU" size="4">
        <gui_name language="en">ICIALLU</gui_name>
        <alias_name>CP15_ICIALLU</alias_name>
        <device_name type="rvi">CP15_ICIALLU</device_name>
        <device_name type="cadi">ICIALLU</device_name>
        <description language="en">Invalidate all instruction caches to PoU, also flushes branch target cache</description>
      </register>
      <register access="WO" name="ICIMVAU" size="4">
        <gui_name language="en">ICIMVAU</gui_name>
        <alias_name>CP15_ICIMVAU</alias_name>
        <device_name type="rvi">CP15_ICIMVAU</device_name>
        <device_name type="cadi">ICIMVAU</device_name>
        <description language="en">Invalidate I-Cache to PoU by MVA</description>
      </register>
      <register access="WO" name="BPIALL" size="4">
        <gui_name language="en">BPIALL</gui_name>
        <alias_name>CP15_BPIALL</alias_name>
        <device_name type="rvi">CP15_BPIALL</device_name>
        <device_name type="cadi">BPIALL</device_name>
        <description language="en">Invalidate entire branch predictor array</description>
      </register>
      <register access="WO" name="BPIMVA" size="4">
        <gui_name language="en">BPIMVA</gui_name>
        <alias_name>CP15_BPIMVA</alias_name>
        <device_name type="rvi">CP15_BPIMVA</device_name>
        <device_name type="cadi">BPIMVA</device_name>
        <description language="en">Invalidate VA from branch predictor array</description>
      </register>
      <register access="WO" name="DCIMVAC" size="4">
        <gui_name language="en">DCIMVAC</gui_name>
        <alias_name>CP15_DCIMVAC</alias_name>
        <device_name type="rvi">CP15_DCIMVAC</device_name>
        <device_name type="cadi">DCIMVAC</device_name>
        <description language="en">Invalidate data cache line by VA to PoC</description>
      </register>
      <register access="WO" name="DCISW" size="4">
        <gui_name language="en">DCISW</gui_name>
        <alias_name>CP15_DCISW</alias_name>
        <device_name type="rvi">CP15_DCISW</device_name>
        <device_name type="cadi">DCISW</device_name>
        <description language="en">Invalidate Data Cache Line by Set and Way</description>
      </register>
      <register access="WO" name="DCCMVAC" size="4">
        <gui_name language="en">DCCMVAC</gui_name>
        <alias_name>CP15_DCCMVAC</alias_name>
        <device_name type="rvi">CP15_DCCMVAC</device_name>
        <device_name type="cadi">DCCMVAC</device_name>
        <description language="en">Clean Data Cache Line to PoC by MVA</description>
      </register>
      <register access="WO" name="DCCSW" size="4">
        <gui_name language="en">DCCSW</gui_name>
        <alias_name>CP15_DCCSW</alias_name>
        <device_name type="rvi">CP15_DCCSW</device_name>
        <device_name type="cadi">DCCSW</device_name>
        <description language="en">Clean Data Cache Line by Set and Way</description>
      </register>
      <register access="WO" name="DCCMVAU" size="4">
        <gui_name language="en">DCCMVAU</gui_name>
        <alias_name>CP15_DCCMVAU</alias_name>
        <device_name type="rvi">CP15_DCCMVAU</device_name>
        <device_name type="cadi">DCCMVAU</device_name>
        <description language="en">Clean Data Cache Line to PoU by MVA</description>
      </register>
      <register access="WO" name="DCCIMVAC" size="4">
        <gui_name language="en">DCCIMVAC</gui_name>
        <alias_name>CP15_DCCIMVAC</alias_name>
        <device_name type="rvi">CP15_DCCIMVAC</device_name>
        <device_name type="cadi">DCCIMVAC</device_name>
        <description language="en">Clean and Invalidate Data Cache Line to Point of Coherence (PoC) by MVA</description>
      </register>
      <register access="WO" name="DCCISW" size="4">
        <gui_name language="en">DCCISW</gui_name>
        <alias_name>CP15_DCCISW</alias_name>
        <device_name type="rvi">CP15_DCCISW</device_name>
        <device_name type="cadi">DCCISW</device_name>
        <description language="en">Clean and Invalidate Data Cache Line to PoC by Set and Way</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="TCM" xml:base="Registers/CP15/Cortex-A5_Cache.xml">
      <gui_name language="en">TCM</gui_name>
      <description language="en">Tightly Coupled Memory Configuration and Control</description>
      <register access="RO" name="TCMTR" size="4">
        <gui_name language="en">TCMTR</gui_name>
        <alias_name>CP15_TCMTR</alias_name>
        <device_name type="rvi">CP15_TCMTR</device_name>
        <device_name type="cadi">TCMTR</device_name>
        <description language="en">TCM Type Register</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="PMU" xml:base="Registers/CP15/Cortex-A5_Perf.xml">
      <gui_name language="en">PMU</gui_name>
      <description language="en">Performance Monitoring Unit</description>
      <register access="RW" name="PMCR" size="4">
        <gui_name language="en">PMCR</gui_name>
        <alias_name>CP15_PMCR</alias_name>
        <device_name type="rvi">CP15_PMCR</device_name>
        <device_name type="cadi">PMCR</device_name>
        <description language="en">Performance Monitor Control</description>
        <bitField conditional="false" name="IMP" enumerationId="MIDR_I">
          <gui_name language="en">IMP</gui_name>
          <description language="en">Specifies the implementor code.</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="IDCODE" enumerationId="PMU_PMCR_ID">
          <gui_name language="en">IDCODE</gui_name>
          <description language="en">Specifies the identification code.</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="N" enumerationId="PMU_PMCR_N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the number of counters implemented.</description>
          <definition>[15:11]</definition>
        </bitField>
        <bitField conditional="false" name="_DP" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">DP</gui_name>
          <description language="en">Disables cycle counter, CCNT, when non-invasive debug is prohibited.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="X" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">X</gui_name>
          <description language="en">Enables export of the events from the event bus to an external monitoring block, such as the ETM to trace events.</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="D" enumerationId="PMCR_D">
          <gui_name language="en">D</gui_name>
          <description language="en">Cycle count divider: 0 = counts every processor clock cycle.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="C" enumerationId="PMU_PMCR_RESET_BIT">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle counter reset: 0 = no action 1 = resets cycle counter, CCNT, to zero. This bit Read-As-Zero.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="P" enumerationId="PMU_PMCR_RESET_BIT">
          <gui_name language="en">P</gui_name>
          <description language="en">Performance counter reset: 0 = no action 1 = resets all performance counters to zero. This bit Read-As-Zero.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="E" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">E</gui_name>
          <description language="en">Enable bit: 0 = disables all counters, including CCNT 1 = enables all counters including CCNT.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCNTENSET" size="4">
        <gui_name language="en">PMCNTENSET</gui_name>
        <alias_name>CP15_PMCNTENSET</alias_name>
        <device_name type="rvi">CP15_PMCNTENSET</device_name>
        <device_name type="cadi">PMCNTENSET</device_name>
        <description language="en">Count Enable Set</description>
        <bitField conditional="false" name="C" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle counter enable set</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P1" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCNTENCLR" size="4">
        <gui_name language="en">PMCNTENCLR</gui_name>
        <alias_name>CP15_PMCNTENCLR</alias_name>
        <device_name type="rvi">CP15_PMCNTENCLR</device_name>
        <device_name type="cadi">PMCNTENCLR</device_name>
        <description language="en">Count Enable Clear</description>
        <bitField conditional="false" name="C" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle counter enable clear</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P1" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMOVSR" size="4">
        <gui_name language="en">PMSOVSR</gui_name>
        <alias_name>CP15_PMOVSR</alias_name>
        <device_name type="rvi">CP15_PMOVSR</device_name>
        <device_name type="cadi">PMOVSR</device_name>
        <description language="en">Overflow Flag Status</description>
        <bitField conditional="false" name="C" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">C</gui_name>
          <description language="en">PMCCNTR</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P1" enumerationId="PMU_PMSOVSR_OVR">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0" enumerationId="PMU_PMSOVSR_OVR">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="PMSWINC" size="4">
        <gui_name language="en">PMSWINC</gui_name>
        <alias_name>CP15_PMSWINC</alias_name>
        <device_name type="rvi">CP15_PMSWINC</device_name>
        <device_name type="cadi">PMSWINC</device_name>
        <description language="en">Software Increment</description>
        <bitField conditional="false" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Increment counter 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Increment counter 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMSELR" size="4">
        <gui_name language="en">PMSELR</gui_name>
        <alias_name>CP15_PMSELR</alias_name>
        <device_name type="rvi">CP15_PMSELR</device_name>
        <device_name type="cadi">PMSELR</device_name>
        <description language="en">Selects a Performance Monitor Count Register</description>
        <bitField conditional="false" name="SEL" enumerationId="PMU_PMSELR_SEL">
          <gui_name language="en">SEL</gui_name>
          <description language="en">Current counter</description>
          <definition>[5:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="PMCEID0" size="4">
        <gui_name language="en">PMCEID0</gui_name>
        <alias_name>CP15_PMCEID0</alias_name>
        <device_name type="rvi">CP15_PMCEID0</device_name>
        <device_name type="cadi">PMCEID0</device_name>
        <description language="en">Commen Event Identification Register 0</description>
        <bitField conditional="false" name="BUSCYCLE" enumerationId="PMU_PMCEID0">
          <gui_name language="en">Bus Cycle</gui_name>
          <description language="en">Bus Cycle</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="WTTTB" enumerationId="PMU_PMCEID0">
          <gui_name language="en">WTTTB</gui_name>
          <description language="en">Write to translation table base</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="ISE" enumerationId="PMU_PMCEID0">
          <gui_name language="en">ISE</gui_name>
          <description language="en">Instruction speculatively executed</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="LME" enumerationId="PMU_PMCEID0">
          <gui_name language="en">LME</gui_name>
          <description language="en">Local memory error</description>
          <definition>[26]</definition>
        </bitField>
        <bitField conditional="false" name="BA" enumerationId="PMU_PMCEID0">
          <gui_name language="en">BA</gui_name>
          <description language="en">Bus access</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="L2DCWB" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L2DCWB</gui_name>
          <description language="en">Level 2 data cache write-back</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" name="L2DCR" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L2DCR</gui_name>
          <description language="en">Level 2 data cache refill</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" name="L2DCA" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L2DCA</gui_name>
          <description language="en">Level 2 data cache access</description>
          <definition>[22]</definition>
        </bitField>
        <bitField conditional="false" name="L1DCWB" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L1DCWB</gui_name>
          <description language="en">Level 1 data cache write-back</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" name="L1DCA" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L1DCA</gui_name>
          <description language="en">Level 1 data cache access</description>
          <definition>[20]</definition>
        </bitField>
        <bitField conditional="false" name="DMA" enumerationId="PMU_PMCEID0">
          <gui_name language="en">DMA</gui_name>
          <description language="en">Data memory access</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" name="PBSE" enumerationId="PMU_PMCEID0">
          <gui_name language="en">PBSE</gui_name>
          <description language="en">Predictable branch speculatively executed</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="C" enumerationId="PMU_PMCEID0">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="MONPBSE" enumerationId="PMU_PMCEID0">
          <gui_name language="en">MONPBSE</gui_name>
          <description language="en">Mispredicted or not predicted branch speculatively executed</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="ULOS" enumerationId="PMU_PMCEID0">
          <gui_name language="en">ULOS</gui_name>
          <description language="en">Unaligned load or store</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" name="PR" enumerationId="PMU_PMCEID0">
          <gui_name language="en">PR</gui_name>
          <description language="en">Procedure return</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="IB" enumerationId="PMU_PMCEID0">
          <gui_name language="en">IB</gui_name>
          <description language="en">Immediate branch</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="SCOTPC" enumerationId="PMU_PMCEID0">
          <gui_name language="en">SCOTPC</gui_name>
          <description language="en">Software change of the PC</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="WTCONTEXTIDR" enumerationId="PMU_PMCEID0">
          <gui_name language="en">WTCONTEXTIDR</gui_name>
          <description language="en">Write to CONTEXTIDR</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="ER" enumerationId="PMU_PMCEID0">
          <gui_name language="en">ER</gui_name>
          <description language="en">Exception return</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="ET" enumerationId="PMU_PMCEID0">
          <gui_name language="en">ET</gui_name>
          <description language="en">Exception taken</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="IAE" enumerationId="PMU_PMCEID0">
          <gui_name language="en">IAE</gui_name>
          <description language="en">Instruction architecturally executed</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="STORE" enumerationId="PMU_PMCEID0">
          <gui_name language="en">STORE</gui_name>
          <description language="en">Store</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="LOAD" enumerationId="PMU_PMCEID0">
          <gui_name language="en">LOAD</gui_name>
          <description language="en">Load</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="L1DTLBR" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L1DTLBR</gui_name>
          <description language="en">Level 1 data TLB refill</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="L1DCA" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L1DCA</gui_name>
          <description language="en">Level 1 data cache access</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="L1DCR" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L1DCR</gui_name>
          <description language="en">Level 1 data cache refill</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="L1ITLBR" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L1ITLBR</gui_name>
          <description language="en">Level 1 instruction TLB refill</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="L1ICR" enumerationId="PMU_PMCEID0">
          <gui_name language="en">L1ICR</gui_name>
          <description language="en">Level 1 instruction cache refill</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="SWI" enumerationId="PMU_PMCEID0">
          <gui_name language="en">SWI</gui_name>
          <description language="en">Software increment</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMCCNTR" size="4">
        <gui_name language="en">PMCCNTR</gui_name>
        <alias_name>CP15_PMCCNTR</alias_name>
        <device_name type="rvi">CP15_PMCCNTR</device_name>
        <device_name type="cadi">PMCCNTR</device_name>
        <description language="en">Counts processor clock cycles</description>
      </register>
      <register access="RW" name="PMXEVTYPER" size="4">
        <gui_name language="en">PMXEVTYPER</gui_name>
        <alias_name>CP15_PMXEVTYPER</alias_name>
        <device_name type="rvi">CP15_PMXEVTYPER</device_name>
        <device_name type="cadi">PMXEVTYPER</device_name>
        <description language="en">Event Selection</description>
        <bitField conditional="false" name="SEL" enumerationId="PMXEVTYPER_EC">
          <gui_name language="en">SEL</gui_name>
          <description language="en">Event to count</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMXEVCNTR" size="4">
        <gui_name language="en">PMXEVCNTR</gui_name>
        <alias_name>CP15_PMXEVCNTR</alias_name>
        <device_name type="rvi">CP15_PMXEVCNTR</device_name>
        <device_name type="cadi">PMXEVCNTR</device_name>
        <description language="en">Count instances of an event selected by PMXEVTYPER. The bits of each PMXEVCNTR contain an event count.</description>
      </register>
      <register access="RW" name="PMUSERENR" size="4">
        <gui_name language="en">PMUSERENR</gui_name>
        <alias_name>CP15_PMUSERENR</alias_name>
        <device_name type="rvi">CP15_PMUSERENR</device_name>
        <device_name type="cadi">PMUSERENR</device_name>
        <description language="en">User Enable</description>
        <bitField conditional="false" name="EN" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">EN</gui_name>
          <description language="en">User mode access to performance counters</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMINTENSET" size="4">
        <gui_name language="en">PMINTENSET</gui_name>
        <alias_name>CP15_PMINTENSET</alias_name>
        <device_name type="rvi">CP15_PMINTENSET</device_name>
        <device_name type="cadi">PMINTENSET</device_name>
        <description language="en">Interrupt Enable Set</description>
        <bitField conditional="false" name="C" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">C</gui_name>
          <description language="en">PMCCNTR overflow interrupt request enable</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P1" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMC1 overflow interrupt request enable</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMC0 overflow interrupt request enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PMINTENCLR" size="4">
        <gui_name language="en">PMINTENCLR</gui_name>
        <alias_name>CP15_PMINTENCLR</alias_name>
        <device_name type="rvi">CP15_PMINTENCLR</device_name>
        <device_name type="cadi">PMINTENCLR</device_name>
        <description language="en">Interrupt Enable Clear</description>
        <bitField conditional="false" name="C" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">C</gui_name>
          <description language="en">PMCCNTR overflow interrupt clear bit</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="P1" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">P1</gui_name>
          <description language="en">Clear interrupt request on PMC1 overflow</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="P0" enumerationId="GENERIC_DIS_ENABLE">
          <gui_name language="en">P0</gui_name>
          <description language="en">Clear interrupt request on PMC0 overflow</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="TLB" xml:base="Registers/CP15/Cortex-A5_TLB.xml">
      <gui_name language="en">TLB</gui_name>
      <description language="en">TLB Operations</description>
      <register access="WO" name="TLBIALLIS" size="4">
        <gui_name language="en">TLBIALLIS</gui_name>
        <alias_name>CP15_TLBIALLIS</alias_name>
        <device_name type="rvi">CP15_TLBIALLIS</device_name>
        <device_name type="cadi">TLBIALLIS</device_name>
        <description language="en">Invalidate entire Unified TLB Inner Shareable</description>
      </register>
      <register access="WO" name="TLBIMVAIS" size="4">
        <gui_name language="en">TLBIMVAIS</gui_name>
        <alias_name>CP15_TLBIMVAIS</alias_name>
        <device_name type="rvi">CP15_TLBIMVAIS</device_name>
        <device_name type="cadi">TLBIMVAIS</device_name>
        <description language="en">Invalidate Unified TLB entry by MVA Inner Shareable</description>
      </register>
      <register access="WO" name="TLBIASIDIS" size="4">
        <gui_name language="en">TLBIASIDIS</gui_name>
        <alias_name>CP15_TLBIASIDIS</alias_name>
        <device_name type="rvi">CP15_TLBIASIDIS</device_name>
        <device_name type="cadi">TLBIASIDIS</device_name>
        <description language="en">Invalidate Unified TLB entry by ASID match Inner Shareable</description>
      </register>
      <register access="WO" name="TLBIMVAAIS" size="4">
        <gui_name language="en">TLBIMVAAIS</gui_name>
        <alias_name>CP15_TLBIMVAAIS</alias_name>
        <device_name type="rvi">CP15_TLBIMVAAIS</device_name>
        <device_name type="cadi">TLBIMVAAIS</device_name>
        <description language="en">Invalidate Unified TLB entry by MVA all ASID Inner Shareable</description>
      </register>
      <register access="WO" name="TLBIALL" size="4">
        <gui_name language="en">TLBIALL</gui_name>
        <alias_name>CP15_TLBIALL</alias_name>
        <device_name type="rvi">CP15_TLBIALL</device_name>
        <device_name type="cadi">TLBIALL</device_name>
        <description language="en">Invalidate entire Unified TLB</description>
      </register>
      <register access="WO" name="TLBIMVA" size="4">
        <gui_name language="en">TLBIMVA</gui_name>
        <alias_name>CP15_TLBIMVA</alias_name>
        <device_name type="rvi">CP15_TLBIMVA</device_name>
        <device_name type="cadi">TLBIMVA</device_name>
        <description language="en">Invalidate Unified TLB by MVA</description>
      </register>
      <register access="WO" name="TLBIASID" size="4">
        <gui_name language="en">TLBIASID</gui_name>
        <alias_name>CP15_TLBIASID</alias_name>
        <device_name type="rvi">CP15_TLBIASID</device_name>
        <device_name type="cadi">TLBIASID</device_name>
        <description language="en">Invalidate TLB entries by ASID Match</description>
      </register>
      <register access="WO" name="TLBIMVAA" size="4">
        <gui_name language="en">TLBIMVAA</gui_name>
        <alias_name>CP15_TLBIMVAA</alias_name>
        <device_name type="rvi">CP15_TLBIMVAA</device_name>
        <device_name type="cadi">TLBIMVAA</device_name>
        <description language="en">Invalidate TLB entries by MVA All ASID</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="VAtoPA" xml:base="Registers/CP15/Cortex-A5_VA2PA.xml">
      <gui_name language="en">VA to PA Translation</gui_name>
      <description language="en">VA to PA Translation Registers</description>
      <register access="RW" name="PAR" size="4">
        <gui_name language="en">PAR</gui_name>
        <alias_name>CP15_PAR</alias_name>
        <device_name type="rvi">CP15_PAR</device_name>
        <device_name type="cadi">PAR</device_name>
        <description language="en">Physical Address Register</description>
        <bitField conditional="false" name="PA">
          <gui_name language="en">PA</gui_name>
          <description language="en">Contains the physical address after a successful translation</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" name="NS" enumerationId="GENERIC_CLEAR_SET">
          <gui_name language="en">NS</gui_name>
          <description language="en">Indicates the state of the NS attribute bit in the translation table</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="SH" enumerationId="PAR_NS">
          <gui_name language="en">SH</gui_name>
          <description language="en">Indicates shareable memory: 0 = nonshared 1 = shared</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="INNER" enumerationId="PAR_INNER">
          <gui_name language="en">INNER</gui_name>
          <description language="en">Indicates the inner attributes from the translation table</description>
          <definition>[6:4]</definition>
        </bitField>
        <bitField conditional="false" name="OUTER" enumerationId="PAR_OUTER">
          <gui_name language="en">OUTER</gui_name>
          <description language="en">Indicates the outer attributes from the translation table</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" name="Supersection" enumerationId="PAR_SS">
          <gui_name language="en">SS</gui_name>
          <description language="en">Indicates if the result is a supersection</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="DFSR" enumerationId="E_I_D_FAULT_STATUS">
          <gui_name language="en">DFSR</gui_name>
          <description language="en">Holds the FSR bits for the aborted address</description>
          <definition>[6:1]</definition>
        </bitField>
        <bitField conditional="false" name="F" enumerationId="PAR_F">
          <gui_name language="en">F</gui_name>
          <description language="en">Indicates that the translation succeeded</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="V2PCWPR" size="4">
        <gui_name language="en">V2PCWPR</gui_name>
        <alias_name>CP15_V2PCWPR</alias_name>
        <device_name type="rvi">CP15_V2PCWPR</device_name>
        <device_name type="cadi">V2PCWPR</device_name>
        <description language="en">VA-to-PA translation in the Current World with privileged read permission</description>
      </register>
      <register access="WO" name="V2PCWPW" size="4">
        <gui_name language="en">V2PCWPW</gui_name>
        <alias_name>CP15_V2PCWPW</alias_name>
        <device_name type="rvi">CP15_V2PCWPW</device_name>
        <device_name type="cadi">V2PCWPW</device_name>
        <description language="en">VA-to-PA translation in the Current World with privileged write permission</description>
      </register>
      <register access="WO" name="V2PCWUR" size="4">
        <gui_name language="en">V2PCWUR</gui_name>
        <alias_name>CP15_V2PCWUR</alias_name>
        <device_name type="rvi">CP15_V2PCWUR</device_name>
        <device_name type="cadi">V2PCWUR</device_name>
        <description language="en">VA-to-PA translation in the Current World with User read permission</description>
      </register>
      <register access="WO" name="V2PCWUW" size="4">
        <gui_name language="en">V2PCWUW</gui_name>
        <alias_name>CP15_V2PCWUW</alias_name>
        <device_name type="rvi">CP15_V2PCWUW</device_name>
        <device_name type="cadi">V2PCWUW</device_name>
        <description language="en">VA-to-PA translation in the Current World with User write permission</description>
      </register>
      <register access="WO" name="V2POWPR" size="4">
        <gui_name language="en">V2POWPR</gui_name>
        <alias_name>CP15_V2POWPR</alias_name>
        <device_name type="rvi">CP15_V2POWPR</device_name>
        <device_name type="cadi">V2POWPR</device_name>
        <description language="en">VA-to-PA translation in the Other World with privileged read permission</description>
      </register>
      <register access="WO" name="V2POWPW" size="4">
        <gui_name language="en">V2POWPW</gui_name>
        <alias_name>CP15_V2POWPW</alias_name>
        <device_name type="rvi">CP15_V2POWPW</device_name>
        <device_name type="cadi">V2POWPW</device_name>
        <description language="en">VA-to-PA translation in the Other World with privileged write permission</description>
      </register>
      <register access="WO" name="V2POWUR" size="4">
        <gui_name language="en">V2POWUR</gui_name>
        <alias_name>CP15_V2POWUR</alias_name>
        <device_name type="rvi">CP15_V2POWUR</device_name>
        <device_name type="cadi">V2POWUR</device_name>
        <description language="en">VA-to-PA translation in the Other World with User read permission</description>
      </register>
      <register access="WO" name="V2POWUW" size="4">
        <gui_name language="en">V2POWUW</gui_name>
        <alias_name>CP15_V2POWUW</alias_name>
        <device_name type="rvi">CP15_V2POWUW</device_name>
        <device_name type="cadi">V2POWUW</device_name>
        <description language="en">VA-to-PA translation in the Other World with User write permission</description>
      </register>
    </register_group>

    <!-- CP15 enum vals -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_CLEAR_SET" values="Clear=0,Set=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ACTLR_BP" values="Normal_operation=0,Branch_always_taken=1,Branch_always_not_taken=2,Reserved=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ACTLR_L1PCTL" values="Prefetch_disabled=0,_1_outstanding_prefetch_allowed=1,_2_outstanding_prefetches_allowed=2,_3_outstanding_prefetches_allowed=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_DIS_ENABLE" values="Disabled=0,Enabled=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_EN_DISABLE" values="Enabled=0,Disabled=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="TTBR_RGN" values="Outer_noncacheable=0x0,Outer_cacheable_write_back_cached_write_allocate=0x1,Outer_cacheable_write_through_no_allocate_on_write=0x2,Outer_cacheable_write_back_no_allocate_on_write=0x3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="TTBR_S" values="Translation_table_walk_to_non_shared_memory=0x0,Translation_table_walk_to_shared_memory=0x1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="TTBCR_PD" values="Translation_table_walk=0,Section_Translation_Fault=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="TTBCR_N" values="_16KB=0x0,_8KB=0x1,_4KB=0x2,_2KB=0x3,_1KB=0x4,_512B=0x5,_256B=0x6,_128B=0x7" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CPPERM" values="Access_denied=0,Privileged_mode_access_only=1,Privileged_and_User_mode_access=3,Reserved=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ARCHv7_DACR_DN" values="No_access=0,Client_accesses_checked=1,Manager_accesses_not_checked=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DFSR_EXT" values="DECERR=0,SLVERR=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DFSR_WNR" values="Read=0x0,Write=0x1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DFSR_EXT" values="DECERR=0,SLVERR=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DFSR_DOMAIN" values="D0=0,D1=1,D2=2,D3=3,D4=4,D5=5,D6=6,D7=7,D8=8,D9=9,D10=10,D11=11,D12=12,D13=13,D14=14,D15=15" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="IFSR_FS" values="L1_translation_precise_external_abort=0xc,L2_translation_precise_external_abort=0xe,L1_translation_precise_parity_error=0x40c,L2_translation_precise_parity_error=0x40e,Translation_fault_section=5,Translation_fault_page=7,Access_flag_fault_section=3,Access_flag_fault_page=6,Domain_fault_section=9,Domain_fault_page=0xb,Permission_fault_section=0xd,Permission_fault_page=0xf,Precise_external_abort_non_translation=8,Debug_event=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PRRR_OS" values="Yes=0,If_Shareable_Normal=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PRRR_xS" values="Not_shareable=0,Shareable=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PRRR_TR" values="Strongly_ordered=0,Device=1,Normal=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="NMRR_xR" values="Non_cacheable=0,Write_back_WriteAllocate=1,WriteThrough_Non_WriteAllocate=2,Write_back_Non_WriteAllocate=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CPACR_CP" values="Access_denied=0,Privileged_mode_access_only=1,Reserved=2,Privileged_and_User_mode_access=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="NSACR_CPx" values="Secure_access_only=0,Secure_or_Normal_access=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_NO_YES" values="No=0,Yes=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_UN_SET" values="Unset=0,Set=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DISABLE_ENABLE" values="Disable=0,Enable=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_xW" values="Secure_state_only=0,Either_security_state=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_EA" values="Abort_mode=0,Monitor_mode=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_FIQ" values="FIQ_mode=0,Monitor_mode=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_IRQ" values="IRQ_mode=0,Monitor_mode=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_NS" values="Secure=0,Normal=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_I_D_FAULT_STATUS" values="None=0,Alignment_fault=1,Debug_event=2,Access_flag_fault_on_section=3,Instruction_cache_maintenance_fault=4,Translation_fault_on_section=5,Access_flag_fault_on_page=6,Translation_fault_on_page=7,Nontranslation_AXI_decode_precise_external_abort=8,Domain_fault_on_section=9,Domain_fault_on_page=11,L1_translation_AXI_decode_precise_external_abort=12,Permission_fault_on_section=13,L2_translation_AXI_decode_precise_external_abort=14,Permission_fault_on_page=15,AXI_decode_imprecise_external_abort=22,L1_translation_precise_parity_error=28,L2_translation_precise_parity_error=30,AXI_slave_precise_external_abort_nontranslation=40,L1_translation_AXI_slave_precise_external_abort=44,L2_translation_AXI_slave_precise_external_abort=46,AXI_slave_imprecise_external_abort=54" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="MIDR_I" values="ARM_Ltd=0x41,Digital_Equipment_Corporation=0x44,Motorola_Freescale_Semiconductor_Inc=0x4d,QUALCOMM_Inc=0x51,Marvell_Semiconductor_Inc=0x56,Intel_Corporation=0x69" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMCR_D" values="PMCCNTR_counts_every_clock_cycle=0,PMCCNTR_counts_every_64th_clock_cycle=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMxENSET_x" values="Disabled_write_0_ignored=0,Enabled__write_1_enables=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMxENCLR_x" values="Disabled_write_ignored=0,Enabled_write_disables=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMOVSR_x" values="Not_overflowed_write_ignored=0,Overflowed__write_clears=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMXEVTYPER_EC" values="Software_increment=0,I_cache_miss_at_lowest_level=1,TLB_miss_at_lowest_level_due_to_I_fetch=2,D_cache_miss_at_lowest_level=3,D_cache_access_at_lowest_level=4,TLB_miss_at_lowest_level_due_to_data_access=5,Data_read=6,Data_write=7,Instruction_decoded=8,Exception_taken=9,Exception_returned=10,Change_to_Context_ID_retired=11,Software_change_of_PC_except_by_exception=12,Immediate_branch_executed=13,Procedure_return_executed=14,Unaligned_access=15,Branch_misprediction_non_prediction=16,Predictable_branch=18,Java_bytecode_executed=0x40,Software_Java_bytecode_executed=0x41,Jazelle_backward_branches_executed=0x42,Instruction_cache_dependent_stalls=0x60,Data_cache_dependent_stalls=0x61,TLB_miss_dependent_stalls=0x62,STREX_passed=0x63,STREX_failed=0x64,Data_eviction=0x65" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="MIDR_A" values="ARM_architecture_v4=1,ARM_architecture_v4T=2,ARM_architecture_v5=3,ARM_architecture_v5T=4,ARM_architecture_v5TE=5,ARM_architecture_v5TEJ=6,ARM_architecture_v6=7,Defined_by_CPUID_scheme=15" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CTR_F" values="ARMv6_and_earlier_format=0,ARMv7_format=4" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CTR_L1IP" values="Virtual_Index_Virtual_Tag=1,Virtual_Index_Physical_Tag=2,Physical_Index_Physical_Tag=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="TLBTR_U" values="TLB_Unified=0,Separate_I_and_D_TLBs=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="MPIDR_U" values="Processor_is_part_of_a_multiprocessor_system=0,Processor_is_part_of_a_uniprocessor_system=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_PFR0_STATE3" values="Not_supported=0,Jazelle_RCT_supported=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_PFR0_STATE2" values="Not_supported=0,Jazelle_extension_supported=1,Jazelle_clearing_JOSCR_CV=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_PFR0_STATE1" values="None=0,Thumb=1,Thumb_2_full=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_PFR0_STATE0" values="No_support_for_ARM_ISA=0,ARM_ISA_supported=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_PFR1_MP" values="Not_supported=0,Two_Stack_Support=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_PFR1_SE" values="Not_supported=0,Security_extensions_supported=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_PFR1_P" values="ARMv4_model_not_supported=0,ARMv4_model_supported=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_NOTSUPP_SUPP" values="Not_supported=0,Supported=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_DFR0_CS" values="Not_supported=0,v6_1_Debug_model_supported_CP14_based=3,ARMv7_model_supported_CP14_based=4" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_DFR0_CC" values="Not_supported_or_Pre_ARMv6=0,v6_Debug_model_supported_CP14_based=2,v6_1_Debug_model_supported_CP14_based=3,ARMv7_model_supported_CP14_based=4" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_AUX" values="Not_supported=0,One_Auxiliary_Control_Register_supported=1,AFSRs_and_Auxiliary_Control_Register=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_TCM_DMA" values="Not_supported=0,Implementation_Defined=1,ARMv6_TCM_only=2,ARMv6_TCM_and_DMA=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_SL" values="One_level_of_shareability_supported=0" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_CC" values="Not_supported=0,Partial_Inner_Shared_Coherency=1,Full_Inner_Shared_Coherency=2,Full_Coherency=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_PMSA" values="Not_supported=0,Implementation_Defined=1,PMSAv6=2,PMSAv7=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_VMSA" values="Not_supported=0,Implementation_Defined=1,VMSAv6=2,VMSAv7=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR1_BP" values="Not_supported=0,Flush_on_MMU_enable_or_disable_instruction_location_write_page_table_changes_TTBR_or_TTBCR_changes_FCSE_PID_or_CID_changes=1,Flush_on_MMU_enable_or_disable_instruction_location_write_page_table_changes_TTBR_TTBCR_changes_without_FCSE_PID_or_CID_change=2,Flush_on_instruction_location_write=3,No_flushing_required=4" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR1_L1_TC" values="Not_supported=0,Supported_test_and_clean_only=1,Supported_test_clean_and_invalidate=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR1_L1_AU" values="Not_supported=0,Supported_invalidate_only=1,Supported_all_operations=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR1_L1_AH" values="Not_supported=0,Supported_invalidate_I_cache=1,Supported_invalidate_one_or_both_caches=2,Supported_all_operations=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR1_L1_SWU" values="Not_supported=0,Supported_by_Caches_no_clean_and_invalidate_or_invalidate=1,Supported_by_Caches_no_invalidate_without_clean=2,Supported_by_Caches=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR1_L1_SWH" values="Not_supported=0,Supported_by_Caches_no_invalidate_without_clean=1,Supported_by_Caches_no_invalidate_without_clean_for_I_cache=2,Supported_by_Caches_with_invalidate_and_clean=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR1_L1_VAs" values="Not_supported=0,Supported_by_Caches=1,Supported_by_Caches_and_BTB=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR2_HAF" values="Not_supported=0,VMSAv7_access_flag_updated_in_hardware=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR2_MB" values="Not_supported=0,DSB=1,DSB_ISB_DMB=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR2_TLBs" values="Not_supported=0,Supported_not_by_ASID=1,Supported_including_by_ASID=2,Invalidate_all_by_VA_or_by_ASID=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR2_L1_xP" values="Not_supported=0,Supported_prefetch_by_range=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR3_BPM" values="Not_supported=0,Invalidate_entire_branch_predictor_array=1,Invalidate_entire_branch_predictor_array_Invalidate_branch_predictor_by_MVA=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR3_MB" values="Supported=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR3_SS" values="Supported=0" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR0_DIV" values="Not_supported=0,Supported_SDIV_or_UDIV=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR0_DBG" values="Not_supported=0,Supported_BKPT=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR0_CP" values="Not_supported=0,Supported_CDP_LDC_MCR_MRC_STC=1,Supported_CDP_LDC_MCR_MRC_STC_CDP2_LDC2_MCR2_MRC2_STC2=2,Supported_CDP_LDC_MCR_MRC_STC_CDP2_LDC2_MCR2_MRC2_STC2_MCRR_MRRC=3,Supported_CDP_LDC_MCR_MRC_STC_CDP2_LDC2_MCR2_MRC2_STC2_MCRR_MRRC_MCRR2_MRRC2=4" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR0_CB" values="Not_supported=0,Supported_CBNZ_CZB=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR0_BF" values="Not_supported=0,Supported_BFC_BFI_SBFX_UBFX=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR0_BC" values="Not_supported=0,Supported_CLZ=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR0_S" values="Not_supported=0,Supported_SWP_SWPB=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR1_J" values="Not_supported=0,Supported_BXJ_J_bit_in_PSR=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR1_INT" values="Not_supported=0,Supported_BX_T_bit_in_PSR=1,Supported_BX_BLX_T_bit_in_PSR=2,Supported_including_data_processing_instructions=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR1_IMM" values="Not_supported=0,Special_immediate_generating_instructions_supported=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR1_EXT" values="Not_supported=0,Supported_SXTB_SXTH_UXTB_UXTH=1,Supported_all=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR1_EXC_AR" values="Not_supported=0,Supported_SRS_RFE_CPS=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR1_EXC" values="Not_supported=0,Supported_LDM_STM=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR1_END" values="Not_supported=0,Supported_SETEND=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR2_R" values="Not_supported=0,Supported_REV_REV16_REVSH=1,Supported_REV_REV16_REVSH_RBIT=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR2_PSR_AR" values="Not_supported=0,Supported_MRS_MSR_exception_return=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR2_MU" values="Not_supported=0,Supported_UMULL_UMLAL=1,Supported_UMULL_UMLAL_UMAAL=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR2_MS" values="Not_supported=0,Supported_SMULL_SMLAL_only=1,Supported_2=2,Supported_3=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR2_M" values="Supported_MUL=0,Supported_MUL_MLA=1,Supported_MUL_MLA_MLS=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR2_MAI" values="LDM_and_STM_are_not_interruptible=0,LDM_and_STM_are_restartable=1,LDM_and_STM_are_continuable=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR2_MH" values="Not_supported=0,Supported_PLD=1,Supported_PLD=2,Supported_PLD_PLI=3,Supported_PLD_PLI_PLDW=4" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR2_LS" values="Supported_normal_load_and_store=0,Supported_with_LDRD_and_STRD=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR3_T2EE" values="Not_supported=0,Supported_ENTERX_LEAVEX=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR3_TC" values="No_low_reg_to_low_reg_MOV=0,Supported_MOV_low_reg_to_low_reg=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR3_TB" values="Not_supported=0,Supported_TBB_TBH=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR3_SP" values="Not_supported=0,Supported_load_and_store_word_only=1,Supported_load_and_store_all_sizes=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR3_SIMD" values="Not_supported=0,Supported_SSAT_USAT_Q_bit_in_PSR=1,All_supported=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR3_S" values="Not_supported=0,Supported_QADD_QDADD_QDSUB_QSUB_Q_bit_in_PSR=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR4_SPF" values="Not_supported=0,Supported_for_CLREX_LDREXB_STREXB_LDREXH_STREXH=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR4_B" values="All_barrier_instructions_are_CP15_ops=0,DMB_DSB_ISB_barrier_instructions_supported=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR4_W" values="Basic_support=0,Full_support=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR4_WS" values="Supported_shift_of_MOV_only=0,Supported_shifts_of_MOV_loads_stores_over_range_LSL_0_3=1,Supported_constant_shifts_of_MOV_loads_stores=3,Supported_shifts_of_MOV_loads_stores_by_a_constant_or_register=4" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR4_U" values="Not_supported=0,Supported_LDRBT_LDRT_STRBT_STRT=1,Supported_LDRBT_LDRT_STRBT_STRT_LDRHT_LDRSBT_LDRSHT_STRHT=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CCSIDR_NS" values="_16KB_cache_size=0x7F,_32KB_cache_size=0xFF,_64KB_cache_size=0x1FF" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CCSIDR_A" values="Four_ways=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CCSIDR_LS" values="_4_words=0,_8_words=1,_16_words=2,_32_words=3,_64_words=4,_128_words=5,_256_words=6,_512_words=7" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CLIDR_CL" values="No_cache=0,I_cache_only=1,D_cache_only=2,Separate_I_and_D_caches=3,Unified_cache=4" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CSSELR_IND" values="Data_cache=0,Instruction_cache=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMU_PMSELR_SEL" values="Select_counter_0=0,Select_counter_1=1,Access_cycle_count_filter_control_register=0x1F" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMU_PMCR_RESET_BIT" values="Reset=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMU_ENABLE" values="Enable=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMU_PMSOVSR_OVR" values="Not_overflowed=0,Overflowed=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMU_PMCEID0" values="Not_present=0,Present=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMU_PMCR_ID" values="PMCR=0x5" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PMU_PMCR_N" values="_0_counters_implemented=0,_1_counter_implemented=1,_2_counters_implemented=2" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCTLR_V" values="Normal=0,High=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="VCR_OVR" values="Normal_operation=0,Overridden=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="TTBR0_IRGN" values="Non_cacheable=0,Write_Back_Write_Allocate=1,Write_Through_no_allocate_on_write=2,Write_Back_no_allocate_on_write=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="TTBR0_S" values="to_non_shared_memory=0,to_shared_memory=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ISR_A" values="No_pending_external_abort=0,An_external_abort_is_pending=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ISR_I" values="No_pending_IRW=0,An_IRQ_is_pending=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ISR_F" values="No_pending_FIQ=0,An_FIQ_is_pending=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PAR_NS" values="Non_shareable=0,Shareable=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PAR_INNER" values="Inner_non_cacheable=0,Strongly_ordered=1,Device=3,Inner_Write_Back_Write_Allocate=5,Inner_Write_Through_No_Write_Allocate=6,Inner_Write_Back_No_Write_Allocate=7" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PAR_OUTER" values="Outer_Non_cacheable=0,Outer_Write_Back_Write_Allocate=1,Outer_Write_Through_No_Write_Allocate=2,Outer_Write_Back_No_Write_Allocate=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PAR_SS" values="Not_a_supersection=0,Supersection=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PAR_F" values="Failure=0,Success=1" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CTR_GRAN" values="_8_word_granularity=3" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CCSIDR_WT" values="Write_Through_not_supported=0" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CCSIDR_WB" values="Supported_for_data_cache=1,Supported_for_instruction_cache=0" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_SUPPORTED" values="Supported=1,Not_supported=0" xml:base="Registers/CP15/Cortex-A5_Enums.xml"/>

  </cr:register_list>
  <cr:register_list name="VFP">

    <register_group xmlns="http://www.arm.com/core_reg" name="Single" xml:base="Registers/VFP/VFPv3-SIMD.xml">
      <gui_name language="en">Single Precision</gui_name>
      <description language="en">VFP Single Precision Register file</description>
      <register name="S0" size="4" access="RW" format="Float">
        <gui_name language="en">S0</gui_name>
        <description language="en">S0</description>
      </register>
      <register name="S1" size="4" access="RW" format="Float">
        <gui_name language="en">S1</gui_name>
        <description language="en">S1</description>
      </register>
      <register name="S2" size="4" access="RW" format="Float">
        <gui_name language="en">S2</gui_name>
        <description language="en">S2</description>
      </register>
      <register name="S3" size="4" access="RW" format="Float">
        <gui_name language="en">S3</gui_name>
        <description language="en">S3</description>
      </register>
      <register name="S4" size="4" access="RW" format="Float">
        <gui_name language="en">S4</gui_name>
        <description language="en">S4</description>
      </register>
      <register name="S5" size="4" access="RW" format="Float">
        <gui_name language="en">S5</gui_name>
        <description language="en">S5</description>
      </register>
      <register name="S6" size="4" access="RW" format="Float">
        <gui_name language="en">S6</gui_name>
        <description language="en">S6</description>
      </register>
      <register name="S7" size="4" access="RW" format="Float">
        <gui_name language="en">S7</gui_name>
        <description language="en">S7</description>
      </register>
      <register name="S8" size="4" access="RW" format="Float">
        <gui_name language="en">S8</gui_name>
        <description language="en">S8</description>
      </register>
      <register name="S9" size="4" access="RW" format="Float">
        <gui_name language="en">S9</gui_name>
        <description language="en">S9</description>
      </register>
      <register name="S10" size="4" access="RW" format="Float">
        <gui_name language="en">S10</gui_name>
        <description language="en">S10</description>
      </register>
      <register name="S11" size="4" access="RW" format="Float">
        <gui_name language="en">S11</gui_name>
        <description language="en">S11</description>
      </register>
      <register name="S12" size="4" access="RW" format="Float">
        <gui_name language="en">S12</gui_name>
        <description language="en">S12</description>
      </register>
      <register name="S13" size="4" access="RW" format="Float">
        <gui_name language="en">S13</gui_name>
        <description language="en">S13</description>
      </register>
      <register name="S14" size="4" access="RW" format="Float">
        <gui_name language="en">S14</gui_name>
        <description language="en">S14</description>
      </register>
      <register name="S15" size="4" access="RW" format="Float">
        <gui_name language="en">S15</gui_name>
        <description language="en">S15</description>
      </register>
      <register name="S16" size="4" access="RW" format="Float">
        <gui_name language="en">S16</gui_name>
        <description language="en">S16</description>
      </register>
      <register name="S17" size="4" access="RW" format="Float">
        <gui_name language="en">S17</gui_name>
        <description language="en">S17</description>
      </register>
      <register name="S18" size="4" access="RW" format="Float">
        <gui_name language="en">S18</gui_name>
        <description language="en">S18</description>
      </register>
      <register name="S19" size="4" access="RW" format="Float">
        <gui_name language="en">S19</gui_name>
        <description language="en">S19</description>
      </register>
      <register name="S20" size="4" access="RW" format="Float">
        <gui_name language="en">S20</gui_name>
        <description language="en">S20</description>
      </register>
      <register name="S21" size="4" access="RW" format="Float">
        <gui_name language="en">S21</gui_name>
        <description language="en">S21</description>
      </register>
      <register name="S22" size="4" access="RW" format="Float">
        <gui_name language="en">S22</gui_name>
        <description language="en">S22</description>
      </register>
      <register name="S23" size="4" access="RW" format="Float">
        <gui_name language="en">S23</gui_name>
        <description language="en">S23</description>
      </register>
      <register name="S24" size="4" access="RW" format="Float">
        <gui_name language="en">S24</gui_name>
        <description language="en">S24</description>
      </register>
      <register name="S25" size="4" access="RW" format="Float">
        <gui_name language="en">S25</gui_name>
        <description language="en">S25</description>
      </register>
      <register name="S26" size="4" access="RW" format="Float">
        <gui_name language="en">S26</gui_name>
        <description language="en">S26</description>
      </register>
      <register name="S27" size="4" access="RW" format="Float">
        <gui_name language="en">S27</gui_name>
        <description language="en">S27</description>
      </register>
      <register name="S28" size="4" access="RW" format="Float">
        <gui_name language="en">S28</gui_name>
        <description language="en">S28</description>
      </register>
      <register name="S29" size="4" access="RW" format="Float">
        <gui_name language="en">S29</gui_name>
        <description language="en">S29</description>
      </register>
      <register name="S30" size="4" access="RW" format="Float">
        <gui_name language="en">S30</gui_name>
        <description language="en">S30</description>
      </register>
      <register name="S31" size="4" access="RW" format="Float">
        <gui_name language="en">S31</gui_name>
        <description language="en">S31</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="Double" xml:base="Registers/VFP/VFPv3-SIMD.xml">
      <gui_name language="en">Double Precision</gui_name>
      <description language="en">VFP/SIMD Double Precision Register file</description>
      <register name="D0" size="8" access="RW" format="Float">
        <gui_name language="en">D0</gui_name>
        <description language="en">D0</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D1" size="8" access="RW" format="Float">
        <gui_name language="en">D1</gui_name>
        <description language="en">D1</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D2" size="8" access="RW" format="Float">
        <gui_name language="en">D2</gui_name>
        <description language="en">D2</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D3" size="8" access="RW" format="Float">
        <gui_name language="en">D3</gui_name>
        <description language="en">D3</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D4" size="8" access="RW" format="Float">
        <gui_name language="en">D4</gui_name>
        <description language="en">D4</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D5" size="8" access="RW" format="Float">
        <gui_name language="en">D5</gui_name>
        <description language="en">D5</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D6" size="8" access="RW" format="Float">
        <gui_name language="en">D6</gui_name>
        <description language="en">D6</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D7" size="8" access="RW" format="Float">
        <gui_name language="en">D7</gui_name>
        <description language="en">D7</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D8" size="8" access="RW" format="Float">
        <gui_name language="en">D8</gui_name>
        <description language="en">D8</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D9" size="8" access="RW" format="Float">
        <gui_name language="en">D9</gui_name>
        <description language="en">D9</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D10" size="8" access="RW" format="Float">
        <gui_name language="en">D10</gui_name>
        <description language="en">D10</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D11" size="8" access="RW" format="Float">
        <gui_name language="en">D11</gui_name>
        <description language="en">D11</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D12" size="8" access="RW" format="Float">
        <gui_name language="en">D12</gui_name>
        <description language="en">D12</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D13" size="8" access="RW" format="Float">
        <gui_name language="en">D13</gui_name>
        <description language="en">D13</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D14" size="8" access="RW" format="Float">
        <gui_name language="en">D14</gui_name>
        <description language="en">D14</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D15" size="8" access="RW" format="Float">
        <gui_name language="en">D15</gui_name>
        <description language="en">D15</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D16" size="8" access="RW" format="Float">
        <gui_name language="en">D16</gui_name>
        <description language="en">D16</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D17" size="8" access="RW" format="Float">
        <gui_name language="en">D17</gui_name>
        <description language="en">D17</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D18" size="8" access="RW" format="Float">
        <gui_name language="en">D18</gui_name>
        <description language="en">D18</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D19" size="8" access="RW" format="Float">
        <gui_name language="en">D19</gui_name>
        <description language="en">D19</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D20" size="8" access="RW" format="Float">
        <gui_name language="en">D20</gui_name>
        <description language="en">D20</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D21" size="8" access="RW" format="Float">
        <gui_name language="en">D21</gui_name>
        <description language="en">D21</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D22" size="8" access="RW" format="Float">
        <gui_name language="en">D22</gui_name>
        <description language="en">D22</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D23" size="8" access="RW" format="Float">
        <gui_name language="en">D23</gui_name>
        <description language="en">D23</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D24" size="8" access="RW" format="Float">
        <gui_name language="en">D24</gui_name>
        <description language="en">D24</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D25" size="8" access="RW" format="Float">
        <gui_name language="en">D25</gui_name>
        <description language="en">D25</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D26" size="8" access="RW" format="Float">
        <gui_name language="en">D26</gui_name>
        <description language="en">D26</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D27" size="8" access="RW" format="Float">
        <gui_name language="en">D27</gui_name>
        <description language="en">D27</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D28" size="8" access="RW" format="Float">
        <gui_name language="en">D28</gui_name>
        <description language="en">D28</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D29" size="8" access="RW" format="Float">
        <gui_name language="en">D29</gui_name>
        <description language="en">D29</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D30" size="8" access="RW" format="Float">
        <gui_name language="en">D30</gui_name>
        <description language="en">D30</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
      <register name="D31" size="8" access="RW" format="Float">
        <gui_name language="en">D31</gui_name>
        <description language="en">D31</description>
        <xi:include href="SIMD_D_fields.xml" xpointer="xpointer(//array)"/>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Control" xml:base="Registers/VFP/VFPv3-SIMD.xml">
      <gui_name language="en">Control</gui_name>
      <description language="en">VFP Control Register</description>
      <register name="FPSID" size="4" access="RO">
        <gui_name language="en">FPSID</gui_name>
        <description language="en">Floating-Point System ID Register</description>
        <bitField conditional="false" enumerationId="E_IMPLEMENTOR" high_bit="31" low_bit="24" name="Implementor">
          <gui_name language="en">Implementor</gui_name>
          <description language="en">Indicates the implementor</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FP_IMPLEMENTATION" high_bit="23" low_bit="23" name="SW">
          <gui_name language="en">HW</gui_name>
          <description language="en">VFP Implementation. Shows whether FP is implemented in Hardware and Software</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" high_bit="22" low_bit="16" name="Architecture">
          <gui_name language="en">Architecture</gui_name>
          <description language="en">Shows the VFP Coprocessor architecture version</description>
          <definition>[22:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="8" name="Part_num">
          <gui_name language="en">Part_num</gui_name>
          <description language="en">Part Number</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Variant">
          <gui_name language="en">Variant</gui_name>
          <description language="en">Variant</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Revision">
          <gui_name language="en">Revision</gui_name>
          <description language="en">Revision</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register name="FPSCR" size="4" access="RW">
        <gui_name language="en">FPSCR</gui_name>
        <description language="en">Floating-Point Status and Control Register</description>
        <bitField conditional="false" high_bit="31" low_bit="31" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Set if comparison produces a less than result</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" high_bit="30" low_bit="30" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Set if comparison produces an equal result</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" high_bit="29" low_bit="29" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Set if comparison produces an equal, greater than, or unordered result</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" high_bit="28" low_bit="28" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Set if comparison produces an unordered result</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="27" name="QC">
          <gui_name language="en">DC</gui_name>
          <description language="en">Saturation cumulative flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="25" low_bit="25" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en">Default NaN mode enable bit:</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="24" low_bit="24" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Flush-to-zero mode enable bit</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_RMODE" high_bit="23" low_bit="22" name="R_MODE">
          <gui_name language="en">R_MODE</gui_name>
          <description language="en">Rounding mode control field</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" high_bit="21" low_bit="20" name="Stride">
          <gui_name language="en">Stride</gui_name>
          <description language="en">The vector stride is the increment value used to select the registers involved in the next iteration of the short vector instruction</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="18" low_bit="16" name="LEN">
          <gui_name language="en">LEN</gui_name>
          <description language="en">Controls the vector length for VFP instructions that operate on short vectors. The vector length is the number of iterations in a short vector instruction.</description>
          <definition>[18:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="15" low_bit="15" name="IDE">
          <gui_name language="en">IDE</gui_name>
          <description language="en">Input Subnormal exception enable bit</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="12" low_bit="12" name="IXE">
          <gui_name language="en">IXE</gui_name>
          <description language="en">Inexact exception enable bit</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="11" low_bit="11" name="UFE">
          <gui_name language="en">UFE</gui_name>
          <description language="en">Underflow exception enable bit</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="10" low_bit="10" name="OFE">
          <gui_name language="en">OFE</gui_name>
          <description language="en">Overflow exception enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="9" low_bit="9" name="DZE">
          <gui_name language="en">DZE</gui_name>
          <description language="en">Division by Zero exception enable bit</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="8" low_bit="8" name="IOE">
          <gui_name language="en">IOE</gui_name>
          <description language="en">Invalid Operation exception enable bit</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="7" low_bit="7" name="IDC">
          <gui_name language="en">IDC</gui_name>
          <description language="en">Input Subnormal cumulative flag</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" high_bit="4" low_bit="4" name="IXC">
          <gui_name language="en">IXC</gui_name>
          <description language="en">Inexact cumulative flag</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="3" name="UFC">
          <gui_name language="en">UFC</gui_name>
          <description language="en">Underflow cumulative flag</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="OFC">
          <gui_name language="en">OFC</gui_name>
          <description language="en">Overflow cumulative flag</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="DZC">
          <gui_name language="en">DZC</gui_name>
          <description language="en">Division by Zero cumulative flag</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="IOC">
          <gui_name language="en">IOC</gui_name>
          <description language="en">Invalid Operation cumulative flag</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register name="FPEXC" size="4" access="RW">
        <gui_name language="en">FPEXC</gui_name>
        <description language="en">Floating-Point Exception Register</description>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="30" low_bit="30" name="EN">
          <gui_name language="en">ENEN</gui_name>
          <description language="en">A global enable for the Advanced SIMD and Floating-point Extensions. Setting the EN bit to 1 enables the Advanced SIMD and VFP Extension.</description>
          <definition>[30]</definition>
        </bitField>
      </register>
      <register name="MVFR0" size="4" access="RO">
        <gui_name language="en">MVFR0</gui_name>
        <description language="en">Media and VFP Feature Register 0</description>
        <bitField conditional="false" high_bit="31" low_bit="28" name="Rounding_modes_support">
          <gui_name language="en">Rounding_modes_support</gui_name>
          <description language="en">All VFP rounding modes supported</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="24" name="Short_vectors_support">
          <gui_name language="en">Short_vectors_support</gui_name>
          <description language="en">Indicates support for short vectors.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="20" name="HW_square_root_support">
          <gui_name language="en">HW_square_root_support</gui_name>
          <description language="en">Indicates support for hardware square root</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="19" low_bit="16" name="HW_Division_support">
          <gui_name language="en">HW_division_support</gui_name>
          <description language="en">Indicates support for hardware divide.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="12" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Indicates support for user traps.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="11" low_bit="8" name="Double_precision_Support">
          <gui_name language="en">Double_precision_Support</gui_name>
          <description language="en">Indicates support for double precision VFP</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Single_precision_Support">
          <gui_name language="en">Single_precision_Support</gui_name>
          <description language="en">Indicates support for single precision VFP.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Media_reg_bank_support">
          <gui_name language="en">Media_reg_bank_support</gui_name>
          <description language="en">Indicates support for the media register bank.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register name="MVFR1" size="4" access="RO">
        <gui_name language="en">MVFR1</gui_name>
        <description language="en">Media and VFP Feature Register 1</description>
        <bitField conditional="false" high_bit="31" low_bit="28" name="A_SIMD_FMAC">
          <gui_name language="en">A_SIMD_FMAC</gui_name>
          <description language="en">Indicates whether any implemented Floating-point or Advanced SIMD Extension implements the fused multiply accumulate instructions</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="24" name="FVP_HPFP">
          <gui_name language="en">FVP_HPFP</gui_name>
          <description language="en">Indicates whether the Floating-point Extension implements half-precision floating-point conversion instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="20" name="A_SIMD_HPFP">
          <gui_name language="en">SIMD_HPFP</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements half-precision floating-point conversion instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="19" low_bit="16" name="A_SIMD_SPFP">
          <gui_name language="en">A_SIMD_SPFP</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements single-precision floating-point instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="12" name="A_SIMD_I">
          <gui_name language="en">A_SIMD_I</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements integer instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="11" low_bit="8" name="A_SIMD_LS">
          <gui_name language="en">A_SIMD_LS</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements load/store instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en"/>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Full denormal arithmetic supported for VFP</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
    </register_group>


    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_IMPLEMENTOR" values="ARM=0x41" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_FP_IMPLEMENTATION" values="Hardware_Implementation=0,Software_Implementation=1" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PART_NUM" values="VFP10=0x01,VFP9_S=0x10,VFP11=0x20" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_VARIANT" values="ARM9_VFP=9,ARM10E_VFP=10,ARM11_VFP=11" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DISABLE_ENABLE" values="Disable=0,Enable=1" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_RMODE" values="Round_to_nearest_mode=0,Round_towards_plus_infinity=1,Round_towards_minus_infinity=2,Round_towards_zero=3" xml:base="Registers/VFP/VFPv3-SIMD.xml"/>

  </cr:register_list>
  <cr:register_list name="SIMD">

    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="Quad" xml:base="Registers/VFP/SIMD.xml">
      <gui_name language="en">Quad Registers</gui_name>
      <description language="en">SIMD Quadword Register file</description>
      <register name="Q0" size="16" access="RW">
        <gui_name language="en">Q0</gui_name>
        <description language="en">Q0</description>
        <device_register name="D0" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D1" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q1" size="16" access="RW">
        <gui_name language="en">Q1</gui_name>
        <description language="en">Q1</description>
        <device_register name="D2" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D3" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q2" size="16" access="RW">
        <gui_name language="en">Q2</gui_name>
        <description language="en">Q2</description>
        <device_register name="D4" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D5" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q3" size="16" access="RW">
        <gui_name language="en">Q3</gui_name>
        <description language="en">Q3</description>
        <device_register name="D6" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D7" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q4" size="16" access="RW">
        <gui_name language="en">Q4</gui_name>
        <description language="en">Q4</description>
        <device_register name="D8" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D9" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q5" size="16" access="RW">
        <gui_name language="en">Q5</gui_name>
        <description language="en">Q5</description>
        <device_register name="D10" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D11" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q6" size="16" access="RW">
        <gui_name language="en">Q6</gui_name>
        <description language="en">Q6</description>
        <device_register name="D12" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D13" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q7" size="16" access="RW">
        <gui_name language="en">Q7</gui_name>
        <description language="en">Q7</description>
        <device_register name="D14" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D15" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q8" size="16" access="RW">
        <gui_name language="en">Q8</gui_name>
        <description language="en">Q8</description>
        <device_register name="D16" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D17" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q9" size="16" access="RW">
        <gui_name language="en">Q9</gui_name>
        <description language="en">Q9</description>
        <device_register name="D18" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D19" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q10" size="16" access="RW">
        <gui_name language="en">Q10</gui_name>
        <description language="en">Q10</description>
        <device_register name="D20" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D21" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q11" size="16" access="RW">
        <gui_name language="en">Q11</gui_name>
        <description language="en">Q11</description>
        <device_register name="D22" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D23" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q12" size="16" access="RW">
        <gui_name language="en">Q12</gui_name>
        <description language="en">Q12</description>
        <device_register name="D24" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D25" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q13" size="16" access="RW">
        <gui_name language="en">Q13</gui_name>
        <description language="en">Q13</description>
        <device_register name="D26" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D27" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q14" size="16" access="RW">
        <gui_name language="en">Q14</gui_name>
        <description language="en">Q14</description>
        <device_register name="D28" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D29" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
      <register name="Q15" size="16" access="RW">
        <gui_name language="en">Q15</gui_name>
        <description language="en">Q15</description>
        <device_register name="D30" high_bit="63" low_bit="0" shift="0"/>
        <device_register name="D31" high_bit="63" low_bit="0" shift="64"/>

        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Float" index_from_lsb="true" name="F16">
          <gui_name language="en">F16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Float" index_from_lsb="true" name="F32">
          <gui_name language="en">F32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="UnsignedInt" index_from_lsb="true" name="U8">
          <gui_name language="en">U8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="UnsignedInt" index_from_lsb="true" name="U16">
          <gui_name language="en">U16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="UnsignedInt" index_from_lsb="true" name="U32">
          <gui_name language="en">U32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="UnsignedInt" index_from_lsb="true" name="U64">
          <gui_name language="en">U64</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="8" format="Int" index_from_lsb="true" name="S8">
          <gui_name language="en">S8</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="16" format="Int" index_from_lsb="true" name="S16">
          <gui_name language="en">S16</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="32" format="Int" index_from_lsb="true" name="S32">
          <gui_name language="en">S32</gui_name>
        </array>
        <array xmlns="http://www.arm.com/core_reg" element_bits="64" format="Int" index_from_lsb="true" name="S64">
          <gui_name language="en">S64</gui_name>
        </array>

      </register>
    </register_group>

  </cr:register_list>
  <cr:register_list name="GIC">

    <register_group xmlns="http://www.arm.com/core_reg" name="GIC_C" xml:base="Registers/GIC/Cortex-A9_GIC_C.xml">
      <gui_name language="en">GIC_Core</gui_name>
      <description language="en">GIC_Core</description>
      <register name="GIC_C_CTRL_S" size="4" access="RW">
        <gui_name language="en">GIC_C_CTRL_S</gui_name>
        <description language="en">[S] CPU Interface Control</description>
      </register>
      <register name="GIC_C_CTRL_N" size="4" access="RW">
        <gui_name language="en">GIC_C_CTRL_N</gui_name>
        <description language="en">[N] CPU Interface Control</description>
      </register>
      <register name="GIC_C_PRIO_MASK" size="4" access="RW">
        <gui_name language="en">GIC_C_PRIO_MASK</gui_name>
        <description language="en">Priority Mask Register</description>
      </register>
      <register name="GIC_C_BIN_PT_S" size="4" access="RW">
        <gui_name language="en">GIC_C_BIN_PT_S</gui_name>
        <description language="en">[S] Binary Point Register</description>
      </register>
      <register name="GIC_C_BIN_PT_N" size="4" access="RW">
        <gui_name language="en">GIC_C_BIN_PT_N</gui_name>
        <description language="en">[N] Binary Point Register</description>
      </register>
      <register name="GIC_C_INT_ACK" size="4" access="RW">
        <gui_name language="en">GIC_C_INT_ACK</gui_name>
        <description language="en">Interrupt Acknowledge</description>
      </register>
      <register name="GIC_C_EOI" size="4" access="RW">
        <gui_name language="en">GIC_C_EOI</gui_name>
        <description language="en">End of Interrupt</description>
      </register>
      <register name="GIC_C_RUN_PRIO" size="4" access="RW">
        <gui_name language="en">GIC_C_RUN_PRIO</gui_name>
        <description language="en">Running Priority</description>
      </register>
      <register name="GIC_C_HI_PEND" size="4" access="RW">
        <gui_name language="en">GIC_C_HI_PEND</gui_name>
        <description language="en">Highest Pending Interrupt</description>
      </register>
      <register name="GIC_C_A_BIN_PT_N" size="4" access="RW">
        <gui_name language="en">GIC_C_A_BIN_PT_N</gui_name>
        <description language="en">Aliased Non-Secure Binary Point</description>
      </register>
      <register name="GIC_C_CPU_IDENT" size="4" access="RW">
        <gui_name language="en">GIC_C_CPU_IDENT</gui_name>
        <description language="en">CPU Interface Implementation ID</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" name="GIC_D" xml:base="Registers/GIC/Cortex-A9_GIC_D.xml">
      <gui_name language="en">GIC_Dist</gui_name>
      <description language="en">GIC_Dist</description>
      <register name="GIC_D_EN" size="4" access="RW">
        <gui_name language="en">GIC_D_EN</gui_name>
        <description language="en">Distributor Enable Register</description>
      </register>
      <register name="GIC_D_INT_CTRL_TP" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_CTRL_TP</gui_name>
        <description language="en">Interrupt Controller Type</description>
      </register>
      <register name="GIC_D_IMPL_ID" size="4" access="RW">
        <gui_name language="en">GIC_D_IMPL_ID</gui_name>
        <description language="en">Distributor Implementer ID</description>
      </register>
      <register name="GIC_D_INT_SEU_0_31" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_SEU_0_31</gui_name>
        <description language="en">Interrupt Security 0-31</description>
      </register>
      <register name="GIC_D_INT_SEU_32_63" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_SEU_32_63</gui_name>
        <description language="en">Interrupt Security 32-63</description>
      </register>
      <register name="GIC_D_INT_SEU_64_95" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_SEU_64_95</gui_name>
        <description language="en">Interrupt Security 64-95</description>
      </register>
      <register name="GIC_D_EN_SET_0_31" size="4" access="RW">
        <gui_name language="en">GIC_D_EN_SET_0_31</gui_name>
        <description language="en">Enable Set Register 0-31</description>
      </register>
      <register name="GIC_D_EN_SET_32_63" size="4" access="RW">
        <gui_name language="en">GIC_D_EN_SET_32_63</gui_name>
        <description language="en">Enable Set Register 32-63</description>
      </register>
      <register name="GIC_D_EN_SET_64_95" size="4" access="RW">
        <gui_name language="en">GIC_D_EN_SET_64_95</gui_name>
        <description language="en">Enable Set Register 64-95</description>
      </register>
      <register name="GIC_D_EN_CLR_0_31" size="4" access="RW">
        <gui_name language="en">GIC_D_EN_CLR_0_31</gui_name>
        <description language="en">Enable Clear Register 0-31</description>
      </register>
      <register name="GIC_D_EN_CLR_32_63" size="4" access="RW">
        <gui_name language="en">GIC_D_EN_CLR_32_63</gui_name>
        <description language="en">Enable Clear Register 32-63</description>
      </register>
      <register name="GIC_D_EN_CLR_64_95" size="4" access="RW">
        <gui_name language="en">GIC_D_EN_CLR_64_95</gui_name>
        <description language="en">Enable Clear Register 64-95</description>
      </register>
      <register name="GIC_D_PEND_SET_0_31" size="4" access="RW">
        <gui_name language="en">GIC_D_PEND_SET_0_31</gui_name>
        <description language="en">Pending Set Register 0-31</description>
      </register>
      <register name="GIC_D_PEND_SET_32_63" size="4" access="RW">
        <gui_name language="en">GIC_D_PEND_SET_32_63</gui_name>
        <description language="en">Pending Set Register 32-63</description>
      </register>
      <register name="GIC_D_PEND_SET_64_95" size="4" access="RW">
        <gui_name language="en">GIC_D_PEND_SET_64_95</gui_name>
        <description language="en">Pending Set Register 64-95</description>
      </register>
      <register name="GIC_D_PEND_CLR_0_31" size="4" access="RW">
        <gui_name language="en">GIC_D_PEND_CLR_0_31</gui_name>
        <description language="en">Pending Clear Register 0-31</description>
      </register>
      <register name="GIC_D_PEND_CLR_32_63" size="4" access="RW">
        <gui_name language="en">GIC_D_PEND_CLR_32_63</gui_name>
        <description language="en">Pending Clear Register 32-63</description>
      </register>
      <register name="GIC_D_PEND_CLR_64_95" size="4" access="RW">
        <gui_name language="en">GIC_D_PEND_CLR_64_95</gui_name>
        <description language="en">Pending Clear Register 64-95</description>
      </register>
      <register name="GIC_D_ACT_ST_0_31" size="4" access="RW">
        <gui_name language="en">GIC_D_ACT_ST_0_31</gui_name>
        <description language="en">Active Status Register 0-31</description>
      </register>
      <register name="GIC_D_ACT_ST_32_63" size="4" access="RW">
        <gui_name language="en">GIC_D_ACT_ST_32_63</gui_name>
        <description language="en">Active Status Register 32-63</description>
      </register>
      <register name="GIC_D_ACT_ST_64_95" size="4" access="RW">
        <gui_name language="en">GIC_D_ACT_ST_64_95</gui_name>
        <description language="en">Active Status Register 64-95</description>
      </register>
      <register name="GIC_D_PRI_LEV_STI_0_3" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_STI_0_3</gui_name>
        <description language="en">Priority level STI 0-3</description>
      </register>
      <register name="GIC_D_PRI_LEV_STI_4_7" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_STI_4_7</gui_name>
        <description language="en">Priority level STI 4-7</description>
      </register>
      <register name="GIC_D_PRI_LEV_STI_8_11" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_STI_8_11</gui_name>
        <description language="en">Priority level STI 8-11</description>
      </register>
      <register name="GIC_D_PRI_LEV_STI_12_15" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_STI_12_15</gui_name>
        <description language="en">Priority level STI 12-15</description>
      </register>
      <register name="GIC_D_PRI_LEV_PPI_4" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_PPI_4</gui_name>
        <description language="en">Priority level PPI 4</description>
      </register>
      <register name="GIC_D_PRI_LEV_PPI_0_3" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_PPI_0_3</gui_name>
        <description language="en">Priority level PPI 0-3</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_32_35" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_32_35</gui_name>
        <description language="en">Priority level SPI 32-35</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_36_39" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_36_39</gui_name>
        <description language="en">Priority level SPI 36-39</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_40_43" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_40_43</gui_name>
        <description language="en">Priority level SPI 40-43</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_44_47" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_44_47</gui_name>
        <description language="en">Priority level SPI 44-47</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_48_51" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_48_51</gui_name>
        <description language="en">Priority level SPI 48-51</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_52_55" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_52_55</gui_name>
        <description language="en">Priority level SPI 52-55</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_56_59" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_56_59</gui_name>
        <description language="en">Priority level SPI 56-59</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_60_63" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_60_63</gui_name>
        <description language="en">Priority level SPI 60-63</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_64_67" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_64_67</gui_name>
        <description language="en">Priority level SPI 64-67</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_68_71" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_68_71</gui_name>
        <description language="en">Priority level SPI 68-71</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_72_75" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_72_75</gui_name>
        <description language="en">Priority level SPI 72-75</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_76_79" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_76_79</gui_name>
        <description language="en">Priority level SPI 76-79</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_80_83" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_80_83</gui_name>
        <description language="en">Priority level SPI 80-83</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_84_87" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_84_87</gui_name>
        <description language="en">Priority level SPI 84-87</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_88_91" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_88_91</gui_name>
        <description language="en">Priority level SPI 88-91</description>
      </register>
      <register name="GIC_D_PRI_LEV_SPI_92_95" size="4" access="RW">
        <gui_name language="en">GIC_D_PRI_LEV_SPI_92_95</gui_name>
        <description language="en">Priority level SPI 92-95</description>
      </register>
      <register name="GIC_D_SPI_TARGET_0_3" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_0_3</gui_name>
        <description language="en">SPI Target 0-3</description>
      </register>
      <register name="GIC_D_SPI_TARGET_4_7" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_4_7</gui_name>
        <description language="en">SPI Target 4-7</description>
      </register>
      <register name="GIC_D_SPI_TARGET_8_11" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_8_11</gui_name>
        <description language="en">SPI Target 8-11</description>
      </register>
      <register name="GIC_D_SPI_TARGET_12_15" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_12_15</gui_name>
        <description language="en">SPI Target 12-15</description>
      </register>
      <register name="GIC_D_SPI_TARGET_16_19" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_16_19</gui_name>
        <description language="en">SPI Target 16-19</description>
      </register>
      <register name="GIC_D_SPI_TARGET_20_23" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_20_23</gui_name>
        <description language="en">SPI Target 20-23</description>
      </register>
      <register name="GIC_D_SPI_TARGET_24_27" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_24_27</gui_name>
        <description language="en">SPI Target 24-27</description>
      </register>
      <register name="GIC_D_SPI_TARGET_28_31" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_28_31</gui_name>
        <description language="en">SPI Target 28-31</description>
      </register>
      <register name="GIC_D_SPI_TARGET_32_35" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_32_35</gui_name>
        <description language="en">SPI Target 32-35</description>
      </register>
      <register name="GIC_D_SPI_TARGET_36_39" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_36_39</gui_name>
        <description language="en">SPI Target 36-39</description>
      </register>
      <register name="GIC_D_SPI_TARGET_40_43" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_40_43</gui_name>
        <description language="en">SPI Target 40-43</description>
      </register>
      <register name="GIC_D_SPI_TARGET_44_47" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_44_47</gui_name>
        <description language="en">SPI Target 44-47</description>
      </register>
      <register name="GIC_D_SPI_TARGET_48_51" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_48_51</gui_name>
        <description language="en">SPI Target 48-51</description>
      </register>
      <register name="GIC_D_SPI_TARGET_52_55" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_52_55</gui_name>
        <description language="en">SPI Target 52-55</description>
      </register>
      <register name="GIC_D_SPI_TARGET_56_59" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_56_59</gui_name>
        <description language="en">SPI Target 56-59</description>
      </register>
      <register name="GIC_D_SPI_TARGET_60_63" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_60_63</gui_name>
        <description language="en">SPI Target 60-63</description>
      </register>
      <register name="GIC_D_SPI_TARGET_64_67" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_64_67</gui_name>
        <description language="en">SPI Target 64-67</description>
      </register>
      <register name="GIC_D_SPI_TARGET_68_71" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_68_71</gui_name>
        <description language="en">SPI Target 68-71</description>
      </register>
      <register name="GIC_D_SPI_TARGET_72_75" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_72_75</gui_name>
        <description language="en">SPI Target 72-75</description>
      </register>
      <register name="GIC_D_SPI_TARGET_76_79" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_76_79</gui_name>
        <description language="en">SPI Target 76-79</description>
      </register>
      <register name="GIC_D_SPI_TARGET_80_83" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_80_83</gui_name>
        <description language="en">SPI Target 80-83</description>
      </register>
      <register name="GIC_D_SPI_TARGET_84_87" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_84_87</gui_name>
        <description language="en">SPI Target 84-87</description>
      </register>
      <register name="GIC_D_SPI_TARGET_88_91" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_88_91</gui_name>
        <description language="en">SPI Target 88-91</description>
      </register>
      <register name="GIC_D_SPI_TARGET_92_95" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_TARGET_92_95</gui_name>
        <description language="en">SPI Target 92-95</description>
      </register>
      <register name="GIC_D_INT_CONF_0_15" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_CONF_0_15</gui_name>
        <description language="en">Interrupt Configuration 0-15</description>
      </register>
      <register name="GIC_D_INT_CONF_16_31" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_CONF_16_31</gui_name>
        <description language="en">Interrupt Configuration 16-31</description>
      </register>
      <register name="GIC_D_INT_CONF_32_47" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_CONF_32_47</gui_name>
        <description language="en">Interrupt Configuration 32-47</description>
      </register>
      <register name="GIC_D_INT_CONF_48_63" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_CONF_48_63</gui_name>
        <description language="en">Interrupt Configuration 48-63</description>
      </register>
      <register name="GIC_D_INT_CONF_64_79" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_CONF_64_79</gui_name>
        <description language="en">Interrupt Configuration 64-79</description>
      </register>
      <register name="GIC_D_INT_CONF_80_95" size="4" access="RW">
        <gui_name language="en">GIC_D_INT_CONF_80_95</gui_name>
        <description language="en">Interrupt Configuration 80-95</description>
      </register>
      <register name="GIC_D_PPI_ST" size="4" access="RW">
        <gui_name language="en">GIC_D_PPI_ST</gui_name>
        <description language="en">PPI Status Register</description>
      </register>
      <register name="GIC_D_SPI_ST_0_31" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_ST_0_31</gui_name>
        <description language="en">SPI Status 0-31</description>
      </register>
      <register name="GIC_D_SPI_ST_32_63" size="4" access="RW">
        <gui_name language="en">GIC_D_SPI_ST_32_63</gui_name>
        <description language="en">SPI Status 32-63</description>
      </register>
      <register name="GIC_D_SW_INT" size="4" access="RW">
        <gui_name language="en">GIC_D_SW_INT</gui_name>
        <description language="en">Software Triggered Interrupt</description>
      </register>
      <register name="GIC_D_PERH_ID_0" size="4" access="RW">
        <gui_name language="en">GIC_D_PERH_ID_0</gui_name>
        <description language="en">Peripheral ID 0</description>
      </register>
      <register name="GIC_D_PERH_ID_1" size="4" access="RW">
        <gui_name language="en">GIC_D_PERH_ID_1</gui_name>
        <description language="en">Peripheral ID 1</description>
      </register>
      <register name="GIC_D_PERH_ID_2" size="4" access="RW">
        <gui_name language="en">GIC_D_PERH_ID_2</gui_name>
        <description language="en">Peripheral ID 2</description>
      </register>
      <register name="GIC_D_PERH_ID_3" size="4" access="RW">
        <gui_name language="en">GIC_D_PERH_ID_3</gui_name>
        <description language="en">Peripheral ID 3</description>
      </register>
      <register name="GIC_D_PERH_ID_4" size="4" access="RW">
        <gui_name language="en">GIC_D_PERH_ID_4</gui_name>
        <description language="en">Peripheral ID 4</description>
      </register>
      <register name="GIC_D_PRIM_ID_0" size="4" access="RW">
        <gui_name language="en">GIC_D_PRIM_ID_0</gui_name>
        <description language="en">PrimeCell ID 0</description>
      </register>
      <register name="GIC_D_PRIM_ID_1" size="4" access="RW">
        <gui_name language="en">GIC_D_PRIM_ID_1</gui_name>
        <description language="en">PrimeCell ID 1</description>
      </register>
      <register name="GIC_D_PRIM_ID_2" size="4" access="RW">
        <gui_name language="en">GIC_D_PRIM_ID_2</gui_name>
        <description language="en">PrimeCell ID 2</description>
      </register>
      <register name="GIC_D_PRIM_ID_3" size="4" access="RW">
        <gui_name language="en">GIC_D_PRIM_ID_3</gui_name>
        <description language="en">PrimeCell ID 3</description>
      </register>
    </register_group>

  </cr:register_list>
  <cache_awareness_list type="HARDWARE" cache_preservation_mode_available="false" core="Cortex-A5">
    <cache_awareness id="L1I" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v7a.a5.hw.L1ICache">
        </cache_awareness>
    <cache_awareness id="L1D" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v7a.a5.hw.L1DCache">
      <associated_cache id="L1D" scope="cluster"/>
    </cache_awareness>
  </cache_awareness_list>
  <cache_awareness_list type="FVP">
    <cache_awareness id="L1I" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v7a.fvp.L1ICache32BitsPhys">
      <associated_cache id="L2"/>
    </cache_awareness>
    <cache_awareness id="L1D" class="com.arm.debug.targetaccess.targetabstraction.cache.arm.v7a.fvp.L1DCache32BitsPhys">
      <associated_cache id="L1D" scope="cluster"/>
      <associated_cache id="L2"/>
    </cache_awareness>
  </cache_awareness_list>
</core_definition>
