// Seed: 1275879667
module module_0 #(
    parameter id_13 = 32'd14
) (
    output supply0 id_0,
    output supply1 id_1
    , id_10,
    output supply0 id_2,
    input wand id_3,
    input tri1 id_4,
    input wand id_5,
    input tri id_6,
    input uwire id_7,
    input wire id_8
);
  logic id_11;
  assign id_11 = 1;
  reg
      id_12,
      _id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31;
  wire id_32;
  wire [id_13 : -1] id_33;
  always @* begin : LABEL_0
    id_31 = -1;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output logic id_5,
    input wand id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input wand id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri0 id_13,
    input tri0 id_14,
    input tri1 id_15,
    input uwire id_16,
    input wor id_17
);
  always id_5 <= id_6;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_2,
      id_2,
      id_13,
      id_4,
      id_10,
      id_11
  );
  assign id_8 = 1;
  logic id_19;
  wire  id_20;
  logic id_21;
  ;
  wire id_22;
  assign id_5 = -1;
endmodule
