

================================================================
== Vitis HLS Report for 'decoding'
================================================================
* Date:           Fri Nov 15 12:54:24 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lzw_fpga
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_472_1   |      257|      257|         1|          1|          1|       257|       yes|
        |- VITIS_LOOP_368_1   |       71|     2115|        72|          2|          1|  1 ~ 1023|       yes|
        |- VITIS_LOOP_389_1   |        ?|        ?|         2|          2|          1|         ?|       yes|
        |- VITIS_LOOP_486_2   |        ?|        ?|         ?|          -|          -|         ?|        no|
        | + VITIS_LOOP_493_3  |        ?|        ?|         2|          2|          1|         ?|       yes|
        | + VITIS_LOOP_368_1  |        3|     2047|         2|          2|          1|  1 ~ 1023|       yes|
        | + VITIS_LOOP_505_4  |        ?|        ?|        72|          2|          1|         ?|       yes|
        | + VITIS_LOOP_368_1  |        3|     2047|         2|          2|          1|  1 ~ 1023|       yes|
        | + VITIS_LOOP_389_1  |        ?|        ?|         2|          2|          1|         ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1507|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |     2049|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|   2146|    -|
|Register         |        -|    -|    1830|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |     2049|    0|    1830|   3749|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      474|    0|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+--------------------+---------+---+----+-----+---------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| FF| LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+---+----+-----+---------+-----+------+-------------+
    |entry_U      |encoding_p          |        1|  0|   0|    0|     1024|    8|     1|         8192|
    |table_str_U  |encoding_table_str  |     2048|  0|   0|    0|  4194304|    8|     1|     33554432|
    +-------------+--------------------+---------+---+----+-----+---------+-----+------+-------------+
    |Total        |                    |     2049|  0|   0|    0|  4195328|   16|     2|     33562624|
    +-------------+--------------------+---------+---+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+-----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln368_3_fu_982_p2                  |         +|   0|  0|   17|          10|           1|
    |add_ln368_4_fu_1143_p2                 |         +|   0|  0|   17|          10|           1|
    |add_ln368_fu_680_p2                    |         +|   0|  0|   17|          10|           1|
    |add_ln369_fu_690_p2                    |         +|   0|  0|    9|           2|           2|
    |add_ln371_2_fu_750_p2                  |         +|   0|  0|    9|           2|           2|
    |add_ln389_1_fu_1153_p2                 |         +|   0|  0|   29|          22|          22|
    |add_ln389_fu_768_p2                    |         +|   0|  0|   29|          22|          22|
    |add_ln390_fu_794_p2                    |         +|   0|  0|   71|          64|           1|
    |add_ln472_fu_564_p2                    |         +|   0|  0|   16|           9|           1|
    |add_ln486_fu_1231_p2                   |         +|   0|  0|   39|          32|           1|
    |add_ln487_fu_842_p2                    |         +|   0|  0|   71|          64|          64|
    |add_ln492_fu_941_p2                    |         +|   0|  0|   17|          10|           1|
    |add_ln493_fu_921_p2                    |         +|   0|  0|   29|          22|          22|
    |add_ln497_fu_931_p2                    |         +|   0|  0|   71|          64|           1|
    |add_ln506_1_fu_1000_p2                 |         +|   0|  0|   71|          64|           1|
    |add_ln506_2_fu_1010_p2                 |         +|   0|  0|   71|          64|          64|
    |add_ln506_3_fu_1015_p2                 |         +|   0|  0|    9|           2|           2|
    |add_ln506_fu_988_p2                    |         +|   0|  0|   71|          64|           1|
    |add_ln512_fu_1205_p2                   |         +|   0|  0|   22|          22|           1|
    |add_ln513_fu_1196_p2                   |         +|   0|  0|   29|          22|          22|
    |add_ln514_1_fu_1210_p2                 |         +|   0|  0|   22|          22|          22|
    |add_ln514_fu_1179_p2                   |         +|   0|  0|   71|          64|           1|
    |add_ln524_1_fu_1237_p2                 |         +|   0|  0|    9|           2|           2|
    |add_ln524_fu_875_p2                    |         +|   0|  0|   71|          64|          64|
    |grp_fu_533_p2                          |         +|   0|  0|   71|          64|          64|
    |table_size_fu_1220_p2                  |         +|   0|  0|   39|          32|           1|
    |and_ln389_1_fu_1191_p2                 |       and|   0|  0|    2|           1|           1|
    |and_ln389_fu_806_p2                    |       and|   0|  0|    2|           1|           1|
    |ap_block_pp1_stage0_11001              |       and|   0|  0|    2|           1|           1|
    |ap_block_pp1_stage1_01001              |       and|   0|  0|    2|           1|           1|
    |ap_block_pp5_stage0_11001              |       and|   0|  0|    2|           1|           1|
    |ap_block_pp5_stage1_01001              |       and|   0|  0|    2|           1|           1|
    |ap_block_state145_pp1_stage1_iter35    |       and|   0|  0|    2|           1|           1|
    |ap_block_state301_io                   |       and|   0|  0|    2|           1|           1|
    |ap_block_state302_io                   |       and|   0|  0|    2|           1|           1|
    |ap_block_state370_pp5_stage1_iter35    |       and|   0|  0|    2|           1|           1|
    |ap_block_state76_io                    |       and|   0|  0|    2|           1|           1|
    |ap_block_state77_io                    |       and|   0|  0|    2|           1|           1|
    |ap_ext_blocking_cur_n                  |       and|   0|  0|    2|           1|           1|
    |ap_ext_blocking_n                      |       and|   0|  0|    2|           1|           2|
    |ap_int_blocking_n                      |       and|   0|  0|    2|           2|           2|
    |ap_predicate_op581_writereq_state76    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op582_write_state77       |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op650_writeresp_state145  |       and|   0|  0|    2|           1|           1|
    |ap_str_blocking_n                      |       and|   0|  0|    2|           2|           2|
    |grp_fu_527_p2                          |      icmp|   0|  0|   11|           8|           1|
    |grp_fu_553_p2                          |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln368_7_fu_976_p2                 |      icmp|   0|  0|   11|          10|           2|
    |icmp_ln368_9_fu_1137_p2                |      icmp|   0|  0|   11|          10|           2|
    |icmp_ln368_fu_669_p2                   |      icmp|   0|  0|   11|          10|           2|
    |icmp_ln389_2_fu_788_p2                 |      icmp|   0|  0|   25|          54|           1|
    |icmp_ln389_3_fu_1185_p2                |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln389_4_fu_1173_p2                |      icmp|   0|  0|   25|          54|           1|
    |icmp_ln389_fu_800_p2                   |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln472_fu_570_p2                   |      icmp|   0|  0|   11|           9|           9|
    |icmp_ln486_fu_825_p2                   |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln491_fu_904_p2                   |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln505_fu_994_p2                   |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln510_fu_1085_p2                  |      icmp|   0|  0|   14|          20|           1|
    |ap_block_pp1_stage1_11001              |        or|   0|  0|    2|           1|           1|
    |ap_block_pp5_stage1_11001              |        or|   0|  0|    2|           1|           1|
    |ap_predicate_tran75to146_state75       |        or|   0|  0|    2|           1|           1|
    |or_ln474_fu_589_p2                     |        or|   0|  0|   19|          19|           1|
    |shl_ln369_2_fu_730_p2                  |       shl|   0|  0|  100|          32|          32|
    |shl_ln369_fu_699_p2                    |       shl|   0|  0|    9|           1|           4|
    |shl_ln371_fu_758_p2                    |       shl|   0|  0|    9|           1|           4|
    |shl_ln506_2_fu_1069_p2                 |       shl|   0|  0|  100|          32|          32|
    |shl_ln506_fu_1024_p2                   |       shl|   0|  0|    9|           1|           4|
    |shl_ln524_fu_1245_p2                   |       shl|   0|  0|    9|           1|           4|
    |ap_enable_pp1                          |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp5                          |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1                |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp5_iter1                |       xor|   0|  0|    2|           2|           1|
    +---------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                  |          |   0|  0| 1507|        1217|         586|
    +---------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+------+-----------+-----+-----------+
    |             Name             |  LUT | Input Size| Bits| Total Bits|
    +------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                     |  1637|        309|    1|        309|
    |ap_enable_reg_pp1_iter1       |     9|          2|    1|          2|
    |ap_enable_reg_pp1_iter35      |     9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1       |     9|          2|    1|          2|
    |ap_enable_reg_pp5_iter35      |     9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_414_p4    |     9|          2|   10|         20|
    |ap_phi_mux_k_1_phi_fu_496_p4  |     9|          2|   64|        128|
    |c_1_reg_456                   |     9|          2|    8|         16|
    |entry_address0                |    26|          5|   10|         50|
    |entry_address1                |    20|          4|   10|         40|
    |entry_d0                      |    14|          3|    8|         24|
    |entry_d1                      |    14|          3|    8|         24|
    |gmem_blk_n_AR                 |     9|          2|    1|          2|
    |gmem_blk_n_AW                 |     9|          2|    1|          2|
    |gmem_blk_n_B                  |     9|          2|    1|          2|
    |gmem_blk_n_R                  |     9|          2|    1|          2|
    |gmem_blk_n_W                  |     9|          2|    1|          2|
    |grp_fu_533_p0                 |    14|          3|   64|        192|
    |i_10_reg_504                  |     9|          2|   10|         20|
    |i_12_reg_399                  |     9|          2|    9|         18|
    |i_8_reg_434                   |     9|          2|   32|         64|
    |i_9_reg_481                   |     9|          2|   10|         20|
    |i_reg_410                     |     9|          2|   10|         20|
    |k_1_reg_492                   |     9|          2|   64|        128|
    |k_reg_468                     |     9|          2|   64|        128|
    |len_1_reg_515                 |     9|          2|   64|        128|
    |len_reg_422                   |     9|          2|   64|        128|
    |m_axi_gmem_ARADDR             |    14|          3|   64|        192|
    |m_axi_gmem_AWADDR             |    26|          5|   64|        320|
    |m_axi_gmem_WDATA              |    20|          4|   32|        128|
    |m_axi_gmem_WSTRB              |    26|          5|    4|         20|
    |old_code_1_in_reg_446         |     9|          2|   12|         24|
    |output_index_fu_140           |    14|          3|   64|        192|
    |table_code_1_fu_144           |     9|          2|   32|         64|
    |table_str_address0            |    43|          8|   22|        176|
    |table_str_address1            |    37|          7|   22|        154|
    |table_str_d0                  |    20|          4|    8|         32|
    |table_str_d1                  |    14|          3|    8|         24|
    +------------------------------+------+-----------+-----+-----------+
    |Total                         |  2146|        415|  851|       2801|
    +------------------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------+-----+----+-----+-----------+
    |            Name            |  FF | LUT| Bits| Const Bits|
    +----------------------------+-----+----+-----+-----------+
    |add_ln368_3_reg_1489        |   10|   0|   10|          0|
    |add_ln368_4_reg_1567        |   10|   0|   10|          0|
    |add_ln368_reg_1326          |   10|   0|   10|          0|
    |add_ln369_reg_1335          |    2|   0|    2|          0|
    |add_ln486_reg_1599          |   32|   0|   32|          0|
    |add_ln506_3_reg_1516        |    2|   0|    2|          0|
    |add_ln506_reg_1497          |   64|   0|   64|          0|
    |ap_CS_fsm                   |  308|   0|  308|          0|
    |ap_enable_reg_pp1_iter0     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9     |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0     |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1     |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter10    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter11    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter12    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter13    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter14    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter15    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter16    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter17    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter18    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter19    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2     |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter20    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter21    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter22    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter23    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter24    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter25    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter26    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter27    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter28    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter29    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter3     |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter30    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter31    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter32    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter33    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter34    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter35    |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter4     |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter5     |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter6     |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter7     |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter8     |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter9     |    1|   0|    1|          0|
    |c_1_reg_456                 |    8|   0|    8|          0|
    |entry_addr_1_reg_1460       |   10|   0|   10|          0|
    |entry_load_reg_1507         |    8|   0|    8|          0|
    |gmem_addr_5_reg_1361        |   64|   0|   64|          0|
    |gmem_addr_6_reg_1345        |   64|   0|   64|          0|
    |gmem_addr_7_reg_1418        |   64|   0|   64|          0|
    |gmem_addr_8_reg_1429        |   64|   0|   64|          0|
    |gmem_addr_9_reg_1526        |   64|   0|   64|          0|
    |i_10_reg_504                |   10|   0|   10|          0|
    |i_12_reg_399                |    9|   0|    9|          0|
    |i_8_reg_434                 |   32|   0|   32|          0|
    |i_9_cast_reg_1474           |   10|   0|   64|         54|
    |i_9_reg_481                 |   10|   0|   10|          0|
    |i_cast_reg_1321             |   10|   0|   64|         54|
    |i_reg_410                   |   10|   0|   10|          0|
    |icmp_ln368_6_reg_1331       |    1|   0|    1|          0|
    |icmp_ln368_7_reg_1485       |    1|   0|    1|          0|
    |icmp_ln368_9_reg_1563       |    1|   0|    1|          0|
    |icmp_ln368_reg_1317         |    1|   0|    1|          0|
    |icmp_ln389_2_reg_1377       |    1|   0|    1|          0|
    |icmp_ln389_4_reg_1586       |    1|   0|    1|          0|
    |icmp_ln491_reg_1446         |    1|   0|    1|          0|
    |icmp_ln505_reg_1512         |    1|   0|    1|          0|
    |icmp_ln510_reg_1537         |    1|   0|    1|          0|
    |k_1_reg_492                 |   64|   0|   64|          0|
    |k_reg_468                   |   64|   0|   64|          0|
    |len_1_reg_515               |   64|   0|   64|          0|
    |len_reg_422                 |   64|   0|   64|          0|
    |new_code_reg_1435           |   32|   0|   32|          0|
    |old_code_1_in_reg_446       |   12|   0|   12|          0|
    |old_code_reg_1284           |   32|   0|   32|          0|
    |output_index_2_reg_1410     |   32|   0|   32|          0|
    |output_index_fu_140         |   64|   0|   64|          0|
    |reg_559                     |    8|   0|    8|          0|
    |shl_ln369_2_reg_1351        |   32|   0|   32|          0|
    |shl_ln369_reg_1340          |    4|   0|    4|          0|
    |shl_ln371_reg_1367          |    4|   0|    4|          0|
    |shl_ln506_2_reg_1532        |   32|   0|   32|          0|
    |shl_ln506_reg_1521          |    4|   0|    4|          0|
    |shl_ln524_reg_1609          |    4|   0|    4|          0|
    |table_code_1_fu_144         |   32|   0|   32|          0|
    |table_str_addr_13_reg_1557  |   22|   0|   22|          0|
    |table_str_addr_6_reg_1299   |   12|   0|   22|         10|
    |tmp_12_cast_reg_1541        |   12|   0|   22|         10|
    |tmp_2_reg_1547              |   12|   0|   22|         10|
    |tmp_cast_reg_1294           |   12|   0|   22|         10|
    |tmp_s_reg_1450              |   12|   0|   22|         10|
    |trunc_ln371_2_reg_1356      |    2|   0|    2|          0|
    |trunc_ln371_reg_1304        |    2|   0|    2|          0|
    |trunc_ln389_1_reg_1575      |   22|   0|   22|          0|
    |trunc_ln478_reg_1289        |   12|   0|   12|          0|
    |trunc_ln487_reg_1441        |   12|   0|   12|          0|
    |trunc_ln524_reg_1424        |    2|   0|    2|          0|
    |icmp_ln368_6_reg_1331       |   64|  32|    1|          0|
    |icmp_ln368_reg_1317         |   64|  32|    1|          0|
    |icmp_ln505_reg_1512         |   64|  32|    1|          0|
    +----------------------------+-----+----+-----+-----------+
    |Total                       | 1830|  96| 1799|        158|
    +----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      decoding|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      decoding|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      decoding|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      decoding|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      decoding|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      decoding|  return value|
|ap_ext_blocking_n    |  out|    1|  ap_ctrl_hs|      decoding|  return value|
|ap_str_blocking_n    |  out|    1|  ap_ctrl_hs|      decoding|  return value|
|ap_int_blocking_n    |  out|    1|  ap_ctrl_hs|      decoding|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
|encoded_data         |   in|   64|     ap_none|  encoded_data|        scalar|
|encoded_size         |   in|   32|     ap_none|  encoded_size|        scalar|
|output_r             |   in|   64|     ap_none|      output_r|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

