{
  "module_name": "pinctrl-ipq5018.c",
  "hash_id": "d2290028d2744a226d56928b2f1e42deec304bb27cd9864d29a07805d3f0718b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-ipq5018.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\n#define REG_SIZE 0x1000\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id,\t\\\n\t\t\tgpio##id##_pins,\t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\\\n\t\t\tmsm_mux_##f1,\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\\\n\t\t\tmsm_mux_##f9\t\t\t\\\n\t\t},\t\t\t\t        \\\n\t\t.nfuncs = 10,\t\t\t\t\\\n\t\t.ctl_reg = REG_SIZE * id,\t\t\\\n\t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n\t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n\t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n\t\t.mux_bit = 2,\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\\\n\t\t.intr_status_bit = 0,\t\t\\\n\t\t.intr_target_bit = 5,\t\t\\\n\t\t.intr_target_kpss_val = 3,\t\\\n\t\t.intr_raw_status_bit = 4,\t\\\n\t\t.intr_polarity_bit = 1,\t\t\\\n\t\t.intr_detection_bit = 2,\t\\\n\t\t.intr_detection_width = 2,\t\\\n\t}\n\nstatic const struct pinctrl_pin_desc ipq5018_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\n\nenum ipq5018_functions {\n\tmsm_mux_atest_char,\n\tmsm_mux_audio_pdm0,\n\tmsm_mux_audio_pdm1,\n\tmsm_mux_audio_rxbclk,\n\tmsm_mux_audio_rxd,\n\tmsm_mux_audio_rxfsync,\n\tmsm_mux_audio_rxmclk,\n\tmsm_mux_audio_txbclk,\n\tmsm_mux_audio_txd,\n\tmsm_mux_audio_txfsync,\n\tmsm_mux_audio_txmclk,\n\tmsm_mux_blsp0_i2c,\n\tmsm_mux_blsp0_spi,\n\tmsm_mux_blsp0_uart0,\n\tmsm_mux_blsp0_uart1,\n\tmsm_mux_blsp1_i2c0,\n\tmsm_mux_blsp1_i2c1,\n\tmsm_mux_blsp1_spi0,\n\tmsm_mux_blsp1_spi1,\n\tmsm_mux_blsp1_uart0,\n\tmsm_mux_blsp1_uart1,\n\tmsm_mux_blsp1_uart2,\n\tmsm_mux_blsp2_i2c0,\n\tmsm_mux_blsp2_i2c1,\n\tmsm_mux_blsp2_spi,\n\tmsm_mux_blsp2_spi0,\n\tmsm_mux_blsp2_spi1,\n\tmsm_mux_btss,\n\tmsm_mux_burn0,\n\tmsm_mux_burn1,\n\tmsm_mux_cri_trng,\n\tmsm_mux_cri_trng0,\n\tmsm_mux_cri_trng1,\n\tmsm_mux_cxc_clk,\n\tmsm_mux_cxc_data,\n\tmsm_mux_dbg_out,\n\tmsm_mux_eud_gpio,\n\tmsm_mux_gcc_plltest,\n\tmsm_mux_gcc_tlmm,\n\tmsm_mux_gpio,\n\tmsm_mux_led0,\n\tmsm_mux_led2,\n\tmsm_mux_mac0,\n\tmsm_mux_mac1,\n\tmsm_mux_mdc,\n\tmsm_mux_mdio,\n\tmsm_mux_pcie0_clk,\n\tmsm_mux_pcie0_wake,\n\tmsm_mux_pcie1_clk,\n\tmsm_mux_pcie1_wake,\n\tmsm_mux_pll_test,\n\tmsm_mux_prng_rosc,\n\tmsm_mux_pwm0,\n\tmsm_mux_pwm1,\n\tmsm_mux_pwm2,\n\tmsm_mux_pwm3,\n\tmsm_mux_qdss_cti_trig_in_a0,\n\tmsm_mux_qdss_cti_trig_in_a1,\n\tmsm_mux_qdss_cti_trig_in_b0,\n\tmsm_mux_qdss_cti_trig_in_b1,\n\tmsm_mux_qdss_cti_trig_out_a0,\n\tmsm_mux_qdss_cti_trig_out_a1,\n\tmsm_mux_qdss_cti_trig_out_b0,\n\tmsm_mux_qdss_cti_trig_out_b1,\n\tmsm_mux_qdss_traceclk_a,\n\tmsm_mux_qdss_traceclk_b,\n\tmsm_mux_qdss_tracectl_a,\n\tmsm_mux_qdss_tracectl_b,\n\tmsm_mux_qdss_tracedata_a,\n\tmsm_mux_qdss_tracedata_b,\n\tmsm_mux_qspi_clk,\n\tmsm_mux_qspi_cs,\n\tmsm_mux_qspi_data,\n\tmsm_mux_reset_out,\n\tmsm_mux_sdc1_clk,\n\tmsm_mux_sdc1_cmd,\n\tmsm_mux_sdc1_data,\n\tmsm_mux_wci_txd,\n\tmsm_mux_wci_rxd,\n\tmsm_mux_wsa_swrm,\n\tmsm_mux_wsi_clk3,\n\tmsm_mux_wsi_data3,\n\tmsm_mux_wsis_reset,\n\tmsm_mux_xfem,\n\tmsm_mux__,\n};\n\nstatic const char * const atest_char_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio37\",\n};\n\nstatic const char * const wci_txd_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n\t\"gpio42\", \"gpio43\", \"gpio44\", \"gpio45\",\n};\n\nstatic const char * const wci_rxd_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n\t\"gpio42\", \"gpio43\", \"gpio44\", \"gpio45\",\n};\n\nstatic const char * const xfem_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n\t\"gpio42\", \"gpio43\", \"gpio44\", \"gpio45\",\n};\n\nstatic const char * const qdss_cti_trig_out_a0_groups[] = {\n\t\"gpio0\",\n};\n\nstatic const char * const qdss_cti_trig_in_a0_groups[] = {\n\t\"gpio1\",\n};\n\nstatic const char * const qdss_cti_trig_out_a1_groups[] = {\n\t\"gpio2\",\n};\n\nstatic const char * const qdss_cti_trig_in_a1_groups[] = {\n\t\"gpio3\",\n};\n\nstatic const char * const sdc1_data_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n};\n\nstatic const char * const qspi_data_groups[] = {\n\t\"gpio4\",\n\t\"gpio5\",\n\t\"gpio6\",\n\t\"gpio7\",\n};\n\nstatic const char * const blsp1_spi1_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n};\n\nstatic const char * const btss_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\", \"gpio8\", \"gpio17\", \"gpio18\",\n\t\"gpio19\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n};\n\nstatic const char * const dbg_out_groups[] = {\n\t\"gpio4\",\n};\n\nstatic const char * const qdss_traceclk_a_groups[] = {\n\t\"gpio4\",\n};\n\nstatic const char * const burn0_groups[] = {\n\t\"gpio4\",\n};\n\nstatic const char * const cxc_clk_groups[] = {\n\t\"gpio5\",\n};\n\nstatic const char * const blsp1_i2c1_groups[] = {\n\t\"gpio5\", \"gpio6\",\n};\n\nstatic const char * const qdss_tracectl_a_groups[] = {\n\t\"gpio5\",\n};\n\nstatic const char * const burn1_groups[] = {\n\t\"gpio5\",\n};\n\nstatic const char * const cxc_data_groups[] = {\n\t\"gpio6\",\n};\n\nstatic const char * const qdss_tracedata_a_groups[] = {\n\t\"gpio6\", \"gpio7\", \"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\",\n\t\"gpio13\", \"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\",\n\t\"gpio20\", \"gpio21\",\n};\n\nstatic const char * const mac0_groups[] = {\n\t\"gpio7\",\n};\n\nstatic const char * const sdc1_cmd_groups[] = {\n\t\"gpio8\",\n};\n\nstatic const char * const qspi_cs_groups[] = {\n\t\"gpio8\",\n};\n\nstatic const char * const mac1_groups[] = {\n\t\"gpio8\",\n};\n\nstatic const char * const sdc1_clk_groups[] = {\n\t\"gpio9\",\n};\n\nstatic const char * const qspi_clk_groups[] = {\n\t\"gpio9\",\n};\n\nstatic const char * const blsp0_spi_groups[] = {\n\t\"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\",\n};\n\nstatic const char * const blsp1_uart0_groups[] = {\n\t\"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\",\n};\n\nstatic const char * const gcc_plltest_groups[] = {\n\t\"gpio10\", \"gpio12\",\n};\n\nstatic const char * const gcc_tlmm_groups[] = {\n\t\"gpio11\",\n};\n\nstatic const char * const blsp0_i2c_groups[] = {\n\t\"gpio12\", \"gpio13\",\n};\n\nstatic const char * const pcie0_clk_groups[] = {\n\t\"gpio14\",\n};\n\nstatic const char * const cri_trng0_groups[] = {\n\t\"gpio14\",\n};\n\nstatic const char * const cri_trng1_groups[] = {\n\t\"gpio15\",\n};\n\nstatic const char * const pcie0_wake_groups[] = {\n\t\"gpio16\",\n};\n\nstatic const char * const cri_trng_groups[] = {\n\t\"gpio16\",\n};\n\nstatic const char * const pcie1_clk_groups[] = {\n\t\"gpio17\",\n};\n\nstatic const char * const prng_rosc_groups[] = {\n\t\"gpio17\",\n};\n\nstatic const char * const blsp1_spi0_groups[] = {\n\t\"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n};\n\nstatic const char * const pcie1_wake_groups[] = {\n\t\"gpio19\",\n};\n\nstatic const char * const blsp1_i2c0_groups[] = {\n\t\"gpio19\", \"gpio20\",\n};\n\nstatic const char * const blsp0_uart0_groups[] = {\n\t\"gpio20\", \"gpio21\",\n};\n\nstatic const char * const pll_test_groups[] = {\n\t\"gpio22\",\n};\n\nstatic const char * const eud_gpio_groups[] = {\n\t\"gpio22\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n};\n\nstatic const char * const audio_rxmclk_groups[] = {\n\t\"gpio23\", \"gpio23\",\n};\n\nstatic const char * const audio_pdm0_groups[] = {\n\t\"gpio23\", \"gpio24\",\n};\n\nstatic const char * const blsp2_spi1_groups[] = {\n\t\"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\",\n};\n\nstatic const char * const blsp1_uart2_groups[] = {\n\t\"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\",\n};\n\nstatic const char * const qdss_tracedata_b_groups[] = {\n\t\"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\", \"gpio29\",\n\t\"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\", \"gpio36\",\n\t\"gpio37\", \"gpio38\",\n};\n\nstatic const char * const audio_rxbclk_groups[] = {\n\t\"gpio24\",\n};\n\nstatic const char * const audio_rxfsync_groups[] = {\n\t\"gpio25\",\n};\n\nstatic const char * const audio_pdm1_groups[] = {\n\t\"gpio25\", \"gpio26\",\n};\n\nstatic const char * const blsp2_i2c1_groups[] = {\n\t\"gpio25\", \"gpio26\",\n};\n\nstatic const char * const audio_rxd_groups[] = {\n\t\"gpio26\",\n};\n\nstatic const char * const audio_txmclk_groups[] = {\n\t\"gpio27\", \"gpio27\",\n};\n\nstatic const char * const wsa_swrm_groups[] = {\n\t\"gpio27\", \"gpio28\",\n};\n\nstatic const char * const blsp2_spi_groups[] = {\n\t\"gpio27\",\n};\n\nstatic const char * const audio_txbclk_groups[] = {\n\t\"gpio28\",\n};\n\nstatic const char * const blsp0_uart1_groups[] = {\n\t\"gpio28\", \"gpio29\",\n};\n\nstatic const char * const audio_txfsync_groups[] = {\n\t\"gpio29\",\n};\n\nstatic const char * const audio_txd_groups[] = {\n\t\"gpio30\",\n};\n\nstatic const char * const wsis_reset_groups[] = {\n\t\"gpio30\",\n};\n\nstatic const char * const blsp2_spi0_groups[] = {\n\t\"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\",\n};\n\nstatic const char * const blsp1_uart1_groups[] = {\n\t\"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\",\n};\n\nstatic const char * const blsp2_i2c0_groups[] = {\n\t\"gpio33\", \"gpio34\",\n};\n\nstatic const char * const mdc_groups[] = {\n\t\"gpio36\",\n};\n\nstatic const char * const wsi_clk3_groups[] = {\n\t\"gpio36\",\n};\n\nstatic const char * const mdio_groups[] = {\n\t\"gpio37\",\n};\n\nstatic const char * const wsi_data3_groups[] = {\n\t\"gpio37\",\n};\n\nstatic const char * const qdss_traceclk_b_groups[] = {\n\t\"gpio39\",\n};\n\nstatic const char * const reset_out_groups[] = {\n\t\"gpio40\",\n};\n\nstatic const char * const qdss_tracectl_b_groups[] = {\n\t\"gpio40\",\n};\n\nstatic const char * const pwm0_groups[] = {\n\t\"gpio42\",\n};\n\nstatic const char * const qdss_cti_trig_out_b0_groups[] = {\n\t\"gpio42\",\n};\n\nstatic const char * const pwm1_groups[] = {\n\t\"gpio43\",\n};\n\nstatic const char * const qdss_cti_trig_in_b0_groups[] = {\n\t\"gpio43\",\n};\n\nstatic const char * const pwm2_groups[] = {\n\t\"gpio44\",\n};\n\nstatic const char * const qdss_cti_trig_out_b1_groups[] = {\n\t\"gpio44\",\n};\n\nstatic const char * const pwm3_groups[] = {\n\t\"gpio45\",\n};\n\nstatic const char * const qdss_cti_trig_in_b1_groups[] = {\n\t\"gpio45\",\n};\n\nstatic const char * const led0_groups[] = {\n\t\"gpio46\", \"gpio30\", \"gpio10\",\n};\n\nstatic const char * const led2_groups[] = {\n\t\"gpio30\",\n};\n\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\",\n};\n\nstatic const struct pinfunction ipq5018_functions[] = {\n\tMSM_PIN_FUNCTION(atest_char),\n\tMSM_PIN_FUNCTION(audio_pdm0),\n\tMSM_PIN_FUNCTION(audio_pdm1),\n\tMSM_PIN_FUNCTION(audio_rxbclk),\n\tMSM_PIN_FUNCTION(audio_rxd),\n\tMSM_PIN_FUNCTION(audio_rxfsync),\n\tMSM_PIN_FUNCTION(audio_rxmclk),\n\tMSM_PIN_FUNCTION(audio_txbclk),\n\tMSM_PIN_FUNCTION(audio_txd),\n\tMSM_PIN_FUNCTION(audio_txfsync),\n\tMSM_PIN_FUNCTION(audio_txmclk),\n\tMSM_PIN_FUNCTION(blsp0_i2c),\n\tMSM_PIN_FUNCTION(blsp0_spi),\n\tMSM_PIN_FUNCTION(blsp0_uart0),\n\tMSM_PIN_FUNCTION(blsp0_uart1),\n\tMSM_PIN_FUNCTION(blsp1_i2c0),\n\tMSM_PIN_FUNCTION(blsp1_i2c1),\n\tMSM_PIN_FUNCTION(blsp1_spi0),\n\tMSM_PIN_FUNCTION(blsp1_spi1),\n\tMSM_PIN_FUNCTION(blsp1_uart0),\n\tMSM_PIN_FUNCTION(blsp1_uart1),\n\tMSM_PIN_FUNCTION(blsp1_uart2),\n\tMSM_PIN_FUNCTION(blsp2_i2c0),\n\tMSM_PIN_FUNCTION(blsp2_i2c1),\n\tMSM_PIN_FUNCTION(blsp2_spi),\n\tMSM_PIN_FUNCTION(blsp2_spi0),\n\tMSM_PIN_FUNCTION(blsp2_spi1),\n\tMSM_PIN_FUNCTION(btss),\n\tMSM_PIN_FUNCTION(burn0),\n\tMSM_PIN_FUNCTION(burn1),\n\tMSM_PIN_FUNCTION(cri_trng),\n\tMSM_PIN_FUNCTION(cri_trng0),\n\tMSM_PIN_FUNCTION(cri_trng1),\n\tMSM_PIN_FUNCTION(cxc_clk),\n\tMSM_PIN_FUNCTION(cxc_data),\n\tMSM_PIN_FUNCTION(dbg_out),\n\tMSM_PIN_FUNCTION(eud_gpio),\n\tMSM_PIN_FUNCTION(gcc_plltest),\n\tMSM_PIN_FUNCTION(gcc_tlmm),\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(led0),\n\tMSM_PIN_FUNCTION(led2),\n\tMSM_PIN_FUNCTION(mac0),\n\tMSM_PIN_FUNCTION(mac1),\n\tMSM_PIN_FUNCTION(mdc),\n\tMSM_PIN_FUNCTION(mdio),\n\tMSM_PIN_FUNCTION(pcie0_clk),\n\tMSM_PIN_FUNCTION(pcie0_wake),\n\tMSM_PIN_FUNCTION(pcie1_clk),\n\tMSM_PIN_FUNCTION(pcie1_wake),\n\tMSM_PIN_FUNCTION(pll_test),\n\tMSM_PIN_FUNCTION(prng_rosc),\n\tMSM_PIN_FUNCTION(pwm0),\n\tMSM_PIN_FUNCTION(pwm1),\n\tMSM_PIN_FUNCTION(pwm2),\n\tMSM_PIN_FUNCTION(pwm3),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_a0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_a1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_b0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_b1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_a0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_a1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_b0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_b1),\n\tMSM_PIN_FUNCTION(qdss_traceclk_a),\n\tMSM_PIN_FUNCTION(qdss_traceclk_b),\n\tMSM_PIN_FUNCTION(qdss_tracectl_a),\n\tMSM_PIN_FUNCTION(qdss_tracectl_b),\n\tMSM_PIN_FUNCTION(qdss_tracedata_a),\n\tMSM_PIN_FUNCTION(qdss_tracedata_b),\n\tMSM_PIN_FUNCTION(qspi_clk),\n\tMSM_PIN_FUNCTION(qspi_cs),\n\tMSM_PIN_FUNCTION(qspi_data),\n\tMSM_PIN_FUNCTION(reset_out),\n\tMSM_PIN_FUNCTION(sdc1_clk),\n\tMSM_PIN_FUNCTION(sdc1_cmd),\n\tMSM_PIN_FUNCTION(sdc1_data),\n\tMSM_PIN_FUNCTION(wci_txd),\n\tMSM_PIN_FUNCTION(wci_rxd),\n\tMSM_PIN_FUNCTION(wsa_swrm),\n\tMSM_PIN_FUNCTION(wsi_clk3),\n\tMSM_PIN_FUNCTION(wsi_data3),\n\tMSM_PIN_FUNCTION(wsis_reset),\n\tMSM_PIN_FUNCTION(xfem),\n};\n\nstatic const struct msm_pingroup ipq5018_groups[] = {\n\tPINGROUP(0, atest_char, _, qdss_cti_trig_out_a0, wci_txd, wci_rxd, xfem, _, _, _),\n\tPINGROUP(1, atest_char, _, qdss_cti_trig_in_a0, wci_txd, wci_rxd, xfem, _, _, _),\n\tPINGROUP(2, atest_char, _, qdss_cti_trig_out_a1, wci_txd, wci_rxd, xfem, _, _, _),\n\tPINGROUP(3, atest_char, _, qdss_cti_trig_in_a1, wci_txd, wci_rxd, xfem, _, _, _),\n\tPINGROUP(4, sdc1_data, qspi_data, blsp1_spi1, btss, dbg_out, qdss_traceclk_a, _, burn0, _),\n\tPINGROUP(5, sdc1_data, qspi_data, cxc_clk, blsp1_spi1, blsp1_i2c1, btss, _, qdss_tracectl_a, _),\n\tPINGROUP(6, sdc1_data, qspi_data, cxc_data, blsp1_spi1, blsp1_i2c1, btss, _, qdss_tracedata_a, _),\n\tPINGROUP(7, sdc1_data, qspi_data, mac0, blsp1_spi1, btss, _, qdss_tracedata_a, _, _),\n\tPINGROUP(8, sdc1_cmd, qspi_cs, mac1, btss, _, qdss_tracedata_a, _, _, _),\n\tPINGROUP(9, sdc1_clk, qspi_clk, _, qdss_tracedata_a, _, _, _, _, _),\n\tPINGROUP(10, blsp0_spi, blsp1_uart0, led0, gcc_plltest, qdss_tracedata_a, _, _, _, _),\n\tPINGROUP(11, blsp0_spi, blsp1_uart0, _, gcc_tlmm, qdss_tracedata_a, _, _, _, _),\n\tPINGROUP(12, blsp0_spi, blsp0_i2c, blsp1_uart0, _, gcc_plltest, qdss_tracedata_a, _, _, _),\n\tPINGROUP(13, blsp0_spi, blsp0_i2c, blsp1_uart0, _, qdss_tracedata_a, _, _, _, _),\n\tPINGROUP(14, pcie0_clk, _, _, cri_trng0, qdss_tracedata_a, _, _, _, _),\n\tPINGROUP(15, _, _, cri_trng1, qdss_tracedata_a, _, _, _, _, _),\n\tPINGROUP(16, pcie0_wake, _, _, cri_trng, qdss_tracedata_a, _, _, _, _),\n\tPINGROUP(17, pcie1_clk, btss, _, prng_rosc, qdss_tracedata_a, _, _, _, _),\n\tPINGROUP(18, blsp1_spi0, btss, _, qdss_tracedata_a, _, _, _, _, _),\n\tPINGROUP(19, pcie1_wake, blsp1_spi0, blsp1_i2c0, btss, _, qdss_tracedata_a, _, _, _),\n\tPINGROUP(20, blsp0_uart0, blsp1_spi0, blsp1_i2c0, _, qdss_tracedata_a, _, _, _, _),\n\tPINGROUP(21, blsp0_uart0, blsp1_spi0, _, qdss_tracedata_a, _, _, _, _, _),\n\tPINGROUP(22, _, pll_test, eud_gpio, _, _, _, _, _, _),\n\tPINGROUP(23, audio_rxmclk, audio_pdm0, audio_rxmclk, blsp2_spi1, blsp1_uart2, btss, _, qdss_tracedata_b, _),\n\tPINGROUP(24, audio_rxbclk, audio_pdm0, blsp2_spi1, blsp1_uart2, btss, _, qdss_tracedata_b, _, _),\n\tPINGROUP(25, audio_rxfsync, audio_pdm1, blsp2_i2c1, blsp2_spi1, blsp1_uart2, btss, _, qdss_tracedata_b, _),\n\tPINGROUP(26, audio_rxd, audio_pdm1, blsp2_i2c1, blsp2_spi1, blsp1_uart2, btss, _, qdss_tracedata_b, _),\n\tPINGROUP(27, audio_txmclk, wsa_swrm, audio_txmclk, blsp2_spi, btss, _, qdss_tracedata_b, _, _),\n\tPINGROUP(28, audio_txbclk, wsa_swrm, blsp0_uart1, btss, qdss_tracedata_b, _, _, _, _),\n\tPINGROUP(29, audio_txfsync, _, blsp0_uart1, _, qdss_tracedata_b, _, _, _, _),\n\tPINGROUP(30, audio_txd, led2, led0, _, _, _, _, _, _),\n\tPINGROUP(31, blsp2_spi0, blsp1_uart1, _, qdss_tracedata_b, eud_gpio, _, _, _, _),\n\tPINGROUP(32, blsp2_spi0, blsp1_uart1, _, qdss_tracedata_b, eud_gpio, _, _, _, _),\n\tPINGROUP(33, blsp2_i2c0, blsp2_spi0, blsp1_uart1, _, qdss_tracedata_b, eud_gpio, _, _, _),\n\tPINGROUP(34, blsp2_i2c0, blsp2_spi0, blsp1_uart1, _, qdss_tracedata_b, eud_gpio, _, _, _),\n\tPINGROUP(35, _, qdss_tracedata_b, eud_gpio, _, _, _, _, _, _),\n\tPINGROUP(36, mdc, qdss_tracedata_b, _, wsi_clk3, _, _, _, _, _),\n\tPINGROUP(37, mdio, atest_char, qdss_tracedata_b, _, wsi_data3, _, _, _, _),\n\tPINGROUP(38, qdss_tracedata_b, _, _, _, _, _, _, _, _),\n\tPINGROUP(39, qdss_traceclk_b, _, _, _, _, _, _, _, _),\n\tPINGROUP(40, reset_out, qdss_tracectl_b, _, _, _, _, _, _, _),\n\tPINGROUP(41, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(42, pwm0, qdss_cti_trig_out_b0, wci_txd, wci_rxd, xfem, _, _, _, _),\n\tPINGROUP(43, pwm1, qdss_cti_trig_in_b0, wci_txd, wci_rxd, xfem, _, _, _, _),\n\tPINGROUP(44, pwm2, qdss_cti_trig_out_b1, wci_txd, wci_rxd, xfem, _, _, _, _),\n\tPINGROUP(45, pwm3, qdss_cti_trig_in_b1, wci_txd, wci_rxd, xfem, _, _, _, _),\n\tPINGROUP(46, led0, _, _, _, _, _, _, _, _),\n};\n\nstatic const struct msm_pinctrl_soc_data ipq5018_pinctrl = {\n\t.pins = ipq5018_pins,\n\t.npins = ARRAY_SIZE(ipq5018_pins),\n\t.functions = ipq5018_functions,\n\t.nfunctions = ARRAY_SIZE(ipq5018_functions),\n\t.groups = ipq5018_groups,\n\t.ngroups = ARRAY_SIZE(ipq5018_groups),\n\t.ngpios = 47,\n};\n\nstatic int ipq5018_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &ipq5018_pinctrl);\n}\n\nstatic const struct of_device_id ipq5018_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,ipq5018-tlmm\", },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, ipq5018_pinctrl_of_match);\n\nstatic struct platform_driver ipq5018_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"ipq5018-tlmm\",\n\t\t.of_match_table = ipq5018_pinctrl_of_match,\n\t},\n\t.probe = ipq5018_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init ipq5018_pinctrl_init(void)\n{\n\treturn platform_driver_register(&ipq5018_pinctrl_driver);\n}\narch_initcall(ipq5018_pinctrl_init);\n\nstatic void __exit ipq5018_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&ipq5018_pinctrl_driver);\n}\nmodule_exit(ipq5018_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm Technologies Inc ipq5018 pinctrl driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}