Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Oct 27 18:14:40 2021
| Host         : FishelHPLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clk_divider_control_sets_placed.rpt
| Design       : clk_divider
| Device       : xc7z007s
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   189 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              27 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+------------------+------------------+----------------+--------------+
|  clkdiv_11     |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_21     |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_10     |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_13     |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_1      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_12     |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_14     |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_16     |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_17     |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_18     |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_19     |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_2      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_20     |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_0      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_15     |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_25     |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_3      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_5      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_6      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_22     |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_24     |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_7      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_23     |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_9      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_8      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clkdiv_4      |               | rst_IBUF         |                1 |              1 |         1.00 |
+----------------+---------------+------------------+------------------+----------------+--------------+


