Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov 26 17:16:32 2025
| Host         : myDELL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file arty_z7_nrf_test_top_timing_summary_routed.rpt -pb arty_z7_nrf_test_top_timing_summary_routed.pb -rpx arty_z7_nrf_test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : arty_z7_nrf_test_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 2 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 8 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.382        0.000                      0                  324        0.138        0.000                      0                  324        3.500        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.966        0.000                      0                  208        0.138        0.000                      0                  208        3.500        0.000                       0                   138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.382        0.000                      0                  116        0.714        0.000                      0                  116  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 nrf_controller/power_up_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.828ns (21.966%)  route 2.941ns (78.034%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.861     5.935    nrf_controller/clk_IBUF_BUFG
    SLICE_X106Y59        FDCE                                         r  nrf_controller/power_up_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y59        FDCE (Prop_fdce_C_Q)         0.456     6.391 f  nrf_controller/power_up_counter_reg[9]/Q
                         net (fo=2, routed)           0.869     7.260    nrf_controller/power_up_counter_reg[9]
    SLICE_X107Y58        LUT5 (Prop_lut5_I0_O)        0.124     7.384 r  nrf_controller/FSM_onehot_current_state[13]_i_7/O
                         net (fo=1, routed)           0.775     8.159    nrf_controller/FSM_onehot_current_state[13]_i_7_n_0
    SLICE_X107Y61        LUT6 (Prop_lut6_I3_O)        0.124     8.283 r  nrf_controller/FSM_onehot_current_state[13]_i_2/O
                         net (fo=2, routed)           0.635     8.919    nrf_controller/FSM_onehot_current_state[13]_i_2_n_0
    SLICE_X107Y60        LUT2 (Prop_lut2_I1_O)        0.124     9.043 r  nrf_controller/power_up_counter[0]_i_1/O
                         net (fo=24, routed)          0.661     9.704    nrf_controller/power_up_counter0
    SLICE_X106Y57        FDCE                                         r  nrf_controller/power_up_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.682    13.446    nrf_controller/clk_IBUF_BUFG
    SLICE_X106Y57        FDCE                                         r  nrf_controller/power_up_counter_reg[0]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X106Y57        FDCE (Setup_fdce_C_CE)      -0.205    13.670    nrf_controller/power_up_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.670    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 nrf_controller/power_up_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.828ns (21.966%)  route 2.941ns (78.034%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.861     5.935    nrf_controller/clk_IBUF_BUFG
    SLICE_X106Y59        FDCE                                         r  nrf_controller/power_up_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y59        FDCE (Prop_fdce_C_Q)         0.456     6.391 f  nrf_controller/power_up_counter_reg[9]/Q
                         net (fo=2, routed)           0.869     7.260    nrf_controller/power_up_counter_reg[9]
    SLICE_X107Y58        LUT5 (Prop_lut5_I0_O)        0.124     7.384 r  nrf_controller/FSM_onehot_current_state[13]_i_7/O
                         net (fo=1, routed)           0.775     8.159    nrf_controller/FSM_onehot_current_state[13]_i_7_n_0
    SLICE_X107Y61        LUT6 (Prop_lut6_I3_O)        0.124     8.283 r  nrf_controller/FSM_onehot_current_state[13]_i_2/O
                         net (fo=2, routed)           0.635     8.919    nrf_controller/FSM_onehot_current_state[13]_i_2_n_0
    SLICE_X107Y60        LUT2 (Prop_lut2_I1_O)        0.124     9.043 r  nrf_controller/power_up_counter[0]_i_1/O
                         net (fo=24, routed)          0.661     9.704    nrf_controller/power_up_counter0
    SLICE_X106Y57        FDCE                                         r  nrf_controller/power_up_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.682    13.446    nrf_controller/clk_IBUF_BUFG
    SLICE_X106Y57        FDCE                                         r  nrf_controller/power_up_counter_reg[1]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X106Y57        FDCE (Setup_fdce_C_CE)      -0.205    13.670    nrf_controller/power_up_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.670    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 nrf_controller/power_up_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.828ns (21.966%)  route 2.941ns (78.034%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.861     5.935    nrf_controller/clk_IBUF_BUFG
    SLICE_X106Y59        FDCE                                         r  nrf_controller/power_up_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y59        FDCE (Prop_fdce_C_Q)         0.456     6.391 f  nrf_controller/power_up_counter_reg[9]/Q
                         net (fo=2, routed)           0.869     7.260    nrf_controller/power_up_counter_reg[9]
    SLICE_X107Y58        LUT5 (Prop_lut5_I0_O)        0.124     7.384 r  nrf_controller/FSM_onehot_current_state[13]_i_7/O
                         net (fo=1, routed)           0.775     8.159    nrf_controller/FSM_onehot_current_state[13]_i_7_n_0
    SLICE_X107Y61        LUT6 (Prop_lut6_I3_O)        0.124     8.283 r  nrf_controller/FSM_onehot_current_state[13]_i_2/O
                         net (fo=2, routed)           0.635     8.919    nrf_controller/FSM_onehot_current_state[13]_i_2_n_0
    SLICE_X107Y60        LUT2 (Prop_lut2_I1_O)        0.124     9.043 r  nrf_controller/power_up_counter[0]_i_1/O
                         net (fo=24, routed)          0.661     9.704    nrf_controller/power_up_counter0
    SLICE_X106Y57        FDCE                                         r  nrf_controller/power_up_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.682    13.446    nrf_controller/clk_IBUF_BUFG
    SLICE_X106Y57        FDCE                                         r  nrf_controller/power_up_counter_reg[2]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X106Y57        FDCE (Setup_fdce_C_CE)      -0.205    13.670    nrf_controller/power_up_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.670    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 nrf_controller/power_up_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/power_up_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.828ns (21.966%)  route 2.941ns (78.034%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.861     5.935    nrf_controller/clk_IBUF_BUFG
    SLICE_X106Y59        FDCE                                         r  nrf_controller/power_up_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y59        FDCE (Prop_fdce_C_Q)         0.456     6.391 f  nrf_controller/power_up_counter_reg[9]/Q
                         net (fo=2, routed)           0.869     7.260    nrf_controller/power_up_counter_reg[9]
    SLICE_X107Y58        LUT5 (Prop_lut5_I0_O)        0.124     7.384 r  nrf_controller/FSM_onehot_current_state[13]_i_7/O
                         net (fo=1, routed)           0.775     8.159    nrf_controller/FSM_onehot_current_state[13]_i_7_n_0
    SLICE_X107Y61        LUT6 (Prop_lut6_I3_O)        0.124     8.283 r  nrf_controller/FSM_onehot_current_state[13]_i_2/O
                         net (fo=2, routed)           0.635     8.919    nrf_controller/FSM_onehot_current_state[13]_i_2_n_0
    SLICE_X107Y60        LUT2 (Prop_lut2_I1_O)        0.124     9.043 r  nrf_controller/power_up_counter[0]_i_1/O
                         net (fo=24, routed)          0.661     9.704    nrf_controller/power_up_counter0
    SLICE_X106Y57        FDCE                                         r  nrf_controller/power_up_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.682    13.446    nrf_controller/clk_IBUF_BUFG
    SLICE_X106Y57        FDCE                                         r  nrf_controller/power_up_counter_reg[3]/C
                         clock pessimism              0.464    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X106Y57        FDCE (Setup_fdce_C_CE)      -0.205    13.670    nrf_controller/power_up_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.670    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 nrf_controller/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.194ns (32.003%)  route 2.537ns (67.997%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.862     5.936    nrf_controller/clk_IBUF_BUFG
    SLICE_X110Y61        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.419     6.355 r  nrf_controller/FSM_onehot_current_state_reg[11]/Q
                         net (fo=6, routed)           1.172     7.527    nrf_controller/FSM_onehot_current_state_reg_n_0_[11]
    SLICE_X111Y60        LUT6 (Prop_lut6_I1_O)        0.299     7.826 r  nrf_controller/FSM_onehot_current_state[13]_i_10/O
                         net (fo=1, routed)           0.433     8.258    nrf_controller/spi_master_inst/FSM_onehot_current_state_reg[13]
    SLICE_X111Y60        LUT4 (Prop_lut4_I1_O)        0.150     8.408 r  nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_4/O
                         net (fo=1, routed)           0.306     8.715    nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_4_n_0
    SLICE_X109Y60        LUT4 (Prop_lut4_I3_O)        0.326     9.041 r  nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_1/O
                         net (fo=14, routed)          0.626     9.667    nrf_controller/spi_master_inst_n_4
    SLICE_X108Y60        FDPE                                         r  nrf_controller/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.681    13.445    nrf_controller/clk_IBUF_BUFG
    SLICE_X108Y60        FDPE                                         r  nrf_controller/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.423    13.869    
                         clock uncertainty           -0.035    13.833    
    SLICE_X108Y60        FDPE (Setup_fdpe_C_CE)      -0.169    13.664    nrf_controller/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 nrf_controller/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.194ns (32.003%)  route 2.537ns (67.997%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.862     5.936    nrf_controller/clk_IBUF_BUFG
    SLICE_X110Y61        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.419     6.355 r  nrf_controller/FSM_onehot_current_state_reg[11]/Q
                         net (fo=6, routed)           1.172     7.527    nrf_controller/FSM_onehot_current_state_reg_n_0_[11]
    SLICE_X111Y60        LUT6 (Prop_lut6_I1_O)        0.299     7.826 r  nrf_controller/FSM_onehot_current_state[13]_i_10/O
                         net (fo=1, routed)           0.433     8.258    nrf_controller/spi_master_inst/FSM_onehot_current_state_reg[13]
    SLICE_X111Y60        LUT4 (Prop_lut4_I1_O)        0.150     8.408 r  nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_4/O
                         net (fo=1, routed)           0.306     8.715    nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_4_n_0
    SLICE_X109Y60        LUT4 (Prop_lut4_I3_O)        0.326     9.041 r  nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_1/O
                         net (fo=14, routed)          0.626     9.667    nrf_controller/spi_master_inst_n_4
    SLICE_X108Y60        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.681    13.445    nrf_controller/clk_IBUF_BUFG
    SLICE_X108Y60        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.423    13.869    
                         clock uncertainty           -0.035    13.833    
    SLICE_X108Y60        FDCE (Setup_fdce_C_CE)      -0.169    13.664    nrf_controller/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 nrf_controller/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/FSM_onehot_current_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.194ns (32.003%)  route 2.537ns (67.997%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.862     5.936    nrf_controller/clk_IBUF_BUFG
    SLICE_X110Y61        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.419     6.355 r  nrf_controller/FSM_onehot_current_state_reg[11]/Q
                         net (fo=6, routed)           1.172     7.527    nrf_controller/FSM_onehot_current_state_reg_n_0_[11]
    SLICE_X111Y60        LUT6 (Prop_lut6_I1_O)        0.299     7.826 r  nrf_controller/FSM_onehot_current_state[13]_i_10/O
                         net (fo=1, routed)           0.433     8.258    nrf_controller/spi_master_inst/FSM_onehot_current_state_reg[13]
    SLICE_X111Y60        LUT4 (Prop_lut4_I1_O)        0.150     8.408 r  nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_4/O
                         net (fo=1, routed)           0.306     8.715    nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_4_n_0
    SLICE_X109Y60        LUT4 (Prop_lut4_I3_O)        0.326     9.041 r  nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_1/O
                         net (fo=14, routed)          0.626     9.667    nrf_controller/spi_master_inst_n_4
    SLICE_X108Y60        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.681    13.445    nrf_controller/clk_IBUF_BUFG
    SLICE_X108Y60        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.423    13.869    
                         clock uncertainty           -0.035    13.833    
    SLICE_X108Y60        FDCE (Setup_fdce_C_CE)      -0.169    13.664    nrf_controller/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 nrf_controller/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.194ns (32.003%)  route 2.537ns (67.997%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.862     5.936    nrf_controller/clk_IBUF_BUFG
    SLICE_X110Y61        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.419     6.355 r  nrf_controller/FSM_onehot_current_state_reg[11]/Q
                         net (fo=6, routed)           1.172     7.527    nrf_controller/FSM_onehot_current_state_reg_n_0_[11]
    SLICE_X111Y60        LUT6 (Prop_lut6_I1_O)        0.299     7.826 r  nrf_controller/FSM_onehot_current_state[13]_i_10/O
                         net (fo=1, routed)           0.433     8.258    nrf_controller/spi_master_inst/FSM_onehot_current_state_reg[13]
    SLICE_X111Y60        LUT4 (Prop_lut4_I1_O)        0.150     8.408 r  nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_4/O
                         net (fo=1, routed)           0.306     8.715    nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_4_n_0
    SLICE_X109Y60        LUT4 (Prop_lut4_I3_O)        0.326     9.041 r  nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_1/O
                         net (fo=14, routed)          0.626     9.667    nrf_controller/spi_master_inst_n_4
    SLICE_X108Y60        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.681    13.445    nrf_controller/clk_IBUF_BUFG
    SLICE_X108Y60        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.423    13.869    
                         clock uncertainty           -0.035    13.833    
    SLICE_X108Y60        FDCE (Setup_fdce_C_CE)      -0.169    13.664    nrf_controller/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 nrf_controller/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/FSM_onehot_current_state_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.194ns (32.003%)  route 2.537ns (67.997%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.862     5.936    nrf_controller/clk_IBUF_BUFG
    SLICE_X110Y61        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.419     6.355 r  nrf_controller/FSM_onehot_current_state_reg[11]/Q
                         net (fo=6, routed)           1.172     7.527    nrf_controller/FSM_onehot_current_state_reg_n_0_[11]
    SLICE_X111Y60        LUT6 (Prop_lut6_I1_O)        0.299     7.826 r  nrf_controller/FSM_onehot_current_state[13]_i_10/O
                         net (fo=1, routed)           0.433     8.258    nrf_controller/spi_master_inst/FSM_onehot_current_state_reg[13]
    SLICE_X111Y60        LUT4 (Prop_lut4_I1_O)        0.150     8.408 r  nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_4/O
                         net (fo=1, routed)           0.306     8.715    nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_4_n_0
    SLICE_X109Y60        LUT4 (Prop_lut4_I3_O)        0.326     9.041 r  nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_1/O
                         net (fo=14, routed)          0.626     9.667    nrf_controller/spi_master_inst_n_4
    SLICE_X108Y60        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.681    13.445    nrf_controller/clk_IBUF_BUFG
    SLICE_X108Y60        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.423    13.869    
                         clock uncertainty           -0.035    13.833    
    SLICE_X108Y60        FDCE (Setup_fdce_C_CE)      -0.169    13.664    nrf_controller/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 nrf_controller/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/FSM_onehot_current_state_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.194ns (32.003%)  route 2.537ns (67.997%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.862     5.936    nrf_controller/clk_IBUF_BUFG
    SLICE_X110Y61        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.419     6.355 r  nrf_controller/FSM_onehot_current_state_reg[11]/Q
                         net (fo=6, routed)           1.172     7.527    nrf_controller/FSM_onehot_current_state_reg_n_0_[11]
    SLICE_X111Y60        LUT6 (Prop_lut6_I1_O)        0.299     7.826 r  nrf_controller/FSM_onehot_current_state[13]_i_10/O
                         net (fo=1, routed)           0.433     8.258    nrf_controller/spi_master_inst/FSM_onehot_current_state_reg[13]
    SLICE_X111Y60        LUT4 (Prop_lut4_I1_O)        0.150     8.408 r  nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_4/O
                         net (fo=1, routed)           0.306     8.715    nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_4_n_0
    SLICE_X109Y60        LUT4 (Prop_lut4_I3_O)        0.326     9.041 r  nrf_controller/spi_master_inst/FSM_onehot_current_state[13]_i_1/O
                         net (fo=14, routed)          0.626     9.667    nrf_controller/spi_master_inst_n_4
    SLICE_X108Y60        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.681    13.445    nrf_controller/clk_IBUF_BUFG
    SLICE_X108Y60        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.423    13.869    
                         clock uncertainty           -0.035    13.833    
    SLICE_X108Y60        FDCE (Setup_fdce_C_CE)      -0.169    13.664    nrf_controller/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  3.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/shift_reg_tx_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/shift_reg_tx_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.635     1.721    nrf_controller/spi_master_inst/clk_IBUF_BUFG
    SLICE_X111Y59        FDCE                                         r  nrf_controller/spi_master_inst/shift_reg_tx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  nrf_controller/spi_master_inst/shift_reg_tx_reg[5]/Q
                         net (fo=1, routed)           0.057     1.920    nrf_controller/spi_master_inst/shift_reg_tx[5]
    SLICE_X110Y59        LUT6 (Prop_lut6_I0_O)        0.045     1.965 r  nrf_controller/spi_master_inst/shift_reg_tx[6]_i_1/O
                         net (fo=1, routed)           0.000     1.965    nrf_controller/spi_master_inst/shift_reg_tx[6]_i_1_n_0
    SLICE_X110Y59        FDCE                                         r  nrf_controller/spi_master_inst/shift_reg_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.907     2.249    nrf_controller/spi_master_inst/clk_IBUF_BUFG
    SLICE_X110Y59        FDCE                                         r  nrf_controller/spi_master_inst/shift_reg_tx_reg[6]/C
                         clock pessimism             -0.515     1.734    
    SLICE_X110Y59        FDCE (Hold_fdce_C_D)         0.092     1.826    nrf_controller/spi_master_inst/shift_reg_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nrf_controller/FSM_onehot_current_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/FSM_onehot_current_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.634     1.720    nrf_controller/clk_IBUF_BUFG
    SLICE_X110Y61        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  nrf_controller/FSM_onehot_current_state_reg[10]/Q
                         net (fo=3, routed)           0.078     1.939    nrf_controller/FSM_onehot_current_state_reg_n_0_[10]
    SLICE_X110Y61        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.906     2.248    nrf_controller/clk_IBUF_BUFG
    SLICE_X110Y61        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.528     1.720    
    SLICE_X110Y61        FDCE (Hold_fdce_C_D)         0.075     1.795    nrf_controller/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 nrf_controller/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.634%)  route 0.137ns (49.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.633     1.719    nrf_controller/clk_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  nrf_controller/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.141     1.860 r  nrf_controller/rx_ready_reg/Q
                         net (fo=3, routed)           0.137     1.998    nrf_ce_OBUF
    SLICE_X113Y60        FDCE                                         r  led_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.906     2.248    clk_IBUF_BUFG
    SLICE_X113Y60        FDCE                                         r  led_state_reg[1]/C
                         clock pessimism             -0.490     1.758    
    SLICE_X113Y60        FDCE (Hold_fdce_C_D)         0.070     1.828    led_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/transfer_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.472%)  route 0.133ns (48.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.633     1.719    nrf_controller/spi_master_inst/clk_IBUF_BUFG
    SLICE_X107Y60        FDCE                                         r  nrf_controller/spi_master_inst/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.141     1.860 r  nrf_controller/spi_master_inst/FSM_onehot_current_state_reg[2]/Q
                         net (fo=5, routed)           0.133     1.993    nrf_controller/spi_master_inst/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X109Y60        FDCE                                         r  nrf_controller/spi_master_inst/transfer_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.903     2.245    nrf_controller/spi_master_inst/clk_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  nrf_controller/spi_master_inst/transfer_done_reg/C
                         clock pessimism             -0.510     1.735    
    SLICE_X109Y60        FDCE (Hold_fdce_C_D)         0.075     1.810    nrf_controller/spi_master_inst/transfer_done_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nrf_controller/FSM_onehot_current_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/payload_byte_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.422%)  route 0.107ns (36.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.634     1.720    nrf_controller/clk_IBUF_BUFG
    SLICE_X110Y61        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  nrf_controller/FSM_onehot_current_state_reg[12]/Q
                         net (fo=7, routed)           0.107     1.968    nrf_controller/FSM_onehot_current_state_reg_n_0_[12]
    SLICE_X111Y61        LUT5 (Prop_lut5_I3_O)        0.045     2.013 r  nrf_controller/payload_byte_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.013    nrf_controller/payload_byte_counter[2]_i_1_n_0
    SLICE_X111Y61        FDCE                                         r  nrf_controller/payload_byte_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.906     2.248    nrf_controller/clk_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  nrf_controller/payload_byte_counter_reg[2]/C
                         clock pessimism             -0.515     1.733    
    SLICE_X111Y61        FDCE (Hold_fdce_C_D)         0.092     1.825    nrf_controller/payload_byte_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nrf_controller/FSM_onehot_current_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/payload_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.780%)  route 0.110ns (37.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.634     1.720    nrf_controller/clk_IBUF_BUFG
    SLICE_X110Y61        FDCE                                         r  nrf_controller/FSM_onehot_current_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  nrf_controller/FSM_onehot_current_state_reg[12]/Q
                         net (fo=7, routed)           0.110     1.971    nrf_controller/spi_master_inst/out[12]
    SLICE_X111Y61        LUT6 (Prop_lut6_I4_O)        0.045     2.016 r  nrf_controller/spi_master_inst/payload_ready_i_1/O
                         net (fo=1, routed)           0.000     2.016    nrf_controller/spi_master_inst_n_7
    SLICE_X111Y61        FDCE                                         r  nrf_controller/payload_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.906     2.248    nrf_controller/clk_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  nrf_controller/payload_ready_reg/C
                         clock pessimism             -0.515     1.733    
    SLICE_X111Y61        FDCE (Hold_fdce_C_D)         0.092     1.825    nrf_controller/payload_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 nrf_controller/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.518%)  route 0.105ns (33.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.633     1.719    nrf_controller/clk_IBUF_BUFG
    SLICE_X108Y60        FDPE                                         r  nrf_controller/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y60        FDPE (Prop_fdpe_C_Q)         0.164     1.883 f  nrf_controller/FSM_onehot_current_state_reg[0]/Q
                         net (fo=3, routed)           0.105     1.988    nrf_controller/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X109Y60        LUT3 (Prop_lut3_I1_O)        0.045     2.033 r  nrf_controller/rx_ready_i_1/O
                         net (fo=1, routed)           0.000     2.033    nrf_controller/rx_ready_i_1_n_0
    SLICE_X109Y60        FDCE                                         r  nrf_controller/rx_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.903     2.245    nrf_controller/clk_IBUF_BUFG
    SLICE_X109Y60        FDCE                                         r  nrf_controller/rx_ready_reg/C
                         clock pessimism             -0.513     1.732    
    SLICE_X109Y60        FDCE (Hold_fdce_C_D)         0.091     1.823    nrf_controller/rx_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 blink_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.632     1.718    clk_IBUF_BUFG
    SLICE_X112Y63        FDCE                                         r  blink_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDCE (Prop_fdce_C_Q)         0.164     1.882 r  blink_counter_reg[24]/Q
                         net (fo=3, routed)           0.106     1.989    blink_counter_reg_n_0_[24]
    SLICE_X113Y63        LUT5 (Prop_lut5_I1_O)        0.045     2.034 r  led_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.034    p_3_out[3]
    SLICE_X113Y63        FDCE                                         r  led_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.903     2.245    clk_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  led_state_reg[3]/C
                         clock pessimism             -0.514     1.731    
    SLICE_X113Y63        FDCE (Hold_fdce_C_D)         0.091     1.822    led_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 startup_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            startup_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.762%)  route 0.135ns (39.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.633     1.719    clk_IBUF_BUFG
    SLICE_X108Y61        FDCE                                         r  startup_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDCE (Prop_fdce_C_Q)         0.164     1.883 r  startup_counter_reg[2]/Q
                         net (fo=5, routed)           0.135     2.018    startup_counter_reg__0[2]
    SLICE_X108Y61        LUT6 (Prop_lut6_I1_O)        0.045     2.063 r  startup_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.063    p_0_in__0[5]
    SLICE_X108Y61        FDCE                                         r  startup_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.903     2.245    clk_IBUF_BUFG
    SLICE_X108Y61        FDCE                                         r  startup_counter_reg[5]/C
                         clock pessimism             -0.526     1.719    
    SLICE_X108Y61        FDCE (Hold_fdce_C_D)         0.121     1.840    startup_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/shift_reg_tx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/shift_reg_tx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.635     1.721    nrf_controller/spi_master_inst/clk_IBUF_BUFG
    SLICE_X111Y59        FDCE                                         r  nrf_controller/spi_master_inst/shift_reg_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  nrf_controller/spi_master_inst/shift_reg_tx_reg[1]/Q
                         net (fo=1, routed)           0.146     2.008    nrf_controller/spi_master_inst/shift_reg_tx[1]
    SLICE_X110Y59        LUT5 (Prop_lut5_I0_O)        0.045     2.053 r  nrf_controller/spi_master_inst/shift_reg_tx[2]_i_1/O
                         net (fo=1, routed)           0.000     2.053    nrf_controller/spi_master_inst/shift_reg_tx[2]_i_1_n_0
    SLICE_X110Y59        FDCE                                         r  nrf_controller/spi_master_inst/shift_reg_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.907     2.249    nrf_controller/spi_master_inst/clk_IBUF_BUFG
    SLICE_X110Y59        FDCE                                         r  nrf_controller/spi_master_inst/shift_reg_tx_reg[2]/C
                         clock pessimism             -0.515     1.734    
    SLICE_X110Y59        FDCE (Hold_fdce_C_D)         0.091     1.825    nrf_controller/spi_master_inst/shift_reg_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y57   blink_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y59   blink_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y59   blink_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y60   blink_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y60   blink_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y60   blink_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y60   blink_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y61   blink_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y61   blink_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y62   blink_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y62   blink_counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y62   blink_counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y62   blink_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y63   blink_counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y63   blink_counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y87   led_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y63   led_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y63   led_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y57   nrf_controller/power_up_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y57   blink_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y57   blink_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y59   blink_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y59   blink_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y59   blink_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y59   blink_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y60   blink_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y60   blink_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y60   blink_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y60   blink_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.714ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.580ns (13.820%)  route 3.617ns (86.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.705     7.099    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.124     7.223 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         2.912    10.136    nrf_controller_n_0
    SLICE_X112Y59        FDCE                                         f  blink_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.684    13.448    clk_IBUF_BUFG
    SLICE_X112Y59        FDCE                                         r  blink_counter_reg[10]/C
                         clock pessimism              0.423    13.872    
                         clock uncertainty           -0.035    13.836    
    SLICE_X112Y59        FDCE (Recov_fdce_C_CLR)     -0.319    13.517    blink_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.517    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.580ns (13.820%)  route 3.617ns (86.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.705     7.099    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.124     7.223 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         2.912    10.136    nrf_controller_n_0
    SLICE_X112Y59        FDCE                                         f  blink_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.684    13.448    clk_IBUF_BUFG
    SLICE_X112Y59        FDCE                                         r  blink_counter_reg[11]/C
                         clock pessimism              0.423    13.872    
                         clock uncertainty           -0.035    13.836    
    SLICE_X112Y59        FDCE (Recov_fdce_C_CLR)     -0.319    13.517    blink_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.517    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.580ns (13.820%)  route 3.617ns (86.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.705     7.099    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.124     7.223 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         2.912    10.136    nrf_controller_n_0
    SLICE_X112Y59        FDCE                                         f  blink_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.684    13.448    clk_IBUF_BUFG
    SLICE_X112Y59        FDCE                                         r  blink_counter_reg[8]/C
                         clock pessimism              0.423    13.872    
                         clock uncertainty           -0.035    13.836    
    SLICE_X112Y59        FDCE (Recov_fdce_C_CLR)     -0.319    13.517    blink_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.517    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.580ns (13.820%)  route 3.617ns (86.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.705     7.099    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.124     7.223 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         2.912    10.136    nrf_controller_n_0
    SLICE_X112Y59        FDCE                                         f  blink_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.684    13.448    clk_IBUF_BUFG
    SLICE_X112Y59        FDCE                                         r  blink_counter_reg[9]/C
                         clock pessimism              0.423    13.872    
                         clock uncertainty           -0.035    13.836    
    SLICE_X112Y59        FDCE (Recov_fdce_C_CLR)     -0.319    13.517    blink_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.517    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.580ns (14.291%)  route 3.479ns (85.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.705     7.099    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.124     7.223 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         2.774     9.997    nrf_controller_n_0
    SLICE_X112Y58        FDCE                                         f  blink_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.685    13.449    clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  blink_counter_reg[4]/C
                         clock pessimism              0.423    13.873    
                         clock uncertainty           -0.035    13.837    
    SLICE_X112Y58        FDCE (Recov_fdce_C_CLR)     -0.319    13.518    blink_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.518    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.580ns (14.291%)  route 3.479ns (85.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.705     7.099    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.124     7.223 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         2.774     9.997    nrf_controller_n_0
    SLICE_X112Y58        FDCE                                         f  blink_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.685    13.449    clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  blink_counter_reg[5]/C
                         clock pessimism              0.423    13.873    
                         clock uncertainty           -0.035    13.837    
    SLICE_X112Y58        FDCE (Recov_fdce_C_CLR)     -0.319    13.518    blink_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.518    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.580ns (14.291%)  route 3.479ns (85.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.705     7.099    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.124     7.223 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         2.774     9.997    nrf_controller_n_0
    SLICE_X112Y58        FDCE                                         f  blink_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.685    13.449    clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  blink_counter_reg[6]/C
                         clock pessimism              0.423    13.873    
                         clock uncertainty           -0.035    13.837    
    SLICE_X112Y58        FDCE (Recov_fdce_C_CLR)     -0.319    13.518    blink_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.518    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.580ns (14.291%)  route 3.479ns (85.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.705     7.099    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.124     7.223 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         2.774     9.997    nrf_controller_n_0
    SLICE_X112Y58        FDCE                                         f  blink_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.685    13.449    clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  blink_counter_reg[7]/C
                         clock pessimism              0.423    13.873    
                         clock uncertainty           -0.035    13.837    
    SLICE_X112Y58        FDCE (Recov_fdce_C_CLR)     -0.319    13.518    blink_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.518    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.580ns (14.833%)  route 3.330ns (85.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.705     7.099    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.124     7.223 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         2.625     9.849    nrf_controller_n_0
    SLICE_X112Y57        FDCE                                         f  blink_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.685    13.449    clk_IBUF_BUFG
    SLICE_X112Y57        FDCE                                         r  blink_counter_reg[0]/C
                         clock pessimism              0.423    13.873    
                         clock uncertainty           -0.035    13.837    
    SLICE_X112Y57        FDCE (Recov_fdce_C_CLR)     -0.319    13.518    blink_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.518    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.580ns (14.833%)  route 3.330ns (85.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.865     5.939    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.705     7.099    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.124     7.223 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         2.625     9.849    nrf_controller_n_0
    SLICE_X112Y57        FDCE                                         f  blink_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.685    13.449    clk_IBUF_BUFG
    SLICE_X112Y57        FDCE                                         r  blink_counter_reg[1]/C
                         clock pessimism              0.423    13.873    
                         clock uncertainty           -0.035    13.837    
    SLICE_X112Y57        FDCE (Recov_fdce_C_CLR)     -0.319    13.518    blink_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.518    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  3.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.353%)  route 0.448ns (70.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.274     2.137    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.045     2.182 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         0.174     2.356    nrf_controller_n_0
    SLICE_X113Y87        FDCE                                         f  led_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.904     2.246    clk_IBUF_BUFG
    SLICE_X113Y87        FDCE                                         r  led_state_reg[0]/C
                         clock pessimism             -0.512     1.734    
    SLICE_X113Y87        FDCE (Remov_fdce_C_CLR)     -0.092     1.642    led_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.186ns (18.060%)  route 0.844ns (81.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.274     2.137    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.045     2.182 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         0.570     2.752    nrf_controller_n_0
    SLICE_X112Y63        FDCE                                         f  blink_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.903     2.245    clk_IBUF_BUFG
    SLICE_X112Y63        FDCE                                         r  blink_counter_reg[24]/C
                         clock pessimism             -0.490     1.755    
    SLICE_X112Y63        FDCE (Remov_fdce_C_CLR)     -0.067     1.688    blink_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.186ns (18.060%)  route 0.844ns (81.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.274     2.137    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.045     2.182 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         0.570     2.752    nrf_controller_n_0
    SLICE_X112Y63        FDCE                                         f  blink_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.903     2.245    clk_IBUF_BUFG
    SLICE_X112Y63        FDCE                                         r  blink_counter_reg[25]/C
                         clock pessimism             -0.490     1.755    
    SLICE_X112Y63        FDCE (Remov_fdce_C_CLR)     -0.067     1.688    blink_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.089ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.186ns (18.060%)  route 0.844ns (81.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.274     2.137    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.045     2.182 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         0.570     2.752    nrf_controller_n_0
    SLICE_X113Y63        FDCE                                         f  led_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.903     2.245    clk_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  led_state_reg[2]/C
                         clock pessimism             -0.490     1.755    
    SLICE_X113Y63        FDCE (Remov_fdce_C_CLR)     -0.092     1.663    led_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.186ns (18.060%)  route 0.844ns (81.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.274     2.137    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.045     2.182 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         0.570     2.752    nrf_controller_n_0
    SLICE_X113Y63        FDCE                                         f  led_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.903     2.245    clk_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  led_state_reg[3]/C
                         clock pessimism             -0.490     1.755    
    SLICE_X113Y63        FDCE (Remov_fdce_C_CLR)     -0.092     1.663    led_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.186ns (16.818%)  route 0.920ns (83.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.274     2.137    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.045     2.182 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         0.646     2.828    nrf_controller_n_0
    SLICE_X112Y62        FDCE                                         f  blink_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.904     2.246    clk_IBUF_BUFG
    SLICE_X112Y62        FDCE                                         r  blink_counter_reg[20]/C
                         clock pessimism             -0.490     1.756    
    SLICE_X112Y62        FDCE (Remov_fdce_C_CLR)     -0.067     1.689    blink_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.186ns (16.818%)  route 0.920ns (83.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.274     2.137    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.045     2.182 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         0.646     2.828    nrf_controller_n_0
    SLICE_X112Y62        FDCE                                         f  blink_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.904     2.246    clk_IBUF_BUFG
    SLICE_X112Y62        FDCE                                         r  blink_counter_reg[21]/C
                         clock pessimism             -0.490     1.756    
    SLICE_X112Y62        FDCE (Remov_fdce_C_CLR)     -0.067     1.689    blink_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.186ns (16.818%)  route 0.920ns (83.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.274     2.137    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.045     2.182 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         0.646     2.828    nrf_controller_n_0
    SLICE_X112Y62        FDCE                                         f  blink_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.904     2.246    clk_IBUF_BUFG
    SLICE_X112Y62        FDCE                                         r  blink_counter_reg[22]/C
                         clock pessimism             -0.490     1.756    
    SLICE_X112Y62        FDCE (Remov_fdce_C_CLR)     -0.067     1.689    blink_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.186ns (16.818%)  route 0.920ns (83.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.274     2.137    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.045     2.182 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         0.646     2.828    nrf_controller_n_0
    SLICE_X112Y62        FDCE                                         f  blink_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.904     2.246    clk_IBUF_BUFG
    SLICE_X112Y62        FDCE                                         r  blink_counter_reg[23]/C
                         clock pessimism             -0.490     1.756    
    SLICE_X112Y62        FDCE (Remov_fdce_C_CLR)     -0.067     1.689    blink_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            payload_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.186ns (16.944%)  route 0.912ns (83.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.636     1.722    clk_IBUF_BUFG
    SLICE_X111Y94        FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  reset_sync_reg/Q
                         net (fo=2, routed)           0.274     2.137    nrf_controller/spi_master_inst/reset_sync
    SLICE_X111Y88        LUT1 (Prop_lut1_I0_O)        0.045     2.182 f  nrf_controller/spi_master_inst/FSM_onehot_current_state[2]_i_2/O
                         net (fo=116, routed)         0.638     2.820    nrf_controller_n_0
    SLICE_X111Y63        FDCE                                         f  payload_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.903     2.245    clk_IBUF_BUFG
    SLICE_X111Y63        FDCE                                         r  payload_count_reg[0]/C
                         clock pessimism             -0.490     1.755    
    SLICE_X111Y63        FDCE (Remov_fdce_C_CLR)     -0.092     1.663    payload_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  1.157    





