CICLO DE BUSCA

t1: MAR <- PC             t1: 011000000000000000001000000 0000 00 000 0000
    ULA <- PC 
t2: memoria <- MAR        t2: 000000000000000000000010010 0000 10 000 0000 
t3: MBR <- memoria        t3: 100000000000000000000100101 0000 01 000 0000 
    PC <- ULA
t4: IR <- MBR             t4: 000010000000010000000000000 0000 00 000 0000

CICLOS DE EXECUCAO

ADD R1, R2, R3 (REGISTRADOR COM REGISTRADOR)
t1: MAR <- IRend          t1: 001000000000000000000000000 0000 00 000 0000
t2: ULA <- R3             t2: 000000000000000000001000000 0000 00 000 0000
t3: ULA <- R2             t3: 000000000000000000001000000 0101 00 000 0000
t4: R1 <- ULA             t4: 000000000000000000000100000 0000 00 000 0000

ADD R1, R2, C (REGISTRADOR COM CONSTANTE)
t1: MAR <- IRend          t1: 001000000000000000000000000 0000 00 000 0000
t2: ULA <- IR(p2 = C)     t2: 000000000000000000001000000 0000 00 000 0000
t3: ULA <- R2             t3: 000000000000000000001000000 0101 00 000 0000
t4: R1 <- ULA             t4: 000000000000000000000100000 0000 00 000 0000

SUB R1, R2, R3 (REGISTRADOR COM REGISTRADOR)
t1: MAR <- IRend          t1: 001000000000000000000000000 0000 00 000 0000
t2: ULA <- R3             t2: 000000000000000000001000000 0000 00 000 0000
t3: ULA <- R2             t3: 000000000000000000001000000 0110 00 000 0000
t4: R1 <- ULA             t4: 000000000000000000000100000 0000 00 000 0000

SUB R1, R2, C (REGISTRADOR COM CONSTANTE)
t1: MAR <- IRend          t1: 001000000000000000000000000 0000 00 000 0000
t2: ULA <- IR(p2 = C)     t2: 000000000000000000001000000 0000 00 000 0000
t3: ULA <- R2             t3: 000000000000000000001000000 0110 00 000 0000
t4: R1 <- ULA             t4: 000000000000000000000100000 0000 00 000 0000

MOVE R1, R2
t1: MAR <- IRend          t1: 001000000000000000000000000 0000 00 000 0000
t2: R1 <- R2              t2: 000000000000000000000000000 0100 00 000 0000

BEQ R1, R2, E (REGISTRADOR COM REGISTRADOR)
t1: MAR <- IRend          t1: 001000000000000000000000000 0000 00 000 0000
t2: ULA <- R1             t2: 000000000000000000001000000 0000 00 000 0000
t3: ULA <- R2             t3: 000000000000000000001000000 0111 00 010 0000

BEQ R1, C, E (REGISTRADOR COM CONSTANTE)
t1: MAR <- IRend          t1: 001000000000000000000000000 0000 00 000 0000
t2: ULA <- IR(p2 = C)     t2: 000010000000000000001000000 0000 00 000 0000
t3: ULA <- R1             t3: 000000000000000000001000000 0111 00 010 0000

BNE R1, R2, E (REGISTRADOR COM REGISTRADOR)
t1: MAR <- IRend          t1: 001000000000000000000000000 0000 00 000 0000
t2: ULA <- R1             t2: 000000000000000000001000000 0000 00 000 0000
t3: ULA <- R2             t3: 000000000000000000001000000 1000 00 011 0000

BNE R1, C, E (REGISTRADOR COM CONSTANTE)
t1: MAR <- IRend          t1: 001000000000000000000000000 0000 00 000 0000
t2: ULA <- IR(p2 = C)     t2: 000000000000000000001000000 0000 00 000 0000
t3: ULA <- R1             t3: 000000000000000000001000000 1000 00 011 0000

SLT R1, R2, R3
t1: MAR <- IRend          t1: 001000000000000000000000000 0000 00 000 0000
t2: ULA <- R3             t2: 000000000000000000001000000 0000 00 000 0000
t3: ULA <- R2             t3: 000000000000000000001000000 1010 00 000 0000
t4: R1 <- ULA             t4: 000000000000000000000100000 0000 00 000 0000

LI R1, C
t1: MAR <- IRend          t1: 001000000000000000000000000 0000 00 000 0000
t2: R1 <- IR(p2 = C)      t2: 000000000000000010000000000 0000 00 000 0000

J E
t1: MAR <- IRend          t1: 001000000000000000000000000 0000 00 000 0000
t2: PC <- IR(E)           t2: 100000000000000000000000000 1001 00 001 0000

LA R1, E
t1: MAR <- IRend          t1: 001000000000000000000000000 0000 00 000 0000
t2: MBR <- memoria        t2: 000000000000000000000000101 0000 01 000 0000
t3: R1 <- MBR             t3: 000010000000000000000000000 0001 00 000 0000

SW R1, C, R2
t1: MAR <- IRend          t1: 001000000000000000000000000 0000 00 000 0000
t2: ULA <- IR(p2 = C)     t2: 000000000000000010001000000 0101 00 000 0000
t3: ULA <- R2             t3: 000000000000000000001000000 0101 00 000 0000
t4: MAR <- ULA            t4: 001000000000000000000100000 0000 00 000 0000
t5: MBR <- R1             t5: 000100000000000000000000000 0000 00 000 0000
t6: memoria <- MAR        t6: 000000000000000000000010010 0000 01 000 0000
t7: memoria<- MBR         t7: 000000000000000000000001010 0000 10 000 0000

LW R1, C, R2
t1: MAR <- IRend          t1: 001000000000000000000000000 0000 00 000 0000
t2: MBR <- memoria        t2: 000000000000000000000000101 0000 01 000 0000
t3: ULA <- MBR            t3: 000010000000000000001000000 0000 00 000 0000
t4: ULA <- R2             t4: 000000000000000000001000000 0010 00 000 0000
t5: R1 <- ULA             t5: 000000000000000000000100000 0000 00 000 0000
