You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU: 4090

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: Grid layout & parallelism.

Metrics:
- sm__throughput.avg.pct_of_peak_sustained_elapsed (>60%)
- launch__grid_size

Rules:
- 1D: (cdiv(N, BLOCK))
- 2D: (cdiv(M, BLOCK_M), cdiv(N, BLOCK_N))
- 3D: (batch, cdiv(M, BLOCK_M), cdiv(N, BLOCK_N))
- >3D: flatten ONLY independent dims
- Prefer batch / head / expert / group parallelism before shrinking BLOCK
- For grouped operations: ensure group dimension is in grid (e.g., program_id(2) for groups)
- Change grid only if SM utilization is clearly low

Safety:
- Max 3 grid dims, static rank
- grid=(G0,G1,G2) must match tl.program_id(0/1/2)
- For grouped ops: verify group indexing is correct
- If unsure about correctness, do NOT change grid

Autotune:
- Autotune either BLOCK_* OR (num_warps, num_stages)
- If autotuning BLOCK_*, use grid=lambda META: (...)
- Never redefine BLOCK_* in both kernel and launch
- Max 2-3 configs to reduce compilation time



[CURRENT CODE]
```python
import math
import torch
import torch.nn as nn
import triton
import triton.language as tl


# ----------------------------- Optimized NHWC / HWIO Kernel -----------------------------


@triton.jit
def conv2d_nhwc_hwio_fwd_kernel(
    x_ptr,  # (N, H_in, W_in, C_in), NHWC
    w_ptr,  # (KH, KW, C_in, C_out), HWIO
    b_ptr,  # (C_out,) or dummy
    y_ptr,  # (N, H_out, W_out, C_out), NHWC
    N, H_in, W_in,
    C_in, C_out,
    H_out, W_out,
    x_stride_n, x_stride_h, x_stride_w, x_stride_c,
    w_stride_h, w_stride_w, w_stride_ci, w_stride_co,
    y_stride_n, y_stride_h, y_stride_w, y_stride_c,
    HAS_BIAS: tl.constexpr,
    KH: tl.constexpr,  # kernel height (compile-time)
    KW: tl.constexpr,  # kernel width (compile-time)
    BLOCK_M: tl.constexpr,  # tile in C_out dimension
    BLOCK_N: tl.constexpr,  # tile in output position dimension (N*H_out*W_out)
    BLOCK_K: tl.constexpr,  # tile in C_in reduction dimension
):
    # Program IDs
    pid_m = tl.program_id(axis=0)  # output channel tile
    pid_n = tl.program_id(axis=1)  # output position tile

    # Offsets in output channel and output position dimensions
    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)  # [BLOCK_M] -> C_out
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)  # [BLOCK_N] -> flat positions

    # Masks
    P_total = N * H_out * W_out
    mask_m = offs_m < C_out
    mask_n = offs_n < P_total

    # Decode flat output position indices -> (n, ho, wo)
    HW_out = H_out * W_out
    n_idx = offs_n // HW_out
    rem = offs_n % HW_out
    ho_idx = rem // W_out
    wo_idx = rem % W_out

    # Initialize accumulator
    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    # Reduction over kernel spatial (KH, KW) and input channels (C_in)
    # No padding / stride=1 / dilation=1: input coords always valid
    for kh in range(0, KH):
        for kw in range(0, KW):
            # Input spatial coordinates for this kernel offset
            hi = ho_idx + kh  # [BLOCK_N]
            wi = wo_idx + kw  # [BLOCK_N]

            # Base pointers for each output position to the input pixel (channel 0)
            x_base_ptrs = (
                x_ptr
                + n_idx * x_stride_n
                + hi * x_stride_h
                + wi * x_stride_w
            )  # [BLOCK_N]

            # Loop over input channels in tiles of BLOCK_K
            for ci_start in range(0, C_in, BLOCK_K):
                offs_k = ci_start + tl.arange(0, BLOCK_K)  # input channel indices
                mask_k = offs_k < C_in

                # --------- Load Weights: shape (KH, KW, C_in, C_out) ----------
                w_ptrs = (
                    w_ptr
                    + kh * w_stride_h
                    + kw * w_stride_w
                    + offs_k[None, :] * w_stride_ci
                    + offs_m[:, None] * w_stride_co
                )
                mask_w = mask_m[:, None] & mask_k[None, :]
                w_vals = tl.load(w_ptrs, mask=mask_w, other=0.0)

                # --------- Load Input X: implicit im2col over NHWC ----------
                x_ptrs = x_base_ptrs[None, :] + offs_k[:, None] * x_stride_c
                mask_x = mask_k[:, None] & mask_n[None, :]
                x_vals = tl.load(x_ptrs, mask=mask_x, other=0.0)

                # --------- Matrix multiply accumulate ----------
                # w_vals: [BLOCK_M, BLOCK_K], x_vals: [BLOCK_K, BLOCK_N]
                acc += tl.dot(w_vals, x_vals, allow_tf32=True)

    # --------- Add bias if present ----------
    if HAS_BIAS:
        b_vals = tl.load(b_ptr + offs_m, mask=mask_m, other=0.0)
        acc += b_vals[:, None]

    # --------- Store output Y (NHWC) ----------
    y_base_ptrs = (
        y_ptr
        + n_idx * y_stride_n
        + ho_idx * y_stride_h
        + wo_idx * y_stride_w
    )  # [BLOCK_N]

    y_ptrs = y_base_ptrs[None, :] + offs_m[:, None] * y_stride_c
    mask_y = mask_m[:, None] & mask_n[None, :]
    tl.store(y_ptrs, acc, mask=mask_y)


def triton_conv2d_fast_nhwc(
    x: torch.Tensor,
    weight: torch.Tensor,
    bias: torch.Tensor,
    kernel_size: tuple,
):
    """
    Fast path: NHWC/HWIO Triton kernel for conv2d with:
      - groups = 1
      - stride = (1, 1)
      - padding = (0, 0)
      - dilation = (1, 1)

    Args:
        x: (N, C_in, H_in, W_in), NCHW
        weight: (C_out, C_in, KH, KW), OIHW
        bias: (C_out,) or None
        kernel_size: (KH, KW)

    Returns:
        y: (N, C_out, H_out, W_out), NCHW
    """
    assert x.is_cuda and weight.is_cuda
    N, C_in, H_in, W_in = x.shape
    C_out, C_in_w, KH, KW = weight.shape
    assert C_in == C_in_w
    kh, kw = kernel_size
    assert kh == KH and kw == KW

    # Output sizes for stride=1, padding=0, dilation=1
    H_out = H_in - KH + 1
    W_out = W_in - KW + 1

    # Convert to NHWC / HWIO layouts
    x_nhwc = x.permute(0, 2, 3, 1).contiguous()          # (N, H, W, C_in)
    w_hwio = weight.permute(2, 3, 1, 0).contiguous()     # (KH, KW, C_in, C_out)

    # Allocate output in NHWC
    y_nhwc = torch.empty((N, H_out, W_out, C_out), device=x.device, dtype=torch.float32)

    # Strides
    x_strides = x_nhwc.stride()
    w_strides = w_hwio.stride()
    y_strides = y_nhwc.stride()

    BLOCK_M = 64  # C_out tile
    BLOCK_N = 64  # position tile
    BLOCK_K = 32  # C_in tile

    grid = (
        triton.cdiv(C_out, BLOCK_M),
        triton.cdiv(N * H_out * W_out, BLOCK_N),
    )

    has_bias = bias is not None
    if has_bias:
        b_c = bias.contiguous()
    else:
        b_c = weight.new_empty(0)

    conv2d_nhwc_hwio_fwd_kernel[grid](
        x_nhwc,
        w_hwio,
        b_c,
        y_nhwc,
        N,
        H_in,
        W_in,
        C_in,
        C_out,
        H_out,
        W_out,
        x_strides[0],
        x_strides[1],
        x_strides[2],
        x_strides[3],
        w_strides[0],
        w_strides[1],
        w_strides[2],
        w_strides[3],
        y_strides[0],
        y_strides[1],
        y_strides[2],
        y_strides[3],
        HAS_BIAS=has_bias,
        KH=KH,
        KW=KW,
        BLOCK_M=BLOCK_M,
        BLOCK_N=BLOCK_N,
        BLOCK_K=BLOCK_K,
        num_warps=4,
        num_stages=3,
    )

    # Convert back to NCHW and cast to original dtype if needed
    y_nchw = y_nhwc.permute(0, 3, 1, 2)
    if y_nchw.dtype != x.dtype:
        y_nchw = y_nchw.to(x.dtype)
    return y_nchw


# ----------------------------- Original NCHW General Kernel (Fallback) -----------------------------


@triton.jit
def conv2d_fwd_kernel(
    x_ptr,  # (N, C_in, H_in, W_in)
    w_ptr,  # (C_out, C_in/groups, KH, KW)
    b_ptr,  # (C_out) or unused if HAS_BIAS=False
    y_ptr,  # (N, C_out, H_out, W_out)
    N, C_in, H_in, W_in,
    C_out, H_out, W_out,
    KH, KW,
    stride_h, stride_w,
    pad_h, pad_w,
    dilation_h, dilation_w,
    groups,
    cin_per_group,
    cout_per_group,
    N_HW,  # N * H_out * W_out
    x_stride0, x_stride1, x_stride2, x_stride3,
    w_stride0, w_stride1, w_stride2, w_stride3,
    y_stride0, y_stride1, y_stride2, y_stride3,
    OC_BLOCKS_PER_GROUP,
    BLOCK_M: tl.constexpr,  # out_channels tile
    BLOCK_N: tl.constexpr,  # output-position tile
    BLOCK_K: tl.constexpr,  # reduction tile: cin_per_group * KH * KW
    HAS_BIAS: tl.constexpr,
):
    # Program ids
    pid0 = tl.program_id(axis=0)
    pid1 = tl.program_id(axis=1)

    # Decode group and oc-block within group
    group_id = pid0 // OC_BLOCKS_PER_GROUP
    oc_block_id = pid0 % OC_BLOCKS_PER_GROUP

    # Offsets along output-channel (within group) and output-position dimensions
    offs_m = oc_block_id * BLOCK_M + tl.arange(0, BLOCK_M)  # [BLOCK_M]
    offs_n = pid1 * BLOCK_N + tl.arange(0, BLOCK_N)         # [BLOCK_N]

    # Global out-channel indices
    group_oc_start = group_id * cout_per_group
    oc_idx = group_oc_start + offs_m  # [BLOCK_M]

    # Masks
    mask_m = offs_m < cout_per_group
    mask_n = offs_n < N_HW

    # Compute (n, ho, wo) for each output index in offs_n
    HW_out = H_out * W_out
    n_idx = offs_n // HW_out
    rem_sp = offs_n % HW_out
    ho_idx = rem_sp // W_out
    wo_idx = rem_sp % W_out

    # Total reduction size
    K_total = cin_per_group * KH * KW

    # Accumulator in FP32
    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    # Reduction loop over K dimension
    for k_start in range(0, K_total, BLOCK_K):
        offs_k = k_start + tl.arange(0, BLOCK_K)  # [BLOCK_K]
        mask_k = offs_k < K_total

        # Map K index -> (ci_g, kh, kw)
        khkw = KH * KW
        ci_g = offs_k // khkw
        rem_k = offs_k % khkw
        kh = rem_k // KW
        kw = rem_k % KW

        # --------- Load Weights W: shape (C_out, cin_per_group, KH, KW) ----------
        oc_bcast = oc_idx[:, None]           # [BLOCK_M, 1]
        ci_bcast = ci_g[None, :]            # [1, BLOCK_K]
        kh_bcast_w = kh[None, :]            # [1, BLOCK_K]
        kw_bcast_w = kw[None, :]            # [1, BLOCK_K]

        w_ptrs = (
            w_ptr
            + oc_bcast * w_stride0
            + ci_bcast * w_stride1
            + kh_bcast_w * w_stride2
            + kw_bcast_w * w_stride3
        )
        mask_w = (mask_m[:, None]) & (mask_k[None, :])
        w_vals = tl.load(w_ptrs, mask=mask_w, other=0.0)

        # --------- Load Input X as implicit im2col: B matrix (K, N) ----------
        ic_full = group_id * cin_per_group + ci_g  # [BLOCK_K]

        ic_bcast = ic_full[:, None]       # [BLOCK_K, 1]
        n_bcast = n_idx[None, :]          # [1, BLOCK_N]
        ho_bcast = ho_idx[None, :]        # [1, BLOCK_N]
        wo_bcast = wo_idx[None, :]        # [1, BLOCK_N]
        kh_bcast = kh[:, None]            # [BLOCK_K, 1]
        kw_bcast = kw[:, None]            # [BLOCK_K, 1]

        in_h = ho_bcast * stride_h + kh_bcast * dilation_h - pad_h  # [BLOCK_K, BLOCK_N]
        in_w = wo_bcast * stride_w + kw_bcast * dilation_w - pad_w  # [BLOCK_K, BLOCK_N]

        x_ptrs = (
            x_ptr
            + n_bcast * x_stride0
            + ic_bcast * x_stride1
            + in_h * x_stride2
            + in_w * x_stride3
        )

        in_bounds_h = (in_h >= 0) & (in_h < H_in)
        in_bounds_w = (in_w >= 0) & (in_w < W_in)
        mask_x = (
            mask_k[:, None]
            & mask_n[None, :]
            & in_bounds_h
            & in_bounds_w
        )

        x_vals = tl.load(x_ptrs, mask=mask_x, other=0.0)

        # --------- Matrix multiply accumulate ----------
        acc += tl.dot(w_vals, x_vals, allow_tf32=True)

    # --------- Add bias if present ----------
    if HAS_BIAS:
        b_ptrs = b_ptr + oc_idx
        b_vals = tl.load(b_ptrs, mask=mask_m, other=0.0)
        acc += b_vals[:, None]

    # --------- Store output Y ----------
    oc_bcast_y = oc_idx[:, None]   # [BLOCK_M, 1]
    n_bcast_y = n_idx[None, :]     # [1, BLOCK_N]
    ho_bcast_y = ho_idx[None, :]   # [1, BLOCK_N]
    wo_bcast_y = wo_idx[None, :]   # [1, BLOCK_N]

    y_ptrs = (
        y_ptr
        + n_bcast_y * y_stride0
        + oc_bcast_y * y_stride1
        + ho_bcast_y * y_stride2
        + wo_bcast_y * y_stride3
    )

    mask_y = (mask_m[:, None]) & (mask_n[None, :])
    tl.store(y_ptrs, acc, mask=mask_y)


def triton_conv2d_nchw_general(
    x: torch.Tensor,
    weight: torch.Tensor,
    bias: torch.Tensor,
    stride=(1, 1),
    padding=(0, 0),
    dilation=(1, 1),
    groups: int = 1,
) -> torch.Tensor:
    """
    General NCHW conv2d using the original implicit-im2col Triton kernel.
    Used as a fallback when the fast NHWC kernel's constraints are not met.
    """
    assert x.is_cuda and weight.is_cuda, "Inputs must be CUDA tensors"

    N, C_in, H_in, W_in = x.shape
    C_out, C_per_group, KH, KW = weight.shape
    assert C_in % groups == 0
    cin_per_group = C_in // groups
    cout_per_group = C_out // groups
    assert C_per_group == cin_per_group

    if isinstance(stride, int):
        stride_h = stride_w = stride
    else:
        stride_h, stride_w = stride
    if isinstance(padding, int):
        pad_h = pad_w = padding
    else:
        pad_h, pad_w = padding
    if isinstance(dilation, int):
        dilation_h = dilation_w = dilation
    else:
        dilation_h, dilation_w = dilation

    # Output spatial sizes (standard conv2d formula)
    H_out = (H_in + 2 * pad_h - dilation_h * (KH - 1) - 1) // stride_h + 1
    W_out = (W_in + 2 * pad_w - dilation_w * (KW - 1) - 1) // stride_w + 1

    y = torch.empty((N, C_out, H_out, W_out), device=x.device, dtype=torch.float32)

    # Ensure contiguous for predictable strides
    x_c = x.contiguous()
    w_c = weight.contiguous()
    y_c = y  # already contiguous

    N_HW = N * H_out * W_out

    BLOCK_M = 64  # out_channels tile
    BLOCK_N = 64  # output-position tile
    BLOCK_K = 32  # reduction tile (cin_per_group * KH * KW)

    OC_BLOCKS_PER_GROUP = triton.cdiv(cout_per_group, BLOCK_M)

    def grid(meta):
        return (
            groups * OC_BLOCKS_PER_GROUP,
            triton.cdiv(N_HW, meta["BLOCK_N"]),
        )

    has_bias = bias is not None
    if has_bias:
        b_c = bias.contiguous()
    else:
        # Dummy tensor (won't be accessed when HAS_BIAS=False)
        b_c = weight.new_empty(0)

    conv2d_fwd_kernel[grid](
        x_c,
        w_c,
        b_c,
        y_c,
        N,
        C_in,
        H_in,
        W_in,
        C_out,
        H_out,
        W_out,
        KH,
        KW,
        stride_h,
        stride_w,
        pad_h,
        pad_w,
        dilation_h,
        dilation_w,
        groups,
        cin_per_group,
        cout_per_group,
        N_HW,
        x_c.stride(0),
        x_c.stride(1),
        x_c.stride(2),
        x_c.stride(3),
        w_c.stride(0),
        w_c.stride(1),
        w_c.stride(2),
        w_c.stride(3),
        y_c.stride(0),
        y_c.stride(1),
        y_c.stride(2),
        y_c.stride(3),
        OC_BLOCKS_PER_GROUP,
        BLOCK_M=BLOCK_M,
        BLOCK_N=BLOCK_N,
        BLOCK_K=BLOCK_K,
        HAS_BIAS=has_bias,
        num_warps=4,
        num_stages=3,
    )

    # Cast back to original dtype if needed
    if y_c.dtype != x.dtype:
        y_c = y_c.to(x.dtype)
    return y_c


# ----------------------------- Unified Frontend -----------------------------


def triton_conv2d(
    x: torch.Tensor,
    weight: torch.Tensor,
    bias: torch.Tensor,
    stride=(1, 1),
    padding=(0, 0),
    dilation=(1, 1),
    groups: int = 1,
) -> torch.Tensor:
    """
    High-performance 2D convolution using Triton.

    Fast path:
        - groups == 1
        - stride == (1, 1)
        - padding == (0, 0)
        - dilation == (1, 1)
      uses an NHWC/HWIO kernel with channel-contiguous reduction.

    Fallback:
        - any other configuration
      uses the original NCHW implicit-im2col kernel.
    """
    if isinstance(stride, int):
        stride = (stride, stride)
    if isinstance(padding, int):
        padding = (padding, padding)
    if isinstance(dilation, int):
        dilation = (dilation, dilation)

    # Fast path condition
    if (
        groups == 1
        and stride == (1, 1)
        and padding == (0, 0)
        and dilation == (1, 1)
    ):
        kh, kw = weight.shape[2], weight.shape[3]
        return triton_conv2d_fast_nhwc(
            x,
            weight,
            bias,
            kernel_size=(kh, kw),
        )

    # Fallback to general NCHW kernel
    return triton_conv2d_nchw_general(
        x,
        weight,
        bias,
        stride=stride,
        padding=padding,
        dilation=dilation,
        groups=groups,
    )


# ----------------------------- Module Wrapper -----------------------------


class ModelNew(nn.Module):
    """
    Triton-accelerated 2D convolution replacement for nn.Conv2d.
    Matches the interface and behavior of the original Model.
    """

    def __init__(
        self,
        in_channels: int,
        out_channels: int,
        kernel_size: tuple,
        stride: int = 1,
        padding: int = 0,
        dilation: int = 1,
        groups: int = 1,
        bias: bool = False,
    ):
        super().__init__()
        if isinstance(kernel_size, int):
            kh = kw = kernel_size
        else:
            kh, kw = kernel_size

        self.in_channels = in_channels
        self.out_channels = out_channels
        self.kernel_size = (kh, kw)
        self.groups = groups

        # Normalize stride/padding/dilation to 2D tuples
        if isinstance(stride, int):
            stride = (stride, stride)
        if isinstance(padding, int):
            padding = (padding, padding)
        if isinstance(dilation, int):
            dilation = (dilation, dilation)

        self.stride = stride
        self.padding = padding
        self.dilation = dilation

        # Parameters mimicking nn.Conv2d layout: (out_channels, in_channels/groups, KH, KW)
        assert in_channels % groups == 0
        cin_per_group = in_channels // groups
        self.weight = nn.Parameter(
            torch.empty(out_channels, cin_per_group, kh, kw)
        )
        if bias:
            self.bias = nn.Parameter(torch.empty(out_channels))
        else:
            self.bias = None

        # Initialize similarly to default Conv2d
        nn.init.kaiming_uniform_(self.weight, a=math.sqrt(5))
        if self.bias is not None:
            fan_in = cin_per_group * kh * kw
            bound = 1 / math.sqrt(fan_in)
            nn.init.uniform_(self.bias, -bound, bound)

    def forward(self, x: torch.Tensor) -> torch.Tensor:
        return triton_conv2d(
            x,
            self.weight,
            self.bias,
            stride=self.stride,
            padding=self.padding,
            dilation=self.dilation,
            groups=self.groups,
        )
```

[NCU PROFILING METRICS]
{
  "conv2d_nhwc_hwio_fwd_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 47.63,
    "launch__grid_size": 32004,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 24.89,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 11.48,
    "lts__t_sector_hit_rate.pct": 98.89
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

## CRITICAL — Code MUST compile and run:
1. EVERY kernel function MUST have `@triton.jit` decorator
2. Grid size MUST be > 0: use `triton.cdiv(N, BLOCK)` or `max(1, N // BLOCK)`
3. BLOCK sizes MUST be power-of-2: 16, 32, 64, 128, 256
4. `tl.program_id(axis)` only supports axis = 0, 1, 2
5. No `continue`, `break`, `return` inside loops — use masking
6. No tensor indexing with loop vars: `x[:, i]` is INVALID
7. mask shape MUST match data shape in tl.load/tl.store

## Missing Triton Functions (implement manually):
- tl.tanh, tl.sigmoid, tl.gelu, tl.silu, tl.softmax, tl.mish

## OUTPUT FORMAT (STRICT):
1. Imports: torch, torch.nn, triton, triton.language as tl
2. @triton.jit decorated kernel function(s)
3. Wrapper function(s) for grid calculation and kernel launch
4. class ModelNew(nn.Module) that calls your kernels

Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
