APMG_CLK_EN_REG,VAR_0
APMG_CLK_VAL_DMA_CLK_RQT,VAR_1
APMG_PCIDEV_STT_REG,VAR_2
APMG_PCIDEV_STT_VAL_L1_ACT_DIS,VAR_3
APMG_RTC_INT_STT_REG,VAR_4
APMG_RTC_INT_STT_RFKILL,VAR_5
CSR50_ANA_PLL_CFG_VAL,VAR_6
CSR_ANA_PLL_CFG,VAR_7
CSR_DBG_HPET_MEM_REG,VAR_8
CSR_DBG_HPET_MEM_REG_VAL,VAR_9
CSR_GIO_CHICKEN_BITS,VAR_10
CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER,VAR_11
CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX,VAR_12
CSR_HW_IF_CONFIG_REG,VAR_13
CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A,VAR_14
IWL_DEBUG_INFO,FUNC_0
IWL_DEVICE_FAMILY_8000,VAR_15
OSC_CLK,VAR_16
OSC_CLK_FORCE_CONTROL,VAR_17
STATUS_DEVICE_ENABLED,VAR_18
iwl_finish_nic_init,FUNC_1
iwl_pcie_apm_config,FUNC_2
iwl_read_prph,FUNC_3
iwl_set_bit,FUNC_4
iwl_set_bits_prph,FUNC_5
iwl_write_prph,FUNC_6
set_bit,FUNC_7
udelay,FUNC_8
iwl_pcie_apm_init,FUNC_9
trans,VAR_19
ret,VAR_20
