// Seed: 3688322896
module module_0 #(
    parameter id_5 = 32'd63
) (
    input  wand  id_0,
    output uwire id_1
);
  assign id_1#(1 > 1 && 1'h0) = id_0;
  for (id_3 = -1; 1; id_3 = 1) begin : LABEL_0
    wire id_4;
  end
  final $unsigned(19);
  ;
  parameter id_5 = 1;
  assign module_1.id_2 = 0;
  wire [1 : id_5] id_6;
  logic id_7;
endmodule
module module_1 (
    input  tri0 id_0
    , id_4,
    output wire id_1,
    input  tri1 id_2
);
  logic id_5;
  ;
  final $unsigned(35);
  ;
  always disable id_6;
  parameter id_7 = 1;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
