Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 19 19:41:09 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counter_wrapper_timing_summary_routed.rpt -pb counter_wrapper_timing_summary_routed.pb -rpx counter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: c28/o_Q_reg[27]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.497        0.000                      0                   28        0.252        0.000                      0                   28        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        17.497        0.000                      0                   28        0.252        0.000                      0                   28        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.497ns  (required time - arrival time)
  Source:                 c28/o_Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    c28/i_CLK
    SLICE_X43Y25         FDCE                                         r  c28/o_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  c28/o_Q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.308    c28/o_Q_reg_n_0_[1]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.982 r  c28/o_Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    c28/o_Q_reg[0]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  c28/o_Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    c28/o_Q_reg[4]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  c28/o_Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    c28/o_Q_reg[8]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  c28/o_Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    c28/o_Q_reg[12]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  c28/o_Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    c28/o_Q_reg[16]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.552 r  c28/o_Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    c28/o_Q_reg[20]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.886 r  c28/o_Q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.886    c28/o_Q_reg[24]_i_1_n_6
    SLICE_X43Y31         FDCE                                         r  c28/o_Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    20.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.569    24.927    c28/i_CLK
    SLICE_X43Y31         FDCE                                         r  c28/o_Q_reg[25]/C
                         clock pessimism              0.429    25.356    
                         clock uncertainty           -0.035    25.321    
    SLICE_X43Y31         FDCE (Setup_fdce_C_D)        0.062    25.383    c28/o_Q_reg[25]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                 17.497    

Slack (MET) :             17.518ns  (required time - arrival time)
  Source:                 c28/o_Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 2.013ns (80.730%)  route 0.480ns (19.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    c28/i_CLK
    SLICE_X43Y25         FDCE                                         r  c28/o_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  c28/o_Q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.308    c28/o_Q_reg_n_0_[1]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.982 r  c28/o_Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    c28/o_Q_reg[0]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  c28/o_Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    c28/o_Q_reg[4]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  c28/o_Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    c28/o_Q_reg[8]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  c28/o_Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    c28/o_Q_reg[12]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  c28/o_Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    c28/o_Q_reg[16]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.552 r  c28/o_Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    c28/o_Q_reg[20]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.865 r  c28/o_Q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.865    c28/o_Q_reg[24]_i_1_n_4
    SLICE_X43Y31         FDCE                                         r  c28/o_Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    20.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.569    24.927    c28/i_CLK
    SLICE_X43Y31         FDCE                                         r  c28/o_Q_reg[27]/C
                         clock pessimism              0.429    25.356    
                         clock uncertainty           -0.035    25.321    
    SLICE_X43Y31         FDCE (Setup_fdce_C_D)        0.062    25.383    c28/o_Q_reg[27]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                 17.518    

Slack (MET) :             17.592ns  (required time - arrival time)
  Source:                 c28/o_Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    c28/i_CLK
    SLICE_X43Y25         FDCE                                         r  c28/o_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  c28/o_Q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.308    c28/o_Q_reg_n_0_[1]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.982 r  c28/o_Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    c28/o_Q_reg[0]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  c28/o_Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    c28/o_Q_reg[4]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  c28/o_Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    c28/o_Q_reg[8]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  c28/o_Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    c28/o_Q_reg[12]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  c28/o_Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    c28/o_Q_reg[16]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.552 r  c28/o_Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    c28/o_Q_reg[20]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.791 r  c28/o_Q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.791    c28/o_Q_reg[24]_i_1_n_5
    SLICE_X43Y31         FDCE                                         r  c28/o_Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    20.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.569    24.927    c28/i_CLK
    SLICE_X43Y31         FDCE                                         r  c28/o_Q_reg[26]/C
                         clock pessimism              0.429    25.356    
                         clock uncertainty           -0.035    25.321    
    SLICE_X43Y31         FDCE (Setup_fdce_C_D)        0.062    25.383    c28/o_Q_reg[26]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                 17.592    

Slack (MET) :             17.608ns  (required time - arrival time)
  Source:                 c28/o_Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    c28/i_CLK
    SLICE_X43Y25         FDCE                                         r  c28/o_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  c28/o_Q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.308    c28/o_Q_reg_n_0_[1]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.982 r  c28/o_Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    c28/o_Q_reg[0]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  c28/o_Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    c28/o_Q_reg[4]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  c28/o_Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    c28/o_Q_reg[8]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  c28/o_Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    c28/o_Q_reg[12]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  c28/o_Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    c28/o_Q_reg[16]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.552 r  c28/o_Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.552    c28/o_Q_reg[20]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.775 r  c28/o_Q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.775    c28/o_Q_reg[24]_i_1_n_7
    SLICE_X43Y31         FDCE                                         r  c28/o_Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    20.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.569    24.927    c28/i_CLK
    SLICE_X43Y31         FDCE                                         r  c28/o_Q_reg[24]/C
                         clock pessimism              0.429    25.356    
                         clock uncertainty           -0.035    25.321    
    SLICE_X43Y31         FDCE (Setup_fdce_C_D)        0.062    25.383    c28/o_Q_reg[24]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                 17.608    

Slack (MET) :             17.610ns  (required time - arrival time)
  Source:                 c28/o_Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 24.926 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    c28/i_CLK
    SLICE_X43Y25         FDCE                                         r  c28/o_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  c28/o_Q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.308    c28/o_Q_reg_n_0_[1]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.982 r  c28/o_Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    c28/o_Q_reg[0]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  c28/o_Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    c28/o_Q_reg[4]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  c28/o_Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    c28/o_Q_reg[8]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  c28/o_Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    c28/o_Q_reg[12]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  c28/o_Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    c28/o_Q_reg[16]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.772 r  c28/o_Q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.772    c28/o_Q_reg[20]_i_1_n_6
    SLICE_X43Y30         FDCE                                         r  c28/o_Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    20.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.568    24.926    c28/i_CLK
    SLICE_X43Y30         FDCE                                         r  c28/o_Q_reg[21]/C
                         clock pessimism              0.429    25.355    
                         clock uncertainty           -0.035    25.320    
    SLICE_X43Y30         FDCE (Setup_fdce_C_D)        0.062    25.382    c28/o_Q_reg[21]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                 17.610    

Slack (MET) :             17.631ns  (required time - arrival time)
  Source:                 c28/o_Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 24.926 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    c28/i_CLK
    SLICE_X43Y25         FDCE                                         r  c28/o_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  c28/o_Q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.308    c28/o_Q_reg_n_0_[1]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.982 r  c28/o_Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    c28/o_Q_reg[0]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  c28/o_Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    c28/o_Q_reg[4]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  c28/o_Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    c28/o_Q_reg[8]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  c28/o_Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    c28/o_Q_reg[12]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  c28/o_Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    c28/o_Q_reg[16]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.751 r  c28/o_Q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.751    c28/o_Q_reg[20]_i_1_n_4
    SLICE_X43Y30         FDCE                                         r  c28/o_Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    20.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.568    24.926    c28/i_CLK
    SLICE_X43Y30         FDCE                                         r  c28/o_Q_reg[23]/C
                         clock pessimism              0.429    25.355    
                         clock uncertainty           -0.035    25.320    
    SLICE_X43Y30         FDCE (Setup_fdce_C_D)        0.062    25.382    c28/o_Q_reg[23]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                 17.631    

Slack (MET) :             17.705ns  (required time - arrival time)
  Source:                 c28/o_Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 24.926 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    c28/i_CLK
    SLICE_X43Y25         FDCE                                         r  c28/o_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  c28/o_Q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.308    c28/o_Q_reg_n_0_[1]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.982 r  c28/o_Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    c28/o_Q_reg[0]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  c28/o_Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    c28/o_Q_reg[4]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  c28/o_Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    c28/o_Q_reg[8]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  c28/o_Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    c28/o_Q_reg[12]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  c28/o_Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    c28/o_Q_reg[16]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.677 r  c28/o_Q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.677    c28/o_Q_reg[20]_i_1_n_5
    SLICE_X43Y30         FDCE                                         r  c28/o_Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    20.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.568    24.926    c28/i_CLK
    SLICE_X43Y30         FDCE                                         r  c28/o_Q_reg[22]/C
                         clock pessimism              0.429    25.355    
                         clock uncertainty           -0.035    25.320    
    SLICE_X43Y30         FDCE (Setup_fdce_C_D)        0.062    25.382    c28/o_Q_reg[22]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                 17.705    

Slack (MET) :             17.721ns  (required time - arrival time)
  Source:                 c28/o_Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 24.926 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    c28/i_CLK
    SLICE_X43Y25         FDCE                                         r  c28/o_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  c28/o_Q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.308    c28/o_Q_reg_n_0_[1]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.982 r  c28/o_Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    c28/o_Q_reg[0]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  c28/o_Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    c28/o_Q_reg[4]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  c28/o_Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    c28/o_Q_reg[8]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  c28/o_Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    c28/o_Q_reg[12]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  c28/o_Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    c28/o_Q_reg[16]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.661 r  c28/o_Q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.661    c28/o_Q_reg[20]_i_1_n_7
    SLICE_X43Y30         FDCE                                         r  c28/o_Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    20.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.568    24.926    c28/i_CLK
    SLICE_X43Y30         FDCE                                         r  c28/o_Q_reg[20]/C
                         clock pessimism              0.429    25.355    
                         clock uncertainty           -0.035    25.320    
    SLICE_X43Y30         FDCE (Setup_fdce_C_D)        0.062    25.382    c28/o_Q_reg[20]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                 17.721    

Slack (MET) :             17.724ns  (required time - arrival time)
  Source:                 c28/o_Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 24.926 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    c28/i_CLK
    SLICE_X43Y25         FDCE                                         r  c28/o_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  c28/o_Q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.308    c28/o_Q_reg_n_0_[1]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.982 r  c28/o_Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    c28/o_Q_reg[0]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  c28/o_Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    c28/o_Q_reg[4]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  c28/o_Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    c28/o_Q_reg[8]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  c28/o_Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    c28/o_Q_reg[12]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.658 r  c28/o_Q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.658    c28/o_Q_reg[16]_i_1_n_6
    SLICE_X43Y29         FDCE                                         r  c28/o_Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    20.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.568    24.926    c28/i_CLK
    SLICE_X43Y29         FDCE                                         r  c28/o_Q_reg[17]/C
                         clock pessimism              0.429    25.355    
                         clock uncertainty           -0.035    25.320    
    SLICE_X43Y29         FDCE (Setup_fdce_C_D)        0.062    25.382    c28/o_Q_reg[17]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                 17.724    

Slack (MET) :             17.745ns  (required time - arrival time)
  Source:                 c28/o_Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 24.926 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    c28/i_CLK
    SLICE_X43Y25         FDCE                                         r  c28/o_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  c28/o_Q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.308    c28/o_Q_reg_n_0_[1]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.982 r  c28/o_Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    c28/o_Q_reg[0]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  c28/o_Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    c28/o_Q_reg[4]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  c28/o_Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    c28/o_Q_reg[8]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  c28/o_Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    c28/o_Q_reg[12]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.637 r  c28/o_Q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.637    c28/o_Q_reg[16]_i_1_n_4
    SLICE_X43Y29         FDCE                                         r  c28/o_Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    20.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.568    24.926    c28/i_CLK
    SLICE_X43Y29         FDCE                                         r  c28/o_Q_reg[19]/C
                         clock pessimism              0.429    25.355    
                         clock uncertainty           -0.035    25.320    
    SLICE_X43Y29         FDCE (Setup_fdce_C_D)        0.062    25.382    c28/o_Q_reg[19]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                 17.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c28/o_Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.463    c28/i_CLK
    SLICE_X43Y29         FDCE                                         r  c28/o_Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  c28/o_Q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.712    c28/o_Q_reg_n_0_[19]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  c28/o_Q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.820    c28/o_Q_reg[16]_i_1_n_4
    SLICE_X43Y29         FDCE                                         r  c28/o_Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.852     1.977    c28/i_CLK
    SLICE_X43Y29         FDCE                                         r  c28/o_Q_reg[19]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X43Y29         FDCE (Hold_fdce_C_D)         0.105     1.568    c28/o_Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c28/o_Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    c28/i_CLK
    SLICE_X43Y28         FDCE                                         r  c28/o_Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  c28/o_Q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.711    c28/o_Q_reg_n_0_[15]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.819 r  c28/o_Q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    c28/o_Q_reg[12]_i_1_n_4
    SLICE_X43Y28         FDCE                                         r  c28/o_Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.976    c28/i_CLK
    SLICE_X43Y28         FDCE                                         r  c28/o_Q_reg[15]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X43Y28         FDCE (Hold_fdce_C_D)         0.105     1.567    c28/o_Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c28/o_Q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    c28/i_CLK
    SLICE_X43Y27         FDCE                                         r  c28/o_Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  c28/o_Q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.711    c28/o_Q_reg_n_0_[11]
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.819 r  c28/o_Q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    c28/o_Q_reg[8]_i_1_n_4
    SLICE_X43Y27         FDCE                                         r  c28/o_Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     1.975    c28/i_CLK
    SLICE_X43Y27         FDCE                                         r  c28/o_Q_reg[11]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X43Y27         FDCE (Hold_fdce_C_D)         0.105     1.567    c28/o_Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c28/o_Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.464    c28/i_CLK
    SLICE_X43Y30         FDCE                                         r  c28/o_Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  c28/o_Q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.713    c28/o_Q_reg_n_0_[23]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.821 r  c28/o_Q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    c28/o_Q_reg[20]_i_1_n_4
    SLICE_X43Y30         FDCE                                         r  c28/o_Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.853     1.978    c28/i_CLK
    SLICE_X43Y30         FDCE                                         r  c28/o_Q_reg[23]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X43Y30         FDCE (Hold_fdce_C_D)         0.105     1.569    c28/o_Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c28/o_Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    c28/i_CLK
    SLICE_X43Y25         FDCE                                         r  c28/o_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  c28/o_Q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.708    c28/o_Q_reg_n_0_[3]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  c28/o_Q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    c28/o_Q_reg[0]_i_1_n_4
    SLICE_X43Y25         FDCE                                         r  c28/o_Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    c28/i_CLK
    SLICE_X43Y25         FDCE                                         r  c28/o_Q_reg[3]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y25         FDCE (Hold_fdce_C_D)         0.105     1.564    c28/o_Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c28/o_Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.460    c28/i_CLK
    SLICE_X43Y26         FDCE                                         r  c28/o_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  c28/o_Q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.709    c28/o_Q_reg_n_0_[7]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  c28/o_Q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    c28/o_Q_reg[4]_i_1_n_4
    SLICE_X43Y26         FDCE                                         r  c28/o_Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     1.973    c28/i_CLK
    SLICE_X43Y26         FDCE                                         r  c28/o_Q_reg[7]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y26         FDCE (Hold_fdce_C_D)         0.105     1.565    c28/o_Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c28/o_Q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.463    c28/i_CLK
    SLICE_X43Y29         FDCE                                         r  c28/o_Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  c28/o_Q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.709    c28/o_Q_reg_n_0_[16]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.824 r  c28/o_Q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.824    c28/o_Q_reg[16]_i_1_n_7
    SLICE_X43Y29         FDCE                                         r  c28/o_Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.852     1.977    c28/i_CLK
    SLICE_X43Y29         FDCE                                         r  c28/o_Q_reg[16]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X43Y29         FDCE (Hold_fdce_C_D)         0.105     1.568    c28/o_Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c28/o_Q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.465    c28/i_CLK
    SLICE_X43Y31         FDCE                                         r  c28/o_Q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  c28/o_Q_reg[24]/Q
                         net (fo=1, routed)           0.105     1.711    c28/o_Q_reg_n_0_[24]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  c28/o_Q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    c28/o_Q_reg[24]_i_1_n_7
    SLICE_X43Y31         FDCE                                         r  c28/o_Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.979    c28/i_CLK
    SLICE_X43Y31         FDCE                                         r  c28/o_Q_reg[24]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X43Y31         FDCE (Hold_fdce_C_D)         0.105     1.570    c28/o_Q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c28/o_Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    c28/i_CLK
    SLICE_X43Y28         FDCE                                         r  c28/o_Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  c28/o_Q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.708    c28/o_Q_reg_n_0_[12]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.823 r  c28/o_Q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.823    c28/o_Q_reg[12]_i_1_n_7
    SLICE_X43Y28         FDCE                                         r  c28/o_Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.976    c28/i_CLK
    SLICE_X43Y28         FDCE                                         r  c28/o_Q_reg[12]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X43Y28         FDCE (Hold_fdce_C_D)         0.105     1.567    c28/o_Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c28/o_Q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            c28/o_Q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.464    c28/i_CLK
    SLICE_X43Y30         FDCE                                         r  c28/o_Q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  c28/o_Q_reg[20]/Q
                         net (fo=1, routed)           0.105     1.710    c28/o_Q_reg_n_0_[20]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.825 r  c28/o_Q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.825    c28/o_Q_reg[20]_i_1_n_7
    SLICE_X43Y30         FDCE                                         r  c28/o_Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.853     1.978    c28/i_CLK
    SLICE_X43Y30         FDCE                                         r  c28/o_Q_reg[20]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X43Y30         FDCE (Hold_fdce_C_D)         0.105     1.569    c28/o_Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         20.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y25    c28/o_Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y27    c28/o_Q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y27    c28/o_Q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y28    c28/o_Q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y28    c28/o_Q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y28    c28/o_Q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y28    c28/o_Q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y29    c28/o_Q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y29    c28/o_Q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X43Y26    c28/o_Q_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X43Y26    c28/o_Q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X43Y26    c28/o_Q_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X43Y26    c28/o_Q_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X43Y25    c28/o_Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X43Y27    c28/o_Q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X43Y27    c28/o_Q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X43Y28    c28/o_Q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X43Y28    c28/o_Q_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.000      15.500     SLICE_X43Y28    c28/o_Q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y29    c28/o_Q_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y29    c28/o_Q_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y29    c28/o_Q_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y29    c28/o_Q_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30    c28/o_Q_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30    c28/o_Q_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30    c28/o_Q_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30    c28/o_Q_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y31    c28/o_Q_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y31    c28/o_Q_reg[25]/C



