TimeQuest Timing Analyzer report for rubic
Sun Dec 02 23:00:09 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; rubic                                            ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C35F672C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 91.44 MHz  ; 91.44 MHz       ; CLOCK_50                              ;      ;
; 127.81 MHz ; 127.81 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 9.064  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 32.176 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.391 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.538 ; 0.000         ;
+---------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                           ;
+-------+---------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.064 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 10.951     ;
; 9.083 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 10.939     ;
; 9.116 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 10.913     ;
; 9.154 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 10.861     ;
; 9.173 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 10.849     ;
; 9.190 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.851     ;
; 9.190 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 10.835     ;
; 9.190 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.851     ;
; 9.190 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.851     ;
; 9.190 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.851     ;
; 9.190 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.851     ;
; 9.190 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.851     ;
; 9.190 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.851     ;
; 9.190 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.851     ;
; 9.190 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.851     ;
; 9.190 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.851     ;
; 9.190 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.851     ;
; 9.190 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.851     ;
; 9.190 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.851     ;
; 9.193 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.841     ;
; 9.193 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 10.825     ;
; 9.193 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.841     ;
; 9.193 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.841     ;
; 9.193 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.841     ;
; 9.193 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.841     ;
; 9.193 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.841     ;
; 9.193 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.841     ;
; 9.193 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.841     ;
; 9.193 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.841     ;
; 9.193 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.841     ;
; 9.193 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.841     ;
; 9.193 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.841     ;
; 9.193 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.841     ;
; 9.205 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.841     ;
; 9.206 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 10.823     ;
; 9.252 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 10.778     ;
; 9.252 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.794     ;
; 9.252 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.794     ;
; 9.252 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.794     ;
; 9.252 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.794     ;
; 9.252 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.794     ;
; 9.252 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.794     ;
; 9.252 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.794     ;
; 9.252 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.794     ;
; 9.252 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.794     ;
; 9.252 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.794     ;
; 9.252 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.794     ;
; 9.252 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.794     ;
; 9.270 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.776     ;
; 9.273 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 10.770     ;
; 9.273 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.062      ; 10.754     ;
; 9.273 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 10.770     ;
; 9.273 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 10.770     ;
; 9.273 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 10.770     ;
; 9.273 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 10.770     ;
; 9.273 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 10.770     ;
; 9.273 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 10.770     ;
; 9.273 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 10.770     ;
; 9.273 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 10.770     ;
; 9.273 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 10.770     ;
; 9.273 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 10.770     ;
; 9.273 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 10.770     ;
; 9.273 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 10.770     ;
; 9.280 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.761     ;
; 9.280 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 10.745     ;
; 9.280 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.761     ;
; 9.280 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.761     ;
; 9.280 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.761     ;
; 9.280 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.761     ;
; 9.280 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.761     ;
; 9.280 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.761     ;
; 9.280 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.761     ;
; 9.280 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.761     ;
; 9.280 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.761     ;
; 9.280 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.761     ;
; 9.280 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.761     ;
; 9.280 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 10.761     ;
; 9.283 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.751     ;
; 9.283 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.053      ; 10.735     ;
; 9.283 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.751     ;
; 9.283 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.751     ;
; 9.283 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.751     ;
; 9.283 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.751     ;
; 9.283 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.751     ;
; 9.283 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.751     ;
; 9.283 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.751     ;
; 9.283 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.751     ;
; 9.283 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.751     ;
; 9.283 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.751     ;
; 9.283 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.751     ;
; 9.283 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 10.751     ;
; 9.288 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 10.742     ;
; 9.288 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.758     ;
; 9.288 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.758     ;
; 9.288 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.758     ;
; 9.288 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.758     ;
; 9.288 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.758     ;
; 9.288 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.758     ;
; 9.288 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.758     ;
; 9.288 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 10.758     ;
+-------+---------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 32.176 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.837      ;
; 32.176 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.837      ;
; 32.176 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.837      ;
; 32.176 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.837      ;
; 32.176 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.837      ;
; 32.176 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.837      ;
; 32.176 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.837      ;
; 32.176 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.837      ;
; 32.176 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.837      ;
; 32.176 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.837      ;
; 32.176 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.837      ;
; 32.176 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.837      ;
; 32.179 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.841      ;
; 32.179 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.841      ;
; 32.179 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.841      ;
; 32.179 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.841      ;
; 32.179 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.841      ;
; 32.179 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.841      ;
; 32.179 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.841      ;
; 32.179 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.841      ;
; 32.179 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.841      ;
; 32.179 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.841      ;
; 32.179 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.841      ;
; 32.179 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.841      ;
; 32.210 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.803      ;
; 32.210 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.803      ;
; 32.210 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.803      ;
; 32.210 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.803      ;
; 32.210 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.803      ;
; 32.210 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.803      ;
; 32.210 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.803      ;
; 32.210 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.803      ;
; 32.210 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.803      ;
; 32.210 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.803      ;
; 32.210 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.803      ;
; 32.210 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.803      ;
; 32.213 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.807      ;
; 32.213 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.807      ;
; 32.213 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.807      ;
; 32.213 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.807      ;
; 32.213 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.807      ;
; 32.213 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.807      ;
; 32.213 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.807      ;
; 32.213 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.807      ;
; 32.213 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.807      ;
; 32.213 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.807      ;
; 32.213 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.807      ;
; 32.213 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.807      ;
; 32.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.750      ;
; 32.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.750      ;
; 32.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.750      ;
; 32.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.750      ;
; 32.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.750      ;
; 32.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.750      ;
; 32.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.750      ;
; 32.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.750      ;
; 32.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.750      ;
; 32.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.750      ;
; 32.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.750      ;
; 32.262 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.750      ;
; 32.265 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 7.754      ;
; 32.265 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 7.754      ;
; 32.265 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 7.754      ;
; 32.265 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 7.754      ;
; 32.265 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 7.754      ;
; 32.265 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 7.754      ;
; 32.265 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 7.754      ;
; 32.265 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 7.754      ;
; 32.265 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 7.754      ;
; 32.265 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 7.754      ;
; 32.265 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 7.754      ;
; 32.265 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 7.754      ;
; 32.286 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.727      ;
; 32.286 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.727      ;
; 32.286 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.727      ;
; 32.286 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.727      ;
; 32.286 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.727      ;
; 32.286 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.727      ;
; 32.286 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.727      ;
; 32.286 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.727      ;
; 32.286 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.727      ;
; 32.286 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.727      ;
; 32.286 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.727      ;
; 32.286 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 7.727      ;
; 32.289 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.731      ;
; 32.289 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.731      ;
; 32.289 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.731      ;
; 32.289 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.731      ;
; 32.289 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.731      ;
; 32.289 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.731      ;
; 32.289 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.731      ;
; 32.289 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.731      ;
; 32.289 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.731      ;
; 32.289 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.731      ;
; 32.289 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.731      ;
; 32.289 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 7.731      ;
; 32.516 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.496      ;
; 32.516 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.496      ;
; 32.516 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.496      ;
; 32.516 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.496      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; debounce:r7|y.A                     ; debounce:r7|y.A                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; debounce:r7|y.B                     ; debounce:r7|y.B                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; engine:e|y.H                        ; engine:e|y.H                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; debounce:r7|y.D                     ; debounce:r7|y.D                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; debounce:r7|y.C                     ; debounce:r7|y.C                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; engine:e|winner_out                 ; engine:e|winner_out                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; engine:e|draw:d|face:f|pix:p|x_q[0] ; engine:e|draw:d|face:f|pix:p|x_q[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; engine:e|draw:d|face:f|pix:p|x_q[1] ; engine:e|draw:d|face:f|pix:p|x_q[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; engine:e|draw:d|face:f|pix:p|x_q[2] ; engine:e|draw:d|face:f|pix:p|x_q[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; engine:e|draw:d|face:f|pix:p|y_q[0] ; engine:e|draw:d|face:f|pix:p|y_q[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; engine:e|draw:d|face:f|pix:p|y_q[1] ; engine:e|draw:d|face:f|pix:p|y_q[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; engine:e|draw:d|face:f|pix:p|y_q[2] ; engine:e|draw:d|face:f|pix:p|y_q[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.522 ; debounce:r2|counter[19]             ; debounce:r2|counter[19]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.538 ; engine:e|rand_num_out[5]            ; engine:e|rand_num_out[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.540 ; engine:e|sqr4_out[1]                ; engine:e|sqr16_out[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.552 ; engine:e|draw:d|y.S5                ; engine:e|draw:d|y.F                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.818      ;
; 0.555 ; engine:e|sqr22_out[0]               ; engine:e|sqr24_out[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.658 ; engine:e|randomnize:r|counter[4]    ; engine:e|randomnize:r|B_out[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.924      ;
; 0.664 ; engine:e|sqr5_out[2]                ; engine:e|sqr7_out[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.671 ; engine:e|sqr12_out[0]               ; engine:e|sqr22_out[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.937      ;
; 0.675 ; engine:e|draw:d|face:f|y.A          ; engine:e|draw:d|face:f|y.S1           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.676 ; engine:e|sqr17_out[0]               ; engine:e|sqr11_out[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.942      ;
; 0.677 ; engine:e|sqr10_out[0]               ; engine:e|sqr21_out[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.943      ;
; 0.681 ; engine:e|sqr23_out[1]               ; engine:e|sqr4_out[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.947      ;
; 0.685 ; engine:e|sqr8_out[2]                ; engine:e|sqr6_out[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.951      ;
; 0.726 ; debounce:r7|done                    ; debounce:r7|y.B                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.990      ;
; 0.733 ; engine:e|draw:d|face_finish_out     ; engine:e|draw:d|y.S2                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.999      ;
; 0.738 ; engine:e|draw:d|face_finish_out     ; engine:e|draw:d|y.S5                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.004      ;
; 0.743 ; engine:e|draw:d|face_finish_out     ; engine:e|draw:d|y.S4                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.009      ;
; 0.784 ; debounce:r7|counter[10]             ; debounce:r7|counter[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.784 ; debounce:r6|counter[10]             ; debounce:r6|counter[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.784 ; debounce:r8|counter[8]              ; debounce:r8|counter[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.784 ; debounce:r2|counter[10]             ; debounce:r2|counter[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.784 ; debounce:r3|counter[10]             ; debounce:r3|counter[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.786 ; engine:e|draw:d|face:f|pix:p|y_q[1] ; engine:e|draw:d|face:f|pix:p|y_q[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.052      ;
; 0.787 ; engine:e|draw:d|face:f|pix:p|x_q[1] ; engine:e|draw:d|face:f|pix:p|x_q[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.053      ;
; 0.788 ; debounce:r1|counter[19]             ; debounce:r1|counter[19]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.792 ; engine:e|draw:d|face:f|pix:p|y_q[1] ; engine:e|draw:d|face:f|sqr_finish_out ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.058      ;
; 0.793 ; debounce:r6|counter[11]             ; debounce:r6|counter[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.793 ; debounce:r8|counter[10]             ; debounce:r8|counter[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.793 ; debounce:r3|counter[19]             ; debounce:r3|counter[19]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.793 ; debounce:r3|counter[11]             ; debounce:r3|counter[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.794 ; debounce:r3|counter[14]             ; debounce:r3|counter[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; engine:e|rand_num_out[0]            ; engine:e|rand_num_out[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; debounce:r7|counter[8]              ; debounce:r7|counter[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; debounce:r7|counter[1]              ; debounce:r7|counter[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; debounce:r6|counter[14]             ; debounce:r6|counter[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; debounce:r8|counter[14]             ; debounce:r8|counter[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; debounce:r6|counter[8]              ; debounce:r6|counter[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; debounce:r2|counter[14]             ; debounce:r2|counter[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; debounce:r2|counter[12]             ; debounce:r2|counter[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; debounce:r2|counter[9]              ; debounce:r2|counter[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; debounce:r4|counter[9]              ; debounce:r4|counter[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.797 ; debounce:r2|counter[11]             ; debounce:r2|counter[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; debounce:r5|counter[3]              ; debounce:r5|counter[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.798 ; debounce:r6|counter[3]              ; debounce:r6|counter[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.799 ; debounce:r7|counter[9]              ; debounce:r7|counter[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; debounce:r7|counter[3]              ; debounce:r7|counter[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; debounce:r7|counter[5]              ; debounce:r7|counter[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; debounce:r5|counter[7]              ; debounce:r5|counter[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; debounce:r6|counter[7]              ; debounce:r6|counter[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; debounce:r6|counter[17]             ; debounce:r6|counter[17]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; debounce:r8|counter[17]             ; debounce:r8|counter[17]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; debounce:r5|counter[5]              ; debounce:r5|counter[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; debounce:r5|counter[9]              ; debounce:r5|counter[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; debounce:r6|counter[5]              ; debounce:r6|counter[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; debounce:r6|counter[9]              ; debounce:r6|counter[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; debounce:r2|counter[17]             ; debounce:r2|counter[17]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.800 ; engine:e|sqr11_out[2]               ; engine:e|sqr7_out[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.801 ; engine:e|randomnize:r|counter[4]    ; engine:e|randomnize:r|counter[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.804 ; engine:e|sqr22_out[1]               ; engine:e|sqr24_out[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.806 ; engine:e|randomnize:r|counter[1]    ; engine:e|randomnize:r|counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; debounce:r7|y.A                     ; debounce:r7|y.B                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.807 ; engine:e|sqr21_out[1]               ; engine:e|sqr16_out[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.809 ; engine:e|sqr9_out[2]                ; engine:e|sqr10_out[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; engine:e|sqr17_out[0]               ; engine:e|sqr19_out[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; engine:e|y.A                        ; engine:e|randomnize:r|sum[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.812 ; engine:e|rand_num_out[1]            ; engine:e|rand_num_out[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; engine:e|rand_num_out[3]            ; engine:e|rand_num_out[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; engine:e|sqr23_out[1]               ; engine:e|sqr21_out[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.816 ; engine:e|sqr23_out[1]               ; engine:e|sqr14_out[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.820 ; debounce:r5|counter[18]             ; debounce:r5|counter[18]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.086      ;
; 0.825 ; debounce:r7|counter[18]             ; debounce:r7|counter[18]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.826 ; engine:e|draw:d|y.A                 ; engine:e|draw:d|y.S1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.092      ;
; 0.828 ; engine:e|sqr23_out[0]               ; engine:e|sqr21_out[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.828 ; engine:e|draw:d|face:f|pix:p|x_q[0] ; engine:e|draw:d|face:f|pix:p|x_q[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.830 ; debounce:r7|counter[4]              ; debounce:r7|counter[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.830 ; debounce:r1|counter[13]             ; debounce:r1|counter[13]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.830 ; debounce:r4|counter[18]             ; debounce:r4|counter[18]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.830 ; debounce:r3|counter[2]              ; debounce:r3|counter[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.831 ; debounce:r7|counter[15]             ; debounce:r7|counter[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; debounce:r7|counter[13]             ; debounce:r7|counter[13]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; debounce:r6|counter[15]             ; debounce:r6|counter[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; debounce:r8|counter[6]              ; debounce:r8|counter[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; debounce:r1|counter[6]              ; debounce:r1|counter[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; debounce:r5|counter[13]             ; debounce:r5|counter[13]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; debounce:r8|counter[2]              ; debounce:r8|counter[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; debounce:r8|counter[4]              ; debounce:r8|counter[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; debounce:r1|counter[4]              ; debounce:r1|counter[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; debounce:r2|counter[6]              ; debounce:r2|counter[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
+-------+-------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.538 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.807 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.073      ;
; 0.812 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.078      ;
; 0.818 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.818 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.084      ;
; 0.825 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.827 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.835 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.854 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.854 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.855 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.121      ;
; 0.861 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.127      ;
; 0.951 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.241      ;
; 0.955 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.221      ;
; 0.955 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.245      ;
; 0.989 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.249      ;
; 1.025 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.315      ;
; 1.050 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.314      ;
; 1.066 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.329      ;
; 1.071 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.334      ;
; 1.077 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.340      ;
; 1.085 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.351      ;
; 1.185 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.451      ;
; 1.199 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.201 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.467      ;
; 1.203 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.469      ;
; 1.216 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.221 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.231 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a14~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.528      ;
; 1.233 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.494      ;
; 1.237 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.498      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a14~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.537      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.241 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.507      ;
; 1.247 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.513      ;
; 1.249 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.555      ;
; 1.250 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.560      ;
; 1.250 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.560      ;
; 1.251 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.557      ;
; 1.251 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.553      ;
; 1.254 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a14~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.551      ;
; 1.255 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a14~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.552      ;
; 1.256 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.522      ;
; 1.270 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.272 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.538      ;
; 1.277 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.543      ;
; 1.286 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a14~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.583      ;
; 1.288 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a9~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.590      ;
; 1.289 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a9~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.591      ;
; 1.292 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.558      ;
; 1.297 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.551      ;
; 1.300 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.566      ;
; 1.311 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.577      ;
; 1.311 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.577      ;
; 1.327 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.593      ;
; 1.332 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.598      ;
; 1.343 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.609      ;
; 1.378 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.643      ;
; 1.380 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.646      ;
; 1.382 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.648      ;
; 1.384 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.690      ;
; 1.390 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.651      ;
; 1.403 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.669      ;
; 1.406 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.672      ;
; 1.416 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.682      ;
; 1.442 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.708      ;
; 1.444 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.710      ;
; 1.444 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.710      ;
; 1.445 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.710      ;
; 1.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.713      ;
; 1.449 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.714      ;
; 1.451 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.717      ;
; 1.456 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.722      ;
; 1.470 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.736      ;
; 1.474 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.486 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.752      ;
; 1.486 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.752      ;
; 1.487 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.753      ;
; 1.496 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.762      ;
; 1.502 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.768      ;
; 1.513 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.779      ;
; 1.519 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.786      ;
; 1.519 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.784      ;
; 1.520 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.787      ;
; 1.520 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.785      ;
; 1.544 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.834      ;
; 1.545 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.811      ;
; 1.547 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.857      ;
; 1.548 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.814      ;
; 1.550 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.856      ;
; 1.555 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a9~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.857      ;
; 1.556 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.862      ;
; 1.557 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.829      ;
; 1.558 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.824      ;
; 1.563 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a13~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 1.846      ;
; 1.565 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a13~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 1.848      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 5.894 ; 5.894 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 5.894 ; 5.894 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.914 ; 0.914 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.412 ; 0.412 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 5.479 ; 5.479 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 5.494 ; 5.494 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 5.257 ; 5.257 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 5.482 ; 5.482 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 5.541 ; 5.541 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 0.164  ; 0.164  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.164  ; 0.164  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; -0.410 ; -0.410 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.093  ; 0.093  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -5.078 ; -5.078 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -4.891 ; -4.891 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -4.751 ; -4.751 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -5.077 ; -5.077 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -4.965 ; -4.965 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 10.365 ; 10.365 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 10.365 ; 10.365 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 11.876 ; 11.876 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50   ; 8.274  ; 8.274  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50   ; 9.515  ; 9.515  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50   ; 8.118  ; 8.118  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50   ; 7.984  ; 7.984  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50   ; 8.603  ; 8.603  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50   ; 8.559  ; 8.559  ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50   ; 9.609  ; 9.609  ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50   ; 11.876 ; 11.876 ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50   ; 11.142 ; 11.142 ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50   ; 11.256 ; 11.256 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 10.274 ; 10.274 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 8.913  ; 8.913  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.202  ; 8.202  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.202  ; 8.202  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.459  ; 8.459  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.449  ; 8.449  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.519  ; 8.519  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.509  ; 8.509  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.708  ; 8.708  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.708  ; 8.708  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.913  ; 8.913  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.913  ; 8.913  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.842  ; 4.842  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.269  ; 8.269  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.237  ; 8.237  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.237  ; 8.237  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.038  ; 8.038  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.038  ; 8.038  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.048  ; 8.048  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.048  ; 8.048  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.239  ; 8.239  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.259  ; 8.259  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.269  ; 8.269  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.269  ; 8.269  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.821  ; 4.821  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 9.128  ; 9.128  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 9.096  ; 9.096  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 9.076  ; 9.076  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 9.076  ; 9.076  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 9.128  ; 9.128  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 9.128  ; 9.128  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.859  ; 8.859  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.839  ; 8.839  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.849  ; 8.849  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 9.036  ; 9.036  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 9.036  ; 9.036  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.543  ; 4.543  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 10.365 ; 10.365 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 10.365 ; 10.365 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 7.984  ; 7.984  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50   ; 8.274  ; 8.274  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50   ; 9.515  ; 9.515  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50   ; 8.118  ; 8.118  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50   ; 7.984  ; 7.984  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50   ; 8.603  ; 8.603  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50   ; 8.559  ; 8.559  ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50   ; 9.521  ; 9.521  ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50   ; 10.549 ; 10.549 ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50   ; 9.569  ; 9.569  ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50   ; 10.283 ; 10.283 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 8.623  ; 8.623  ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 5.547  ; 5.547  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 5.547  ; 5.547  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 5.547  ; 5.547  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 5.804  ; 5.804  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 5.794  ; 5.794  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 5.864  ; 5.864  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 5.854  ; 5.854  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 6.053  ; 6.053  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 6.053  ; 6.053  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 6.258  ; 6.258  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 6.258  ; 6.258  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.842  ; 4.842  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.334  ; 5.334  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 5.533  ; 5.533  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.533  ; 5.533  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 5.334  ; 5.334  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.334  ; 5.334  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 5.344  ; 5.344  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 5.344  ; 5.344  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 5.535  ; 5.535  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 5.555  ; 5.555  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 5.565  ; 5.565  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 5.565  ; 5.565  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.821  ; 4.821  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.143  ; 5.143  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 5.400  ; 5.400  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.380  ; 5.380  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 5.380  ; 5.380  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.432  ; 5.432  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 5.432  ; 5.432  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.163  ; 5.163  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 5.143  ; 5.143  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 5.153  ; 5.153  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 5.340  ; 5.340  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 5.340  ; 5.340  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.543  ; 4.543  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 15.132 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 36.476 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.215 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.249 ; 0.000         ;
+---------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                            ;
+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.132 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 4.902      ;
; 15.148 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 4.893      ;
; 15.154 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 4.903      ;
; 15.154 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 4.901      ;
; 15.154 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 4.903      ;
; 15.154 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 4.903      ;
; 15.154 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 4.903      ;
; 15.154 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 4.903      ;
; 15.154 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 4.903      ;
; 15.154 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 4.903      ;
; 15.154 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 4.903      ;
; 15.154 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 4.903      ;
; 15.154 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 4.903      ;
; 15.154 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 4.903      ;
; 15.154 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 4.903      ;
; 15.154 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a8~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 4.903      ;
; 15.156 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 4.895      ;
; 15.156 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 4.893      ;
; 15.156 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 4.895      ;
; 15.156 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 4.895      ;
; 15.156 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 4.895      ;
; 15.156 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 4.895      ;
; 15.156 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 4.895      ;
; 15.156 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 4.895      ;
; 15.156 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 4.895      ;
; 15.156 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 4.895      ;
; 15.156 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 4.895      ;
; 15.156 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 4.895      ;
; 15.156 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 4.895      ;
; 15.156 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a6~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 4.895      ;
; 15.172 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.892      ;
; 15.172 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 4.890      ;
; 15.172 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.892      ;
; 15.172 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.892      ;
; 15.172 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.892      ;
; 15.172 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.892      ;
; 15.172 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.892      ;
; 15.172 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.892      ;
; 15.172 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.892      ;
; 15.172 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.892      ;
; 15.172 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.892      ;
; 15.172 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.892      ;
; 15.172 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.892      ;
; 15.172 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a2~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.892      ;
; 15.175 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 4.873      ;
; 15.181 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 4.851      ;
; 15.181 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 4.853      ;
; 15.181 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 4.853      ;
; 15.181 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 4.853      ;
; 15.181 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 4.853      ;
; 15.181 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 4.853      ;
; 15.181 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 4.853      ;
; 15.181 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 4.853      ;
; 15.181 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 4.853      ;
; 15.181 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 4.853      ;
; 15.181 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 4.853      ;
; 15.181 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 4.853      ;
; 15.181 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 4.853      ;
; 15.187 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.062      ; 4.874      ;
; 15.187 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 4.872      ;
; 15.187 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.062      ; 4.874      ;
; 15.187 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.062      ; 4.874      ;
; 15.187 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.062      ; 4.874      ;
; 15.187 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.062      ; 4.874      ;
; 15.187 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.062      ; 4.874      ;
; 15.187 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.062      ; 4.874      ;
; 15.187 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.062      ; 4.874      ;
; 15.187 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.062      ; 4.874      ;
; 15.187 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.062      ; 4.874      ;
; 15.187 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.062      ; 4.874      ;
; 15.187 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.062      ; 4.874      ;
; 15.187 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.062      ; 4.874      ;
; 15.195 ; engine:e|draw:d|y.G ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a4~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 4.839      ;
; 15.199 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 4.863      ;
; 15.199 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 4.861      ;
; 15.199 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 4.863      ;
; 15.199 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 4.863      ;
; 15.199 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 4.863      ;
; 15.199 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 4.863      ;
; 15.199 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 4.863      ;
; 15.199 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 4.863      ;
; 15.199 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 4.863      ;
; 15.199 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 4.863      ;
; 15.199 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 4.863      ;
; 15.199 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 4.863      ;
; 15.199 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 4.863      ;
; 15.199 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 4.863      ;
; 15.204 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 4.835      ;
; 15.204 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 4.837      ;
; 15.204 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 4.837      ;
; 15.204 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 4.837      ;
; 15.204 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 4.837      ;
; 15.204 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 4.837      ;
; 15.204 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 4.837      ;
; 15.204 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 4.837      ;
; 15.204 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 4.837      ;
; 15.204 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 4.837      ;
; 15.204 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 4.837      ;
; 15.204 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 4.837      ;
; 15.204 ; engine:e|draw:d|y.E ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.042      ; 4.837      ;
+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 36.476 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.579      ;
; 36.476 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.579      ;
; 36.476 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.579      ;
; 36.476 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.579      ;
; 36.476 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.579      ;
; 36.476 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.579      ;
; 36.476 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.579      ;
; 36.476 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.579      ;
; 36.476 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.579      ;
; 36.476 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.579      ;
; 36.476 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.579      ;
; 36.476 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.579      ;
; 36.478 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.584      ;
; 36.478 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.584      ;
; 36.478 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.584      ;
; 36.478 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.584      ;
; 36.478 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.584      ;
; 36.478 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.584      ;
; 36.478 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.584      ;
; 36.478 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.584      ;
; 36.478 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.584      ;
; 36.478 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.584      ;
; 36.478 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.584      ;
; 36.478 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.584      ;
; 36.486 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.569      ;
; 36.486 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.569      ;
; 36.486 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.569      ;
; 36.486 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.569      ;
; 36.486 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.569      ;
; 36.486 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.569      ;
; 36.486 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.569      ;
; 36.486 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.569      ;
; 36.486 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.569      ;
; 36.486 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.569      ;
; 36.486 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.569      ;
; 36.486 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.569      ;
; 36.488 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.574      ;
; 36.488 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.574      ;
; 36.488 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.574      ;
; 36.488 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.574      ;
; 36.488 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.574      ;
; 36.488 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.574      ;
; 36.488 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.574      ;
; 36.488 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.574      ;
; 36.488 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.574      ;
; 36.488 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.574      ;
; 36.488 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.574      ;
; 36.488 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.574      ;
; 36.506 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.548      ;
; 36.506 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.548      ;
; 36.506 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.548      ;
; 36.506 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.548      ;
; 36.506 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.548      ;
; 36.506 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.548      ;
; 36.506 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.548      ;
; 36.506 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.548      ;
; 36.506 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.548      ;
; 36.506 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.548      ;
; 36.506 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.548      ;
; 36.506 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.548      ;
; 36.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 3.553      ;
; 36.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 3.553      ;
; 36.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 3.553      ;
; 36.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 3.553      ;
; 36.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 3.553      ;
; 36.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 3.553      ;
; 36.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 3.553      ;
; 36.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 3.553      ;
; 36.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 3.553      ;
; 36.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 3.553      ;
; 36.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 3.553      ;
; 36.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.062      ; 3.553      ;
; 36.524 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.531      ;
; 36.524 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.531      ;
; 36.524 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.531      ;
; 36.524 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.531      ;
; 36.524 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.531      ;
; 36.524 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.531      ;
; 36.524 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.531      ;
; 36.524 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.531      ;
; 36.524 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.531      ;
; 36.524 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.531      ;
; 36.524 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.531      ;
; 36.524 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.531      ;
; 36.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.536      ;
; 36.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.536      ;
; 36.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.536      ;
; 36.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.536      ;
; 36.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.536      ;
; 36.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.536      ;
; 36.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.536      ;
; 36.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.536      ;
; 36.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.536      ;
; 36.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.536      ;
; 36.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.536      ;
; 36.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a5~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 3.536      ;
; 36.625 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.429      ;
; 36.625 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.429      ;
; 36.625 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.429      ;
; 36.625 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a3~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.429      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                             ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; debounce:r7|y.A                     ; debounce:r7|y.A                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debounce:r7|y.B                     ; debounce:r7|y.B                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; engine:e|y.H                        ; engine:e|y.H                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debounce:r7|y.D                     ; debounce:r7|y.D                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debounce:r7|y.C                     ; debounce:r7|y.C                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; engine:e|winner_out                 ; engine:e|winner_out                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; engine:e|draw:d|face:f|pix:p|x_q[0] ; engine:e|draw:d|face:f|pix:p|x_q[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; engine:e|draw:d|face:f|pix:p|x_q[1] ; engine:e|draw:d|face:f|pix:p|x_q[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; engine:e|draw:d|face:f|pix:p|x_q[2] ; engine:e|draw:d|face:f|pix:p|x_q[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; engine:e|draw:d|face:f|pix:p|y_q[0] ; engine:e|draw:d|face:f|pix:p|y_q[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; engine:e|draw:d|face:f|pix:p|y_q[1] ; engine:e|draw:d|face:f|pix:p|y_q[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; engine:e|draw:d|face:f|pix:p|y_q[2] ; engine:e|draw:d|face:f|pix:p|y_q[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; debounce:r2|counter[19]             ; debounce:r2|counter[19]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.247 ; engine:e|rand_num_out[5]            ; engine:e|rand_num_out[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; engine:e|sqr4_out[1]                ; engine:e|sqr16_out[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.258 ; engine:e|draw:d|y.S5                ; engine:e|draw:d|y.F                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; engine:e|sqr22_out[0]               ; engine:e|sqr24_out[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.295 ; engine:e|randomnize:r|counter[4]    ; engine:e|randomnize:r|B_out[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.447      ;
; 0.304 ; engine:e|draw:d|face:f|y.A          ; engine:e|draw:d|face:f|y.S1         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.456      ;
; 0.325 ; engine:e|sqr5_out[2]                ; engine:e|sqr7_out[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; engine:e|sqr12_out[0]               ; engine:e|sqr22_out[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.331 ; engine:e|sqr17_out[0]               ; engine:e|sqr11_out[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; debounce:r7|done                    ; debounce:r7|y.B                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.483      ;
; 0.333 ; engine:e|sqr10_out[0]               ; engine:e|sqr21_out[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.335 ; engine:e|sqr23_out[1]               ; engine:e|sqr4_out[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.487      ;
; 0.340 ; engine:e|sqr8_out[2]                ; engine:e|sqr6_out[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.492      ;
; 0.353 ; debounce:r7|counter[10]             ; debounce:r7|counter[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.353 ; debounce:r6|counter[10]             ; debounce:r6|counter[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.353 ; debounce:r2|counter[10]             ; debounce:r2|counter[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.353 ; debounce:r3|counter[10]             ; debounce:r3|counter[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.354 ; debounce:r1|counter[19]             ; debounce:r1|counter[19]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.355 ; debounce:r6|counter[11]             ; debounce:r6|counter[11]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; debounce:r8|counter[8]              ; debounce:r8|counter[8]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; debounce:r3|counter[19]             ; debounce:r3|counter[19]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; debounce:r3|counter[11]             ; debounce:r3|counter[11]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; debounce:r7|counter[1]              ; debounce:r7|counter[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; debounce:r2|counter[9]              ; debounce:r2|counter[9]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; debounce:r4|counter[9]              ; debounce:r4|counter[9]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; debounce:r8|counter[10]             ; debounce:r8|counter[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; debounce:r2|counter[11]             ; debounce:r2|counter[11]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; engine:e|rand_num_out[0]            ; engine:e|rand_num_out[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; debounce:r7|counter[8]              ; debounce:r7|counter[8]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; debounce:r7|counter[3]              ; debounce:r7|counter[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; debounce:r7|counter[5]              ; debounce:r7|counter[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; debounce:r5|counter[7]              ; debounce:r5|counter[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; debounce:r6|counter[14]             ; debounce:r6|counter[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; debounce:r8|counter[14]             ; debounce:r8|counter[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; debounce:r5|counter[5]              ; debounce:r5|counter[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; debounce:r5|counter[3]              ; debounce:r5|counter[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; debounce:r6|counter[5]              ; debounce:r6|counter[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; debounce:r6|counter[3]              ; debounce:r6|counter[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; debounce:r3|counter[14]             ; debounce:r3|counter[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; debounce:r2|counter[12]             ; debounce:r2|counter[12]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; engine:e|draw:d|face_finish_out     ; engine:e|draw:d|y.S2                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; debounce:r7|counter[9]              ; debounce:r7|counter[9]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; debounce:r6|counter[7]              ; debounce:r6|counter[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; debounce:r6|counter[17]             ; debounce:r6|counter[17]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; debounce:r8|counter[17]             ; debounce:r8|counter[17]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; debounce:r5|counter[9]              ; debounce:r5|counter[9]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; debounce:r6|counter[8]              ; debounce:r6|counter[8]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; debounce:r6|counter[9]              ; debounce:r6|counter[9]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; debounce:r2|counter[17]             ; debounce:r2|counter[17]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; debounce:r2|counter[14]             ; debounce:r2|counter[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; engine:e|randomnize:r|counter[1]    ; engine:e|randomnize:r|counter[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; engine:e|sqr21_out[1]               ; engine:e|sqr16_out[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; engine:e|randomnize:r|counter[4]    ; engine:e|randomnize:r|counter[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; engine:e|draw:d|face_finish_out     ; engine:e|draw:d|y.S5                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; engine:e|sqr9_out[2]                ; engine:e|sqr10_out[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; engine:e|sqr22_out[1]               ; engine:e|sqr24_out[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; engine:e|rand_num_out[3]            ; engine:e|rand_num_out[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; engine:e|rand_num_out[1]            ; engine:e|rand_num_out[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; debounce:r5|counter[18]             ; debounce:r5|counter[18]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; engine:e|sqr11_out[2]               ; engine:e|sqr7_out[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; debounce:r7|counter[18]             ; debounce:r7|counter[18]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; engine:e|draw:d|face_finish_out     ; engine:e|draw:d|y.S4                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; debounce:r7|y.A                     ; debounce:r7|y.B                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; engine:e|sqr23_out[0]               ; engine:e|sqr21_out[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; engine:e|sqr3_out[1]                ; engine:e|sqr15_out[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; engine:e|sqr23_out[1]               ; engine:e|sqr14_out[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; debounce:r4|counter[18]             ; debounce:r4|counter[18]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; engine:e|sqr17_out[0]               ; engine:e|sqr19_out[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; debounce:r7|counter[15]             ; debounce:r7|counter[15]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r7|counter[4]              ; debounce:r7|counter[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r7|counter[13]             ; debounce:r7|counter[13]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r6|counter[15]             ; debounce:r6|counter[15]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r1|counter[6]              ; debounce:r1|counter[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r5|counter[13]             ; debounce:r5|counter[13]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r8|counter[2]              ; debounce:r8|counter[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r8|counter[4]              ; debounce:r8|counter[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r1|counter[13]             ; debounce:r1|counter[13]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r1|counter[4]              ; debounce:r1|counter[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r4|counter[15]             ; debounce:r4|counter[15]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r2|counter[2]              ; debounce:r2|counter[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r2|counter[4]              ; debounce:r2|counter[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r3|counter[2]              ; debounce:r3|counter[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r3|counter[4]              ; debounce:r3|counter[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r4|counter[2]              ; debounce:r4|counter[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r4|counter[4]              ; debounce:r4|counter[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; debounce:r4|counter[13]             ; debounce:r4|counter[13]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; engine:e|draw:d|face:f|pix:p|y_q[1] ; engine:e|draw:d|face:f|pix:p|y_q[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.249 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.358 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.361 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.373 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.381 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.385 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.414 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.415 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.615      ;
; 0.423 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.575      ;
; 0.458 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.658      ;
; 0.479 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.625      ;
; 0.482 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.632      ;
; 0.496 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.507 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.508 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.657      ;
; 0.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.660      ;
; 0.509 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.660      ;
; 0.515 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.664      ;
; 0.522 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.674      ;
; 0.523 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.525 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.677      ;
; 0.531 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.534 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a14~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.740      ;
; 0.539 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.691      ;
; 0.542 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.543 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.695      ;
; 0.544 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a14~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.750      ;
; 0.544 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.547 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.762      ;
; 0.548 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a14~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.754      ;
; 0.549 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a14~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.755      ;
; 0.550 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.767      ;
; 0.550 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.765      ;
; 0.551 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.762      ;
; 0.551 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.553 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.770      ;
; 0.556 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.708      ;
; 0.558 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.566 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a14~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.774      ;
; 0.569 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.716      ;
; 0.569 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.721      ;
; 0.573 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a9~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.784      ;
; 0.573 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.720      ;
; 0.574 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a9~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.785      ;
; 0.578 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.730      ;
; 0.583 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.734      ;
; 0.591 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.731      ;
; 0.591 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.743      ;
; 0.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.756      ;
; 0.613 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.765      ;
; 0.618 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.769      ;
; 0.618 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.769      ;
; 0.619 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.771      ;
; 0.636 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.637 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.852      ;
; 0.638 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.639 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.645 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.645 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.648 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.652 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.653 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.804      ;
; 0.653 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.804      ;
; 0.653 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.804      ;
; 0.658 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.810      ;
; 0.660 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.813      ;
; 0.660 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.813      ;
; 0.660 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.662 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.814      ;
; 0.664 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.816      ;
; 0.669 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.816      ;
; 0.671 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.823      ;
; 0.672 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.824      ;
; 0.674 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.826      ;
; 0.678 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.836      ;
; 0.683 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.883      ;
; 0.683 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.835      ;
; 0.684 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.899      ;
; 0.684 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a9~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.895      ;
; 0.686 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.903      ;
; 0.687 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.902      ;
; 0.688 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.839      ;
; 0.688 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.839      ;
; 0.689 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.841      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j0h1:auto_generated|altsyncram_jqr1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 2.355  ; 2.355  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.100  ; 0.100  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; -0.137 ; -0.137 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 2.763  ; 2.763  ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 2.867  ; 2.867  ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 0.386  ; 0.386  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.386  ; 0.386  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.138  ; 0.138  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.383  ; 0.383  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -2.700 ; -2.700 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -2.618 ; -2.618 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -2.524 ; -2.524 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -2.687 ; -2.687 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.620 ; -2.620 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 5.681 ; 5.681 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 5.681 ; 5.681 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 6.263 ; 6.263 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50   ; 4.640 ; 4.640 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50   ; 5.109 ; 5.109 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50   ; 4.538 ; 4.538 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50   ; 4.498 ; 4.498 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50   ; 4.769 ; 4.769 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50   ; 4.760 ; 4.760 ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50   ; 5.146 ; 5.146 ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50   ; 6.263 ; 6.263 ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50   ; 5.915 ; 5.915 ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50   ; 5.897 ; 5.897 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 5.464 ; 5.464 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 4.297 ; 4.297 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.978 ; 3.978 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.978 ; 3.978 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.096 ; 4.096 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.086 ; 4.086 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.156 ; 4.156 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.146 ; 4.146 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.221 ; 4.221 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.221 ; 4.221 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.297 ; 4.297 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.297 ; 4.297 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.458 ; 2.458 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.016 ; 4.016 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.003 ; 4.003 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.003 ; 4.003 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.902 ; 3.902 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.902 ; 3.902 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.912 ; 3.912 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.912 ; 3.912 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.986 ; 3.986 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 4.006 ; 4.006 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 4.016 ; 4.016 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 4.016 ; 4.016 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.445 ; 2.445 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.409 ; 4.409 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.389 ; 4.389 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.369 ; 4.369 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.369 ; 4.369 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.409 ; 4.409 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.409 ; 4.409 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 4.283 ; 4.283 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.263 ; 4.263 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.273 ; 4.273 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 4.339 ; 4.339 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 4.339 ; 4.339 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.305 ; 2.305 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 5.681 ; 5.681 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 5.681 ; 5.681 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 4.498 ; 4.498 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50   ; 4.640 ; 4.640 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50   ; 5.109 ; 5.109 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50   ; 4.538 ; 4.538 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50   ; 4.498 ; 4.498 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50   ; 4.769 ; 4.769 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50   ; 4.760 ; 4.760 ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50   ; 5.120 ; 5.120 ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50   ; 5.572 ; 5.572 ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50   ; 5.190 ; 5.190 ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50   ; 5.486 ; 5.486 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 4.722 ; 4.722 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.868 ; 2.868 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.928 ; 2.928 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.918 ; 2.918 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.993 ; 2.993 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.993 ; 2.993 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.069 ; 3.069 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.069 ; 3.069 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.458 ; 2.458 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.650 ; 2.650 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.751 ; 2.751 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.751 ; 2.751 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.650 ; 2.650 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.650 ; 2.650 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.660 ; 2.660 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.660 ; 2.660 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.734 ; 2.734 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.754 ; 2.754 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.764 ; 2.764 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.764 ; 2.764 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.445 ; 2.445 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.604 ; 2.604 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.730 ; 2.730 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.710 ; 2.710 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.710 ; 2.710 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.624 ; 2.624 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.604 ; 2.604 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.614 ; 2.614 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.680 ; 2.680 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.680 ; 2.680 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.305 ; 2.305 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+----------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; 9.064  ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  CLOCK_50                              ; 9.064  ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 32.176 ; 0.249 ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 5.894 ; 5.894 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 5.894 ; 5.894 ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.914 ; 0.914 ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.412 ; 0.412 ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; 5.479 ; 5.479 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; 5.494 ; 5.494 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 5.257 ; 5.257 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 5.482 ; 5.482 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 5.541 ; 5.541 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 0.386  ; 0.386  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.386  ; 0.386  ; Rise       ; CLOCK_50        ;
;  SW[11]   ; CLOCK_50   ; 0.138  ; 0.138  ; Rise       ; CLOCK_50        ;
;  SW[12]   ; CLOCK_50   ; 0.383  ; 0.383  ; Rise       ; CLOCK_50        ;
;  SW[13]   ; CLOCK_50   ; -2.700 ; -2.700 ; Rise       ; CLOCK_50        ;
;  SW[14]   ; CLOCK_50   ; -2.618 ; -2.618 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -2.524 ; -2.524 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -2.687 ; -2.687 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.620 ; -2.620 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 10.365 ; 10.365 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 10.365 ; 10.365 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 11.876 ; 11.876 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50   ; 8.274  ; 8.274  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50   ; 9.515  ; 9.515  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50   ; 8.118  ; 8.118  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50   ; 7.984  ; 7.984  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50   ; 8.603  ; 8.603  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50   ; 8.559  ; 8.559  ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50   ; 9.609  ; 9.609  ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50   ; 11.876 ; 11.876 ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50   ; 11.142 ; 11.142 ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50   ; 11.256 ; 11.256 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 10.274 ; 10.274 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 8.913  ; 8.913  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.202  ; 8.202  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.202  ; 8.202  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.459  ; 8.459  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.449  ; 8.449  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.519  ; 8.519  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.509  ; 8.509  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.708  ; 8.708  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.708  ; 8.708  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.913  ; 8.913  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.913  ; 8.913  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.842  ; 4.842  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 8.269  ; 8.269  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.237  ; 8.237  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.237  ; 8.237  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.038  ; 8.038  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.038  ; 8.038  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.048  ; 8.048  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.048  ; 8.048  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 8.239  ; 8.239  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 8.259  ; 8.259  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 8.269  ; 8.269  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 8.269  ; 8.269  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.821  ; 4.821  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 9.128  ; 9.128  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 9.096  ; 9.096  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 9.076  ; 9.076  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 9.076  ; 9.076  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 9.128  ; 9.128  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 9.128  ; 9.128  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.859  ; 8.859  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.839  ; 8.839  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.849  ; 8.849  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 9.036  ; 9.036  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 9.036  ; 9.036  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.543  ; 4.543  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 5.681 ; 5.681 ; Rise       ; CLOCK_50                              ;
;  LEDG[0]  ; CLOCK_50   ; 5.681 ; 5.681 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 4.498 ; 4.498 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]  ; CLOCK_50   ; 4.640 ; 4.640 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]  ; CLOCK_50   ; 5.109 ; 5.109 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]  ; CLOCK_50   ; 4.538 ; 4.538 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]  ; CLOCK_50   ; 4.498 ; 4.498 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]  ; CLOCK_50   ; 4.769 ; 4.769 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]  ; CLOCK_50   ; 4.760 ; 4.760 ; Rise       ; CLOCK_50                              ;
;  LEDR[11] ; CLOCK_50   ; 5.120 ; 5.120 ; Rise       ; CLOCK_50                              ;
;  LEDR[14] ; CLOCK_50   ; 5.572 ; 5.572 ; Rise       ; CLOCK_50                              ;
;  LEDR[15] ; CLOCK_50   ; 5.190 ; 5.190 ; Rise       ; CLOCK_50                              ;
;  LEDR[16] ; CLOCK_50   ; 5.486 ; 5.486 ; Rise       ; CLOCK_50                              ;
;  LEDR[17] ; CLOCK_50   ; 4.722 ; 4.722 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.868 ; 2.868 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.928 ; 2.928 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.918 ; 2.918 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.993 ; 2.993 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.993 ; 2.993 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.069 ; 3.069 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.069 ; 3.069 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.458 ; 2.458 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.650 ; 2.650 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.751 ; 2.751 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.751 ; 2.751 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.650 ; 2.650 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.650 ; 2.650 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.660 ; 2.660 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.660 ; 2.660 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.734 ; 2.734 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.754 ; 2.754 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.764 ; 2.764 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.764 ; 2.764 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.445 ; 2.445 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.604 ; 2.604 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.730 ; 2.730 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.710 ; 2.710 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.710 ; 2.710 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.750 ; 2.750 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.624 ; 2.624 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.604 ; 2.604 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.614 ; 2.614 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.680 ; 2.680 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.680 ; 2.680 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.305 ; 2.305 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 790749   ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 790749   ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 227   ; 227  ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 285   ; 285  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Sun Dec 02 23:00:04 2012
Info: Command: quartus_sta rubic -c rubic
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'rubic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 9.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.064         0.000 CLOCK_50 
    Info (332119):    32.176         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.538         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 61 output pins without output pin load capacitance assignment
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 15.132
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.132         0.000 CLOCK_50 
    Info (332119):    36.476         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.249         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 306 megabytes
    Info: Processing ended: Sun Dec 02 23:00:09 2012
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


