
miv-rv32-coretimer-timer_interrupt.elf:     file format elf32-littleriscv
miv-rv32-coretimer-timer_interrupt.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x80000000

Program Header:
    LOAD off    0x00001000 vaddr 0x80000000 paddr 0x80000000 align 2**12
         filesz 0x00001cc0 memsz 0x00002500 flags rwx

Sections:
Idx Name              Size      VMA       LMA       File off  Algn  Flags
  0 .entry            000009a0  80000000  80000000  00001000  2**4  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text             00001260  800009a0  800009a0  000019a0  2**4  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .sdata            00000000  80001c00  80001c00  00002cc0  2**4  CONTENTS
  3 .data             000000c0  80001c00  80001c00  00002c00  2**4  CONTENTS, ALLOC, LOAD, DATA
  4 .sbss             00000020  80001cc0  80001cc0  00002cc0  2**4  ALLOC
  5 .bss              00000020  80001ce0  80001ce0  00002cc0  2**4  ALLOC
  6 .heap             00000000  80001d00  80001d00  00002cc0  2**4  CONTENTS
  7 .stack            00000800  80001d00  80001d00  00002cc0  2**4  ALLOC
  8 .riscv.attributes 0000001c  00000000  00000000  00002cc0  2**0  CONTENTS, READONLY
  9 .comment          00000051  00000000  00000000  00002cdc  2**0  CONTENTS, READONLY
 10 .debug_line       00004687  00000000  00000000  00002d2d  2**0  CONTENTS, READONLY, DEBUGGING
 11 .debug_info       00002e5a  00000000  00000000  000073b4  2**0  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev     00000cc2  00000000  00000000  0000a20e  2**0  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges    00000398  00000000  00000000  0000aed0  2**3  CONTENTS, READONLY, DEBUGGING
 14 .debug_str        0000c434  00000000  00000000  0000b268  2**0  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges     000002e0  00000000  00000000  000176a0  2**3  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro      00003488  00000000  00000000  00017980  2**0  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame      00000ce8  00000000  00000000  0001ae08  2**2  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
80000000 l    d  .entry	00000000 .entry
800009a0 l    d  .text	00000000 .text
80001c00 l    d  .sdata	00000000 .sdata
80001c00 l    d  .data	00000000 .data
80001cc0 l    d  .sbss	00000000 .sbss
80001ce0 l    d  .bss	00000000 .bss
80001d00 l    d  .heap	00000000 .heap
80001d00 l    d  .stack	00000000 .stack
00000000 l    d  .riscv.attributes	00000000 .riscv.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 ./src/platform/miv_rv32_hal/miv_rv32_entry.o
800009a0 l       .text	00000000 handle_reset
80000004 l       .entry	00000000 trap_entry
80000090 l       .entry	00000000 generic_trap_handler
80000010 l       .entry	00000000 sw_trap_entry
80000120 l       .entry	00000000 vector_sw_trap_handler
80000020 l       .entry	00000000 tmr_trap_entry
800001a8 l       .entry	00000000 vector_tmr_trap_handler
80000030 l       .entry	00000000 ext_trap_entry
80000230 l       .entry	00000000 vector_ext_trap_handler
80000044 l       .entry	00000000 MGEUI_trap_entry
800002b8 l       .entry	00000000 vector_MGEUI_trap_handler
80000048 l       .entry	00000000 MGECI_trap_entry
80000340 l       .entry	00000000 vector_MGECI_trap_handler
8000005c l       .entry	00000000 MSYS_MIE22_trap_entry
80000890 l       .entry	00000000 vector_SUBSYSR_IRQHandler
80000060 l       .entry	00000000 MSYS_MIE23_trap_entry
800006f8 l       .entry	00000000 vector_SUBSYS_IRQHandler
80000064 l       .entry	00000000 MSYS_MIE24_trap_entry
800003c8 l       .entry	00000000 vector_MSYS_EI0_trap_handler
80000068 l       .entry	00000000 MSYS_MIE25_trap_entry
80000450 l       .entry	00000000 vector_MSYS_EI1_trap_handler
8000006c l       .entry	00000000 MSYS_MIE26_trap_entry
800004d8 l       .entry	00000000 vector_MSYS_EI2_trap_handler
80000070 l       .entry	00000000 MSYS_MIE27_trap_entry
80000560 l       .entry	00000000 vector_MSYS_EI3_trap_handler
80000074 l       .entry	00000000 MSYS_MIE28_trap_entry
800005e8 l       .entry	00000000 vector_MSYS_EI4_trap_handler
80000078 l       .entry	00000000 MSYS_MIE29_trap_entry
80000670 l       .entry	00000000 vector_MSYS_EI5_trap_handler
8000007c l       .entry	00000000 MSYS_MIE30_trap_entry
80000780 l       .entry	00000000 vector_MSYS_EI6_trap_handler
80000080 l       .entry	00000000 MSYS_MIE31_trap_entry
80000808 l       .entry	00000000 vector_MSYS_EI7_trap_handler
80000918 l       .entry	00000000 generic_restore
800009f0 l       .text	00000000 ima_cores_setup
80000a38 l       .text	00000000 vector_address_not_matching
800009fc l       .text	00000000 generic_reset_handling
80000ab8 l       .text	00000000 block_copy
80000a3c l       .text	00000000 initializations
80000a98 l       .text	00000000 zeroize_block
80000ae0 l       .text	00000000 block_copy_error
80000aa8 l       .text	00000000 zeroize_loop
80000ac8 l       .text	00000000 block_copy_loop
80000ae4 l       .text	00000000 block_copy_exit
00000000 l    df *ABS*	00000000 miv_rv32_hal.c
80000ae8 l     F .text	00000030 MRV_clear_soft_irq
80001cc0 l     O .sbss	00000008 g_systick_increment
80001cc8 l     O .sbss	00000008 g_systick_cmp_value
80001cd0 l     O .sbss	00000004 d_tick.2196
00000000 l    df *ABS*	00000000 miv_rv32_init.c
00000000 l    df *ABS*	00000000 miv_rv32_stubs.c
00000000 l    df *ABS*	00000000 miv_rv32_syscall.c
00000000 l    df *ABS*	00000000 hal_irq.c
80001068 l     F .text	00000024 MRV_enable_interrupts
00000000 l    df *ABS*	00000000 core_uart_apb.c
00000000 l    df *ABS*	00000000 core_timer.c
80001cd4 l     O .sbss	00000004 NULL_timer_instance
00000000 l    df *ABS*	00000000 core_gpio.c
00000000 l    df *ABS*	00000000 main.c
80001ab0 l     F .text	0000002c MRV_enable_local_irq
80001cd8 l     O .sbss	00000004 gpio_pins_state
80001ce0 g     O .bss	00000008 g_gpio
00000800 g       *ABS*	00000000 STACK_SIZE
80002400 g       .sdata	00000000 __global_pointer$
80001c00 g       *ABS*	00000000 __data_load
80000ed0  w    F .text	0000001c SysTick_Handler
8000117c g       .text	00000000 HW_get_8bit_reg_field
80001cc0 g       .sbss	00000000 __sbss_start
80000c90 g     F .text	00000088 handle_local_ei_interrupts
800010b4 g       .text	00000000 HW_set_32bit_reg
80001c00 g       .sdata	00000000 __sdata_start
80000fb0  w    F .text	0000001c MSYS_EI4_IRQHandler
80001154 g       .text	00000000 HW_set_8bit_reg_field
80000f40  w    F .text	0000001c SUBSYS_IRQHandler
80000d18 g     F .text	0000015c handle_trap
00008000 g       *ABS*	00000000 RAM_SIZE
80001ce8 g     O .bss	00000004 g_core_timer_0
80001000  w    F .text	0000001c MSYS_EI6_IRQHandler
800015b0 g     F .text	0000005c TMR_enable_int
80001038  w    F .text	0000001c SUBSYSR_IRQHandler
80000f08  w    F .text	0000001c MGECI_IRQHandler
80001d00 g       .heap	00000000 _heap_end
80001bc0 g     O .text	00000040 local_irq_handler_table
8000101c  w    F .text	0000001c MSYS_EI7_IRQHandler
80001d00 g       .bss	00000000 __bss_end
80000e74 g     F .text	00000028 _init
80001144 g       .text	00000000 HW_set_8bit_reg
8000114c g       .text	00000000 HW_get_8bit_reg
80000f5c  w    F .text	0000001c MSYS_EI1_IRQHandler
80001ce0 g       .sbss	00000000 __sbss_end
800010c4 g       .text	00000000 HW_set_32bit_reg_field
80002500 g       .stack	00000000 __stack_top
8000142c g     F .text	00000128 TMR_init
80001cec g     O .bss	00000008 g_core_uart_0
80001364 g     F .text	000000c8 UART_polled_tx_string
00000000 g       *ABS*	00000000 HEAP_SIZE
80001c00 g     O .data	000000c0 g_message
800017d4 g     F .text	00000164 GPIO_set_outputs
80000000 g       .entry	00000000 _start
80000b18 g     F .text	0000014c handle_m_timer_interrupt
80001c00 g       *ABS*	00000000 __sdata_load
80001cc0 g       .data	00000000 __data_end
800010ec g       .text	00000000 HW_get_32bit_reg_field
80001660 g     F .text	00000174 GPIO_init
80000000 g       *ABS*	00000000 RAM_START_ADDRESS
80001938 g     F .text	00000178 GPIO_get_outputs
80001ce0 g       .bss	00000000 __bss_start
8000108c g     F .text	00000028 HAL_enable_interrupts
80001b34 g     F .text	0000008c main
80000fcc  w    F .text	0000001c MSYS_EI5_IRQHandler
80000f24  w    F .text	0000001c MGEUI_IRQHandler
80001104 g       .text	00000000 HW_get_16bit_reg
80001c00 g       .sdata	00000000 __sdata_end
80001d00 g       .heap	00000000 __heap_end
80000e9c g     F .text	0000001c _fini
8000110c g       .text	00000000 HW_set_16bit_reg_field
80000f78  w    F .text	0000001c MSYS_EI2_IRQHandler
80001d00 g       .stack	00000000 __stack_bottom
80000eb8  w    F .text	00000018 Software_IRQHandler
80001554 g     F .text	0000005c TMR_start
80001d00 g       .heap	00000000 __heap_start
80001d00 g       .bss	00000000 _end
80000fe8  w    F .text	00000018 Reserved_IRQHandler
8000118c g     F .text	000001d8 UART_init
800010bc g       .text	00000000 HW_get_32bit_reg
80001054 g     F .text	00000014 _exit
800010fc g       .text	00000000 HW_set_16bit_reg
80000f94  w    F .text	0000001c MSYS_EI3_IRQHandler
80000eec  w    F .text	0000001c External_IRQHandler
80001c00 g       .data	00000000 __data_start
80000c64 g     F .text	0000002c handle_m_soft_interrupt
80001134 g       .text	00000000 HW_get_16bit_reg_field
80001adc g     F .text	00000058 MSYS_EI0_IRQHandler
8000160c g     F .text	00000054 TMR_clear_int



Disassembly of section .entry:

80000000 <_start>:
_start():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:113

  .section      .entry, "ax"
  .globl _start

_start:
  j handle_reset
80000000:	1a10006f          	j	800009a0 <handle_reset>

80000004 <trap_entry>:
trap_entry():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:124
   at the jump and you can at least look at mcause, mepc and get some hints
   about the crash. */
trap_entry:
.option push
.option norvc
j generic_trap_handler
80000004:	08c0006f          	j	80000090 <generic_trap_handler>
	...

80000010 <sw_trap_entry>:
sw_trap_entry():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:130
.option pop
  .word 0
  .word 0

sw_trap_entry:
  j vector_sw_trap_handler
80000010:	1100006f          	j	80000120 <vector_sw_trap_handler>
	...

80000020 <tmr_trap_entry>:
tmr_trap_entry():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:139
  .word 0
  .word 0
  .word 0

tmr_trap_entry:
  j vector_tmr_trap_handler
80000020:	1880006f          	j	800001a8 <vector_tmr_trap_handler>
	...

80000030 <ext_trap_entry>:
ext_trap_entry():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:148
  .word 0
  .word 0
  .word 0

ext_trap_entry:
  j vector_ext_trap_handler
80000030:	2000006f          	j	80000230 <vector_ext_trap_handler>
	...

80000044 <MGEUI_trap_entry>:
MGEUI_trap_entry():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:159
  .word 0
  .word 0

#ifndef MIV_LEGACY_RV32
MGEUI_trap_entry:
  j vector_MGEUI_trap_handler
80000044:	2740006f          	j	800002b8 <vector_MGEUI_trap_handler>

80000048 <MGECI_trap_entry>:
MGECI_trap_entry():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:165
#ifdef __riscv_compressed
  .2byte 0
#endif

MGECI_trap_entry:
  j vector_MGECI_trap_handler
80000048:	2f80006f          	j	80000340 <vector_MGECI_trap_handler>
	...

8000005c <MSYS_MIE22_trap_entry>:
MSYS_MIE22_trap_entry():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:177
  .word 0

#ifndef MIV_RV32_V3_0
MSYS_MIE22_trap_entry:
#ifndef MIV_RV32_V3_0 
  j vector_SUBSYSR_IRQHandler
8000005c:	0350006f          	j	80000890 <vector_SUBSYSR_IRQHandler>

80000060 <MSYS_MIE23_trap_entry>:
MSYS_MIE23_trap_entry():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:184
#ifdef __riscv_compressed
  .2byte 0
#endif

MSYS_MIE23_trap_entry:
  j vector_SUBSYS_IRQHandler
80000060:	6980006f          	j	800006f8 <vector_SUBSYS_IRQHandler>

80000064 <MSYS_MIE24_trap_entry>:
MSYS_MIE24_trap_entry():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:191
  .2byte 0
#endif
#endif /*MIV_RV32_V3_0*/

MSYS_MIE24_trap_entry:
  j vector_MSYS_EI0_trap_handler
80000064:	3640006f          	j	800003c8 <vector_MSYS_EI0_trap_handler>

80000068 <MSYS_MIE25_trap_entry>:
MSYS_MIE25_trap_entry():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:197
#ifdef __riscv_compressed
  .2byte 0
#endif

MSYS_MIE25_trap_entry:
  j vector_MSYS_EI1_trap_handler
80000068:	3e80006f          	j	80000450 <vector_MSYS_EI1_trap_handler>

8000006c <MSYS_MIE26_trap_entry>:
MSYS_MIE26_trap_entry():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:203
#ifdef __riscv_compressed
  .2byte 0
#endif

MSYS_MIE26_trap_entry:
  j vector_MSYS_EI2_trap_handler
8000006c:	46c0006f          	j	800004d8 <vector_MSYS_EI2_trap_handler>

80000070 <MSYS_MIE27_trap_entry>:
MSYS_MIE27_trap_entry():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:209
#ifdef __riscv_compressed
  .2byte 0
#endif

MSYS_MIE27_trap_entry:
  j vector_MSYS_EI3_trap_handler
80000070:	4f00006f          	j	80000560 <vector_MSYS_EI3_trap_handler>

80000074 <MSYS_MIE28_trap_entry>:
MSYS_MIE28_trap_entry():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:215
#ifdef __riscv_compressed
  .2byte 0
#endif

MSYS_MIE28_trap_entry:
  j vector_MSYS_EI4_trap_handler
80000074:	5740006f          	j	800005e8 <vector_MSYS_EI4_trap_handler>

80000078 <MSYS_MIE29_trap_entry>:
MSYS_MIE29_trap_entry():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:221
#ifdef __riscv_compressed
  .2byte 0
#endif

MSYS_MIE29_trap_entry:
  j vector_MSYS_EI5_trap_handler
80000078:	5f80006f          	j	80000670 <vector_MSYS_EI5_trap_handler>

8000007c <MSYS_MIE30_trap_entry>:
MSYS_MIE30_trap_entry():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:228
  .2byte 0
#endif

MSYS_MIE30_trap_entry:
#ifndef MIV_RV32_V3_0
  j vector_MSYS_EI6_trap_handler
8000007c:	7040006f          	j	80000780 <vector_MSYS_EI6_trap_handler>

80000080 <MSYS_MIE31_trap_entry>:
MSYS_MIE31_trap_entry():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:238
  .2byte 0
#endif

#ifndef MIV_RV32_V3_0
MSYS_MIE31_trap_entry:
  j vector_MSYS_EI7_trap_handler
80000080:	7880006f          	j	80000808 <vector_MSYS_EI7_trap_handler>
80000084:	00000013          	nop
80000088:	00000013          	nop
8000008c:	00000013          	nop

80000090 <generic_trap_handler>:
generic_trap_handler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:247
#endif /* MIV_RV32_V3_0 */
#endif /* MIV_LEGACY_RV32 */

.align 4
generic_trap_handler:
  STORE_CONTEXT
80000090:	f8010113          	addi	sp,sp,-128
80000094:	00112023          	sw	ra,0(sp)
80000098:	00212223          	sw	sp,4(sp)
8000009c:	00312423          	sw	gp,8(sp)
800000a0:	00412623          	sw	tp,12(sp)
800000a4:	00512823          	sw	t0,16(sp)
800000a8:	00612a23          	sw	t1,20(sp)
800000ac:	00712c23          	sw	t2,24(sp)
800000b0:	00812e23          	sw	s0,28(sp)
800000b4:	02912023          	sw	s1,32(sp)
800000b8:	02a12223          	sw	a0,36(sp)
800000bc:	02b12423          	sw	a1,40(sp)
800000c0:	02c12623          	sw	a2,44(sp)
800000c4:	02d12823          	sw	a3,48(sp)
800000c8:	02e12a23          	sw	a4,52(sp)
800000cc:	02f12c23          	sw	a5,56(sp)
800000d0:	03012e23          	sw	a6,60(sp)
800000d4:	05112023          	sw	a7,64(sp)
800000d8:	05212223          	sw	s2,68(sp)
800000dc:	05312423          	sw	s3,72(sp)
800000e0:	05412623          	sw	s4,76(sp)
800000e4:	05512823          	sw	s5,80(sp)
800000e8:	05612a23          	sw	s6,84(sp)
800000ec:	05712c23          	sw	s7,88(sp)
800000f0:	05812e23          	sw	s8,92(sp)
800000f4:	07912023          	sw	s9,96(sp)
800000f8:	07a12223          	sw	s10,100(sp)
800000fc:	07b12423          	sw	s11,104(sp)
80000100:	07c12623          	sw	t3,108(sp)
80000104:	07d12823          	sw	t4,112(sp)
80000108:	07e12a23          	sw	t5,116(sp)
8000010c:	07f12c23          	sw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:248
  csrr a0, mcause
80000110:	34202573          	csrr	a0,mcause
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:249
  csrr a1, mepc
80000114:	341025f3          	csrr	a1,mepc
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:250
  jal handle_trap
80000118:	401000ef          	jal	ra,80000d18 <handle_trap>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:251
  j generic_restore
8000011c:	7fc0006f          	j	80000918 <generic_restore>

80000120 <vector_sw_trap_handler>:
vector_sw_trap_handler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:254

vector_sw_trap_handler:
  STORE_CONTEXT
80000120:	f8010113          	addi	sp,sp,-128
80000124:	00112023          	sw	ra,0(sp)
80000128:	00212223          	sw	sp,4(sp)
8000012c:	00312423          	sw	gp,8(sp)
80000130:	00412623          	sw	tp,12(sp)
80000134:	00512823          	sw	t0,16(sp)
80000138:	00612a23          	sw	t1,20(sp)
8000013c:	00712c23          	sw	t2,24(sp)
80000140:	00812e23          	sw	s0,28(sp)
80000144:	02912023          	sw	s1,32(sp)
80000148:	02a12223          	sw	a0,36(sp)
8000014c:	02b12423          	sw	a1,40(sp)
80000150:	02c12623          	sw	a2,44(sp)
80000154:	02d12823          	sw	a3,48(sp)
80000158:	02e12a23          	sw	a4,52(sp)
8000015c:	02f12c23          	sw	a5,56(sp)
80000160:	03012e23          	sw	a6,60(sp)
80000164:	05112023          	sw	a7,64(sp)
80000168:	05212223          	sw	s2,68(sp)
8000016c:	05312423          	sw	s3,72(sp)
80000170:	05412623          	sw	s4,76(sp)
80000174:	05512823          	sw	s5,80(sp)
80000178:	05612a23          	sw	s6,84(sp)
8000017c:	05712c23          	sw	s7,88(sp)
80000180:	05812e23          	sw	s8,92(sp)
80000184:	07912023          	sw	s9,96(sp)
80000188:	07a12223          	sw	s10,100(sp)
8000018c:	07b12423          	sw	s11,104(sp)
80000190:	07c12623          	sw	t3,108(sp)
80000194:	07d12823          	sw	t4,112(sp)
80000198:	07e12a23          	sw	t5,116(sp)
8000019c:	07f12c23          	sw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:255
  jal handle_m_soft_interrupt
800001a0:	2c5000ef          	jal	ra,80000c64 <handle_m_soft_interrupt>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:256
  j generic_restore
800001a4:	7740006f          	j	80000918 <generic_restore>

800001a8 <vector_tmr_trap_handler>:
vector_tmr_trap_handler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:259

vector_tmr_trap_handler:
  STORE_CONTEXT
800001a8:	f8010113          	addi	sp,sp,-128
800001ac:	00112023          	sw	ra,0(sp)
800001b0:	00212223          	sw	sp,4(sp)
800001b4:	00312423          	sw	gp,8(sp)
800001b8:	00412623          	sw	tp,12(sp)
800001bc:	00512823          	sw	t0,16(sp)
800001c0:	00612a23          	sw	t1,20(sp)
800001c4:	00712c23          	sw	t2,24(sp)
800001c8:	00812e23          	sw	s0,28(sp)
800001cc:	02912023          	sw	s1,32(sp)
800001d0:	02a12223          	sw	a0,36(sp)
800001d4:	02b12423          	sw	a1,40(sp)
800001d8:	02c12623          	sw	a2,44(sp)
800001dc:	02d12823          	sw	a3,48(sp)
800001e0:	02e12a23          	sw	a4,52(sp)
800001e4:	02f12c23          	sw	a5,56(sp)
800001e8:	03012e23          	sw	a6,60(sp)
800001ec:	05112023          	sw	a7,64(sp)
800001f0:	05212223          	sw	s2,68(sp)
800001f4:	05312423          	sw	s3,72(sp)
800001f8:	05412623          	sw	s4,76(sp)
800001fc:	05512823          	sw	s5,80(sp)
80000200:	05612a23          	sw	s6,84(sp)
80000204:	05712c23          	sw	s7,88(sp)
80000208:	05812e23          	sw	s8,92(sp)
8000020c:	07912023          	sw	s9,96(sp)
80000210:	07a12223          	sw	s10,100(sp)
80000214:	07b12423          	sw	s11,104(sp)
80000218:	07c12623          	sw	t3,108(sp)
8000021c:	07d12823          	sw	t4,112(sp)
80000220:	07e12a23          	sw	t5,116(sp)
80000224:	07f12c23          	sw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:260
  jal handle_m_timer_interrupt
80000228:	0f1000ef          	jal	ra,80000b18 <handle_m_timer_interrupt>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:261
  j generic_restore
8000022c:	6ec0006f          	j	80000918 <generic_restore>

80000230 <vector_ext_trap_handler>:
vector_ext_trap_handler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:264

vector_ext_trap_handler:
  STORE_CONTEXT
80000230:	f8010113          	addi	sp,sp,-128
80000234:	00112023          	sw	ra,0(sp)
80000238:	00212223          	sw	sp,4(sp)
8000023c:	00312423          	sw	gp,8(sp)
80000240:	00412623          	sw	tp,12(sp)
80000244:	00512823          	sw	t0,16(sp)
80000248:	00612a23          	sw	t1,20(sp)
8000024c:	00712c23          	sw	t2,24(sp)
80000250:	00812e23          	sw	s0,28(sp)
80000254:	02912023          	sw	s1,32(sp)
80000258:	02a12223          	sw	a0,36(sp)
8000025c:	02b12423          	sw	a1,40(sp)
80000260:	02c12623          	sw	a2,44(sp)
80000264:	02d12823          	sw	a3,48(sp)
80000268:	02e12a23          	sw	a4,52(sp)
8000026c:	02f12c23          	sw	a5,56(sp)
80000270:	03012e23          	sw	a6,60(sp)
80000274:	05112023          	sw	a7,64(sp)
80000278:	05212223          	sw	s2,68(sp)
8000027c:	05312423          	sw	s3,72(sp)
80000280:	05412623          	sw	s4,76(sp)
80000284:	05512823          	sw	s5,80(sp)
80000288:	05612a23          	sw	s6,84(sp)
8000028c:	05712c23          	sw	s7,88(sp)
80000290:	05812e23          	sw	s8,92(sp)
80000294:	07912023          	sw	s9,96(sp)
80000298:	07a12223          	sw	s10,100(sp)
8000029c:	07b12423          	sw	s11,104(sp)
800002a0:	07c12623          	sw	t3,108(sp)
800002a4:	07d12823          	sw	t4,112(sp)
800002a8:	07e12a23          	sw	t5,116(sp)
800002ac:	07f12c23          	sw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:268
#ifdef MIV_LEGACY_RV32
  jal handle_m_ext_interrupt
#else
  jal External_IRQHandler
800002b0:	43d000ef          	jal	ra,80000eec <External_IRQHandler>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:270
#endif /* MIV_LEGACY_RV32 */
  j generic_restore
800002b4:	6640006f          	j	80000918 <generic_restore>

800002b8 <vector_MGEUI_trap_handler>:
vector_MGEUI_trap_handler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:274

#ifndef MIV_LEGACY_RV32
vector_MGEUI_trap_handler:
  STORE_CONTEXT
800002b8:	f8010113          	addi	sp,sp,-128
800002bc:	00112023          	sw	ra,0(sp)
800002c0:	00212223          	sw	sp,4(sp)
800002c4:	00312423          	sw	gp,8(sp)
800002c8:	00412623          	sw	tp,12(sp)
800002cc:	00512823          	sw	t0,16(sp)
800002d0:	00612a23          	sw	t1,20(sp)
800002d4:	00712c23          	sw	t2,24(sp)
800002d8:	00812e23          	sw	s0,28(sp)
800002dc:	02912023          	sw	s1,32(sp)
800002e0:	02a12223          	sw	a0,36(sp)
800002e4:	02b12423          	sw	a1,40(sp)
800002e8:	02c12623          	sw	a2,44(sp)
800002ec:	02d12823          	sw	a3,48(sp)
800002f0:	02e12a23          	sw	a4,52(sp)
800002f4:	02f12c23          	sw	a5,56(sp)
800002f8:	03012e23          	sw	a6,60(sp)
800002fc:	05112023          	sw	a7,64(sp)
80000300:	05212223          	sw	s2,68(sp)
80000304:	05312423          	sw	s3,72(sp)
80000308:	05412623          	sw	s4,76(sp)
8000030c:	05512823          	sw	s5,80(sp)
80000310:	05612a23          	sw	s6,84(sp)
80000314:	05712c23          	sw	s7,88(sp)
80000318:	05812e23          	sw	s8,92(sp)
8000031c:	07912023          	sw	s9,96(sp)
80000320:	07a12223          	sw	s10,100(sp)
80000324:	07b12423          	sw	s11,104(sp)
80000328:	07c12623          	sw	t3,108(sp)
8000032c:	07d12823          	sw	t4,112(sp)
80000330:	07e12a23          	sw	t5,116(sp)
80000334:	07f12c23          	sw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:275
  jal MGEUI_IRQHandler
80000338:	3ed000ef          	jal	ra,80000f24 <MGEUI_IRQHandler>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:276
  j generic_restore
8000033c:	5dc0006f          	j	80000918 <generic_restore>

80000340 <vector_MGECI_trap_handler>:
vector_MGECI_trap_handler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:279

vector_MGECI_trap_handler:
  STORE_CONTEXT
80000340:	f8010113          	addi	sp,sp,-128
80000344:	00112023          	sw	ra,0(sp)
80000348:	00212223          	sw	sp,4(sp)
8000034c:	00312423          	sw	gp,8(sp)
80000350:	00412623          	sw	tp,12(sp)
80000354:	00512823          	sw	t0,16(sp)
80000358:	00612a23          	sw	t1,20(sp)
8000035c:	00712c23          	sw	t2,24(sp)
80000360:	00812e23          	sw	s0,28(sp)
80000364:	02912023          	sw	s1,32(sp)
80000368:	02a12223          	sw	a0,36(sp)
8000036c:	02b12423          	sw	a1,40(sp)
80000370:	02c12623          	sw	a2,44(sp)
80000374:	02d12823          	sw	a3,48(sp)
80000378:	02e12a23          	sw	a4,52(sp)
8000037c:	02f12c23          	sw	a5,56(sp)
80000380:	03012e23          	sw	a6,60(sp)
80000384:	05112023          	sw	a7,64(sp)
80000388:	05212223          	sw	s2,68(sp)
8000038c:	05312423          	sw	s3,72(sp)
80000390:	05412623          	sw	s4,76(sp)
80000394:	05512823          	sw	s5,80(sp)
80000398:	05612a23          	sw	s6,84(sp)
8000039c:	05712c23          	sw	s7,88(sp)
800003a0:	05812e23          	sw	s8,92(sp)
800003a4:	07912023          	sw	s9,96(sp)
800003a8:	07a12223          	sw	s10,100(sp)
800003ac:	07b12423          	sw	s11,104(sp)
800003b0:	07c12623          	sw	t3,108(sp)
800003b4:	07d12823          	sw	t4,112(sp)
800003b8:	07e12a23          	sw	t5,116(sp)
800003bc:	07f12c23          	sw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:280
  jal MGECI_IRQHandler
800003c0:	349000ef          	jal	ra,80000f08 <MGECI_IRQHandler>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:281
  j generic_restore
800003c4:	5540006f          	j	80000918 <generic_restore>

800003c8 <vector_MSYS_EI0_trap_handler>:
vector_MSYS_EI0_trap_handler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:284

vector_MSYS_EI0_trap_handler:
  STORE_CONTEXT
800003c8:	f8010113          	addi	sp,sp,-128
800003cc:	00112023          	sw	ra,0(sp)
800003d0:	00212223          	sw	sp,4(sp)
800003d4:	00312423          	sw	gp,8(sp)
800003d8:	00412623          	sw	tp,12(sp)
800003dc:	00512823          	sw	t0,16(sp)
800003e0:	00612a23          	sw	t1,20(sp)
800003e4:	00712c23          	sw	t2,24(sp)
800003e8:	00812e23          	sw	s0,28(sp)
800003ec:	02912023          	sw	s1,32(sp)
800003f0:	02a12223          	sw	a0,36(sp)
800003f4:	02b12423          	sw	a1,40(sp)
800003f8:	02c12623          	sw	a2,44(sp)
800003fc:	02d12823          	sw	a3,48(sp)
80000400:	02e12a23          	sw	a4,52(sp)
80000404:	02f12c23          	sw	a5,56(sp)
80000408:	03012e23          	sw	a6,60(sp)
8000040c:	05112023          	sw	a7,64(sp)
80000410:	05212223          	sw	s2,68(sp)
80000414:	05312423          	sw	s3,72(sp)
80000418:	05412623          	sw	s4,76(sp)
8000041c:	05512823          	sw	s5,80(sp)
80000420:	05612a23          	sw	s6,84(sp)
80000424:	05712c23          	sw	s7,88(sp)
80000428:	05812e23          	sw	s8,92(sp)
8000042c:	07912023          	sw	s9,96(sp)
80000430:	07a12223          	sw	s10,100(sp)
80000434:	07b12423          	sw	s11,104(sp)
80000438:	07c12623          	sw	t3,108(sp)
8000043c:	07d12823          	sw	t4,112(sp)
80000440:	07e12a23          	sw	t5,116(sp)
80000444:	07f12c23          	sw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:285
  jal MSYS_EI0_IRQHandler
80000448:	694010ef          	jal	ra,80001adc <MSYS_EI0_IRQHandler>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:286
  j generic_restore
8000044c:	4cc0006f          	j	80000918 <generic_restore>

80000450 <vector_MSYS_EI1_trap_handler>:
vector_MSYS_EI1_trap_handler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:289

vector_MSYS_EI1_trap_handler:
  STORE_CONTEXT
80000450:	f8010113          	addi	sp,sp,-128
80000454:	00112023          	sw	ra,0(sp)
80000458:	00212223          	sw	sp,4(sp)
8000045c:	00312423          	sw	gp,8(sp)
80000460:	00412623          	sw	tp,12(sp)
80000464:	00512823          	sw	t0,16(sp)
80000468:	00612a23          	sw	t1,20(sp)
8000046c:	00712c23          	sw	t2,24(sp)
80000470:	00812e23          	sw	s0,28(sp)
80000474:	02912023          	sw	s1,32(sp)
80000478:	02a12223          	sw	a0,36(sp)
8000047c:	02b12423          	sw	a1,40(sp)
80000480:	02c12623          	sw	a2,44(sp)
80000484:	02d12823          	sw	a3,48(sp)
80000488:	02e12a23          	sw	a4,52(sp)
8000048c:	02f12c23          	sw	a5,56(sp)
80000490:	03012e23          	sw	a6,60(sp)
80000494:	05112023          	sw	a7,64(sp)
80000498:	05212223          	sw	s2,68(sp)
8000049c:	05312423          	sw	s3,72(sp)
800004a0:	05412623          	sw	s4,76(sp)
800004a4:	05512823          	sw	s5,80(sp)
800004a8:	05612a23          	sw	s6,84(sp)
800004ac:	05712c23          	sw	s7,88(sp)
800004b0:	05812e23          	sw	s8,92(sp)
800004b4:	07912023          	sw	s9,96(sp)
800004b8:	07a12223          	sw	s10,100(sp)
800004bc:	07b12423          	sw	s11,104(sp)
800004c0:	07c12623          	sw	t3,108(sp)
800004c4:	07d12823          	sw	t4,112(sp)
800004c8:	07e12a23          	sw	t5,116(sp)
800004cc:	07f12c23          	sw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:290
  jal MSYS_EI1_IRQHandler
800004d0:	28d000ef          	jal	ra,80000f5c <MSYS_EI1_IRQHandler>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:291
  j generic_restore
800004d4:	4440006f          	j	80000918 <generic_restore>

800004d8 <vector_MSYS_EI2_trap_handler>:
vector_MSYS_EI2_trap_handler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:294

vector_MSYS_EI2_trap_handler:
  STORE_CONTEXT
800004d8:	f8010113          	addi	sp,sp,-128
800004dc:	00112023          	sw	ra,0(sp)
800004e0:	00212223          	sw	sp,4(sp)
800004e4:	00312423          	sw	gp,8(sp)
800004e8:	00412623          	sw	tp,12(sp)
800004ec:	00512823          	sw	t0,16(sp)
800004f0:	00612a23          	sw	t1,20(sp)
800004f4:	00712c23          	sw	t2,24(sp)
800004f8:	00812e23          	sw	s0,28(sp)
800004fc:	02912023          	sw	s1,32(sp)
80000500:	02a12223          	sw	a0,36(sp)
80000504:	02b12423          	sw	a1,40(sp)
80000508:	02c12623          	sw	a2,44(sp)
8000050c:	02d12823          	sw	a3,48(sp)
80000510:	02e12a23          	sw	a4,52(sp)
80000514:	02f12c23          	sw	a5,56(sp)
80000518:	03012e23          	sw	a6,60(sp)
8000051c:	05112023          	sw	a7,64(sp)
80000520:	05212223          	sw	s2,68(sp)
80000524:	05312423          	sw	s3,72(sp)
80000528:	05412623          	sw	s4,76(sp)
8000052c:	05512823          	sw	s5,80(sp)
80000530:	05612a23          	sw	s6,84(sp)
80000534:	05712c23          	sw	s7,88(sp)
80000538:	05812e23          	sw	s8,92(sp)
8000053c:	07912023          	sw	s9,96(sp)
80000540:	07a12223          	sw	s10,100(sp)
80000544:	07b12423          	sw	s11,104(sp)
80000548:	07c12623          	sw	t3,108(sp)
8000054c:	07d12823          	sw	t4,112(sp)
80000550:	07e12a23          	sw	t5,116(sp)
80000554:	07f12c23          	sw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:295
  jal MSYS_EI2_IRQHandler
80000558:	221000ef          	jal	ra,80000f78 <MSYS_EI2_IRQHandler>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:296
  j generic_restore
8000055c:	3bc0006f          	j	80000918 <generic_restore>

80000560 <vector_MSYS_EI3_trap_handler>:
vector_MSYS_EI3_trap_handler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:299

vector_MSYS_EI3_trap_handler:
  STORE_CONTEXT
80000560:	f8010113          	addi	sp,sp,-128
80000564:	00112023          	sw	ra,0(sp)
80000568:	00212223          	sw	sp,4(sp)
8000056c:	00312423          	sw	gp,8(sp)
80000570:	00412623          	sw	tp,12(sp)
80000574:	00512823          	sw	t0,16(sp)
80000578:	00612a23          	sw	t1,20(sp)
8000057c:	00712c23          	sw	t2,24(sp)
80000580:	00812e23          	sw	s0,28(sp)
80000584:	02912023          	sw	s1,32(sp)
80000588:	02a12223          	sw	a0,36(sp)
8000058c:	02b12423          	sw	a1,40(sp)
80000590:	02c12623          	sw	a2,44(sp)
80000594:	02d12823          	sw	a3,48(sp)
80000598:	02e12a23          	sw	a4,52(sp)
8000059c:	02f12c23          	sw	a5,56(sp)
800005a0:	03012e23          	sw	a6,60(sp)
800005a4:	05112023          	sw	a7,64(sp)
800005a8:	05212223          	sw	s2,68(sp)
800005ac:	05312423          	sw	s3,72(sp)
800005b0:	05412623          	sw	s4,76(sp)
800005b4:	05512823          	sw	s5,80(sp)
800005b8:	05612a23          	sw	s6,84(sp)
800005bc:	05712c23          	sw	s7,88(sp)
800005c0:	05812e23          	sw	s8,92(sp)
800005c4:	07912023          	sw	s9,96(sp)
800005c8:	07a12223          	sw	s10,100(sp)
800005cc:	07b12423          	sw	s11,104(sp)
800005d0:	07c12623          	sw	t3,108(sp)
800005d4:	07d12823          	sw	t4,112(sp)
800005d8:	07e12a23          	sw	t5,116(sp)
800005dc:	07f12c23          	sw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:300
  jal MSYS_EI3_IRQHandler
800005e0:	1b5000ef          	jal	ra,80000f94 <MSYS_EI3_IRQHandler>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:301
  j generic_restore
800005e4:	3340006f          	j	80000918 <generic_restore>

800005e8 <vector_MSYS_EI4_trap_handler>:
vector_MSYS_EI4_trap_handler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:304

vector_MSYS_EI4_trap_handler:
  STORE_CONTEXT
800005e8:	f8010113          	addi	sp,sp,-128
800005ec:	00112023          	sw	ra,0(sp)
800005f0:	00212223          	sw	sp,4(sp)
800005f4:	00312423          	sw	gp,8(sp)
800005f8:	00412623          	sw	tp,12(sp)
800005fc:	00512823          	sw	t0,16(sp)
80000600:	00612a23          	sw	t1,20(sp)
80000604:	00712c23          	sw	t2,24(sp)
80000608:	00812e23          	sw	s0,28(sp)
8000060c:	02912023          	sw	s1,32(sp)
80000610:	02a12223          	sw	a0,36(sp)
80000614:	02b12423          	sw	a1,40(sp)
80000618:	02c12623          	sw	a2,44(sp)
8000061c:	02d12823          	sw	a3,48(sp)
80000620:	02e12a23          	sw	a4,52(sp)
80000624:	02f12c23          	sw	a5,56(sp)
80000628:	03012e23          	sw	a6,60(sp)
8000062c:	05112023          	sw	a7,64(sp)
80000630:	05212223          	sw	s2,68(sp)
80000634:	05312423          	sw	s3,72(sp)
80000638:	05412623          	sw	s4,76(sp)
8000063c:	05512823          	sw	s5,80(sp)
80000640:	05612a23          	sw	s6,84(sp)
80000644:	05712c23          	sw	s7,88(sp)
80000648:	05812e23          	sw	s8,92(sp)
8000064c:	07912023          	sw	s9,96(sp)
80000650:	07a12223          	sw	s10,100(sp)
80000654:	07b12423          	sw	s11,104(sp)
80000658:	07c12623          	sw	t3,108(sp)
8000065c:	07d12823          	sw	t4,112(sp)
80000660:	07e12a23          	sw	t5,116(sp)
80000664:	07f12c23          	sw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:305
  jal MSYS_EI4_IRQHandler
80000668:	149000ef          	jal	ra,80000fb0 <MSYS_EI4_IRQHandler>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:306
  j generic_restore
8000066c:	2ac0006f          	j	80000918 <generic_restore>

80000670 <vector_MSYS_EI5_trap_handler>:
vector_MSYS_EI5_trap_handler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:309

vector_MSYS_EI5_trap_handler:
  STORE_CONTEXT
80000670:	f8010113          	addi	sp,sp,-128
80000674:	00112023          	sw	ra,0(sp)
80000678:	00212223          	sw	sp,4(sp)
8000067c:	00312423          	sw	gp,8(sp)
80000680:	00412623          	sw	tp,12(sp)
80000684:	00512823          	sw	t0,16(sp)
80000688:	00612a23          	sw	t1,20(sp)
8000068c:	00712c23          	sw	t2,24(sp)
80000690:	00812e23          	sw	s0,28(sp)
80000694:	02912023          	sw	s1,32(sp)
80000698:	02a12223          	sw	a0,36(sp)
8000069c:	02b12423          	sw	a1,40(sp)
800006a0:	02c12623          	sw	a2,44(sp)
800006a4:	02d12823          	sw	a3,48(sp)
800006a8:	02e12a23          	sw	a4,52(sp)
800006ac:	02f12c23          	sw	a5,56(sp)
800006b0:	03012e23          	sw	a6,60(sp)
800006b4:	05112023          	sw	a7,64(sp)
800006b8:	05212223          	sw	s2,68(sp)
800006bc:	05312423          	sw	s3,72(sp)
800006c0:	05412623          	sw	s4,76(sp)
800006c4:	05512823          	sw	s5,80(sp)
800006c8:	05612a23          	sw	s6,84(sp)
800006cc:	05712c23          	sw	s7,88(sp)
800006d0:	05812e23          	sw	s8,92(sp)
800006d4:	07912023          	sw	s9,96(sp)
800006d8:	07a12223          	sw	s10,100(sp)
800006dc:	07b12423          	sw	s11,104(sp)
800006e0:	07c12623          	sw	t3,108(sp)
800006e4:	07d12823          	sw	t4,112(sp)
800006e8:	07e12a23          	sw	t5,116(sp)
800006ec:	07f12c23          	sw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:310
  jal MSYS_EI5_IRQHandler
800006f0:	0dd000ef          	jal	ra,80000fcc <MSYS_EI5_IRQHandler>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:311
  j generic_restore
800006f4:	2240006f          	j	80000918 <generic_restore>

800006f8 <vector_SUBSYS_IRQHandler>:
vector_SUBSYS_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:314

vector_SUBSYS_IRQHandler:
  STORE_CONTEXT
800006f8:	f8010113          	addi	sp,sp,-128
800006fc:	00112023          	sw	ra,0(sp)
80000700:	00212223          	sw	sp,4(sp)
80000704:	00312423          	sw	gp,8(sp)
80000708:	00412623          	sw	tp,12(sp)
8000070c:	00512823          	sw	t0,16(sp)
80000710:	00612a23          	sw	t1,20(sp)
80000714:	00712c23          	sw	t2,24(sp)
80000718:	00812e23          	sw	s0,28(sp)
8000071c:	02912023          	sw	s1,32(sp)
80000720:	02a12223          	sw	a0,36(sp)
80000724:	02b12423          	sw	a1,40(sp)
80000728:	02c12623          	sw	a2,44(sp)
8000072c:	02d12823          	sw	a3,48(sp)
80000730:	02e12a23          	sw	a4,52(sp)
80000734:	02f12c23          	sw	a5,56(sp)
80000738:	03012e23          	sw	a6,60(sp)
8000073c:	05112023          	sw	a7,64(sp)
80000740:	05212223          	sw	s2,68(sp)
80000744:	05312423          	sw	s3,72(sp)
80000748:	05412623          	sw	s4,76(sp)
8000074c:	05512823          	sw	s5,80(sp)
80000750:	05612a23          	sw	s6,84(sp)
80000754:	05712c23          	sw	s7,88(sp)
80000758:	05812e23          	sw	s8,92(sp)
8000075c:	07912023          	sw	s9,96(sp)
80000760:	07a12223          	sw	s10,100(sp)
80000764:	07b12423          	sw	s11,104(sp)
80000768:	07c12623          	sw	t3,108(sp)
8000076c:	07d12823          	sw	t4,112(sp)
80000770:	07e12a23          	sw	t5,116(sp)
80000774:	07f12c23          	sw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:315
  jal SUBSYS_IRQHandler
80000778:	7c8000ef          	jal	ra,80000f40 <SUBSYS_IRQHandler>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:316
  j generic_restore
8000077c:	19c0006f          	j	80000918 <generic_restore>

80000780 <vector_MSYS_EI6_trap_handler>:
vector_MSYS_EI6_trap_handler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:320

#ifndef MIV_RV32_V3_0
vector_MSYS_EI6_trap_handler:
  STORE_CONTEXT
80000780:	f8010113          	addi	sp,sp,-128
80000784:	00112023          	sw	ra,0(sp)
80000788:	00212223          	sw	sp,4(sp)
8000078c:	00312423          	sw	gp,8(sp)
80000790:	00412623          	sw	tp,12(sp)
80000794:	00512823          	sw	t0,16(sp)
80000798:	00612a23          	sw	t1,20(sp)
8000079c:	00712c23          	sw	t2,24(sp)
800007a0:	00812e23          	sw	s0,28(sp)
800007a4:	02912023          	sw	s1,32(sp)
800007a8:	02a12223          	sw	a0,36(sp)
800007ac:	02b12423          	sw	a1,40(sp)
800007b0:	02c12623          	sw	a2,44(sp)
800007b4:	02d12823          	sw	a3,48(sp)
800007b8:	02e12a23          	sw	a4,52(sp)
800007bc:	02f12c23          	sw	a5,56(sp)
800007c0:	03012e23          	sw	a6,60(sp)
800007c4:	05112023          	sw	a7,64(sp)
800007c8:	05212223          	sw	s2,68(sp)
800007cc:	05312423          	sw	s3,72(sp)
800007d0:	05412623          	sw	s4,76(sp)
800007d4:	05512823          	sw	s5,80(sp)
800007d8:	05612a23          	sw	s6,84(sp)
800007dc:	05712c23          	sw	s7,88(sp)
800007e0:	05812e23          	sw	s8,92(sp)
800007e4:	07912023          	sw	s9,96(sp)
800007e8:	07a12223          	sw	s10,100(sp)
800007ec:	07b12423          	sw	s11,104(sp)
800007f0:	07c12623          	sw	t3,108(sp)
800007f4:	07d12823          	sw	t4,112(sp)
800007f8:	07e12a23          	sw	t5,116(sp)
800007fc:	07f12c23          	sw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:321
  jal MSYS_EI6_IRQHandler
80000800:	001000ef          	jal	ra,80001000 <MSYS_EI6_IRQHandler>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:322
  j generic_restore
80000804:	1140006f          	j	80000918 <generic_restore>

80000808 <vector_MSYS_EI7_trap_handler>:
vector_MSYS_EI7_trap_handler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:325

vector_MSYS_EI7_trap_handler:
  STORE_CONTEXT
80000808:	f8010113          	addi	sp,sp,-128
8000080c:	00112023          	sw	ra,0(sp)
80000810:	00212223          	sw	sp,4(sp)
80000814:	00312423          	sw	gp,8(sp)
80000818:	00412623          	sw	tp,12(sp)
8000081c:	00512823          	sw	t0,16(sp)
80000820:	00612a23          	sw	t1,20(sp)
80000824:	00712c23          	sw	t2,24(sp)
80000828:	00812e23          	sw	s0,28(sp)
8000082c:	02912023          	sw	s1,32(sp)
80000830:	02a12223          	sw	a0,36(sp)
80000834:	02b12423          	sw	a1,40(sp)
80000838:	02c12623          	sw	a2,44(sp)
8000083c:	02d12823          	sw	a3,48(sp)
80000840:	02e12a23          	sw	a4,52(sp)
80000844:	02f12c23          	sw	a5,56(sp)
80000848:	03012e23          	sw	a6,60(sp)
8000084c:	05112023          	sw	a7,64(sp)
80000850:	05212223          	sw	s2,68(sp)
80000854:	05312423          	sw	s3,72(sp)
80000858:	05412623          	sw	s4,76(sp)
8000085c:	05512823          	sw	s5,80(sp)
80000860:	05612a23          	sw	s6,84(sp)
80000864:	05712c23          	sw	s7,88(sp)
80000868:	05812e23          	sw	s8,92(sp)
8000086c:	07912023          	sw	s9,96(sp)
80000870:	07a12223          	sw	s10,100(sp)
80000874:	07b12423          	sw	s11,104(sp)
80000878:	07c12623          	sw	t3,108(sp)
8000087c:	07d12823          	sw	t4,112(sp)
80000880:	07e12a23          	sw	t5,116(sp)
80000884:	07f12c23          	sw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:326
  jal MSYS_EI7_IRQHandler
80000888:	794000ef          	jal	ra,8000101c <MSYS_EI7_IRQHandler>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:327
  j generic_restore
8000088c:	08c0006f          	j	80000918 <generic_restore>

80000890 <vector_SUBSYSR_IRQHandler>:
vector_SUBSYSR_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:331


vector_SUBSYSR_IRQHandler:
  STORE_CONTEXT
80000890:	f8010113          	addi	sp,sp,-128
80000894:	00112023          	sw	ra,0(sp)
80000898:	00212223          	sw	sp,4(sp)
8000089c:	00312423          	sw	gp,8(sp)
800008a0:	00412623          	sw	tp,12(sp)
800008a4:	00512823          	sw	t0,16(sp)
800008a8:	00612a23          	sw	t1,20(sp)
800008ac:	00712c23          	sw	t2,24(sp)
800008b0:	00812e23          	sw	s0,28(sp)
800008b4:	02912023          	sw	s1,32(sp)
800008b8:	02a12223          	sw	a0,36(sp)
800008bc:	02b12423          	sw	a1,40(sp)
800008c0:	02c12623          	sw	a2,44(sp)
800008c4:	02d12823          	sw	a3,48(sp)
800008c8:	02e12a23          	sw	a4,52(sp)
800008cc:	02f12c23          	sw	a5,56(sp)
800008d0:	03012e23          	sw	a6,60(sp)
800008d4:	05112023          	sw	a7,64(sp)
800008d8:	05212223          	sw	s2,68(sp)
800008dc:	05312423          	sw	s3,72(sp)
800008e0:	05412623          	sw	s4,76(sp)
800008e4:	05512823          	sw	s5,80(sp)
800008e8:	05612a23          	sw	s6,84(sp)
800008ec:	05712c23          	sw	s7,88(sp)
800008f0:	05812e23          	sw	s8,92(sp)
800008f4:	07912023          	sw	s9,96(sp)
800008f8:	07a12223          	sw	s10,100(sp)
800008fc:	07b12423          	sw	s11,104(sp)
80000900:	07c12623          	sw	t3,108(sp)
80000904:	07d12823          	sw	t4,112(sp)
80000908:	07e12a23          	sw	t5,116(sp)
8000090c:	07f12c23          	sw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:332
  jal SUBSYSR_IRQHandler
80000910:	728000ef          	jal	ra,80001038 <SUBSYSR_IRQHandler>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:333
  j generic_restore
80000914:	0040006f          	j	80000918 <generic_restore>

80000918 <generic_restore>:
generic_restore():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:339

#endif /*MIV_RV32_V3_0*/
#endif /* MIV_LEGACY_RV32 */

generic_restore:
  LREG x1, 0 * REGBYTES(sp)
80000918:	00012083          	lw	ra,0(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:340
  LREG x2, 1 * REGBYTES(sp)
8000091c:	00412103          	lw	sp,4(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:341
  LREG x3, 2 * REGBYTES(sp)
80000920:	00812183          	lw	gp,8(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:342
  LREG x4, 3 * REGBYTES(sp)
80000924:	00c12203          	lw	tp,12(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:343
  LREG x5, 4 * REGBYTES(sp)
80000928:	01012283          	lw	t0,16(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:344
  LREG x6, 5 * REGBYTES(sp)
8000092c:	01412303          	lw	t1,20(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:345
  LREG x7, 6 * REGBYTES(sp)
80000930:	01812383          	lw	t2,24(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:346
  LREG x8, 7 * REGBYTES(sp)
80000934:	01c12403          	lw	s0,28(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:347
  LREG x9, 8 * REGBYTES(sp)
80000938:	02012483          	lw	s1,32(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:348
  LREG x10, 9 * REGBYTES(sp)
8000093c:	02412503          	lw	a0,36(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:349
  LREG x11, 10 * REGBYTES(sp)
80000940:	02812583          	lw	a1,40(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:350
  LREG x12, 11 * REGBYTES(sp)
80000944:	02c12603          	lw	a2,44(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:351
  LREG x13, 12 * REGBYTES(sp)
80000948:	03012683          	lw	a3,48(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:352
  LREG x14, 13 * REGBYTES(sp)
8000094c:	03412703          	lw	a4,52(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:353
  LREG x15, 14 * REGBYTES(sp)
80000950:	03812783          	lw	a5,56(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:354
  LREG x16, 15 * REGBYTES(sp)
80000954:	03c12803          	lw	a6,60(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:355
  LREG x17, 16 * REGBYTES(sp)
80000958:	04012883          	lw	a7,64(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:356
  LREG x18, 17 * REGBYTES(sp)
8000095c:	04412903          	lw	s2,68(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:357
  LREG x19, 18 * REGBYTES(sp)
80000960:	04812983          	lw	s3,72(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:358
  LREG x20, 19 * REGBYTES(sp)
80000964:	04c12a03          	lw	s4,76(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:359
  LREG x21, 20 * REGBYTES(sp)
80000968:	05012a83          	lw	s5,80(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:360
  LREG x22, 21 * REGBYTES(sp)
8000096c:	05412b03          	lw	s6,84(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:361
  LREG x23, 22 * REGBYTES(sp)
80000970:	05812b83          	lw	s7,88(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:362
  LREG x24, 23 * REGBYTES(sp)
80000974:	05c12c03          	lw	s8,92(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:363
  LREG x25, 24 * REGBYTES(sp)
80000978:	06012c83          	lw	s9,96(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:364
  LREG x26, 25 * REGBYTES(sp)
8000097c:	06412d03          	lw	s10,100(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:365
  LREG x27, 26 * REGBYTES(sp)
80000980:	06812d83          	lw	s11,104(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:366
  LREG x28, 27 * REGBYTES(sp)
80000984:	06c12e03          	lw	t3,108(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:367
  LREG x29, 28 * REGBYTES(sp)
80000988:	07012e83          	lw	t4,112(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:368
  LREG x30, 29 * REGBYTES(sp)
8000098c:	07412f03          	lw	t5,116(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:369
  LREG x31, 30 * REGBYTES(sp)
80000990:	07812f83          	lw	t6,120(sp)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:408
  flw	f30, 30 * REGBYTES(sp)
  flw	f31, 31 * REGBYTES(sp)
  #endif /* __riscv_flen */
  #endif /* MIV_FP_CONTEXT_SAVE */

  addi sp, sp, SP_SHIFT_OFFSET*REGBYTES
80000994:	08010113          	addi	sp,sp,128
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:409
  mret
80000998:	30200073          	mret
8000099c:	0000                	unimp
	...

Disassembly of section .text:

800009a0 <handle_reset>:
handle_reset():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:418
/* Ensure instructions are not relaxed, since gp is not yet set */
.option push
.option norelax

#ifndef MIV_RV32_V3_0
  csrwi mstatus, 0
800009a0:	30005073          	csrwi	mstatus,0
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:419
  csrwi mie, 0
800009a4:	30405073          	csrwi	mie,0
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:420
  la ra, _start
800009a8:	fffff097          	auipc	ra,0xfffff
800009ac:	65808093          	addi	ra,ra,1624 # 80000000 <RAM_START_ADDRESS>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:424

/* Clearnig this to be on safer side as RTL doesnt seem to clear it on reset. */
#ifndef MIV_LEGACY_RV32
  li t0, MTIMEH_ADDR
800009b0:	0200c2b7          	lui	t0,0x200c
800009b4:	ffc28293          	addi	t0,t0,-4 # 200bffc <RAM_SIZE+0x2003ffc>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:425
  sw x0, 0(t0)
800009b8:	0002a023          	sw	zero,0(t0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:428
#endif

  csrr t0, misa
800009bc:	301022f3          	csrr	t0,misa
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:429
  andi t0, t0, A_EXTENSION_MASK
800009c0:	0012f293          	andi	t0,t0,1
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:430
  bnez t0, ima_cores_setup          /* Jump to IMA core handling */
800009c4:	02029663          	bnez	t0,800009f0 <ima_cores_setup>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:438
/* For MIV_RV32 cores the mtvec exception base address is fixed at Reset vector
   address + 0x4. Check the mode bits. */
/* In the MIV_RV32 v3.1, the MTVEC exception base address is WARL, and can be 
   configured by the user at runtime */

  csrr t0, mtvec
800009c8:	305022f3          	csrr	t0,mtvec
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:439
  andi t0, t0, MTVEC_MODE_BIT_MASK
800009cc:	0032f293          	andi	t0,t0,3
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:440
  li t1, MTVEC_VECTORED_MODE_VAL
800009d0:	00100313          	li	t1,1
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:441
  bne t0, t1, ima_cores_setup        /* Jump to IMA core handling */
800009d4:	00629e63          	bne	t0,t1,800009f0 <ima_cores_setup>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:445

  /* When mode = 1 => this is vectored mode on MIV_RV32 core.
     Verify that the trap_handler address matches the configuration in MTVEC */
  csrr t0, mtvec
800009d8:	305022f3          	csrr	t0,mtvec
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:446
  andi t0, t0, 0xFFFFFFFC
800009dc:	ffc2f293          	andi	t0,t0,-4
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:447
  la t1, trap_entry
800009e0:	fffff317          	auipc	t1,0xfffff
800009e4:	62430313          	addi	t1,t1,1572 # 80000004 <trap_entry>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:448
  bne t0, t1, vector_address_not_matching
800009e8:	04629863          	bne	t0,t1,80000a38 <vector_address_not_matching>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:449
  j generic_reset_handling
800009ec:	0100006f          	j	800009fc <generic_reset_handling>

800009f0 <ima_cores_setup>:
ima_cores_setup():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:476
  bne t0, t1, vector_address_not_matching
  j generic_reset_handling
#endif /*MIV_RV32_V3_0*/

ima_cores_setup:
  la t0, trap_entry
800009f0:	fffff297          	auipc	t0,0xfffff
800009f4:	61428293          	addi	t0,t0,1556 # 80000004 <trap_entry>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:482

#ifdef MIV_LEGACY_RV32_VECTORED_INTERRUPTS
  addi t0, t0, 0x01 /* Set the mode bit for IMA cores.
                       For both MIV_RV32 v3.1 and v3.0 cores this is done by configurator. */
#endif
  csrw mtvec, t0
800009f8:	30529073          	csrw	mtvec,t0

800009fc <generic_reset_handling>:
generic_reset_handling():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:487

generic_reset_handling:
/* Copy sdata section first so that the gp is set and linker relaxation can be
   used */
    la a4, __sdata_load
800009fc:	00001717          	auipc	a4,0x1
80000a00:	20470713          	addi	a4,a4,516 # 80001c00 <__data_load>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:488
    la a5, __sdata_start
80000a04:	00001797          	auipc	a5,0x1
80000a08:	1fc78793          	addi	a5,a5,508 # 80001c00 <__data_load>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:489
    la a6, __sdata_end
80000a0c:	00001817          	auipc	a6,0x1
80000a10:	1f480813          	addi	a6,a6,500 # 80001c00 <__data_load>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:490
    beq a4, a5, 1f     /* Exit if source and dest are same */
80000a14:	00f70863          	beq	a4,a5,80000a24 <generic_reset_handling+0x28>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:491
    beq a5, a6, 1f     /* Exit if section start and end addresses are same */
80000a18:	01078663          	beq	a5,a6,80000a24 <generic_reset_handling+0x28>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:492
    call block_copy
80000a1c:	00000097          	auipc	ra,0x0
80000a20:	09c080e7          	jalr	156(ra) # 80000ab8 <block_copy>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:496

1:
  /* initialize global pointer */
  la gp, __global_pointer$
80000a24:	00002197          	auipc	gp,0x2
80000a28:	9dc18193          	addi	gp,gp,-1572 # 80002400 <__global_pointer$>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:513
  csrw mstatus, t1

  lui t0, 0x0
  fscsr t0
#endif
  call initializations
80000a2c:	010000ef          	jal	ra,80000a3c <initializations>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:515
  /* Initialize stack pointer */
  la sp, __stack_top
80000a30:	10018113          	addi	sp,gp,256 # 80002500 <__stack_top>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:518

  /* Jump into C code */
  j _init
80000a34:	4400006f          	j	80000e74 <_init>

80000a38 <vector_address_not_matching>:
vector_address_not_matching():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:523

/* Error: trap_entry is not at the expected address of reset_vector+mtvec offset
   as configured in the MIV_RV32 core vectored mode */
vector_address_not_matching:
  ebreak
80000a38:	00100073          	ebreak

80000a3c <initializations>:
initializations():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:527

initializations:
/* Initialize the .bss section */
    mv t0, ra           /* Store ra for future use */
80000a3c:	00008293          	mv	t0,ra
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:528
    la  a5, __bss_start
80000a40:	8e018793          	addi	a5,gp,-1824 # 80001ce0 <__sbss_end>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:529
    la  a6, __bss_end
80000a44:	90018813          	addi	a6,gp,-1792 # 80001d00 <__bss_end>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:530
    beq a5, a6, 1f     /* Section start and end address are the same */
80000a48:	01078463          	beq	a5,a6,80000a50 <initializations+0x14>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:531
    call zeroize_block
80000a4c:	04c000ef          	jal	ra,80000a98 <zeroize_block>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:535

1:
/* Initialize the .sbss section */
    la  a5, __sbss_start
80000a50:	8c018793          	addi	a5,gp,-1856 # 80001cc0 <__data_end>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:536
    la  a6, __sbss_end
80000a54:	8e018813          	addi	a6,gp,-1824 # 80001ce0 <__sbss_end>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:537
    beq a5, a6, 1f     /* Section start and end address are the same */
80000a58:	01078c63          	beq	a5,a6,80000a70 <initializations+0x34>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:538
    call zeroize_block
80000a5c:	03c000ef          	jal	ra,80000a98 <zeroize_block>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:541

/* Clear heap */
    la  a5, __heap_start
80000a60:	90018793          	addi	a5,gp,-1792 # 80001d00 <__bss_end>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:542
    la  a6, __heap_end
80000a64:	90018813          	addi	a6,gp,-1792 # 80001d00 <__bss_end>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:543
    beq a5, a6, 1f     /* Section start and end address are the same */
80000a68:	01078463          	beq	a5,a6,80000a70 <initializations+0x34>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:544
    call zeroize_block
80000a6c:	02c000ef          	jal	ra,80000a98 <zeroize_block>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:548

1:
/* Copy data section */
    la  a4, __data_load
80000a70:	00001717          	auipc	a4,0x1
80000a74:	19070713          	addi	a4,a4,400 # 80001c00 <__data_load>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:549
    la  a5, __data_start
80000a78:	00001797          	auipc	a5,0x1
80000a7c:	18878793          	addi	a5,a5,392 # 80001c00 <__data_load>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:550
    la  a6, __data_end
80000a80:	8c018813          	addi	a6,gp,-1856 # 80001cc0 <__data_end>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:551
    beq a4, a5, 1f     /* Exit early if source and dest are same */
80000a84:	00f70663          	beq	a4,a5,80000a90 <initializations+0x54>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:552
    beq a5, a6, 1f     /* Section start and end addresses are the same */
80000a88:	01078463          	beq	a5,a6,80000a90 <initializations+0x54>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:553
    call block_copy
80000a8c:	02c000ef          	jal	ra,80000ab8 <block_copy>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:556

1:
    mv ra, t0           /* Retrieve ra */
80000a90:	00028093          	mv	ra,t0
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:557
    ret
80000a94:	00008067          	ret

80000a98 <zeroize_block>:
zeroize_block():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:560

zeroize_block:
    bltu a6, a5, block_copy_error   /* Error. End address is less than start */
80000a98:	04f86463          	bltu	a6,a5,80000ae0 <block_copy_error>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:561
    or a7, a6, a5                   /* Check if start or end is unalined */
80000a9c:	00f868b3          	or	a7,a6,a5
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:562
    andi a7, a7, 0x03u
80000aa0:	0038f893          	andi	a7,a7,3
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:563
    bgtz a7, block_copy_error       /* Unaligned addresses error*/
80000aa4:	03104e63          	bgtz	a7,80000ae0 <block_copy_error>

80000aa8 <zeroize_loop>:
zeroize_loop():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:565
zeroize_loop:
    sw x0, 0(a5)
80000aa8:	0007a023          	sw	zero,0(a5)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:566
    add a5, a5, __SIZEOF_POINTER__
80000aac:	00478793          	addi	a5,a5,4
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:567
    blt a5, a6, zeroize_loop
80000ab0:	ff07cce3          	blt	a5,a6,80000aa8 <zeroize_loop>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:568
    ret
80000ab4:	00008067          	ret

80000ab8 <block_copy>:
block_copy():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:571

block_copy:
    bltu a6, a5, block_copy_error   /* Error. End address is less than start */
80000ab8:	02f86463          	bltu	a6,a5,80000ae0 <block_copy_error>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:572
    or a7, a6, a5                   /* Check if start or end is unalined */
80000abc:	00f868b3          	or	a7,a6,a5
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:573
    andi a7, a7, 0x03u
80000ac0:	0038f893          	andi	a7,a7,3
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:574
    bgtz a7, block_copy_error       /* Unaligned addresses error*/
80000ac4:	01104e63          	bgtz	a7,80000ae0 <block_copy_error>

80000ac8 <block_copy_loop>:
block_copy_loop():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:576
block_copy_loop:
    lw a7, 0(a4)
80000ac8:	00072883          	lw	a7,0(a4)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:577
    sw a7, 0(a5)
80000acc:	0117a023          	sw	a7,0(a5)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:578
    addi a5, a5, 0x04
80000ad0:	00478793          	addi	a5,a5,4
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:579
    addi a4, a4, 0x04
80000ad4:	00470713          	addi	a4,a4,4
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:580
    blt a5, a6, block_copy_loop
80000ad8:	ff07c8e3          	blt	a5,a6,80000ac8 <block_copy_loop>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:581
    j block_copy_exit
80000adc:	0080006f          	j	80000ae4 <block_copy_exit>

80000ae0 <block_copy_error>:
block_copy_error():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:584

block_copy_error:
    j block_copy_error
80000ae0:	0000006f          	j	80000ae0 <block_copy_error>

80000ae4 <block_copy_exit>:
block_copy_exit():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_entry.S:587

block_copy_exit:
    ret
80000ae4:	00008067          	ret

80000ae8 <MRV_clear_soft_irq>:
MRV_clear_soft_irq():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.h:730

  @return
  This function does not return any value.
 */
static inline void MRV_clear_soft_irq(void)
{
80000ae8:	ff010113          	addi	sp,sp,-16
80000aec:	00812623          	sw	s0,12(sp)
80000af0:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.h:735
#ifdef MIV_LEGACY_RV32
    MSIP = 0x00u;   /* clear soft interrupt */
#else
    /* Clear soft IRQ on MIV_RV32 processor */
    SUBSYS->soft_reg &= ~SUBSYS_SOFT_IRQ;
80000af4:	000067b7          	lui	a5,0x6
80000af8:	0207a703          	lw	a4,32(a5) # 6020 <STACK_SIZE+0x5820>
80000afc:	000067b7          	lui	a5,0x6
80000b00:	ffd77713          	andi	a4,a4,-3
80000b04:	02e7a023          	sw	a4,32(a5) # 6020 <STACK_SIZE+0x5820>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.h:737
#endif
}
80000b08:	00000013          	nop
80000b0c:	00c12403          	lw	s0,12(sp)
80000b10:	01010113          	addi	sp,sp,16
80000b14:	00008067          	ret

80000b18 <handle_m_timer_interrupt>:
handle_m_timer_interrupt():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:192

/*------------------------------------------------------------------------------
 * RISC-V interrupt handler for machine timer interrupts.
 */
void handle_m_timer_interrupt(void)
{
80000b18:	fd010113          	addi	sp,sp,-48
80000b1c:	02112623          	sw	ra,44(sp)
80000b20:	02812423          	sw	s0,40(sp)
80000b24:	03010413          	addi	s0,sp,48
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:193
    clear_csr(mie, MIP_MTIP);
80000b28:	08000793          	li	a5,128
80000b2c:	3047b7f3          	csrrc	a5,mie,a5
80000b30:	fef42623          	sw	a5,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:195

    uint64_t mtime_at_irq = MTIME;
80000b34:	0200c7b7          	lui	a5,0x200c
80000b38:	ff878793          	addi	a5,a5,-8 # 200bff8 <RAM_SIZE+0x2003ff8>
80000b3c:	0007a783          	lw	a5,0(a5)
80000b40:	fef42023          	sw	a5,-32(s0)
80000b44:	fe042223          	sw	zero,-28(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:201

#ifndef NDEBUG
    static volatile uint32_t d_tick = 0u;
#endif

    while(g_systick_cmp_value < (mtime_at_irq + MTIME_DELTA)) {
80000b48:	05c0006f          	j	80000ba4 <handle_m_timer_interrupt+0x8c>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:202
        g_systick_cmp_value = g_systick_cmp_value + g_systick_increment;
80000b4c:	8c818793          	addi	a5,gp,-1848 # 80001cc8 <g_systick_cmp_value>
80000b50:	0047a803          	lw	a6,4(a5)
80000b54:	0007a783          	lw	a5,0(a5)
80000b58:	8c018713          	addi	a4,gp,-1856 # 80001cc0 <__data_end>
80000b5c:	00072583          	lw	a1,0(a4)
80000b60:	00472603          	lw	a2,4(a4)
80000b64:	00b786b3          	add	a3,a5,a1
80000b68:	00068513          	mv	a0,a3
80000b6c:	00f53533          	sltu	a0,a0,a5
80000b70:	00c80733          	add	a4,a6,a2
80000b74:	00e507b3          	add	a5,a0,a4
80000b78:	00078713          	mv	a4,a5
80000b7c:	00068793          	mv	a5,a3
80000b80:	00070813          	mv	a6,a4
80000b84:	8c818713          	addi	a4,gp,-1848 # 80001cc8 <g_systick_cmp_value>
80000b88:	00f72023          	sw	a5,0(a4)
80000b8c:	01072223          	sw	a6,4(a4)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:205

#ifndef NDEBUG
        d_tick += 1;
80000b90:	8d018793          	addi	a5,gp,-1840 # 80001cd0 <d_tick.2196>
80000b94:	0007a783          	lw	a5,0(a5)
80000b98:	00178713          	addi	a4,a5,1
80000b9c:	8d018793          	addi	a5,gp,-1840 # 80001cd0 <d_tick.2196>
80000ba0:	00e7a023          	sw	a4,0(a5)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:201
    while(g_systick_cmp_value < (mtime_at_irq + MTIME_DELTA)) {
80000ba4:	fe042783          	lw	a5,-32(s0)
80000ba8:	fe442803          	lw	a6,-28(s0)
80000bac:	00500593          	li	a1,5
80000bb0:	00000613          	li	a2,0
80000bb4:	00b786b3          	add	a3,a5,a1
80000bb8:	00068513          	mv	a0,a3
80000bbc:	00f53533          	sltu	a0,a0,a5
80000bc0:	00c80733          	add	a4,a6,a2
80000bc4:	00e507b3          	add	a5,a0,a4
80000bc8:	00078713          	mv	a4,a5
80000bcc:	8c818793          	addi	a5,gp,-1848 # 80001cc8 <g_systick_cmp_value>
80000bd0:	0047a803          	lw	a6,4(a5)
80000bd4:	0007a783          	lw	a5,0(a5)
80000bd8:	00070593          	mv	a1,a4
80000bdc:	00080613          	mv	a2,a6
80000be0:	f6b666e3          	bltu	a2,a1,80000b4c <handle_m_timer_interrupt+0x34>
80000be4:	00070593          	mv	a1,a4
80000be8:	00080613          	mv	a2,a6
80000bec:	00c59663          	bne	a1,a2,80000bf8 <handle_m_timer_interrupt+0xe0>
80000bf0:	00068713          	mv	a4,a3
80000bf4:	f4e7ece3          	bltu	a5,a4,80000b4c <handle_m_timer_interrupt+0x34>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:223
     * If you are running the program using the debugger and halt the CPU at a 
     * breakpoint, MTIME will continue to increment and interrupts will be 
     * missed; resulting in d_tick > 1.
     */

    WRITE_MTIMECMP(g_systick_cmp_value);
80000bf8:	020047b7          	lui	a5,0x2004
80000bfc:	00478793          	addi	a5,a5,4 # 2004004 <RAM_SIZE+0x1ffc004>
80000c00:	fff00713          	li	a4,-1
80000c04:	00e7a023          	sw	a4,0(a5)
80000c08:	8c818793          	addi	a5,gp,-1848 # 80001cc8 <g_systick_cmp_value>
80000c0c:	0047a803          	lw	a6,4(a5)
80000c10:	0007a783          	lw	a5,0(a5)
80000c14:	02004737          	lui	a4,0x2004
80000c18:	00f72023          	sw	a5,0(a4) # 2004000 <RAM_SIZE+0x1ffc000>
80000c1c:	8c818793          	addi	a5,gp,-1848 # 80001cc8 <g_systick_cmp_value>
80000c20:	0047a803          	lw	a6,4(a5)
80000c24:	0007a783          	lw	a5,0(a5)
80000c28:	00085313          	srli	t1,a6,0x0
80000c2c:	00000393          	li	t2,0
80000c30:	020047b7          	lui	a5,0x2004
80000c34:	00478793          	addi	a5,a5,4 # 2004004 <RAM_SIZE+0x1ffc004>
80000c38:	00030713          	mv	a4,t1
80000c3c:	00e7a023          	sw	a4,0(a5)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:225

    SysTick_Handler();
80000c40:	290000ef          	jal	ra,80000ed0 <SysTick_Handler>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:227

    set_csr(mie, MIP_MTIP);
80000c44:	08000793          	li	a5,128
80000c48:	3047a7f3          	csrrs	a5,mie,a5
80000c4c:	fcf42e23          	sw	a5,-36(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:228
}
80000c50:	00000013          	nop
80000c54:	02c12083          	lw	ra,44(sp)
80000c58:	02812403          	lw	s0,40(sp)
80000c5c:	03010113          	addi	sp,sp,48
80000c60:	00008067          	ret

80000c64 <handle_m_soft_interrupt>:
handle_m_soft_interrupt():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:231

void handle_m_soft_interrupt(void)
{
80000c64:	ff010113          	addi	sp,sp,-16
80000c68:	00112623          	sw	ra,12(sp)
80000c6c:	00812423          	sw	s0,8(sp)
80000c70:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:232
    Software_IRQHandler();
80000c74:	244000ef          	jal	ra,80000eb8 <Software_IRQHandler>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:233
    MRV_clear_soft_irq();
80000c78:	e71ff0ef          	jal	ra,80000ae8 <MRV_clear_soft_irq>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:234
}
80000c7c:	00000013          	nop
80000c80:	00c12083          	lw	ra,12(sp)
80000c84:	00812403          	lw	s0,8(sp)
80000c88:	01010113          	addi	sp,sp,16
80000c8c:	00008067          	ret

80000c90 <handle_local_ei_interrupts>:
handle_local_ei_interrupts():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:305

/*------------------------------------------------------------------------------
 * Jump to interrupt table containing local interrupts
 */
void handle_local_ei_interrupts(uint8_t irq_no)
{
80000c90:	fc010113          	addi	sp,sp,-64
80000c94:	02112e23          	sw	ra,60(sp)
80000c98:	02812c23          	sw	s0,56(sp)
80000c9c:	04010413          	addi	s0,sp,64
80000ca0:	00050793          	mv	a5,a0
80000ca4:	fcf407a3          	sb	a5,-49(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:306
    uint64_t mhart_id = read_csr(mhartid);
80000ca8:	f14027f3          	csrr	a5,mhartid
80000cac:	fef42623          	sw	a5,-20(s0)
80000cb0:	fec42783          	lw	a5,-20(s0)
80000cb4:	fef42023          	sw	a5,-32(s0)
80000cb8:	fe042223          	sw	zero,-28(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:307
    ASSERT(irq_no <= MIV_LOCAL_IRQ_MAX)
80000cbc:	fcf44703          	lbu	a4,-49(s0)
80000cc0:	01f00793          	li	a5,31
80000cc4:	00e7f463          	bgeu	a5,a4,80000ccc <handle_local_ei_interrupts+0x3c>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:307 (discriminator 1)
80000cc8:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:308
    ASSERT(irq_no >= MIV_LOCAL_IRQ_MIN)
80000ccc:	fcf44703          	lbu	a4,-49(s0)
80000cd0:	00f00793          	li	a5,15
80000cd4:	00e7e463          	bltu	a5,a4,80000cdc <handle_local_ei_interrupts+0x4c>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:308 (discriminator 1)
80000cd8:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:310

    uint8_t ei_no = (uint8_t)(irq_no - MIV_LOCAL_IRQ_MIN);
80000cdc:	fcf44783          	lbu	a5,-49(s0)
80000ce0:	ff078793          	addi	a5,a5,-16
80000ce4:	fcf40fa3          	sb	a5,-33(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:311
    (*local_irq_handler_table[ei_no])();
80000ce8:	fdf44783          	lbu	a5,-33(s0)
80000cec:	00001717          	auipc	a4,0x1
80000cf0:	ed470713          	addi	a4,a4,-300 # 80001bc0 <local_irq_handler_table>
80000cf4:	00279793          	slli	a5,a5,0x2
80000cf8:	00f707b3          	add	a5,a4,a5
80000cfc:	0007a783          	lw	a5,0(a5)
80000d00:	000780e7          	jalr	a5
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:312
}
80000d04:	00000013          	nop
80000d08:	03c12083          	lw	ra,60(sp)
80000d0c:	03812403          	lw	s0,56(sp)
80000d10:	04010113          	addi	sp,sp,64
80000d14:	00008067          	ret

80000d18 <handle_trap>:
handle_trap():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:320

/*------------------------------------------------------------------------------
 * Trap handler. This function is invoked in the non-vectored mode.
 */
void handle_trap(uintptr_t mcause, uintptr_t mepc)
{   
80000d18:	fa010113          	addi	sp,sp,-96
80000d1c:	04112e23          	sw	ra,92(sp)
80000d20:	04812c23          	sw	s0,88(sp)
80000d24:	06010413          	addi	s0,sp,96
80000d28:	faa42623          	sw	a0,-84(s0)
80000d2c:	fab42423          	sw	a1,-88(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:321
    uint64_t is_interrupt = mcause & MCAUSE_INT;
80000d30:	fac42703          	lw	a4,-84(s0)
80000d34:	00070793          	mv	a5,a4
80000d38:	00000813          	li	a6,0
80000d3c:	80000737          	lui	a4,0x80000
80000d40:	00e7f733          	and	a4,a5,a4
80000d44:	fee42423          	sw	a4,-24(s0)
80000d48:	00087793          	andi	a5,a6,0
80000d4c:	fef42623          	sw	a5,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:323

    if (is_interrupt)
80000d50:	fe842783          	lw	a5,-24(s0)
80000d54:	fec42703          	lw	a4,-20(s0)
80000d58:	00e7e7b3          	or	a5,a5,a4
80000d5c:	0a078063          	beqz	a5,80000dfc <handle_trap+0xe4>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:326
    {
#ifndef MIV_LEGACY_RV32
        if (((mcause & MCAUSE_CAUSE) >= MIV_LOCAL_IRQ_MIN) && ((mcause & MCAUSE_CAUSE) <= MIV_LOCAL_IRQ_MAX))
80000d60:	fac42703          	lw	a4,-84(s0)
80000d64:	800007b7          	lui	a5,0x80000
80000d68:	ff07c793          	xori	a5,a5,-16
80000d6c:	00f777b3          	and	a5,a4,a5
80000d70:	02078663          	beqz	a5,80000d9c <handle_trap+0x84>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:326 (discriminator 1)
80000d74:	fac42703          	lw	a4,-84(s0)
80000d78:	800007b7          	lui	a5,0x80000
80000d7c:	fe07c793          	xori	a5,a5,-32
80000d80:	00f777b3          	and	a5,a4,a5
80000d84:	00079c63          	bnez	a5,80000d9c <handle_trap+0x84>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:328
        {
            handle_local_ei_interrupts((uint8_t)(mcause & MCAUSE_CAUSE));
80000d88:	fac42783          	lw	a5,-84(s0)
80000d8c:	0ff7f793          	andi	a5,a5,255
80000d90:	00078513          	mv	a0,a5
80000d94:	efdff0ef          	jal	ra,80000c90 <handle_local_ei_interrupts>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:405
        __asm__("ebreak");
#else
        _exit(1 + mcause);
#endif  /* NDEBUG */
    }
}
80000d98:	0c80006f          	j	80000e60 <handle_trap+0x148>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:330
        else if ((mcause & MCAUSE_CAUSE) == IRQ_M_EXT)
80000d9c:	fac42703          	lw	a4,-84(s0)
80000da0:	800007b7          	lui	a5,0x80000
80000da4:	fff7c793          	not	a5,a5
80000da8:	00f77733          	and	a4,a4,a5
80000dac:	00b00793          	li	a5,11
80000db0:	00f71663          	bne	a4,a5,80000dbc <handle_trap+0xa4>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:336
            External_IRQHandler();
80000db4:	138000ef          	jal	ra,80000eec <External_IRQHandler>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:405
}
80000db8:	0a80006f          	j	80000e60 <handle_trap+0x148>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:341
        else if ((mcause & MCAUSE_CAUSE) == IRQ_M_SOFT)
80000dbc:	fac42703          	lw	a4,-84(s0)
80000dc0:	800007b7          	lui	a5,0x80000
80000dc4:	fff7c793          	not	a5,a5
80000dc8:	00f77733          	and	a4,a4,a5
80000dcc:	00300793          	li	a5,3
80000dd0:	00f71663          	bne	a4,a5,80000ddc <handle_trap+0xc4>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:343
            handle_m_soft_interrupt();
80000dd4:	e91ff0ef          	jal	ra,80000c64 <handle_m_soft_interrupt>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:405
}
80000dd8:	0880006f          	j	80000e60 <handle_trap+0x148>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:345
        else if ((mcause & MCAUSE_CAUSE) == IRQ_M_TIMER)
80000ddc:	fac42703          	lw	a4,-84(s0)
80000de0:	800007b7          	lui	a5,0x80000
80000de4:	fff7c793          	not	a5,a5
80000de8:	00f77733          	and	a4,a4,a5
80000dec:	00700793          	li	a5,7
80000df0:	06f71863          	bne	a4,a5,80000e60 <handle_trap+0x148>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:347
            handle_m_timer_interrupt();
80000df4:	d25ff0ef          	jal	ra,80000b18 <handle_m_timer_interrupt>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:405
}
80000df8:	0680006f          	j	80000e60 <handle_trap+0x148>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:382
         uintptr_t mip      = read_csr(mip);
80000dfc:	344027f3          	csrr	a5,mip
80000e00:	fef42223          	sw	a5,-28(s0)
80000e04:	fe442783          	lw	a5,-28(s0)
80000e08:	fef42023          	sw	a5,-32(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:385
         uintptr_t mtval = read_csr(mtval);
80000e0c:	343027f3          	csrr	a5,mtval
80000e10:	fcf42e23          	sw	a5,-36(s0)
80000e14:	fdc42783          	lw	a5,-36(s0)
80000e18:	fcf42c23          	sw	a5,-40(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:388
         uintptr_t mtvec    = read_csr(mtvec);
80000e1c:	305027f3          	csrr	a5,mtvec
80000e20:	fcf42a23          	sw	a5,-44(s0)
80000e24:	fd442783          	lw	a5,-44(s0)
80000e28:	fcf42823          	sw	a5,-48(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:391
         uintptr_t mscratch = read_csr(mscratch);
80000e2c:	340027f3          	csrr	a5,mscratch
80000e30:	fcf42623          	sw	a5,-52(s0)
80000e34:	fcc42783          	lw	a5,-52(s0)
80000e38:	fcf42423          	sw	a5,-56(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:394
         uintptr_t mstatus  = read_csr(mstatus);
80000e3c:	300027f3          	csrr	a5,mstatus
80000e40:	fcf42223          	sw	a5,-60(s0)
80000e44:	fc442783          	lw	a5,-60(s0)
80000e48:	fcf42023          	sw	a5,-64(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:397
         uintptr_t mmepc  = read_csr(mepc);
80000e4c:	341027f3          	csrr	a5,mepc
80000e50:	faf42e23          	sw	a5,-68(s0)
80000e54:	fbc42783          	lw	a5,-68(s0)
80000e58:	faf42c23          	sw	a5,-72(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:400
        __asm__("ebreak");
80000e5c:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_hal.c:405
}
80000e60:	00000013          	nop
80000e64:	05c12083          	lw	ra,92(sp)
80000e68:	05812403          	lw	s0,88(sp)
80000e6c:	06010113          	addi	sp,sp,96
80000e70:	00008067          	ret

80000e74 <_init>:
_init():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_init.c:21
#endif

extern void main(void);

void _init(void)
{
80000e74:	ff010113          	addi	sp,sp,-16
80000e78:	00112623          	sw	ra,12(sp)
80000e7c:	00812423          	sw	s0,8(sp)
80000e80:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_init.c:27
    /* This function is a placeholder for the case where some more hardware
     * specific initializations are required before jumping into the application
     * code. You can implement it here. */

    /* Jump to the application code after all initializations are completed */
    main();
80000e84:	4b1000ef          	jal	ra,80001b34 <main>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_init.c:28
}
80000e88:	00000013          	nop
80000e8c:	00c12083          	lw	ra,12(sp)
80000e90:	00812403          	lw	s0,8(sp)
80000e94:	01010113          	addi	sp,sp,16
80000e98:	00008067          	ret

80000e9c <_fini>:
_fini():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_init.c:33

/* Function called after main() finishes */
void
_fini(void)
{
80000e9c:	ff010113          	addi	sp,sp,-16
80000ea0:	00812623          	sw	s0,12(sp)
80000ea4:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_init.c:34
}
80000ea8:	00000013          	nop
80000eac:	00c12403          	lw	s0,12(sp)
80000eb0:	01010113          	addi	sp,sp,16
80000eb4:	00008067          	ret

80000eb8 <Software_IRQHandler>:
Software_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:23
#ifdef __cplusplus
extern "C" {
#endif

__attribute__((weak)) void Software_IRQHandler(void)
{
80000eb8:	ff010113          	addi	sp,sp,-16
80000ebc:	00112623          	sw	ra,12(sp)
80000ec0:	00812423          	sw	s0,8(sp)
80000ec4:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:24
    _exit(10);
80000ec8:	00a00513          	li	a0,10
80000ecc:	188000ef          	jal	ra,80001054 <_exit>

80000ed0 <SysTick_Handler>:
SysTick_Handler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:28
}

__attribute__((weak)) void SysTick_Handler(void)
{
80000ed0:	ff010113          	addi	sp,sp,-16
80000ed4:	00812623          	sw	s0,12(sp)
80000ed8:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:30
    /* Default handler */
}
80000edc:	00000013          	nop
80000ee0:	00c12403          	lw	s0,12(sp)
80000ee4:	01010113          	addi	sp,sp,16
80000ee8:	00008067          	ret

80000eec <External_IRQHandler>:
External_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:195
    return(0U); /* Default handler */
}

#else
__attribute__((weak)) void External_IRQHandler(void)
{
80000eec:	ff010113          	addi	sp,sp,-16
80000ef0:	00812623          	sw	s0,12(sp)
80000ef4:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:196
}
80000ef8:	00000013          	nop
80000efc:	00c12403          	lw	s0,12(sp)
80000f00:	01010113          	addi	sp,sp,16
80000f04:	00008067          	ret

80000f08 <MGECI_IRQHandler>:
MGECI_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:198
__attribute__((weak)) void MGECI_IRQHandler(void)
{
80000f08:	ff010113          	addi	sp,sp,-16
80000f0c:	00812623          	sw	s0,12(sp)
80000f10:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:199
}
80000f14:	00000013          	nop
80000f18:	00c12403          	lw	s0,12(sp)
80000f1c:	01010113          	addi	sp,sp,16
80000f20:	00008067          	ret

80000f24 <MGEUI_IRQHandler>:
MGEUI_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:201
__attribute__((weak)) void MGEUI_IRQHandler(void)
{
80000f24:	ff010113          	addi	sp,sp,-16
80000f28:	00812623          	sw	s0,12(sp)
80000f2c:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:202
}
80000f30:	00000013          	nop
80000f34:	00c12403          	lw	s0,12(sp)
80000f38:	01010113          	addi	sp,sp,16
80000f3c:	00008067          	ret

80000f40 <SUBSYS_IRQHandler>:
SUBSYS_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:204
__attribute__((weak)) void SUBSYS_IRQHandler(void)
{
80000f40:	ff010113          	addi	sp,sp,-16
80000f44:	00812623          	sw	s0,12(sp)
80000f48:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:205
}
80000f4c:	00000013          	nop
80000f50:	00c12403          	lw	s0,12(sp)
80000f54:	01010113          	addi	sp,sp,16
80000f58:	00008067          	ret

80000f5c <MSYS_EI1_IRQHandler>:
MSYS_EI1_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:210
__attribute__((weak)) void MSYS_EI0_IRQHandler(void)
{
}
__attribute__((weak)) void MSYS_EI1_IRQHandler(void)
{
80000f5c:	ff010113          	addi	sp,sp,-16
80000f60:	00812623          	sw	s0,12(sp)
80000f64:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:211
}
80000f68:	00000013          	nop
80000f6c:	00c12403          	lw	s0,12(sp)
80000f70:	01010113          	addi	sp,sp,16
80000f74:	00008067          	ret

80000f78 <MSYS_EI2_IRQHandler>:
MSYS_EI2_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:213
__attribute__((weak)) void MSYS_EI2_IRQHandler(void)
{
80000f78:	ff010113          	addi	sp,sp,-16
80000f7c:	00812623          	sw	s0,12(sp)
80000f80:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:214
}
80000f84:	00000013          	nop
80000f88:	00c12403          	lw	s0,12(sp)
80000f8c:	01010113          	addi	sp,sp,16
80000f90:	00008067          	ret

80000f94 <MSYS_EI3_IRQHandler>:
MSYS_EI3_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:216
__attribute__((weak)) void MSYS_EI3_IRQHandler(void)
{
80000f94:	ff010113          	addi	sp,sp,-16
80000f98:	00812623          	sw	s0,12(sp)
80000f9c:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:217
}
80000fa0:	00000013          	nop
80000fa4:	00c12403          	lw	s0,12(sp)
80000fa8:	01010113          	addi	sp,sp,16
80000fac:	00008067          	ret

80000fb0 <MSYS_EI4_IRQHandler>:
MSYS_EI4_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:219
__attribute__((weak)) void MSYS_EI4_IRQHandler(void)
{
80000fb0:	ff010113          	addi	sp,sp,-16
80000fb4:	00812623          	sw	s0,12(sp)
80000fb8:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:220
}
80000fbc:	00000013          	nop
80000fc0:	00c12403          	lw	s0,12(sp)
80000fc4:	01010113          	addi	sp,sp,16
80000fc8:	00008067          	ret

80000fcc <MSYS_EI5_IRQHandler>:
MSYS_EI5_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:222
__attribute__((weak)) void MSYS_EI5_IRQHandler(void)
{
80000fcc:	ff010113          	addi	sp,sp,-16
80000fd0:	00812623          	sw	s0,12(sp)
80000fd4:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:223
}
80000fd8:	00000013          	nop
80000fdc:	00c12403          	lw	s0,12(sp)
80000fe0:	01010113          	addi	sp,sp,16
80000fe4:	00008067          	ret

80000fe8 <Reserved_IRQHandler>:
Reserved_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:225
__attribute__((weak)) void Reserved_IRQHandler(void)
{
80000fe8:	ff010113          	addi	sp,sp,-16
80000fec:	00112623          	sw	ra,12(sp)
80000ff0:	00812423          	sw	s0,8(sp)
80000ff4:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:226
    _exit(10);
80000ff8:	00a00513          	li	a0,10
80000ffc:	058000ef          	jal	ra,80001054 <_exit>

80001000 <MSYS_EI6_IRQHandler>:
MSYS_EI6_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:230
}
#ifndef MIV_RV32_V3_0 /* For MIV_RV32 v3.0 */
__attribute__((weak)) void MSYS_EI6_IRQHandler(void)
{
80001000:	ff010113          	addi	sp,sp,-16
80001004:	00812623          	sw	s0,12(sp)
80001008:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:231
}
8000100c:	00000013          	nop
80001010:	00c12403          	lw	s0,12(sp)
80001014:	01010113          	addi	sp,sp,16
80001018:	00008067          	ret

8000101c <MSYS_EI7_IRQHandler>:
MSYS_EI7_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:233
__attribute__((weak)) void MSYS_EI7_IRQHandler(void)
{
8000101c:	ff010113          	addi	sp,sp,-16
80001020:	00812623          	sw	s0,12(sp)
80001024:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:234
}
80001028:	00000013          	nop
8000102c:	00c12403          	lw	s0,12(sp)
80001030:	01010113          	addi	sp,sp,16
80001034:	00008067          	ret

80001038 <SUBSYSR_IRQHandler>:
SUBSYSR_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:236
__attribute__((weak)) void SUBSYSR_IRQHandler(void)
{
80001038:	ff010113          	addi	sp,sp,-16
8000103c:	00812623          	sw	s0,12(sp)
80001040:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_stubs.c:237
}
80001044:	00000013          	nop
80001048:	00c12403          	lw	s0,12(sp)
8000104c:	01010113          	addi	sp,sp,16
80001050:	00008067          	ret

80001054 <_exit>:
_exit():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_syscall.c:142
#ifdef GDB_TESTING
void __attribute__((optimize("O0"))) _exit(int code)
#else
void _exit(int code)
#endif
{
80001054:	fe010113          	addi	sp,sp,-32
80001058:	00812e23          	sw	s0,28(sp)
8000105c:	02010413          	addi	s0,sp,32
80001060:	fea42623          	sw	a0,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/miv_rv32_hal/miv_rv32_syscall.c:150 (discriminator 1)

    write(STDERR_FILENO, message, strlen(message));
    write_hex(STDERR_FILENO, code);
#endif

    while (1){};
80001064:	0000006f          	j	80001064 <_exit+0x10>

80001068 <MRV_enable_interrupts>:
MRV_enable_interrupts():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\src\platform/miv_rv32_hal/miv_rv32_hal.h:616

  @return
  This functions returns the CORE_GPR_DED_RESET_REG bit value.
 */
static inline void MRV_enable_interrupts(void)
{
80001068:	fe010113          	addi	sp,sp,-32
8000106c:	00812e23          	sw	s0,28(sp)
80001070:	02010413          	addi	s0,sp,32
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\src\platform/miv_rv32_hal/miv_rv32_hal.h:617
    set_csr(mstatus, MSTATUS_MIE);
80001074:	300467f3          	csrrsi	a5,mstatus,8
80001078:	fef42623          	sw	a5,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\src\platform/miv_rv32_hal/miv_rv32_hal.h:618
}
8000107c:	00000013          	nop
80001080:	01c12403          	lw	s0,28(sp)
80001084:	02010113          	addi	sp,sp,32
80001088:	00008067          	ret

8000108c <HAL_enable_interrupts>:
HAL_enable_interrupts():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hal_irq.c:22
#endif

/*------------------------------------------------------------------------------
 * 
 */
void HAL_enable_interrupts(void) {
8000108c:	ff010113          	addi	sp,sp,-16
80001090:	00112623          	sw	ra,12(sp)
80001094:	00812423          	sw	s0,8(sp)
80001098:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hal_irq.c:23
    MRV_enable_interrupts();
8000109c:	fcdff0ef          	jal	ra,80001068 <MRV_enable_interrupts>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hal_irq.c:24
}
800010a0:	00000013          	nop
800010a4:	00c12083          	lw	ra,12(sp)
800010a8:	00812403          	lw	s0,8(sp)
800010ac:	01010113          	addi	sp,sp,16
800010b0:	00008067          	ret

800010b4 <HW_set_32bit_reg>:
HW_set_32bit_reg():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:39
 *
 * a0:   addr_t reg_addr
 * a1:   uint32_t value
 */
HW_set_32bit_reg:
    sw a1, 0(a0)
800010b4:	00b52023          	sw	a1,0(a0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:40
    ret
800010b8:	00008067          	ret

800010bc <HW_get_32bit_reg>:
HW_get_32bit_reg():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:51
 * a0:   addr_t reg_addr

 * @return          32 bits value read from the peripheral register.
 */
HW_get_32bit_reg:
    lw a0, 0(a0)
800010bc:	00052503          	lw	a0,0(a0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:52
    ret
800010c0:	00008067          	ret

800010c4 <HW_set_32bit_reg_field>:
HW_set_32bit_reg_field():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:64
 * a1:   int_fast8_t shift
 * a2:   uint32_t mask
 * a3:   uint32_t value
 */
HW_set_32bit_reg_field:
    mv t3, a3
800010c4:	00068e13          	mv	t3,a3
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:65
    sll t3, t3, a1
800010c8:	00be1e33          	sll	t3,t3,a1
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:66
    and  t3, t3, a2
800010cc:	00ce7e33          	and	t3,t3,a2
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:67
    lw t1, 0(a0)
800010d0:	00052303          	lw	t1,0(a0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:68
    mv t2, a2
800010d4:	00060393          	mv	t2,a2
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:69
    not t2, t2
800010d8:	fff3c393          	not	t2,t2
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:70
    and t1, t1, t2
800010dc:	00737333          	and	t1,t1,t2
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:71
    or t1, t1, t3
800010e0:	01c36333          	or	t1,t1,t3
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:72
    sw t1, 0(a0)
800010e4:	00652023          	sw	t1,0(a0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:73
    ret
800010e8:	00008067          	ret

800010ec <HW_get_32bit_reg_field>:
HW_get_32bit_reg_field():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:87
 *
 * @return          32 bits value containing the register field value specified
 *                  as parameter.
 */
HW_get_32bit_reg_field:
    lw a0, 0(a0)
800010ec:	00052503          	lw	a0,0(a0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:88
    and a0, a0, a2
800010f0:	00c57533          	and	a0,a0,a2
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:89
    srl a0, a0, a1
800010f4:	00b55533          	srl	a0,a0,a1
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:90
    ret
800010f8:	00008067          	ret

800010fc <HW_set_16bit_reg>:
HW_set_16bit_reg():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:100
 *
 * a0:   addr_t reg_addr
 * a1:   uint_fast16_t value
 */
HW_set_16bit_reg:
    sh a1, 0(a0)
800010fc:	00b51023          	sh	a1,0(a0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:101
    ret
80001100:	00008067          	ret

80001104 <HW_get_16bit_reg>:
HW_get_16bit_reg():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:112
 * a0:   addr_t reg_addr

 * @return          16 bits value read from the peripheral register.
 */
HW_get_16bit_reg:
    lh a0, (a0)
80001104:	00051503          	lh	a0,0(a0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:113
    ret
80001108:	00008067          	ret

8000110c <HW_set_16bit_reg_field>:
HW_set_16bit_reg_field():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:126
 * a2:   uint_fast16_t mask
 * a3:   uint_fast16_t value
 * @param value     Value to be written in the specified field.
 */
HW_set_16bit_reg_field:
    mv t3, a3
8000110c:	00068e13          	mv	t3,a3
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:127
    sll t3, t3, a1
80001110:	00be1e33          	sll	t3,t3,a1
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:128
    and  t3, t3, a2
80001114:	00ce7e33          	and	t3,t3,a2
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:129
    lh t1, 0(a0)
80001118:	00051303          	lh	t1,0(a0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:130
    mv t2, a2
8000111c:	00060393          	mv	t2,a2
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:131
    not t2, t2
80001120:	fff3c393          	not	t2,t2
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:132
    and t1, t1, t2
80001124:	00737333          	and	t1,t1,t2
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:133
    or t1, t1, t3
80001128:	01c36333          	or	t1,t1,t3
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:134
    sh t1, 0(a0)
8000112c:	00651023          	sh	t1,0(a0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:135
    ret
80001130:	00008067          	ret

80001134 <HW_get_16bit_reg_field>:
HW_get_16bit_reg_field():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:149
 *
 * @return          16 bits value containing the register field value specified
 *                  as parameter.
 */
HW_get_16bit_reg_field:
    lh a0, 0(a0)
80001134:	00051503          	lh	a0,0(a0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:150
    and a0, a0, a2
80001138:	00c57533          	and	a0,a0,a2
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:151
    srl a0, a0, a1
8000113c:	00b55533          	srl	a0,a0,a1
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:152
    ret
80001140:	00008067          	ret

80001144 <HW_set_8bit_reg>:
HW_set_8bit_reg():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:162
 *
 * a0:   addr_t reg_addr
 * a1:   uint_fast8_t value
 */
HW_set_8bit_reg:
    sb a1, 0(a0)
80001144:	00b50023          	sb	a1,0(a0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:163
    ret
80001148:	00008067          	ret

8000114c <HW_get_8bit_reg>:
HW_get_8bit_reg():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:174
 * a0:   addr_t reg_addr

 * @return          8 bits value read from the peripheral register.
 */
HW_get_8bit_reg:
    lb a0, 0(a0)
8000114c:	00050503          	lb	a0,0(a0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:175
    ret
80001150:	00008067          	ret

80001154 <HW_set_8bit_reg_field>:
HW_set_8bit_reg_field():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:187
 * a1:   int_fast8_t shift
 * a2:   uint_fast8_t mask
 * a3:   uint_fast8_t value
 */
HW_set_8bit_reg_field:
    mv t3, a3
80001154:	00068e13          	mv	t3,a3
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:188
    sll t3, t3, a1
80001158:	00be1e33          	sll	t3,t3,a1
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:189
    and  t3, t3, a2
8000115c:	00ce7e33          	and	t3,t3,a2
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:190
    lb t1, 0(a0)
80001160:	00050303          	lb	t1,0(a0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:191
    mv t2, a2
80001164:	00060393          	mv	t2,a2
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:192
    not t2, t2
80001168:	fff3c393          	not	t2,t2
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:193
    and t1, t1, t2
8000116c:	00737333          	and	t1,t1,t2
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:194
    or t1, t1, t3
80001170:	01c36333          	or	t1,t1,t3
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:195
    sb t1, 0(a0)
80001174:	00650023          	sb	t1,0(a0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:196
    ret
80001178:	00008067          	ret

8000117c <HW_get_8bit_reg_field>:
HW_get_8bit_reg_field():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:210
 *
 * @return          8 bits value containing the register field value specified
 *                  as parameter.
 */
HW_get_8bit_reg_field:
    lb a0, 0(a0)
8000117c:	00050503          	lb	a0,0(a0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:211
    and a0, a0, a2
80001180:	00c57533          	and	a0,a0,a2
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:212
    srl a0, a0, a1
80001184:	00b55533          	srl	a0,a0,a1
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/hal/hw_reg_access.S:213
    ret
80001188:	00008067          	ret

8000118c <UART_init>:
UART_init():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:46
    UART_instance_t * this_uart,
    addr_t base_addr,
    uint16_t baud_value,
    uint8_t line_config
)
{
8000118c:	fd010113          	addi	sp,sp,-48
80001190:	02112623          	sw	ra,44(sp)
80001194:	02812423          	sw	s0,40(sp)
80001198:	03010413          	addi	s0,sp,48
8000119c:	fca42e23          	sw	a0,-36(s0)
800011a0:	fcb42c23          	sw	a1,-40(s0)
800011a4:	00060793          	mv	a5,a2
800011a8:	00068713          	mv	a4,a3
800011ac:	fcf41b23          	sh	a5,-42(s0)
800011b0:	00070793          	mv	a5,a4
800011b4:	fcf40aa3          	sb	a5,-43(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:49
    uint8_t rx_full;
    
    HAL_ASSERT( this_uart != NULL_INSTANCE )
800011b8:	fdc42783          	lw	a5,-36(s0)
800011bc:	00079463          	bnez	a5,800011c4 <UART_init+0x38>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:49 (discriminator 1)
800011c0:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:50
    HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
800011c4:	fd544703          	lbu	a4,-43(s0)
800011c8:	00700793          	li	a5,7
800011cc:	00e7f463          	bgeu	a5,a4,800011d4 <UART_init+0x48>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:50 (discriminator 1)
800011d0:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:51
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
800011d4:	fd645703          	lhu	a4,-42(s0)
800011d8:	000027b7          	lui	a5,0x2
800011dc:	00f76463          	bltu	a4,a5,800011e4 <UART_init+0x58>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:51 (discriminator 1)
800011e0:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:53

    if( ( this_uart != NULL_INSTANCE ) &&
800011e4:	fdc42783          	lw	a5,-36(s0)
800011e8:	16078463          	beqz	a5,80001350 <UART_init+0x1c4>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:53 (discriminator 1)
800011ec:	fd544703          	lbu	a4,-43(s0)
800011f0:	00700793          	li	a5,7
800011f4:	14e7ee63          	bltu	a5,a4,80001350 <UART_init+0x1c4>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:54
        ( line_config <= MAX_LINE_CONFIG ) &&
800011f8:	fd645703          	lhu	a4,-42(s0)
800011fc:	000027b7          	lui	a5,0x2
80001200:	14f77863          	bgeu	a4,a5,80001350 <UART_init+0x1c4>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:60
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
80001204:	fd842783          	lw	a5,-40(s0)
80001208:	00878713          	addi	a4,a5,8 # 2008 <STACK_SIZE+0x1808>
8000120c:	fd645783          	lhu	a5,-42(s0)
80001210:	0ff7f793          	andi	a5,a5,255
80001214:	00078593          	mv	a1,a5
80001218:	00070513          	mv	a0,a4
8000121c:	f29ff0ef          	jal	ra,80001144 <HW_set_8bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:67
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
80001220:	fd842783          	lw	a5,-40(s0)
80001224:	00c78693          	addi	a3,a5,12
80001228:	fd544703          	lbu	a4,-43(s0)
8000122c:	fd645783          	lhu	a5,-42(s0)
80001230:	4057d793          	srai	a5,a5,0x5
80001234:	7f87f793          	andi	a5,a5,2040
80001238:	00f767b3          	or	a5,a4,a5
8000123c:	00078593          	mv	a1,a5
80001240:	00068513          	mv	a0,a3
80001244:	f01ff0ef          	jal	ra,80001144 <HW_set_8bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:71
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
80001248:	fdc42783          	lw	a5,-36(s0)
8000124c:	fd842703          	lw	a4,-40(s0)
80001250:	00e7a023          	sw	a4,0(a5)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:77
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
80001254:	fdc42783          	lw	a5,-36(s0)
80001258:	0007a783          	lw	a5,0(a5)
8000125c:	00878793          	addi	a5,a5,8
80001260:	00078513          	mv	a0,a5
80001264:	ee9ff0ef          	jal	ra,8000114c <HW_get_8bit_reg>
80001268:	00050793          	mv	a5,a0
8000126c:	fef41623          	sh	a5,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:78
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
80001270:	fdc42783          	lw	a5,-36(s0)
80001274:	0007a783          	lw	a5,0(a5)
80001278:	00c78793          	addi	a5,a5,12
8000127c:	00078513          	mv	a0,a5
80001280:	ecdff0ef          	jal	ra,8000114c <HW_get_8bit_reg>
80001284:	00050793          	mv	a5,a0
80001288:	fef405a3          	sb	a5,-21(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:82
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
8000128c:	feb44783          	lbu	a5,-21(s0)
80001290:	ff87f793          	andi	a5,a5,-8
80001294:	fef40523          	sb	a5,-22(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:83
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
80001298:	fea44783          	lbu	a5,-22(s0)
8000129c:	01079793          	slli	a5,a5,0x10
800012a0:	0107d793          	srli	a5,a5,0x10
800012a4:	00579793          	slli	a5,a5,0x5
800012a8:	01079713          	slli	a4,a5,0x10
800012ac:	01075713          	srli	a4,a4,0x10
800012b0:	fec45783          	lhu	a5,-20(s0)
800012b4:	00f767b3          	or	a5,a4,a5
800012b8:	fef41623          	sh	a5,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:84
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
800012bc:	feb44783          	lbu	a5,-21(s0)
800012c0:	0077f793          	andi	a5,a5,7
800012c4:	fef405a3          	sb	a5,-21(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:85
            HAL_ASSERT( baud_val == baud_value );
800012c8:	fec45703          	lhu	a4,-20(s0)
800012cc:	fd645783          	lhu	a5,-42(s0)
800012d0:	00f70463          	beq	a4,a5,800012d8 <UART_init+0x14c>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:85 (discriminator 1)
800012d4:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:86
            HAL_ASSERT( config == line_config );
800012d8:	feb44703          	lbu	a4,-21(s0)
800012dc:	fd544783          	lbu	a5,-43(s0)
800012e0:	00f70463          	beq	a4,a5,800012e8 <UART_init+0x15c>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:86 (discriminator 1)
800012e4:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:94
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
800012e8:	fdc42783          	lw	a5,-36(s0)
800012ec:	0007a783          	lw	a5,0(a5)
800012f0:	01078793          	addi	a5,a5,16
800012f4:	00078513          	mv	a0,a5
800012f8:	e55ff0ef          	jal	ra,8000114c <HW_get_8bit_reg>
800012fc:	00050793          	mv	a5,a0
80001300:	0027f793          	andi	a5,a5,2
80001304:	fef407a3          	sb	a5,-17(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:96
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
80001308:	0380006f          	j	80001340 <UART_init+0x1b4>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:98
        {
            HAL_get_8bit_reg( this_uart->base_address, RXDATA );
8000130c:	fdc42783          	lw	a5,-36(s0)
80001310:	0007a783          	lw	a5,0(a5)
80001314:	00478793          	addi	a5,a5,4
80001318:	00078513          	mv	a0,a5
8000131c:	e31ff0ef          	jal	ra,8000114c <HW_get_8bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:99
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
80001320:	fdc42783          	lw	a5,-36(s0)
80001324:	0007a783          	lw	a5,0(a5)
80001328:	01078793          	addi	a5,a5,16
8000132c:	00078513          	mv	a0,a5
80001330:	e1dff0ef          	jal	ra,8000114c <HW_get_8bit_reg>
80001334:	00050793          	mv	a5,a0
80001338:	0027f793          	andi	a5,a5,2
8000133c:	fef407a3          	sb	a5,-17(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:96
        while ( rx_full )
80001340:	fef44783          	lbu	a5,-17(s0)
80001344:	fc0794e3          	bnez	a5,8000130c <UART_init+0x180>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:106
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
80001348:	fdc42783          	lw	a5,-36(s0)
8000134c:	00078223          	sb	zero,4(a5)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:108
    }
}
80001350:	00000013          	nop
80001354:	02c12083          	lw	ra,44(sp)
80001358:	02812403          	lw	s0,40(sp)
8000135c:	03010113          	addi	sp,sp,48
80001360:	00008067          	ret

80001364 <UART_polled_tx_string>:
UART_polled_tx_string():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:239
UART_polled_tx_string
( 
    UART_instance_t * this_uart, 
    const uint8_t * p_sz_string
)
{
80001364:	fd010113          	addi	sp,sp,-48
80001368:	02112623          	sw	ra,44(sp)
8000136c:	02812423          	sw	s0,40(sp)
80001370:	03010413          	addi	s0,sp,48
80001374:	fca42e23          	sw	a0,-36(s0)
80001378:	fcb42c23          	sw	a1,-40(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:243
    uint32_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
8000137c:	fdc42783          	lw	a5,-36(s0)
80001380:	00079463          	bnez	a5,80001388 <UART_polled_tx_string+0x24>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:243 (discriminator 1)
80001384:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:244
    HAL_ASSERT( p_sz_string != NULL_BUFFER )
80001388:	fd842783          	lw	a5,-40(s0)
8000138c:	00079463          	bnez	a5,80001394 <UART_polled_tx_string+0x30>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:244 (discriminator 1)
80001390:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:246
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
80001394:	fdc42783          	lw	a5,-36(s0)
80001398:	08078063          	beqz	a5,80001418 <UART_polled_tx_string+0xb4>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:246 (discriminator 1)
8000139c:	fd842783          	lw	a5,-40(s0)
800013a0:	06078c63          	beqz	a5,80001418 <UART_polled_tx_string+0xb4>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:248
    {
        char_idx = 0U;
800013a4:	fe042623          	sw	zero,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:249
        while( 0U != p_sz_string[char_idx] )
800013a8:	05c0006f          	j	80001404 <UART_polled_tx_string+0xa0>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:253 (discriminator 1)
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
800013ac:	fdc42783          	lw	a5,-36(s0)
800013b0:	0007a783          	lw	a5,0(a5)
800013b4:	01078793          	addi	a5,a5,16
800013b8:	00078513          	mv	a0,a5
800013bc:	d91ff0ef          	jal	ra,8000114c <HW_get_8bit_reg>
800013c0:	00050793          	mv	a5,a0
800013c4:	0017f793          	andi	a5,a5,1
800013c8:	fef405a3          	sb	a5,-21(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:255 (discriminator 1)
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
800013cc:	feb44783          	lbu	a5,-21(s0)
800013d0:	fc078ee3          	beqz	a5,800013ac <UART_polled_tx_string+0x48>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:257
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
800013d4:	fdc42783          	lw	a5,-36(s0)
800013d8:	0007a683          	lw	a3,0(a5)
800013dc:	fd842703          	lw	a4,-40(s0)
800013e0:	fec42783          	lw	a5,-20(s0)
800013e4:	00f707b3          	add	a5,a4,a5
800013e8:	0007c783          	lbu	a5,0(a5)
800013ec:	00078593          	mv	a1,a5
800013f0:	00068513          	mv	a0,a3
800013f4:	d51ff0ef          	jal	ra,80001144 <HW_set_8bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:259
                              (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
800013f8:	fec42783          	lw	a5,-20(s0)
800013fc:	00178793          	addi	a5,a5,1
80001400:	fef42623          	sw	a5,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:249
        while( 0U != p_sz_string[char_idx] )
80001404:	fd842703          	lw	a4,-40(s0)
80001408:	fec42783          	lw	a5,-20(s0)
8000140c:	00f707b3          	add	a5,a4,a5
80001410:	0007c783          	lbu	a5,0(a5)
80001414:	f8079ce3          	bnez	a5,800013ac <UART_polled_tx_string+0x48>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreUARTapb/core_uart_apb.c:262
        }
    }
}
80001418:	00000013          	nop
8000141c:	02c12083          	lw	ra,44(sp)
80001420:	02812403          	lw	s0,40(sp)
80001424:	03010113          	addi	sp,sp,48
80001428:	00008067          	ret

8000142c <TMR_init>:
TMR_init():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:30
    addr_t address,
    uint8_t mode,
    uint32_t prescale,
    uint32_t load_value
)
{
8000142c:	fd010113          	addi	sp,sp,-48
80001430:	02112623          	sw	ra,44(sp)
80001434:	02812423          	sw	s0,40(sp)
80001438:	03010413          	addi	s0,sp,48
8000143c:	fea42623          	sw	a0,-20(s0)
80001440:	feb42423          	sw	a1,-24(s0)
80001444:	00060793          	mv	a5,a2
80001448:	fed42023          	sw	a3,-32(s0)
8000144c:	fce42e23          	sw	a4,-36(s0)
80001450:	fef403a3          	sb	a5,-25(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:31
    HAL_ASSERT( this_timer != NULL_timer_instance )
80001454:	8d418793          	addi	a5,gp,-1836 # 80001cd4 <NULL_timer_instance>
80001458:	0007a783          	lw	a5,0(a5)
8000145c:	fec42703          	lw	a4,-20(s0)
80001460:	00f71463          	bne	a4,a5,80001468 <TMR_init+0x3c>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:31 (discriminator 1)
80001464:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:32
    HAL_ASSERT( prescale <= PRESCALER_DIV_1024 )
80001468:	fe042703          	lw	a4,-32(s0)
8000146c:	00900793          	li	a5,9
80001470:	00e7f463          	bgeu	a5,a4,80001478 <TMR_init+0x4c>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:32 (discriminator 1)
80001474:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:33
    HAL_ASSERT( load_value != 0 )
80001478:	fdc42783          	lw	a5,-36(s0)
8000147c:	00079463          	bnez	a5,80001484 <TMR_init+0x58>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:33 (discriminator 1)
80001480:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:35
    
    this_timer->base_address = address;
80001484:	fec42783          	lw	a5,-20(s0)
80001488:	fe842703          	lw	a4,-24(s0)
8000148c:	00e7a023          	sw	a4,0(a5)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:38

    /* Disable interrupts. */
    HAL_set_32bit_reg_field( address, InterruptEnable,0 );
80001490:	fe842783          	lw	a5,-24(s0)
80001494:	00878793          	addi	a5,a5,8
80001498:	00000693          	li	a3,0
8000149c:	00200613          	li	a2,2
800014a0:	00100593          	li	a1,1
800014a4:	00078513          	mv	a0,a5
800014a8:	c1dff0ef          	jal	ra,800010c4 <HW_set_32bit_reg_field>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:41

    /* Disable timer. */
    HAL_set_32bit_reg_field( address, TimerEnable, 0 );
800014ac:	fe842783          	lw	a5,-24(s0)
800014b0:	00878793          	addi	a5,a5,8
800014b4:	00000693          	li	a3,0
800014b8:	00100613          	li	a2,1
800014bc:	00000593          	li	a1,0
800014c0:	00078513          	mv	a0,a5
800014c4:	c01ff0ef          	jal	ra,800010c4 <HW_set_32bit_reg_field>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:44

    /* Clear pending interrupt. */
    HAL_set_32bit_reg( address, TimerIntClr, 1 );
800014c8:	fe842783          	lw	a5,-24(s0)
800014cc:	01078793          	addi	a5,a5,16
800014d0:	00100593          	li	a1,1
800014d4:	00078513          	mv	a0,a5
800014d8:	bddff0ef          	jal	ra,800010b4 <HW_set_32bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:47

    /* Configure prescaler and load value. */    
    HAL_set_32bit_reg( address, TimerPrescale, prescale );
800014dc:	fe842783          	lw	a5,-24(s0)
800014e0:	00c78793          	addi	a5,a5,12
800014e4:	fe042583          	lw	a1,-32(s0)
800014e8:	00078513          	mv	a0,a5
800014ec:	bc9ff0ef          	jal	ra,800010b4 <HW_set_32bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:48
    HAL_set_32bit_reg( address, TimerLoad, load_value );
800014f0:	fdc42583          	lw	a1,-36(s0)
800014f4:	fe842503          	lw	a0,-24(s0)
800014f8:	bbdff0ef          	jal	ra,800010b4 <HW_set_32bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:51

    /* Set the interrupt mode. */
    if ( mode == TMR_CONTINUOUS_MODE )
800014fc:	fe744783          	lbu	a5,-25(s0)
80001500:	02079263          	bnez	a5,80001524 <TMR_init+0xf8>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:53
    {
        HAL_set_32bit_reg_field( address, TimerMode, 0 );
80001504:	fe842783          	lw	a5,-24(s0)
80001508:	00878793          	addi	a5,a5,8
8000150c:	00000693          	li	a3,0
80001510:	00400613          	li	a2,4
80001514:	00200593          	li	a1,2
80001518:	00078513          	mv	a0,a5
8000151c:	ba9ff0ef          	jal	ra,800010c4 <HW_set_32bit_reg_field>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:60
    else
    {
        /* TMR_ONE_SHOT_MODE */
        HAL_set_32bit_reg_field( address, TimerMode, 1 );
    }
}
80001520:	0200006f          	j	80001540 <TMR_init+0x114>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:58
        HAL_set_32bit_reg_field( address, TimerMode, 1 );
80001524:	fe842783          	lw	a5,-24(s0)
80001528:	00878793          	addi	a5,a5,8
8000152c:	00100693          	li	a3,1
80001530:	00400613          	li	a2,4
80001534:	00200593          	li	a1,2
80001538:	00078513          	mv	a0,a5
8000153c:	b89ff0ef          	jal	ra,800010c4 <HW_set_32bit_reg_field>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:60
}
80001540:	00000013          	nop
80001544:	02c12083          	lw	ra,44(sp)
80001548:	02812403          	lw	s0,40(sp)
8000154c:	03010113          	addi	sp,sp,48
80001550:	00008067          	ret

80001554 <TMR_start>:
TMR_start():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:71
void
TMR_start
(
    timer_instance_t * this_timer
)
{
80001554:	fe010113          	addi	sp,sp,-32
80001558:	00112e23          	sw	ra,28(sp)
8000155c:	00812c23          	sw	s0,24(sp)
80001560:	02010413          	addi	s0,sp,32
80001564:	fea42623          	sw	a0,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:72
    HAL_ASSERT( this_timer != NULL_timer_instance )
80001568:	8d418793          	addi	a5,gp,-1836 # 80001cd4 <NULL_timer_instance>
8000156c:	0007a783          	lw	a5,0(a5)
80001570:	fec42703          	lw	a4,-20(s0)
80001574:	00f71463          	bne	a4,a5,8000157c <TMR_start+0x28>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:72 (discriminator 1)
80001578:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:74
    
    HAL_set_32bit_reg_field( this_timer->base_address, TimerEnable, 1 );
8000157c:	fec42783          	lw	a5,-20(s0)
80001580:	0007a783          	lw	a5,0(a5)
80001584:	00878793          	addi	a5,a5,8
80001588:	00100693          	li	a3,1
8000158c:	00100613          	li	a2,1
80001590:	00000593          	li	a1,0
80001594:	00078513          	mv	a0,a5
80001598:	b2dff0ef          	jal	ra,800010c4 <HW_set_32bit_reg_field>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:75
}
8000159c:	00000013          	nop
800015a0:	01c12083          	lw	ra,28(sp)
800015a4:	01812403          	lw	s0,24(sp)
800015a8:	02010113          	addi	sp,sp,32
800015ac:	00008067          	ret

800015b0 <TMR_enable_int>:
TMR_enable_int():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:102
void
TMR_enable_int
(
    timer_instance_t * this_timer
)
{
800015b0:	fe010113          	addi	sp,sp,-32
800015b4:	00112e23          	sw	ra,28(sp)
800015b8:	00812c23          	sw	s0,24(sp)
800015bc:	02010413          	addi	s0,sp,32
800015c0:	fea42623          	sw	a0,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:103
    HAL_ASSERT( this_timer != NULL_timer_instance )
800015c4:	8d418793          	addi	a5,gp,-1836 # 80001cd4 <NULL_timer_instance>
800015c8:	0007a783          	lw	a5,0(a5)
800015cc:	fec42703          	lw	a4,-20(s0)
800015d0:	00f71463          	bne	a4,a5,800015d8 <TMR_enable_int+0x28>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:103 (discriminator 1)
800015d4:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:105
    
    HAL_set_32bit_reg_field( this_timer->base_address, InterruptEnable, 1 );
800015d8:	fec42783          	lw	a5,-20(s0)
800015dc:	0007a783          	lw	a5,0(a5)
800015e0:	00878793          	addi	a5,a5,8
800015e4:	00100693          	li	a3,1
800015e8:	00200613          	li	a2,2
800015ec:	00100593          	li	a1,1
800015f0:	00078513          	mv	a0,a5
800015f4:	ad1ff0ef          	jal	ra,800010c4 <HW_set_32bit_reg_field>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:106
}
800015f8:	00000013          	nop
800015fc:	01c12083          	lw	ra,28(sp)
80001600:	01812403          	lw	s0,24(sp)
80001604:	02010113          	addi	sp,sp,32
80001608:	00008067          	ret

8000160c <TMR_clear_int>:
TMR_clear_int():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:117
void
TMR_clear_int
(
    timer_instance_t * this_timer
)
{
8000160c:	fe010113          	addi	sp,sp,-32
80001610:	00112e23          	sw	ra,28(sp)
80001614:	00812c23          	sw	s0,24(sp)
80001618:	02010413          	addi	s0,sp,32
8000161c:	fea42623          	sw	a0,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:118
    HAL_ASSERT( this_timer != NULL_timer_instance )
80001620:	8d418793          	addi	a5,gp,-1836 # 80001cd4 <NULL_timer_instance>
80001624:	0007a783          	lw	a5,0(a5)
80001628:	fec42703          	lw	a4,-20(s0)
8000162c:	00f71463          	bne	a4,a5,80001634 <TMR_clear_int+0x28>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:118 (discriminator 1)
80001630:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:120
    
    HAL_set_32bit_reg( this_timer->base_address, TimerIntClr, 0x01 );
80001634:	fec42783          	lw	a5,-20(s0)
80001638:	0007a783          	lw	a5,0(a5)
8000163c:	01078793          	addi	a5,a5,16
80001640:	00100593          	li	a1,1
80001644:	00078513          	mv	a0,a5
80001648:	a6dff0ef          	jal	ra,800010b4 <HW_set_32bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreTimer/core_timer.c:121
}
8000164c:	00000013          	nop
80001650:	01c12083          	lw	ra,28(sp)
80001654:	01812403          	lw	s0,24(sp)
80001658:	02010113          	addi	sp,sp,32
8000165c:	00008067          	ret

80001660 <GPIO_init>:
GPIO_init():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:37
(
    gpio_instance_t *   this_gpio,
    addr_t              base_addr,
    gpio_apb_width_t    bus_width
)
{
80001660:	fd010113          	addi	sp,sp,-48
80001664:	02112623          	sw	ra,44(sp)
80001668:	02812423          	sw	s0,40(sp)
8000166c:	03010413          	addi	s0,sp,48
80001670:	fca42e23          	sw	a0,-36(s0)
80001674:	fcb42c23          	sw	a1,-40(s0)
80001678:	fcc42a23          	sw	a2,-44(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:38
    uint8_t i = 0;
8000167c:	fe0407a3          	sb	zero,-17(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:39
    addr_t cfg_reg_addr = base_addr;
80001680:	fd842783          	lw	a5,-40(s0)
80001684:	fef42423          	sw	a5,-24(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:41
    
    this_gpio->base_addr = base_addr;
80001688:	fdc42783          	lw	a5,-36(s0)
8000168c:	fd842703          	lw	a4,-40(s0)
80001690:	00e7a023          	sw	a4,0(a5)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:42
    this_gpio->apb_bus_width = bus_width;
80001694:	fdc42783          	lw	a5,-36(s0)
80001698:	fd442703          	lw	a4,-44(s0)
8000169c:	00e7a223          	sw	a4,4(a5)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:45
    
    /* Clear configuration. */
    for( i = 0, cfg_reg_addr = base_addr; i < NB_OF_GPIO; ++i )
800016a0:	fe0407a3          	sb	zero,-17(s0)
800016a4:	fd842783          	lw	a5,-40(s0)
800016a8:	fef42423          	sw	a5,-24(s0)
800016ac:	0280006f          	j	800016d4 <GPIO_init+0x74>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:47 (discriminator 3)
    {
        HW_set_8bit_reg( cfg_reg_addr, 0 );
800016b0:	00000593          	li	a1,0
800016b4:	fe842503          	lw	a0,-24(s0)
800016b8:	a8dff0ef          	jal	ra,80001144 <HW_set_8bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:48 (discriminator 3)
        cfg_reg_addr += 4;
800016bc:	fe842783          	lw	a5,-24(s0)
800016c0:	00478793          	addi	a5,a5,4
800016c4:	fef42423          	sw	a5,-24(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:45 (discriminator 3)
    for( i = 0, cfg_reg_addr = base_addr; i < NB_OF_GPIO; ++i )
800016c8:	fef44783          	lbu	a5,-17(s0)
800016cc:	00178793          	addi	a5,a5,1
800016d0:	fef407a3          	sb	a5,-17(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:45 (discriminator 1)
800016d4:	fef44703          	lbu	a4,-17(s0)
800016d8:	01f00793          	li	a5,31
800016dc:	fce7fae3          	bgeu	a5,a4,800016b0 <GPIO_init+0x50>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:51
    }
    /* Clear any pending interrupts */
    switch( this_gpio->apb_bus_width )
800016e0:	fdc42783          	lw	a5,-36(s0)
800016e4:	0047a783          	lw	a5,4(a5)
800016e8:	00100713          	li	a4,1
800016ec:	02e78663          	beq	a5,a4,80001718 <GPIO_init+0xb8>
800016f0:	06078263          	beqz	a5,80001754 <GPIO_init+0xf4>
800016f4:	00200713          	li	a4,2
800016f8:	0ce79063          	bne	a5,a4,800017b8 <GPIO_init+0x158>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:54
    {
        case GPIO_APB_32_BITS_BUS:
            HAL_set_32bit_reg( this_gpio->base_addr, IRQ, CLEAR_ALL_IRQ32 );
800016fc:	fdc42783          	lw	a5,-36(s0)
80001700:	0007a783          	lw	a5,0(a5)
80001704:	08078793          	addi	a5,a5,128
80001708:	fff00593          	li	a1,-1
8000170c:	00078513          	mv	a0,a5
80001710:	9a5ff0ef          	jal	ra,800010b4 <HW_set_32bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:55
            break;
80001714:	0ac0006f          	j	800017c0 <GPIO_init+0x160>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:58
            
        case GPIO_APB_16_BITS_BUS:
            HAL_set_16bit_reg( this_gpio->base_addr, IRQ0, (uint16_t)CLEAR_ALL_IRQ16 );
80001718:	fdc42783          	lw	a5,-36(s0)
8000171c:	0007a783          	lw	a5,0(a5)
80001720:	08078713          	addi	a4,a5,128
80001724:	000107b7          	lui	a5,0x10
80001728:	fff78593          	addi	a1,a5,-1 # ffff <RAM_SIZE+0x7fff>
8000172c:	00070513          	mv	a0,a4
80001730:	9cdff0ef          	jal	ra,800010fc <HW_set_16bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:59
            HAL_set_16bit_reg( this_gpio->base_addr, IRQ1, (uint16_t)CLEAR_ALL_IRQ16 );
80001734:	fdc42783          	lw	a5,-36(s0)
80001738:	0007a783          	lw	a5,0(a5)
8000173c:	08478713          	addi	a4,a5,132
80001740:	000107b7          	lui	a5,0x10
80001744:	fff78593          	addi	a1,a5,-1 # ffff <RAM_SIZE+0x7fff>
80001748:	00070513          	mv	a0,a4
8000174c:	9b1ff0ef          	jal	ra,800010fc <HW_set_16bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:60
            break;
80001750:	0700006f          	j	800017c0 <GPIO_init+0x160>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:63
            
        case GPIO_APB_8_BITS_BUS:
            HAL_set_8bit_reg( this_gpio->base_addr, IRQ0, (uint8_t)CLEAR_ALL_IRQ8 );
80001754:	fdc42783          	lw	a5,-36(s0)
80001758:	0007a783          	lw	a5,0(a5)
8000175c:	08078793          	addi	a5,a5,128
80001760:	0ff00593          	li	a1,255
80001764:	00078513          	mv	a0,a5
80001768:	9ddff0ef          	jal	ra,80001144 <HW_set_8bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:64
            HAL_set_8bit_reg( this_gpio->base_addr, IRQ1, (uint8_t)CLEAR_ALL_IRQ8 );
8000176c:	fdc42783          	lw	a5,-36(s0)
80001770:	0007a783          	lw	a5,0(a5)
80001774:	08478793          	addi	a5,a5,132
80001778:	0ff00593          	li	a1,255
8000177c:	00078513          	mv	a0,a5
80001780:	9c5ff0ef          	jal	ra,80001144 <HW_set_8bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:65
            HAL_set_8bit_reg( this_gpio->base_addr, IRQ2, (uint8_t)CLEAR_ALL_IRQ8 );
80001784:	fdc42783          	lw	a5,-36(s0)
80001788:	0007a783          	lw	a5,0(a5)
8000178c:	08878793          	addi	a5,a5,136
80001790:	0ff00593          	li	a1,255
80001794:	00078513          	mv	a0,a5
80001798:	9adff0ef          	jal	ra,80001144 <HW_set_8bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:66
            HAL_set_8bit_reg( this_gpio->base_addr, IRQ3, (uint8_t)CLEAR_ALL_IRQ8 );
8000179c:	fdc42783          	lw	a5,-36(s0)
800017a0:	0007a783          	lw	a5,0(a5)
800017a4:	08c78793          	addi	a5,a5,140
800017a8:	0ff00593          	li	a1,255
800017ac:	00078513          	mv	a0,a5
800017b0:	995ff0ef          	jal	ra,80001144 <HW_set_8bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:67
            break;
800017b4:	00c0006f          	j	800017c0 <GPIO_init+0x160>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:70 (discriminator 1)
            
        default:
            HAL_ASSERT(0);
800017b8:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:71 (discriminator 1)
            break;
800017bc:	00000013          	nop
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:73
    }
}
800017c0:	00000013          	nop
800017c4:	02c12083          	lw	ra,44(sp)
800017c8:	02812403          	lw	s0,40(sp)
800017cc:	03010113          	addi	sp,sp,48
800017d0:	00008067          	ret

800017d4 <GPIO_set_outputs>:
GPIO_set_outputs():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:114
void GPIO_set_outputs
(
    gpio_instance_t *   this_gpio,
    uint32_t            value
)
{
800017d4:	fe010113          	addi	sp,sp,-32
800017d8:	00112e23          	sw	ra,28(sp)
800017dc:	00812c23          	sw	s0,24(sp)
800017e0:	02010413          	addi	s0,sp,32
800017e4:	fea42623          	sw	a0,-20(s0)
800017e8:	feb42423          	sw	a1,-24(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:115
    switch( this_gpio->apb_bus_width )
800017ec:	fec42783          	lw	a5,-20(s0)
800017f0:	0047a783          	lw	a5,4(a5)
800017f4:	00100713          	li	a4,1
800017f8:	02e78663          	beq	a5,a4,80001824 <GPIO_set_outputs+0x50>
800017fc:	06078c63          	beqz	a5,80001874 <GPIO_set_outputs+0xa0>
80001800:	00200713          	li	a4,2
80001804:	10e79063          	bne	a5,a4,80001904 <GPIO_set_outputs+0x130>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:118
    {
        case GPIO_APB_32_BITS_BUS:
            HAL_set_32bit_reg( this_gpio->base_addr, GPIO_OUT, value );
80001808:	fec42783          	lw	a5,-20(s0)
8000180c:	0007a783          	lw	a5,0(a5)
80001810:	0a078793          	addi	a5,a5,160
80001814:	fe842583          	lw	a1,-24(s0)
80001818:	00078513          	mv	a0,a5
8000181c:	899ff0ef          	jal	ra,800010b4 <HW_set_32bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:119
            break;
80001820:	0ec0006f          	j	8000190c <GPIO_set_outputs+0x138>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:122
            
        case GPIO_APB_16_BITS_BUS:
            HAL_set_16bit_reg( this_gpio->base_addr, GPIO_OUT0, (uint16_t)value );
80001824:	fec42783          	lw	a5,-20(s0)
80001828:	0007a783          	lw	a5,0(a5)
8000182c:	0a078793          	addi	a5,a5,160
80001830:	fe842703          	lw	a4,-24(s0)
80001834:	01071713          	slli	a4,a4,0x10
80001838:	01075713          	srli	a4,a4,0x10
8000183c:	00070593          	mv	a1,a4
80001840:	00078513          	mv	a0,a5
80001844:	8b9ff0ef          	jal	ra,800010fc <HW_set_16bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:123
            HAL_set_16bit_reg( this_gpio->base_addr, GPIO_OUT1, (uint16_t)(value >> 16) );
80001848:	fec42783          	lw	a5,-20(s0)
8000184c:	0007a783          	lw	a5,0(a5)
80001850:	0a478713          	addi	a4,a5,164
80001854:	fe842783          	lw	a5,-24(s0)
80001858:	0107d793          	srli	a5,a5,0x10
8000185c:	01079793          	slli	a5,a5,0x10
80001860:	0107d793          	srli	a5,a5,0x10
80001864:	00078593          	mv	a1,a5
80001868:	00070513          	mv	a0,a4
8000186c:	891ff0ef          	jal	ra,800010fc <HW_set_16bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:124
            break;
80001870:	09c0006f          	j	8000190c <GPIO_set_outputs+0x138>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:127
            
        case GPIO_APB_8_BITS_BUS:
            HAL_set_8bit_reg( this_gpio->base_addr, GPIO_OUT0, (uint8_t)value );
80001874:	fec42783          	lw	a5,-20(s0)
80001878:	0007a783          	lw	a5,0(a5)
8000187c:	0a078793          	addi	a5,a5,160
80001880:	fe842703          	lw	a4,-24(s0)
80001884:	0ff77713          	andi	a4,a4,255
80001888:	00070593          	mv	a1,a4
8000188c:	00078513          	mv	a0,a5
80001890:	8b5ff0ef          	jal	ra,80001144 <HW_set_8bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:128
            HAL_set_8bit_reg( this_gpio->base_addr, GPIO_OUT1, (uint8_t)(value >> 8) );
80001894:	fec42783          	lw	a5,-20(s0)
80001898:	0007a783          	lw	a5,0(a5)
8000189c:	0a478713          	addi	a4,a5,164
800018a0:	fe842783          	lw	a5,-24(s0)
800018a4:	0087d793          	srli	a5,a5,0x8
800018a8:	0ff7f793          	andi	a5,a5,255
800018ac:	00078593          	mv	a1,a5
800018b0:	00070513          	mv	a0,a4
800018b4:	891ff0ef          	jal	ra,80001144 <HW_set_8bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:129
            HAL_set_8bit_reg( this_gpio->base_addr, GPIO_OUT2, (uint8_t)(value >> 16) );
800018b8:	fec42783          	lw	a5,-20(s0)
800018bc:	0007a783          	lw	a5,0(a5)
800018c0:	0a878713          	addi	a4,a5,168
800018c4:	fe842783          	lw	a5,-24(s0)
800018c8:	0107d793          	srli	a5,a5,0x10
800018cc:	0ff7f793          	andi	a5,a5,255
800018d0:	00078593          	mv	a1,a5
800018d4:	00070513          	mv	a0,a4
800018d8:	86dff0ef          	jal	ra,80001144 <HW_set_8bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:130
            HAL_set_8bit_reg( this_gpio->base_addr, GPIO_OUT3, (uint8_t)(value >> 24) );
800018dc:	fec42783          	lw	a5,-20(s0)
800018e0:	0007a783          	lw	a5,0(a5)
800018e4:	0ac78713          	addi	a4,a5,172
800018e8:	fe842783          	lw	a5,-24(s0)
800018ec:	0187d793          	srli	a5,a5,0x18
800018f0:	0ff7f793          	andi	a5,a5,255
800018f4:	00078593          	mv	a1,a5
800018f8:	00070513          	mv	a0,a4
800018fc:	849ff0ef          	jal	ra,80001144 <HW_set_8bit_reg>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:131
            break;
80001900:	00c0006f          	j	8000190c <GPIO_set_outputs+0x138>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:134 (discriminator 1)
            
        default:
            HAL_ASSERT(0);
80001904:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:135 (discriminator 1)
            break;
80001908:	00000013          	nop
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:145
     * the expected value may indicate that some of the GPIOs may not exist due to
     * the number of GPIOs selected in the CoreGPIO hardware flow configuration.
     * It may also indicate that the base address or APB bus width passed as
     * parameter to the GPIO_init() function do not match the hardware design.
     */
    HAL_ASSERT( GPIO_get_outputs( this_gpio ) == value );
8000190c:	fec42503          	lw	a0,-20(s0)
80001910:	028000ef          	jal	ra,80001938 <GPIO_get_outputs>
80001914:	00050713          	mv	a4,a0
80001918:	fe842783          	lw	a5,-24(s0)
8000191c:	00e78463          	beq	a5,a4,80001924 <GPIO_set_outputs+0x150>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:145 (discriminator 1)
80001920:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:146
}
80001924:	00000013          	nop
80001928:	01c12083          	lw	ra,28(sp)
8000192c:	01812403          	lw	s0,24(sp)
80001930:	02010113          	addi	sp,sp,32
80001934:	00008067          	ret

80001938 <GPIO_get_outputs>:
GPIO_get_outputs():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:193
 */
uint32_t GPIO_get_outputs
(
    gpio_instance_t *   this_gpio
)
{
80001938:	fd010113          	addi	sp,sp,-48
8000193c:	02112623          	sw	ra,44(sp)
80001940:	02812423          	sw	s0,40(sp)
80001944:	03010413          	addi	s0,sp,48
80001948:	fca42e23          	sw	a0,-36(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:194
    uint32_t gpio_out = 0;
8000194c:	fe042623          	sw	zero,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:196
    
    switch( this_gpio->apb_bus_width )
80001950:	fdc42783          	lw	a5,-36(s0)
80001954:	0047a783          	lw	a5,4(a5)
80001958:	00100713          	li	a4,1
8000195c:	02e78663          	beq	a5,a4,80001988 <GPIO_get_outputs+0x50>
80001960:	08078063          	beqz	a5,800019e0 <GPIO_get_outputs+0xa8>
80001964:	00200713          	li	a4,2
80001968:	12e79463          	bne	a5,a4,80001a90 <GPIO_get_outputs+0x158>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:199
    {
        case GPIO_APB_32_BITS_BUS:
            gpio_out = HAL_get_32bit_reg( this_gpio->base_addr, GPIO_OUT );
8000196c:	fdc42783          	lw	a5,-36(s0)
80001970:	0007a783          	lw	a5,0(a5)
80001974:	0a078793          	addi	a5,a5,160
80001978:	00078513          	mv	a0,a5
8000197c:	f40ff0ef          	jal	ra,800010bc <HW_get_32bit_reg>
80001980:	fea42623          	sw	a0,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:200
            break;
80001984:	1140006f          	j	80001a98 <GPIO_get_outputs+0x160>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:203
            
        case GPIO_APB_16_BITS_BUS:
            gpio_out |= HAL_get_16bit_reg( this_gpio->base_addr, GPIO_OUT0 );
80001988:	fdc42783          	lw	a5,-36(s0)
8000198c:	0007a783          	lw	a5,0(a5)
80001990:	0a078793          	addi	a5,a5,160
80001994:	00078513          	mv	a0,a5
80001998:	f6cff0ef          	jal	ra,80001104 <HW_get_16bit_reg>
8000199c:	00050793          	mv	a5,a0
800019a0:	00078713          	mv	a4,a5
800019a4:	fec42783          	lw	a5,-20(s0)
800019a8:	00e7e7b3          	or	a5,a5,a4
800019ac:	fef42623          	sw	a5,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:204
            gpio_out |= (HAL_get_16bit_reg( this_gpio->base_addr, GPIO_OUT1 ) << 16);
800019b0:	fdc42783          	lw	a5,-36(s0)
800019b4:	0007a783          	lw	a5,0(a5)
800019b8:	0a478793          	addi	a5,a5,164
800019bc:	00078513          	mv	a0,a5
800019c0:	f44ff0ef          	jal	ra,80001104 <HW_get_16bit_reg>
800019c4:	00050793          	mv	a5,a0
800019c8:	01079793          	slli	a5,a5,0x10
800019cc:	00078713          	mv	a4,a5
800019d0:	fec42783          	lw	a5,-20(s0)
800019d4:	00e7e7b3          	or	a5,a5,a4
800019d8:	fef42623          	sw	a5,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:205
            break;
800019dc:	0bc0006f          	j	80001a98 <GPIO_get_outputs+0x160>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:208
            
        case GPIO_APB_8_BITS_BUS:
            gpio_out |= HAL_get_16bit_reg( this_gpio->base_addr, GPIO_OUT0 );
800019e0:	fdc42783          	lw	a5,-36(s0)
800019e4:	0007a783          	lw	a5,0(a5)
800019e8:	0a078793          	addi	a5,a5,160
800019ec:	00078513          	mv	a0,a5
800019f0:	f14ff0ef          	jal	ra,80001104 <HW_get_16bit_reg>
800019f4:	00050793          	mv	a5,a0
800019f8:	00078713          	mv	a4,a5
800019fc:	fec42783          	lw	a5,-20(s0)
80001a00:	00e7e7b3          	or	a5,a5,a4
80001a04:	fef42623          	sw	a5,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:209
            gpio_out |= (HAL_get_16bit_reg( this_gpio->base_addr, GPIO_OUT1 ) << 8);
80001a08:	fdc42783          	lw	a5,-36(s0)
80001a0c:	0007a783          	lw	a5,0(a5)
80001a10:	0a478793          	addi	a5,a5,164
80001a14:	00078513          	mv	a0,a5
80001a18:	eecff0ef          	jal	ra,80001104 <HW_get_16bit_reg>
80001a1c:	00050793          	mv	a5,a0
80001a20:	00879793          	slli	a5,a5,0x8
80001a24:	00078713          	mv	a4,a5
80001a28:	fec42783          	lw	a5,-20(s0)
80001a2c:	00e7e7b3          	or	a5,a5,a4
80001a30:	fef42623          	sw	a5,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:210
            gpio_out |= (HAL_get_16bit_reg( this_gpio->base_addr, GPIO_OUT2 ) << 16);
80001a34:	fdc42783          	lw	a5,-36(s0)
80001a38:	0007a783          	lw	a5,0(a5)
80001a3c:	0a878793          	addi	a5,a5,168
80001a40:	00078513          	mv	a0,a5
80001a44:	ec0ff0ef          	jal	ra,80001104 <HW_get_16bit_reg>
80001a48:	00050793          	mv	a5,a0
80001a4c:	01079793          	slli	a5,a5,0x10
80001a50:	00078713          	mv	a4,a5
80001a54:	fec42783          	lw	a5,-20(s0)
80001a58:	00e7e7b3          	or	a5,a5,a4
80001a5c:	fef42623          	sw	a5,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:211
            gpio_out |= (HAL_get_16bit_reg( this_gpio->base_addr, GPIO_OUT3 ) << 24);
80001a60:	fdc42783          	lw	a5,-36(s0)
80001a64:	0007a783          	lw	a5,0(a5)
80001a68:	0ac78793          	addi	a5,a5,172
80001a6c:	00078513          	mv	a0,a5
80001a70:	e94ff0ef          	jal	ra,80001104 <HW_get_16bit_reg>
80001a74:	00050793          	mv	a5,a0
80001a78:	01879793          	slli	a5,a5,0x18
80001a7c:	00078713          	mv	a4,a5
80001a80:	fec42783          	lw	a5,-20(s0)
80001a84:	00e7e7b3          	or	a5,a5,a4
80001a88:	fef42623          	sw	a5,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:212
            break;
80001a8c:	00c0006f          	j	80001a98 <GPIO_get_outputs+0x160>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:215 (discriminator 1)
            
        default:
            HAL_ASSERT(0);
80001a90:	00100073          	ebreak
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:216 (discriminator 1)
            break;
80001a94:	00000013          	nop
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:219
    }
    
    return gpio_out;
80001a98:	fec42783          	lw	a5,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/platform/drivers/fpga_ip/CoreGPIO/core_gpio.c:220
}
80001a9c:	00078513          	mv	a0,a5
80001aa0:	02c12083          	lw	ra,44(sp)
80001aa4:	02812403          	lw	s0,40(sp)
80001aa8:	03010113          	addi	sp,sp,48
80001aac:	00008067          	ret

80001ab0 <MRV_enable_local_irq>:
MRV_enable_local_irq():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\src\platform/miv_rv32_hal/miv_rv32_hal.h:586
{
80001ab0:	fd010113          	addi	sp,sp,-48
80001ab4:	02812623          	sw	s0,44(sp)
80001ab8:	03010413          	addi	s0,sp,48
80001abc:	fca42e23          	sw	a0,-36(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\src\platform/miv_rv32_hal/miv_rv32_hal.h:587
    set_csr(mie, mask);
80001ac0:	fdc42783          	lw	a5,-36(s0)
80001ac4:	3047a7f3          	csrrs	a5,mie,a5
80001ac8:	fef42623          	sw	a5,-20(s0)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\src\platform/miv_rv32_hal/miv_rv32_hal.h:588
}
80001acc:	00000013          	nop
80001ad0:	02c12403          	lw	s0,44(sp)
80001ad4:	03010113          	addi	sp,sp,48
80001ad8:	00008067          	ret

80001adc <MSYS_EI0_IRQHandler>:
MSYS_EI0_IRQHandler():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:48
/*--------------------------------------------------------------------------------------------------
 * Interrupt handler for the MIV_RV32 MSYS_EI interrupt connected to CoreTimer 0
 */
uint8_t
MSYS_EI0_IRQHandler(void)
{
80001adc:	ff010113          	addi	sp,sp,-16
80001ae0:	00112623          	sw	ra,12(sp)
80001ae4:	00812423          	sw	s0,8(sp)
80001ae8:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:61
     */

    /* LEDs 1 - 4 are connected to GPIO pins 0 - 3.
     * Invert the state of GPIO pins 0 - 3 every time the interrupt is triggered
     */
    gpio_pins_state = gpio_pins_state ^ (GPIO_0_MASK | GPIO_1_MASK | GPIO_2_MASK | GPIO_3_MASK);
80001aec:	8d818793          	addi	a5,gp,-1832 # 80001cd8 <gpio_pins_state>
80001af0:	0007a783          	lw	a5,0(a5)
80001af4:	00f7c713          	xori	a4,a5,15
80001af8:	8d818793          	addi	a5,gp,-1832 # 80001cd8 <gpio_pins_state>
80001afc:	00e7a023          	sw	a4,0(a5)
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:63

    GPIO_set_outputs(&g_gpio, gpio_pins_state);
80001b00:	8d818793          	addi	a5,gp,-1832 # 80001cd8 <gpio_pins_state>
80001b04:	0007a783          	lw	a5,0(a5)
80001b08:	00078593          	mv	a1,a5
80001b0c:	8e018513          	addi	a0,gp,-1824 # 80001ce0 <__sbss_end>
80001b10:	cc5ff0ef          	jal	ra,800017d4 <GPIO_set_outputs>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:66

    /* Clear the interrupt within the timer */
    TMR_clear_int(&g_core_timer_0);
80001b14:	8e818513          	addi	a0,gp,-1816 # 80001ce8 <g_core_timer_0>
80001b18:	af5ff0ef          	jal	ra,8000160c <TMR_clear_int>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:67
    return (EXT_IRQ_KEEP_ENABLED);
80001b1c:	00000793          	li	a5,0
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:68
}
80001b20:	00078513          	mv	a0,a5
80001b24:	00c12083          	lw	ra,12(sp)
80001b28:	00812403          	lw	s0,8(sp)
80001b2c:	01010113          	addi	sp,sp,16
80001b30:	00008067          	ret

80001b34 <main>:
main():
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:72

int
main(void)
{
80001b34:	ff010113          	addi	sp,sp,-16
80001b38:	00112623          	sw	ra,12(sp)
80001b3c:	00812423          	sw	s0,8(sp)
80001b40:	01010413          	addi	s0,sp,16
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:74
    /* Initialise the UART and print the greeting message*/
    UART_init(&g_core_uart_0, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_115200, DATA_8_BITS | NO_PARITY);
80001b44:	00100693          	li	a3,1
80001b48:	01a00613          	li	a2,26
80001b4c:	710005b7          	lui	a1,0x71000
80001b50:	8ec18513          	addi	a0,gp,-1812 # 80001cec <g_core_uart_0>
80001b54:	e38ff0ef          	jal	ra,8000118c <UART_init>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:76

    UART_polled_tx_string(&g_core_uart_0, g_message);
80001b58:	00000597          	auipc	a1,0x0
80001b5c:	0a858593          	addi	a1,a1,168 # 80001c00 <__data_load>
80001b60:	8ec18513          	addi	a0,gp,-1812 # 80001cec <g_core_uart_0>
80001b64:	801ff0ef          	jal	ra,80001364 <UART_polled_tx_string>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:79

    /* Enable local interrupt for the MSYS_EI interrupt pin */
    MRV_enable_local_irq(MRV32_MSYS_EIE0_IRQn);
80001b68:	01000537          	lui	a0,0x1000
80001b6c:	f45ff0ef          	jal	ra,80001ab0 <MRV_enable_local_irq>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:82

    /* Initialise the GPIO */
    GPIO_init(&g_gpio, COREGPIO_OUT_BASE_ADDR, GPIO_APB_32_BITS_BUS);
80001b70:	00200613          	li	a2,2
80001b74:	750005b7          	lui	a1,0x75000
80001b78:	8e018513          	addi	a0,gp,-1824 # 80001ce0 <__sbss_end>
80001b7c:	ae5ff0ef          	jal	ra,80001660 <GPIO_init>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:85

    /* Configure the GPIOs, turn them all off initially */
    GPIO_set_outputs(&g_gpio, 0x00u);
80001b80:	00000593          	li	a1,0
80001b84:	8e018513          	addi	a0,gp,-1824 # 80001ce0 <__sbss_end>
80001b88:	c4dff0ef          	jal	ra,800017d4 <GPIO_set_outputs>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:88

    /* Initialise and configure the timer */
    TMR_init(&g_core_timer_0,
80001b8c:	000147b7          	lui	a5,0x14
80001b90:	c9a78713          	addi	a4,a5,-870 # 13c9a <RAM_SIZE+0xbc9a>
80001b94:	00900693          	li	a3,9
80001b98:	00000613          	li	a2,0
80001b9c:	730005b7          	lui	a1,0x73000
80001ba0:	8e818513          	addi	a0,gp,-1816 # 80001ce8 <g_core_timer_0>
80001ba4:	889ff0ef          	jal	ra,8000142c <TMR_init>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:95
             TMR_CONTINUOUS_MODE,
             PRESCALER_DIV_1024,
             TIMER_LOAD_VALUE);

    /* Enable interrupts in general.*/
    HAL_enable_interrupts();
80001ba8:	ce4ff0ef          	jal	ra,8000108c <HAL_enable_interrupts>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:98

    /* Enable the timer to generate interrupts */
    TMR_enable_int(&g_core_timer_0);
80001bac:	8e818513          	addi	a0,gp,-1816 # 80001ce8 <g_core_timer_0>
80001bb0:	a01ff0ef          	jal	ra,800015b0 <TMR_enable_int>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:101

    /* Start the timer */
    TMR_start(&g_core_timer_0);
80001bb4:	8e818513          	addi	a0,gp,-1816 # 80001ce8 <g_core_timer_0>
80001bb8:	99dff0ef          	jal	ra,80001554 <TMR_start>
C:\Microchip\SoftConsole-v2022.2-RISC-V-747\extras\workspace.examples\miv-rv32-coretimer-timer_interrupt\miv-rv32-imc-debug/../src/application/main.c:103 (discriminator 1)

    while (1u)
80001bbc:	0000006f          	j	80001bbc <main+0x88>

80001bc0 <local_irq_handler_table>:
80001bc0:	80000f24 80000f08 80000f40 80001038     $.......@...8...
80001bd0:	80000fe8 80000fe8 80000fe8 80000fe8     ................
80001be0:	80001adc 80000f5c 80000f78 80000f94     ....\...x.......
80001bf0:	80000fb0 80000fcc 80001000 8000101c     ................
