Design Entry;SmartDesign Check||(null)||'top_0' was successfully generated, but with warnings||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin COREUART_0:OVERFLOW||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/top_0/pins/COREUART_0:OVERFLOW
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin COREUART_0:PARITY_ERR||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/top_0/pins/COREUART_0:PARITY_ERR
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin COREUART_0:FRAMING_ERR||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/top_0/pins/COREUART_0:FRAMING_ERR
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin COREUART_1:OVERFLOW||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/top_0/pins/COREUART_1:OVERFLOW
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin COREUART_1:PARITY_ERR||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/top_0/pins/COREUART_1:PARITY_ERR
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin COREUART_1:FRAMING_ERR||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/top_0/pins/COREUART_1:FRAMING_ERR
HelpInfo,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top_0
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||top_0.srr(69);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/69||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||top_0.srr(70);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/70||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||top_0.srr(84);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/84||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(85);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/85||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL169 ||@W:Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.||top_0.srr(86);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/86||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CG360 ||@W:Removing wire AFULL, as there is no assignment to it.||top_0.srr(114);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/114||fifo_256x8_pa3.v(46);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v'/linenumber/46
Implementation;Synthesis|| CG133 ||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||top_0.srr(115);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/115||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||top_0.srr(116);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/116||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||top_0.srr(136);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/136||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||top_0.srr(137);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/137||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||top_0.srr(151);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/151||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(152);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/152||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL169 ||@W:Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.||top_0.srr(153);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/153||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CG360 ||@W:Removing wire AFULL, as there is no assignment to it.||top_0.srr(173);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/173||fifo_256x8_pa3.v(46);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\fifo_256x8_pa3.v'/linenumber/46
Implementation;Synthesis|| CG133 ||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||top_0.srr(174);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/174||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||top_0.srr(175);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/175||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis|| CL157 ||@W:*Output AFULL has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||top_0.srr(186);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/186||fifo_256x8_pa3.v(68);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\fifo_256x8_pa3.v'/linenumber/68
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(194);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/194||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.||top_0.srr(195);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/195||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(196);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/196||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow. Make sure that there are no unused intermediate registers.||top_0.srr(197);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/197||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| CL157 ||@W:*Output AFULL has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||top_0.srr(219);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/219||fifo_256x8_pa3.v(68);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v'/linenumber/68
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(227);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/227||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.||top_0.srr(228);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/228||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_0.srr(229);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/229||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow. Make sure that there are no unused intermediate registers.||top_0.srr(230);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/230||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\component\work\top_0\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| MT530 ||@W:Found inferred clock top_0|CLK which controls 317 sequential elements including COREUART_0.make_CLOCK_GEN.genblk1\.baud_cntr[12:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_0.srr(343);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/343||clock_gen.v(283);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000\component\work\top_0\coreuart_0\rtl\vlog\core\clock_gen.v'/linenumber/283
Implementation;Synthesis|| MO160 ||@W:Register bit rx_parity_calc (in view view:work.top_0_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_0.srr(429);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/429||rx_async.v(421);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000\component\work\top_0\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/421
Implementation;Synthesis|| MO160 ||@W:Register bit rx_parity_calc (in view view:work.top_0_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_0.srr(431);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/431||rx_async.v(421);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000\component\work\top_0\coreuart_1\rtl\vlog\core\rx_async.v'/linenumber/421
Implementation;Synthesis|| MO160 ||@W:Register bit xmit_state[4] (in view view:work.top_0_COREUART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_0.srr(458);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/458||tx_async.v(119);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000\component\work\top_0\coreuart_0\rtl\vlog\core\tx_async.v'/linenumber/119
Implementation;Synthesis|| MO161 ||@W:Register bit last_bit[3] (in view view:work.top_0_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top_0.srr(470);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/470||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000\component\work\top_0\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[2] (in view view:work.top_0_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_0.srr(471);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/471||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000\component\work\top_0\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[1] (in view view:work.top_0_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_0.srr(472);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/472||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000\component\work\top_0\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit xmit_state[4] (in view view:work.top_0_COREUART_1_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_0.srr(492);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/492||tx_async.v(119);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000\component\work\top_0\coreuart_1\rtl\vlog\core\tx_async.v'/linenumber/119
Implementation;Synthesis|| MO161 ||@W:Register bit last_bit[3] (in view view:work.top_0_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top_0.srr(504);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/504||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000\component\work\top_0\coreuart_1\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[2] (in view view:work.top_0_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_0.srr(505);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/505||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000\component\work\top_0\coreuart_1\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[1] (in view view:work.top_0_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_0.srr(506);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/506||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000\component\work\top_0\coreuart_1\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit COREUART_1.make_RX.parity_err (in view view:work.top_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_0.srr(521);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/521||rx_async.v(447);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000\component\work\top_0\coreuart_1\rtl\vlog\core\rx_async.v'/linenumber/447
Implementation;Synthesis|| MO160 ||@W:Register bit COREUART_0.make_RX.parity_err (in view view:work.top_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_0.srr(522);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/522||rx_async.v(447);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000\component\work\top_0\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/447
Implementation;Synthesis|| MT420 ||@W:Found inferred clock top_0|CLK with period 10.00ns. Please declare a user-defined clock on object "p:CLK"||top_0.srr(605);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/605||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||top_0.srr(621);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/621||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||top_0.srr(623);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000\synthesis\top_0.srr'/linenumber/623||null;null
Implementation;Compile;RootName:top_0
Implementation;Compile||(null)||Please refer to the log file for details about 49 Warning(s) , 1 Info(s)||top_0_compile_log.rpt;liberoaction://open_report/file/top_0_compile_log.rpt||(null);(null)
