-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_206_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_ce0 : OUT STD_LOGIC;
    x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_4_ce0 : OUT STD_LOGIC;
    x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_6_ce0 : OUT STD_LOGIC;
    x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    y_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    y_ce0 : OUT STD_LOGIC;
    y_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    grp_fu_608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_608_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_608_p_ce : OUT STD_LOGIC );
end;


architecture behav of activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_206_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln206_fu_193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln207_fu_232_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln207_reg_299 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln207_reg_299_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln207_reg_299_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln207_reg_299_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln207_reg_299_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln207_reg_299_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309 : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter5_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314 : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter5_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319 : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter5_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324 : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter5_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1_fu_241_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_329 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_load_reg_334 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_reg_339 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln207_fu_220_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_18_cast28_fu_205_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_64 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln206_fu_199_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln9_fu_210_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal bitcast_ln209_fu_254_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_mux_42_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_42_32_1_1_U276 : component activation_accelerator_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => x_q0,
        din1 => x_2_q0,
        din2 => x_4_q0,
        din3 => x_6_q0,
        din4 => trunc_ln207_reg_299,
        dout => tmp_1_fu_241_p6);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    i_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln206_fu_193_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_64 <= add_ln206_fu_199_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_64 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln206_fu_193_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309 <= zext_ln207_fu_220_p1(13 - 1 downto 0);
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314 <= zext_ln207_fu_220_p1(13 - 1 downto 0);
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319 <= zext_ln207_fu_220_p1(13 - 1 downto 0);
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324 <= zext_ln207_fu_220_p1(13 - 1 downto 0);
                trunc_ln207_reg_299 <= trunc_ln207_fu_232_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter1_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter1_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter1_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter1_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                tmp_1_reg_329 <= tmp_1_fu_241_p6;
                trunc_ln207_reg_299_pp0_iter1_reg <= trunc_ln207_reg_299;
                y_load_reg_334 <= y_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter2_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter1_reg;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter3_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter2_reg;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter4_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter3_reg;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter5_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter4_reg;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter2_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter1_reg;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter3_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter2_reg;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter4_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter3_reg;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter5_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter4_reg;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter2_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter1_reg;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter3_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter2_reg;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter4_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter3_reg;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter5_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter4_reg;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter2_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter1_reg;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter3_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter2_reg;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter4_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter3_reg;
                activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter5_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                trunc_ln207_reg_299_pp0_iter2_reg <= trunc_ln207_reg_299_pp0_iter1_reg;
                trunc_ln207_reg_299_pp0_iter3_reg <= trunc_ln207_reg_299_pp0_iter2_reg;
                trunc_ln207_reg_299_pp0_iter4_reg <= trunc_ln207_reg_299_pp0_iter3_reg;
                trunc_ln207_reg_299_pp0_iter5_reg <= trunc_ln207_reg_299_pp0_iter4_reg;
                trunc_ln_reg_339 <= bitcast_ln209_fu_254_p1(31 downto 16);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319_pp0_iter5_reg;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 <= trunc_ln_reg_339;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001, trunc_ln207_reg_299_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (trunc_ln207_reg_299_pp0_iter5_reg = ap_const_lv2_2))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314_pp0_iter5_reg;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 <= trunc_ln_reg_339;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001, trunc_ln207_reg_299_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (trunc_ln207_reg_299_pp0_iter5_reg = ap_const_lv2_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309_pp0_iter5_reg;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 <= trunc_ln_reg_339;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001, trunc_ln207_reg_299_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (trunc_ln207_reg_299_pp0_iter5_reg = ap_const_lv2_0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324_pp0_iter5_reg;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 <= trunc_ln_reg_339;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001, trunc_ln207_reg_299_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (trunc_ln207_reg_299_pp0_iter5_reg = ap_const_lv2_3))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln206_fu_199_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_9) + unsigned(ap_const_lv16_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln206_fu_193_p2)
    begin
        if (((icmp_ln206_fu_193_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_64, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_9 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_i_9 <= i_fu_64;
        end if; 
    end process;

    bitcast_ln209_fu_254_p1 <= grp_fu_608_p_dout0;
    grp_fu_608_p_ce <= ap_const_logic_1;
    grp_fu_608_p_din0 <= tmp_1_reg_329;
    grp_fu_608_p_din1 <= y_load_reg_334;
    grp_fu_608_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    i_18_cast28_fu_205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_9),64));
    icmp_ln206_fu_193_p2 <= "1" when (ap_sig_allocacmp_i_9 = ap_const_lv16_8000) else "0";
    lshr_ln9_fu_210_p4 <= ap_sig_allocacmp_i_9(14 downto 2);
    trunc_ln207_fu_232_p1 <= ap_sig_allocacmp_i_9(2 - 1 downto 0);
    x_2_address0 <= zext_ln207_fu_220_p1(13 - 1 downto 0);

    x_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce0 <= ap_const_logic_1;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_4_address0 <= zext_ln207_fu_220_p1(13 - 1 downto 0);

    x_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_4_ce0 <= ap_const_logic_1;
        else 
            x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_6_address0 <= zext_ln207_fu_220_p1(13 - 1 downto 0);

    x_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_6_ce0 <= ap_const_logic_1;
        else 
            x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_address0 <= zext_ln207_fu_220_p1(13 - 1 downto 0);

    x_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_ce0 <= ap_const_logic_1;
        else 
            x_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    y_address0 <= i_18_cast28_fu_205_p1(15 - 1 downto 0);

    y_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            y_ce0 <= ap_const_logic_1;
        else 
            y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln207_fu_220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln9_fu_210_p4),64));
end behav;
