var annotated =
[
    [ "BCCH_PDU", "structBCCH__PDU.html", "structBCCH__PDU" ],
    [ "BSR_LONG", "structBSR__LONG.html", "structBSR__LONG" ],
    [ "BSR_SHORT", "structBSR__SHORT.html", "structBSR__SHORT" ],
    [ "CCCH_PDU", "structCCCH__PDU.html", "structCCCH__PDU" ],
    [ "channel_desc_t", "structchannel__desc__t.html", "structchannel__desc__t" ],
    [ "COMMON_channels_t", "structCOMMON__channels__t.html", "structCOMMON__channels__t" ],
    [ "complex", "structcomplex.html", "structcomplex" ],
    [ "complex16", "structcomplex16.html", "structcomplex16" ],
    [ "complex32", "structcomplex32.html", "structcomplex32" ],
    [ "complexf", "structcomplexf.html", "structcomplexf" ],
    [ "CQI_REPORT_CONFIG", "structCQI__REPORT__CONFIG.html", "structCQI__REPORT__CONFIG" ],
    [ "CQI_REPORTPERIODIC", "structCQI__REPORTPERIODIC.html", "structCQI__REPORTPERIODIC" ],
    [ "DCI0_10MHz_FDD", "structDCI0__10MHz__FDD.html", "structDCI0__10MHz__FDD" ],
    [ "DCI0_10MHz_TDD_1_6", "structDCI0__10MHz__TDD__1__6.html", "structDCI0__10MHz__TDD__1__6" ],
    [ "DCI0_1_5MHz_FDD", "structDCI0__1__5MHz__FDD.html", "structDCI0__1__5MHz__FDD" ],
    [ "DCI0_1_5MHz_TDD_1_6", "structDCI0__1__5MHz__TDD__1__6.html", "structDCI0__1__5MHz__TDD__1__6" ],
    [ "DCI0_20MHz_FDD", "structDCI0__20MHz__FDD.html", "structDCI0__20MHz__FDD" ],
    [ "DCI0_20MHz_TDD_1_6", "structDCI0__20MHz__TDD__1__6.html", "structDCI0__20MHz__TDD__1__6" ],
    [ "DCI0_5MHz_FDD", "structDCI0__5MHz__FDD.html", "structDCI0__5MHz__FDD" ],
    [ "DCI0_5MHz_TDD0", "structDCI0__5MHz__TDD0.html", "structDCI0__5MHz__TDD0" ],
    [ "DCI0_5MHz_TDD_1_6", "structDCI0__5MHz__TDD__1__6.html", "structDCI0__5MHz__TDD__1__6" ],
    [ "DCI0A_10_MHz", "structDCI0A__10__MHz.html", "structDCI0A__10__MHz" ],
    [ "DCI0A_1_5MHz", "structDCI0A__1__5MHz.html", "structDCI0A__1__5MHz" ],
    [ "DCI0A_20_MHz", "structDCI0A__20__MHz.html", "structDCI0A__20__MHz" ],
    [ "DCI0A_5MHz", "structDCI0A__5MHz.html", "structDCI0A__5MHz" ],
    [ "DCI1_10MHz_FDD", "structDCI1__10MHz__FDD.html", "structDCI1__10MHz__FDD" ],
    [ "DCI1_10MHz_TDD", "structDCI1__10MHz__TDD.html", "structDCI1__10MHz__TDD" ],
    [ "DCI1_1_5MHz_FDD", "structDCI1__1__5MHz__FDD.html", "structDCI1__1__5MHz__FDD" ],
    [ "DCI1_1_5MHz_TDD", "structDCI1__1__5MHz__TDD.html", "structDCI1__1__5MHz__TDD" ],
    [ "DCI1_20MHz_FDD", "structDCI1__20MHz__FDD.html", "structDCI1__20MHz__FDD" ],
    [ "DCI1_20MHz_TDD", "structDCI1__20MHz__TDD.html", "structDCI1__20MHz__TDD" ],
    [ "DCI1_5MHz_FDD", "structDCI1__5MHz__FDD.html", "structDCI1__5MHz__FDD" ],
    [ "DCI1_5MHz_TDD", "structDCI1__5MHz__TDD.html", "structDCI1__5MHz__TDD" ],
    [ "DCI1A_10MHz_FDD", "structDCI1A__10MHz__FDD.html", "structDCI1A__10MHz__FDD" ],
    [ "DCI1A_10MHz_TDD_1_6", "structDCI1A__10MHz__TDD__1__6.html", "structDCI1A__10MHz__TDD__1__6" ],
    [ "DCI1A_1_5MHz_FDD", "structDCI1A__1__5MHz__FDD.html", "structDCI1A__1__5MHz__FDD" ],
    [ "DCI1A_1_5MHz_TDD_1_6", "structDCI1A__1__5MHz__TDD__1__6.html", "structDCI1A__1__5MHz__TDD__1__6" ],
    [ "DCI1A_20MHz_FDD", "structDCI1A__20MHz__FDD.html", "structDCI1A__20MHz__FDD" ],
    [ "DCI1A_20MHz_TDD_1_6", "structDCI1A__20MHz__TDD__1__6.html", "structDCI1A__20MHz__TDD__1__6" ],
    [ "DCI1A_5MHz_FDD", "structDCI1A__5MHz__FDD.html", "structDCI1A__5MHz__FDD" ],
    [ "DCI1A_5MHz_TDD_1_6", "structDCI1A__5MHz__TDD__1__6.html", "structDCI1A__5MHz__TDD__1__6" ],
    [ "DCI1A_RA_5MHz_TDD_1_6", "structDCI1A__RA__5MHz__TDD__1__6.html", "structDCI1A__RA__5MHz__TDD__1__6" ],
    [ "DCI1B_5MHz_2A_FDD", "structDCI1B__5MHz__2A__FDD.html", "structDCI1B__5MHz__2A__FDD" ],
    [ "DCI1B_5MHz_2A_TDD", "structDCI1B__5MHz__2A__TDD.html", "structDCI1B__5MHz__2A__TDD" ],
    [ "DCI1B_5MHz_4A_FDD", "structDCI1B__5MHz__4A__FDD.html", "structDCI1B__5MHz__4A__FDD" ],
    [ "DCI1B_5MHz_4A_TDD", "structDCI1B__5MHz__4A__TDD.html", "structDCI1B__5MHz__4A__TDD" ],
    [ "DCI1C_10MHz", "structDCI1C__10MHz.html", "structDCI1C__10MHz" ],
    [ "DCI1C_15MHz", "structDCI1C__15MHz.html", "structDCI1C__15MHz" ],
    [ "DCI1C_1_5MHz", "structDCI1C__1__5MHz.html", "structDCI1C__1__5MHz" ],
    [ "DCI1C_20MHz", "structDCI1C__20MHz.html", "structDCI1C__20MHz" ],
    [ "DCI1C_5MHz", "structDCI1C__5MHz.html", "structDCI1C__5MHz" ],
    [ "DCI1D_5MHz_2A_FDD", "structDCI1D__5MHz__2A__FDD.html", "structDCI1D__5MHz__2A__FDD" ],
    [ "DCI1D_5MHz_2A_TDD", "structDCI1D__5MHz__2A__TDD.html", "structDCI1D__5MHz__2A__TDD" ],
    [ "DCI1D_5MHz_4A_FDD", "structDCI1D__5MHz__4A__FDD.html", "structDCI1D__5MHz__4A__FDD" ],
    [ "DCI1D_5MHz_4A_TDD", "structDCI1D__5MHz__4A__TDD.html", "structDCI1D__5MHz__4A__TDD" ],
    [ "DCI1E_5MHz_2A_M10PRB_TDD", "structDCI1E__5MHz__2A__M10PRB__TDD.html", "structDCI1E__5MHz__2A__M10PRB__TDD" ],
    [ "DCI2_10MHz_2A_FDD", "structDCI2__10MHz__2A__FDD.html", "structDCI2__10MHz__2A__FDD" ],
    [ "DCI2_10MHz_2A_TDD", "structDCI2__10MHz__2A__TDD.html", "structDCI2__10MHz__2A__TDD" ],
    [ "DCI2_10MHz_4A_FDD", "structDCI2__10MHz__4A__FDD.html", "structDCI2__10MHz__4A__FDD" ],
    [ "DCI2_10MHz_4A_TDD", "structDCI2__10MHz__4A__TDD.html", "structDCI2__10MHz__4A__TDD" ],
    [ "DCI2_1_5MHz_2A_FDD", "structDCI2__1__5MHz__2A__FDD.html", "structDCI2__1__5MHz__2A__FDD" ],
    [ "DCI2_1_5MHz_2A_TDD", "structDCI2__1__5MHz__2A__TDD.html", "structDCI2__1__5MHz__2A__TDD" ],
    [ "DCI2_1_5MHz_4A_FDD", "structDCI2__1__5MHz__4A__FDD.html", "structDCI2__1__5MHz__4A__FDD" ],
    [ "DCI2_1_5MHz_4A_TDD", "structDCI2__1__5MHz__4A__TDD.html", "structDCI2__1__5MHz__4A__TDD" ],
    [ "DCI2_20MHz_2A_FDD", "structDCI2__20MHz__2A__FDD.html", "structDCI2__20MHz__2A__FDD" ],
    [ "DCI2_20MHz_2A_TDD", "structDCI2__20MHz__2A__TDD.html", "structDCI2__20MHz__2A__TDD" ],
    [ "DCI2_20MHz_4A_FDD", "structDCI2__20MHz__4A__FDD.html", "structDCI2__20MHz__4A__FDD" ],
    [ "DCI2_20MHz_4A_TDD", "structDCI2__20MHz__4A__TDD.html", "structDCI2__20MHz__4A__TDD" ],
    [ "DCI2_5MHz_2A_FDD", "structDCI2__5MHz__2A__FDD.html", "structDCI2__5MHz__2A__FDD" ],
    [ "DCI2_5MHz_2A_TDD", "structDCI2__5MHz__2A__TDD.html", "structDCI2__5MHz__2A__TDD" ],
    [ "DCI2_5MHz_4A_FDD", "structDCI2__5MHz__4A__FDD.html", "structDCI2__5MHz__4A__FDD" ],
    [ "DCI2_5MHz_4A_TDD", "structDCI2__5MHz__4A__TDD.html", "structDCI2__5MHz__4A__TDD" ],
    [ "DCI2A_10MHz_2A_FDD", "structDCI2A__10MHz__2A__FDD.html", "structDCI2A__10MHz__2A__FDD" ],
    [ "DCI2A_10MHz_2A_TDD", "structDCI2A__10MHz__2A__TDD.html", "structDCI2A__10MHz__2A__TDD" ],
    [ "DCI2A_10MHz_4A_FDD", "structDCI2A__10MHz__4A__FDD.html", "structDCI2A__10MHz__4A__FDD" ],
    [ "DCI2A_10MHz_4A_TDD", "structDCI2A__10MHz__4A__TDD.html", "structDCI2A__10MHz__4A__TDD" ],
    [ "DCI2A_1_5MHz_2A_FDD", "structDCI2A__1__5MHz__2A__FDD.html", "structDCI2A__1__5MHz__2A__FDD" ],
    [ "DCI2A_1_5MHz_2A_TDD", "structDCI2A__1__5MHz__2A__TDD.html", "structDCI2A__1__5MHz__2A__TDD" ],
    [ "DCI2A_1_5MHz_4A_FDD", "structDCI2A__1__5MHz__4A__FDD.html", "structDCI2A__1__5MHz__4A__FDD" ],
    [ "DCI2A_1_5MHz_4A_TDD", "structDCI2A__1__5MHz__4A__TDD.html", "structDCI2A__1__5MHz__4A__TDD" ],
    [ "DCI2A_20MHz_2A_FDD", "structDCI2A__20MHz__2A__FDD.html", "structDCI2A__20MHz__2A__FDD" ],
    [ "DCI2A_20MHz_2A_TDD", "structDCI2A__20MHz__2A__TDD.html", "structDCI2A__20MHz__2A__TDD" ],
    [ "DCI2A_20MHz_4A_FDD", "structDCI2A__20MHz__4A__FDD.html", "structDCI2A__20MHz__4A__FDD" ],
    [ "DCI2A_20MHz_4A_TDD", "structDCI2A__20MHz__4A__TDD.html", "structDCI2A__20MHz__4A__TDD" ],
    [ "DCI2A_5MHz_2A_FDD", "structDCI2A__5MHz__2A__FDD.html", "structDCI2A__5MHz__2A__FDD" ],
    [ "DCI2A_5MHz_2A_TDD", "structDCI2A__5MHz__2A__TDD.html", "structDCI2A__5MHz__2A__TDD" ],
    [ "DCI2A_5MHz_4A_FDD", "structDCI2A__5MHz__4A__FDD.html", "structDCI2A__5MHz__4A__FDD" ],
    [ "DCI2A_5MHz_4A_TDD", "structDCI2A__5MHz__4A__TDD.html", "structDCI2A__5MHz__4A__TDD" ],
    [ "DCI2B_10MHz_FDD", "structDCI2B__10MHz__FDD.html", "structDCI2B__10MHz__FDD" ],
    [ "DCI2B_10MHz_TDD", "structDCI2B__10MHz__TDD.html", "structDCI2B__10MHz__TDD" ],
    [ "DCI2B_1_5MHz_FDD", "structDCI2B__1__5MHz__FDD.html", "structDCI2B__1__5MHz__FDD" ],
    [ "DCI2B_1_5MHz_TDD", "structDCI2B__1__5MHz__TDD.html", "structDCI2B__1__5MHz__TDD" ],
    [ "DCI2B_20MHz_FDD", "structDCI2B__20MHz__FDD.html", "structDCI2B__20MHz__FDD" ],
    [ "DCI2B_20MHz_TDD", "structDCI2B__20MHz__TDD.html", "structDCI2B__20MHz__TDD" ],
    [ "DCI2B_5MHz_FDD", "structDCI2B__5MHz__FDD.html", "structDCI2B__5MHz__FDD" ],
    [ "DCI2B_5MHz_TDD", "structDCI2B__5MHz__TDD.html", "structDCI2B__5MHz__TDD" ],
    [ "DCI2C_10MHz_FDD", "structDCI2C__10MHz__FDD.html", "structDCI2C__10MHz__FDD" ],
    [ "DCI2C_10MHz_TDD", "structDCI2C__10MHz__TDD.html", "structDCI2C__10MHz__TDD" ],
    [ "DCI2C_1_5MHz_FDD", "structDCI2C__1__5MHz__FDD.html", "structDCI2C__1__5MHz__FDD" ],
    [ "DCI2C_1_5MHz_TDD", "structDCI2C__1__5MHz__TDD.html", "structDCI2C__1__5MHz__TDD" ],
    [ "DCI2C_20MHz_FDD", "structDCI2C__20MHz__FDD.html", "structDCI2C__20MHz__FDD" ],
    [ "DCI2C_20MHz_TDD", "structDCI2C__20MHz__TDD.html", "structDCI2C__20MHz__TDD" ],
    [ "DCI2C_5MHz_FDD", "structDCI2C__5MHz__FDD.html", "structDCI2C__5MHz__FDD" ],
    [ "DCI2C_5MHz_TDD", "structDCI2C__5MHz__TDD.html", "structDCI2C__5MHz__TDD" ],
    [ "DCI2D_10MHz_FDD", "structDCI2D__10MHz__FDD.html", "structDCI2D__10MHz__FDD" ],
    [ "DCI2D_10MHz_TDD", "structDCI2D__10MHz__TDD.html", "structDCI2D__10MHz__TDD" ],
    [ "DCI2D_1_5MHz_FDD", "structDCI2D__1__5MHz__FDD.html", "structDCI2D__1__5MHz__FDD" ],
    [ "DCI2D_1_5MHz_TDD", "structDCI2D__1__5MHz__TDD.html", "structDCI2D__1__5MHz__TDD" ],
    [ "DCI2D_20MHz_FDD", "structDCI2D__20MHz__FDD.html", "structDCI2D__20MHz__FDD" ],
    [ "DCI2D_20MHz_TDD", "structDCI2D__20MHz__TDD.html", "structDCI2D__20MHz__TDD" ],
    [ "DCI2D_5MHz_FDD", "structDCI2D__5MHz__FDD.html", "structDCI2D__5MHz__FDD" ],
    [ "DCI2D_5MHz_TDD", "structDCI2D__5MHz__TDD.html", "structDCI2D__5MHz__TDD" ],
    [ "DCI3_5MHz_FDD_t", "structDCI3__5MHz__FDD__t.html", "structDCI3__5MHz__FDD__t" ],
    [ "DCI3_5MHz_TDD_0_t", "structDCI3__5MHz__TDD__0__t.html", "structDCI3__5MHz__TDD__0__t" ],
    [ "DCI3_5MHz_TDD_1_6_t", "structDCI3__5MHz__TDD__1__6__t.html", "structDCI3__5MHz__TDD__1__6__t" ],
    [ "DCI_ALLOC_t", "structDCI__ALLOC__t.html", "structDCI__ALLOC__t" ],
    [ "DCI_PDU", "structDCI__PDU.html", "structDCI__PDU" ],
    [ "deltaFList_PUCCH_t", "structdeltaFList__PUCCH__t.html", "structdeltaFList__PUCCH__t" ],
    [ "DLSCH_PDU", "structDLSCH__PDU.html", "structDLSCH__PDU" ],
    [ "eNB_DLSCH_INFO", "structeNB__DLSCH__INFO.html", "structeNB__DLSCH__INFO" ],
    [ "eNB_MAC_INST", "structeNB__MAC__INST.html", "structeNB__MAC__INST" ],
    [ "eNB_proc_t", "structeNB__proc__t.html", "structeNB__proc__t" ],
    [ "Enb_properties_array_s", "structEnb__properties__array__s.html", "structEnb__properties__array__s" ],
    [ "Enb_properties_s", "structEnb__properties__s.html", "structEnb__properties__s" ],
    [ "eNB_RRC_INST_s", "structeNB__RRC__INST__s.html", "structeNB__RRC__INST__s" ],
    [ "eNB_RRC_UE_s", "structeNB__RRC__UE__s.html", "structeNB__RRC__UE__s" ],
    [ "eNB_STATS", "structeNB__STATS.html", "structeNB__STATS" ],
    [ "eNB_UE_estimated_distances", "structeNB__UE__estimated__distances.html", "structeNB__UE__estimated__distances" ],
    [ "eNB_UE_STATS", "structeNB__UE__STATS.html", "structeNB__UE__STATS" ],
    [ "eNB_ULSCH_INFO", "structeNB__ULSCH__INFO.html", "structeNB__ULSCH__INFO" ],
    [ "HANDOVER_INFO_s", "structHANDOVER__INFO__s.html", "structHANDOVER__INFO__s" ],
    [ "HANDOVER_INFO_UE_s", "structHANDOVER__INFO__UE__s.html", "structHANDOVER__INFO__UE__s" ],
    [ "harq_status_t", "structharq__status__t.html", "structharq__status__t" ],
    [ "LTE_DL_eNB_HARQ_t", "structLTE__DL__eNB__HARQ__t.html", "structLTE__DL__eNB__HARQ__t" ],
    [ "LTE_DL_FRAME_PARMS", "structLTE__DL__FRAME__PARMS.html", "structLTE__DL__FRAME__PARMS" ],
    [ "LTE_DL_UE_HARQ_t", "structLTE__DL__UE__HARQ__t.html", "structLTE__DL__UE__HARQ__t" ],
    [ "LTE_eNB_COMMON", "structLTE__eNB__COMMON.html", "structLTE__eNB__COMMON" ],
    [ "LTE_eNB_DLSCH_t", "structLTE__eNB__DLSCH__t.html", "structLTE__eNB__DLSCH__t" ],
    [ "LTE_eNB_PBCH", "structLTE__eNB__PBCH.html", "structLTE__eNB__PBCH" ],
    [ "LTE_eNB_PRACH", "structLTE__eNB__PRACH.html", "structLTE__eNB__PRACH" ],
    [ "LTE_eNB_PUSCH", "structLTE__eNB__PUSCH.html", "structLTE__eNB__PUSCH" ],
    [ "LTE_eNB_SRS", "structLTE__eNB__SRS.html", "structLTE__eNB__SRS" ],
    [ "LTE_eNB_UE_stats", "structLTE__eNB__UE__stats.html", "structLTE__eNB__UE__stats" ],
    [ "LTE_eNB_ULSCH_t", "structLTE__eNB__ULSCH__t.html", "structLTE__eNB__ULSCH__t" ],
    [ "LTE_UE_COMMON", "structLTE__UE__COMMON.html", "structLTE__UE__COMMON" ],
    [ "LTE_UE_DLSCH_t", "structLTE__UE__DLSCH__t.html", "structLTE__UE__DLSCH__t" ],
    [ "LTE_UE_PBCH", "structLTE__UE__PBCH.html", "structLTE__UE__PBCH" ],
    [ "LTE_UE_PDCCH", "structLTE__UE__PDCCH.html", "structLTE__UE__PDCCH" ],
    [ "LTE_UE_PDSCH", "structLTE__UE__PDSCH.html", "structLTE__UE__PDSCH" ],
    [ "LTE_UE_PDSCH_FLP", "structLTE__UE__PDSCH__FLP.html", "structLTE__UE__PDSCH__FLP" ],
    [ "LTE_UE_PRACH", "structLTE__UE__PRACH.html", "structLTE__UE__PRACH" ],
    [ "LTE_UE_ULSCH_t", "structLTE__UE__ULSCH__t.html", "structLTE__UE__ULSCH__t" ],
    [ "LTE_UL_eNB_HARQ_t", "structLTE__UL__eNB__HARQ__t.html", "structLTE__UL__eNB__HARQ__t" ],
    [ "LTE_UL_UE_HARQ_t", "structLTE__UL__UE__HARQ__t.html", "structLTE__UL__UE__HARQ__t" ],
    [ "mac_rlc_max_rx_header_size_t", "structmac__rlc__max__rx__header__size__t.html", "structmac__rlc__max__rx__header__size__t" ],
    [ "mac_rlc_status_resp_t", "structmac__rlc__status__resp__t.html", "structmac__rlc__status__resp__t" ],
    [ "MAC_xface", "structMAC__xface.html", "structMAC__xface" ],
    [ "MBSFN_config_t", "structMBSFN__config__t.html", "structMBSFN__config__t" ],
    [ "MCH_PDU", "structMCH__PDU.html", "structMCH__PDU" ],
    [ "MEAS_REPORT_LIST_s", "structMEAS__REPORT__LIST__s.html", "structMEAS__REPORT__LIST__s" ],
    [ "mme_ip_address_s", "structmme__ip__address__s.html", "structmme__ip__address__s" ],
    [ "MU_MIMO_mode", "structMU__MIMO__mode.html", "structMU__MIMO__mode" ],
    [ "nack_sn", "structnack__sn.html", "structnack__sn" ],
    [ "nack_sn_t", "structnack__sn__t.html", null ],
    [ "neigh_cell_id_t", "structneigh__cell__id__t.html", "structneigh__cell__id__t" ],
    [ "node_desc_t", "structnode__desc__t.html", "structnode__desc__t" ],
    [ "OAI_UECapability_s", "structOAI__UECapability__s.html", "structOAI__UECapability__s" ],
    [ "OPENAIR_DAQ_VARS", "structOPENAIR__DAQ__VARS.html", "structOPENAIR__DAQ__VARS" ],
    [ "pdcp_control_pdu_for_interspersed_rohc_feedback_packet_header", "structpdcp__control__pdu__for__interspersed__rohc__feedback__packet__header.html", "structpdcp__control__pdu__for__interspersed__rohc__feedback__packet__header" ],
    [ "pdcp_control_pdu_for_pdcp_status_report", "structpdcp__control__pdu__for__pdcp__status__report.html", "structpdcp__control__pdu__for__pdcp__status__report" ],
    [ "pdcp_control_plane_data_pdu_header", "structpdcp__control__plane__data__pdu__header.html", "structpdcp__control__plane__data__pdu__header" ],
    [ "pdcp_data_ind_header_s", "structpdcp__data__ind__header__s.html", "structpdcp__data__ind__header__s" ],
    [ "pdcp_netlink_element_s", "structpdcp__netlink__element__s.html", "structpdcp__netlink__element__s" ],
    [ "pdcp_s", "structpdcp__s.html", "structpdcp__s" ],
    [ "pdcp_stats_s", "structpdcp__stats__s.html", "structpdcp__stats__s" ],
    [ "pdcp_user_plane_data_pdu_header_with_long_sn", "structpdcp__user__plane__data__pdu__header__with__long__sn.html", "structpdcp__user__plane__data__pdu__header__with__long__sn" ],
    [ "pdcp_user_plane_data_pdu_header_with_short_sn", "structpdcp__user__plane__data__pdu__header__with__short__sn.html", "structpdcp__user__plane__data__pdu__header__with__short__sn" ],
    [ "PDSCH_CONFIG_COMMON", "structPDSCH__CONFIG__COMMON.html", "structPDSCH__CONFIG__COMMON" ],
    [ "PDSCH_CONFIG_DEDICATED", "structPDSCH__CONFIG__DEDICATED.html", "structPDSCH__CONFIG__DEDICATED" ],
    [ "pdu_management_flags", "structpdu__management__flags.html", "structpdu__management__flags" ],
    [ "pdu_management_flags_t", "structpdu__management__flags__t.html", null ],
    [ "PHICH_CONFIG_COMMON", "structPHICH__CONFIG__COMMON.html", "structPHICH__CONFIG__COMMON" ],
    [ "PHY_MEASUREMENTS", "structPHY__MEASUREMENTS.html", "structPHY__MEASUREMENTS" ],
    [ "PHY_MEASUREMENTS_eNB", "structPHY__MEASUREMENTS__eNB.html", "structPHY__MEASUREMENTS__eNB" ],
    [ "PHY_VARS_eNB_s", "structPHY__VARS__eNB__s.html", "structPHY__VARS__eNB__s" ],
    [ "PHY_VARS_RN", "structPHY__VARS__RN.html", "structPHY__VARS__RN" ],
    [ "PHY_VARS_UE", "structPHY__VARS__UE.html", "structPHY__VARS__UE" ],
    [ "POWER_HEADROOM_CMD", "structPOWER__HEADROOM__CMD.html", "structPOWER__HEADROOM__CMD" ],
    [ "PRACH_CONFIG_COMMON", "structPRACH__CONFIG__COMMON.html", "structPRACH__CONFIG__COMMON" ],
    [ "PRACH_CONFIG_INFO", "structPRACH__CONFIG__INFO.html", "structPRACH__CONFIG__INFO" ],
    [ "PRACH_RESOURCES_t", "structPRACH__RESOURCES__t.html", "structPRACH__RESOURCES__t" ],
    [ "PUCCH_CONFIG_COMMON", "structPUCCH__CONFIG__COMMON.html", "structPUCCH__CONFIG__COMMON" ],
    [ "PUCCH_CONFIG_DEDICATED", "structPUCCH__CONFIG__DEDICATED.html", "structPUCCH__CONFIG__DEDICATED" ],
    [ "PUSCH_CA_CONFIG_DEDICATED", "structPUSCH__CA__CONFIG__DEDICATED.html", "structPUSCH__CA__CONFIG__DEDICATED" ],
    [ "PUSCH_CONFIG_COMMON", "structPUSCH__CONFIG__COMMON.html", "structPUSCH__CONFIG__COMMON" ],
    [ "PUSCH_CONFIG_DEDICATED", "structPUSCH__CONFIG__DEDICATED.html", "structPUSCH__CONFIG__DEDICATED" ],
    [ "RA_HEADER_BI", "structRA__HEADER__BI.html", "structRA__HEADER__BI" ],
    [ "RA_HEADER_RAPID", "structRA__HEADER__RAPID.html", "structRA__HEADER__RAPID" ],
    [ "RA_TEMPLATE", "structRA__TEMPLATE.html", "structRA__TEMPLATE" ],
    [ "RB_INFO_s", "structRB__INFO__s.html", "structRB__INFO__s" ],
    [ "RB_INFO_TABLE_ENTRY_s", "structRB__INFO__TABLE__ENTRY__s.html", "structRB__INFO__TABLE__ENTRY__s" ],
    [ "rcc_eNB_carrier_data_t", "structrcc__eNB__carrier__data__t.html", "structrcc__eNB__carrier__data__t" ],
    [ "rlc_am_control_pdu_info", "structrlc__am__control__pdu__info.html", "structrlc__am__control__pdu__info" ],
    [ "rlc_am_control_pdu_info_t", "structrlc__am__control__pdu__info__t.html", null ],
    [ "rlc_am_e_li", "structrlc__am__e__li.html", "structrlc__am__e__li" ],
    [ "rlc_am_e_li_t", "structrlc__am__e__li__t.html", null ],
    [ "rlc_am_entity_s", "structrlc__am__entity__s.html", "structrlc__am__entity__s" ],
    [ "rlc_am_entity_t", "structrlc__am__entity__t.html", null ],
    [ "rlc_am_pdu_info", "structrlc__am__pdu__info.html", "structrlc__am__pdu__info" ],
    [ "rlc_am_pdu_info_t", "structrlc__am__pdu__info__t.html", null ],
    [ "rlc_am_pdu_sn_10", "structrlc__am__pdu__sn__10.html", "structrlc__am__pdu__sn__10" ],
    [ "rlc_am_pdu_sn_10_t", "structrlc__am__pdu__sn__10__t.html", null ],
    [ "rlc_am_rx_pdu_management", "structrlc__am__rx__pdu__management.html", "structrlc__am__rx__pdu__management" ],
    [ "rlc_am_rx_pdu_management_t", "structrlc__am__rx__pdu__management__t.html", null ],
    [ "rlc_am_timer", "structrlc__am__timer.html", "structrlc__am__timer" ],
    [ "rlc_am_timer_t", "structrlc__am__timer__t.html", null ],
    [ "rlc_am_tx_data_pdu_management", "structrlc__am__tx__data__pdu__management.html", "structrlc__am__tx__data__pdu__management" ],
    [ "rlc_am_tx_data_pdu_management_t", "structrlc__am__tx__data__pdu__management__t.html", null ],
    [ "rlc_am_tx_sdu_management", "structrlc__am__tx__sdu__management.html", "structrlc__am__tx__sdu__management" ],
    [ "rlc_am_tx_sdu_management_t", "structrlc__am__tx__sdu__management__t.html", null ],
    [ "rlc_info_t", "structrlc__info__t.html", "structrlc__info__t" ],
    [ "rlc_mbms_id_s", "structrlc__mbms__id__s.html", "structrlc__mbms__id__s" ],
    [ "rlc_mbms_s", "structrlc__mbms__s.html", "structrlc__mbms__s" ],
    [ "rlc_t", "structrlc__t.html", null ],
    [ "rlc_um_entity_s", "structrlc__um__entity__s.html", "structrlc__um__entity__s" ],
    [ "rlc_um_timer_s", "structrlc__um__timer__s.html", "structrlc__um__timer__s" ],
    [ "rlc_union_s", "structrlc__union__s.html", "structrlc__union__s" ],
    [ "RRC_BUFFER", "structRRC__BUFFER.html", "structRRC__BUFFER" ],
    [ "rrc_eNB_ue_context_s", "structrrc__eNB__ue__context__s.html", "structrrc__eNB__ue__context__s" ],
    [ "SBMAP_CONF", "structSBMAP__CONF.html", "structSBMAP__CONF" ],
    [ "scenario_desc_t", "structscenario__desc__t.html", "structscenario__desc__t" ],
    [ "SCH_SUBHEADER_FIXED", "structSCH__SUBHEADER__FIXED.html", "structSCH__SUBHEADER__FIXED" ],
    [ "SCH_SUBHEADER_LONG", "structSCH__SUBHEADER__LONG.html", "structSCH__SUBHEADER__LONG" ],
    [ "SCH_SUBHEADER_SHORT", "structSCH__SUBHEADER__SHORT.html", "structSCH__SUBHEADER__SHORT" ],
    [ "SCHEDULING_REQUEST_CONFIG", "structSCHEDULING__REQUEST__CONFIG.html", "structSCHEDULING__REQUEST__CONFIG" ],
    [ "sdu_management_flags", "structsdu__management__flags.html", "structsdu__management__flags" ],
    [ "sdu_management_flags_t", "structsdu__management__flags__t.html", null ],
    [ "SOUNDINGRS_UL_CONFIG_COMMON", "structSOUNDINGRS__UL__CONFIG__COMMON.html", "structSOUNDINGRS__UL__CONFIG__COMMON" ],
    [ "SOUNDINGRS_UL_CONFIG_DEDICATED", "structSOUNDINGRS__UL__CONFIG__DEDICATED.html", "structSOUNDINGRS__UL__CONFIG__DEDICATED" ],
    [ "SRB_INFO_s", "structSRB__INFO__s.html", "structSRB__INFO__s" ],
    [ "SRB_INFO_TABLE_ENTRY_s", "structSRB__INFO__TABLE__ENTRY__s.html", "structSRB__INFO__TABLE__ENTRY__s" ],
    [ "TIMING_ADVANCE_CMD", "structTIMING__ADVANCE__CMD.html", "structTIMING__ADVANCE__CMD" ],
    [ "TPC_INDEX_t", "unionTPC__INDEX__t.html", "unionTPC__INDEX__t" ],
    [ "TPC_PDCCH_CONFIG", "structTPC__PDCCH__CONFIG.html", "structTPC__PDCCH__CONFIG" ],
    [ "TX_RX_VARS", "structTX__RX__VARS.html", "structTX__RX__VARS" ],
    [ "TX_VARS", "structTX__VARS.html", "structTX__VARS" ],
    [ "UE_list_t", "structUE__list__t.html", "structUE__list__t" ],
    [ "UE_MAC_INST", "structUE__MAC__INST.html", "structUE__MAC__INST" ],
    [ "UE_RRC_INFO_s", "structUE__RRC__INFO__s.html", "structUE__RRC__INFO__s" ],
    [ "UE_RRC_INST_s", "structUE__RRC__INST__s.html", "structUE__RRC__INST__s" ],
    [ "UE_S_TMSI_s", "structUE__S__TMSI__s.html", "structUE__S__TMSI__s" ],
    [ "UE_SCAN_INFO_s", "structUE__SCAN__INFO__s.html", "structUE__SCAN__INFO__s" ],
    [ "UE_sched_ctrl", "structUE__sched__ctrl.html", "structUE__sched__ctrl" ],
    [ "UE_SCHEDULING_INFO", "structUE__SCHEDULING__INFO.html", "structUE__SCHEDULING__INFO" ],
    [ "UE_TEMPLATE", "structUE__TEMPLATE.html", "structUE__TEMPLATE" ],
    [ "uid_linear_allocator_s", "structuid__linear__allocator__s.html", "structuid__linear__allocator__s" ],
    [ "UL_POWER_CONTROL_CONFIG_COMMON", "structUL__POWER__CONTROL__CONFIG__COMMON.html", "structUL__POWER__CONTROL__CONFIG__COMMON" ],
    [ "UL_POWER_CONTROL_DEDICATED", "structUL__POWER__CONTROL__DEDICATED.html", "structUL__POWER__CONTROL__DEDICATED" ],
    [ "UL_REFERENCE_SIGNALS_PUSCH_t", "structUL__REFERENCE__SIGNALS__PUSCH__t.html", "structUL__REFERENCE__SIGNALS__PUSCH__t" ],
    [ "ULSCH_PDU", "structULSCH__PDU.html", "structULSCH__PDU" ]
];