#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 21 16:31:58 2019
# Process ID: 1376
# Current directory: C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent108 C:\Users\SET253-18U.HCCMAIN\Documents\GitHub\ENES247Kamran\lab9-StopWatch\lab9_3_1\StopWatch\StopWatch.xpr
# Log file: C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch/vivado.log
# Journal file: C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch/StopWatch.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch'
INFO: [Project 1-313] Project file moved from 'C:/Users/kamra/OneDrive/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 772.301 ; gain = 177.168
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EBD5A
set_property PROGRAM.FILE {C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch/StopWatch.runs/impl_1/stop_watch_core.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch/StopWatch.runs/impl_1/stop_watch_core.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: stop_watch_core
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/stop_watch_core_Nexys4ddr.v:6]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1829.512 ; gain = 98.828
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stop_watch_core' [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/stop_watch_core_Nexys4ddr.v:8]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch/.Xil/Vivado-1376-SET253-18C/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch/.Xil/Vivado-1376-SET253-18C/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_about_500hz_refresh_rate_4display' [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/clk_divider_about_500hz_refresh_rate_4display.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/clk_divider_about_500hz_refresh_rate_4display.v:26]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_about_500hz_refresh_rate_4display' (2#1) [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/clk_divider_about_500hz_refresh_rate_4display.v:9]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch/.Xil/Vivado-1376-SET253-18C/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (3#1) [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch/.Xil/Vivado-1376-SET253-18C/realtime/c_counter_binary_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'Q' does not match port width (16) of module 'c_counter_binary_0' [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/stop_watch_core_Nexys4ddr.v:67]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/bcdto7segment_dataflow.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (4#1) [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/bcdto7segment_dataflow.v:6]
INFO: [Synth 8-6157] synthesizing module 'binary6Bit_to_2digitBCD' [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/binary6Bit_to_2digitBCD.v:7]
INFO: [Synth 8-6155] done synthesizing module 'binary6Bit_to_2digitBCD' (5#1) [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/binary6Bit_to_2digitBCD.v:7]
WARNING: [Synth 8-689] width (6) of port connection 'Q' does not match port width (16) of module 'c_counter_binary_0' [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/stop_watch_core_Nexys4ddr.v:84]
WARNING: [Synth 8-689] width (6) of port connection 'Q' does not match port width (16) of module 'c_counter_binary_0' [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/stop_watch_core_Nexys4ddr.v:94]
INFO: [Synth 8-6155] done synthesizing module 'stop_watch_core' (6#1) [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/stop_watch_core_Nexys4ddr.v:8]
WARNING: [Synth 8-3917] design stop_watch_core has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design stop_watch_core has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design stop_watch_core has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design stop_watch_core has port an[4] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1863.340 ; gain = 132.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1863.340 ; gain = 132.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1863.340 ; gain = 132.656
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch/StopWatch.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'U1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch/StopWatch.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.dcp' for cell 'U2'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch/StopWatch.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U1/inst'
Finished Parsing XDC File [c:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch/StopWatch.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U1/inst'
Parsing XDC File [c:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch/StopWatch.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U1/inst'
Finished Parsing XDC File [c:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch/StopWatch.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/StopWatch/StopWatch.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stop_watch_core_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stop_watch_core_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2141.609 ; gain = 0.000
Parsing XDC File [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/SET253-18U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab9-StopWatch/lab9_3_1/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2253.730 ; gain = 523.047
25 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2253.730 ; gain = 525.402
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 21 16:50:32 2019...
