{"status": "active", "preferred_support_tool": "_url", "preferred_support_url": "http://sourceforge.net/projects/vmagic/forums/forum/880445", "labels": [], "private": false, "creation_date": "2008-04-01", "socialnetworks": [], "tools": [{"sourceforge_group_id": 223363, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "mailman", "name": "mailman", "label": "Mailing Lists"}, {"mount_point": "feature-requests", "name": "tickets", "label": "Feature Requests"}, {"mount_point": "bugs", "name": "tickets", "label": "Bugs"}, {"mount_point": "news", "name": "blog", "label": "News"}, {"mount_point": "discussion", "name": "discussion", "label": "Discussion"}, {"mount_point": "vMAGIC", "name": "git", "label": "vMAGIC"}, {"mount_point": "vMAGIC_Examples", "name": "git", "label": "vMAGIC_Examples"}], "categories": {"developmentstatus": [{"fullpath": "Development Status :: 3 - Alpha", "fullname": "3 - Alpha", "shortname": "alpha", "id": 9}], "environment": [], "language": [{"fullpath": "Programming Language :: VHDL/Verilog", "fullname": "VHDL/Verilog", "shortname": "vhdl_verilog", "id": 551}, {"fullpath": "Programming Language :: Java", "fullname": "Java", "shortname": "java", "id": 198}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: GNU Library or Lesser General Public License version 3.0 (LGPLv3)", "fullname": "GNU Library or Lesser General Public License version 3.0 (LGPLv3)", "shortname": "lgplv3", "id": 680}], "database": [], "topic": [{"fullpath": "Topic :: Software Development :: Code Generators", "fullname": "Code Generators", "shortname": "codegen", "id": 259}, {"fullpath": "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "fullname": "Electronic Design Automation (EDA)", "shortname": "eda", "id": 246}], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Information Technology", "fullname": "Information Technology", "shortname": "informationtechnology", "id": 363}, {"fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "fullname": "Science/Research", "shortname": "scienceresearch", "id": 367}, {"fullpath": "Intended Audience :: by End-User Class :: Developers", "fullname": "Developers", "shortname": "developers", "id": 3}], "translation": [], "os": [{"fullpath": "Operating System :: Grouping and Descriptive Categories :: OS Independent (Written in an interpreted language)", "fullname": "OS Independent (Written in an interpreted language)", "shortname": "independent", "id": 235}]}, "_id": "519b9f0ce88f3d77deceed24", "name": "vMAGIC", "url": "http://sourceforge.net/p/vmagic/", "icon_url": "http://sourceforge.net/p/vmagic/icon", "video_url": "", "screenshots": [], "summary": "", "short_description": "vMAGIC is a Java-API which helps creating VHDL generators and analyzers. vMAGIC comprises three parts: 1st a VHDL'93 compliant parser, 2nd a programming model to easily create and modify VHDL constructs, and 3rd a VHDL Writer to generate code.", "moved_to_url": "", "shortname": "vmagic", "developers": [{"url": "http://sourceforge.net/u/federicocaimi/", "username": "federicocaimi", "name": "Federico Caimi"}, {"url": "http://sourceforge.net/u/paolograssi/", "username": "paolograssi", "name": "Paolo Roberto Grassi"}, {"url": "http://sourceforge.net/u/cpohl/", "username": "cpohl", "name": "Christopher Pohl"}, {"url": "http://sourceforge.net/u/babuwant2do/", "username": "babuwant2do", "name": "Mohammed Ali"}, {"url": "http://sourceforge.net/u/rfuest/", "username": "rfuest", "name": "Ralf Fuest"}, {"url": "http://sourceforge.net/u/frabass/", "username": "frabass", "name": "frabass"}], "external_homepage": "http://wwwhni.uni-paderborn.de/sct/extern/vmagic/"}
