// Seed: 3672894757
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    output tri   id_2,
    input  tri1  id_3
);
  logic id_5;
  assign id_5[-1==?1] = -1;
  assign id_5 = (id_5);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output logic id_2,
    output uwire id_3,
    output uwire id_4,
    input wor id_5,
    output supply1 id_6,
    input wor id_7,
    input tri1 id_8,
    input wire id_9,
    output tri id_10,
    output uwire id_11,
    input uwire id_12,
    output supply1 id_13,
    input wire id_14,
    output wire id_15,
    input wire id_16,
    input tri0 id_17,
    input wand id_18,
    input uwire id_19,
    input wor id_20
);
  wire id_22;
  module_0 modCall_1 (
      id_9,
      id_16,
      id_4,
      id_19
  );
  always @(posedge 1 or posedge 1 & id_7) begin : LABEL_0
    id_2 = id_7;
    id_13 += id_7;
  end
  wire id_23;
  wire id_24;
  wire [-1 : (  -1 'b0 )  ===  -1] id_25;
endmodule
