Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Nov 23 19:08:51 2017
| Host         : ENG10508 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SAR_top_module_timing_summary_routed.rpt -rpx SAR_top_module_timing_summary_routed.rpx
| Design       : SAR_top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.629        0.000                      0                   19        0.251        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.629        0.000                      0                   19        0.251        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 PWM_DAC_1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_DAC_1/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.704ns (30.058%)  route 1.638ns (69.942%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.615     5.136    PWM_DAC_1/clk_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  PWM_DAC_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  PWM_DAC_1/counter_reg[0]/Q
                         net (fo=9, routed)           0.977     6.569    PWM_DAC_1/Q[0]
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.693 r  PWM_DAC_1/counter[7]_i_2/O
                         net (fo=2, routed)           0.661     7.354    PWM_DAC_1/counter[7]_i_2_n_0
    SLICE_X62Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.478 r  PWM_DAC_1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.478    PWM_DAC_1/plusOp[6]
    SLICE_X62Y82         FDCE                                         r  PWM_DAC_1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.501    14.842    PWM_DAC_1/clk_IBUF_BUFG
    SLICE_X62Y82         FDCE                                         r  PWM_DAC_1/counter_reg[6]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X62Y82         FDCE (Setup_fdce_C_D)        0.029    15.108    PWM_DAC_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 PWM_DAC_1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_DAC_1/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.730ns (30.826%)  route 1.638ns (69.174%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.615     5.136    PWM_DAC_1/clk_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  PWM_DAC_1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  PWM_DAC_1/counter_reg[0]/Q
                         net (fo=9, routed)           0.977     6.569    PWM_DAC_1/Q[0]
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.693 r  PWM_DAC_1/counter[7]_i_2/O
                         net (fo=2, routed)           0.661     7.354    PWM_DAC_1/counter[7]_i_2_n_0
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.150     7.504 r  PWM_DAC_1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     7.504    PWM_DAC_1/plusOp[7]
    SLICE_X62Y82         FDCE                                         r  PWM_DAC_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.501    14.842    PWM_DAC_1/clk_IBUF_BUFG
    SLICE_X62Y82         FDCE                                         r  PWM_DAC_1/counter_reg[7]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X62Y82         FDCE (Setup_fdce_C_D)        0.075    15.154    PWM_DAC_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             8.073ns  (required time - arrival time)
  Source:                 SAR_1/bit_count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAR_1/bit_count_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.580ns (30.201%)  route 1.340ns (69.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    SAR_1/clk_IBUF_BUFG
    SLICE_X62Y83         FDPE                                         r  SAR_1/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDPE (Prop_fdpe_C_Q)         0.456     5.595 f  SAR_1/bit_count_reg[0]/Q
                         net (fo=11, routed)          1.340     6.935    SAR_1/bit_count_reg_n_0_[0]
    SLICE_X62Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.059 r  SAR_1/bit_count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.059    SAR_1/bit_count[0]_i_1_n_0
    SLICE_X62Y83         FDPE                                         r  SAR_1/bit_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    SAR_1/clk_IBUF_BUFG
    SLICE_X62Y83         FDPE                                         r  SAR_1/bit_count_reg[0]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y83         FDPE (Setup_fdpe_C_D)        0.029    15.133    SAR_1/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  8.073    

Slack (MET) :             8.091ns  (required time - arrival time)
  Source:                 SAR_1/bit_count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAR_1/bit_count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.608ns (31.204%)  route 1.340ns (68.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    SAR_1/clk_IBUF_BUFG
    SLICE_X62Y83         FDPE                                         r  SAR_1/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDPE (Prop_fdpe_C_Q)         0.456     5.595 r  SAR_1/bit_count_reg[0]/Q
                         net (fo=11, routed)          1.340     6.935    SAR_1/bit_count_reg_n_0_[0]
    SLICE_X62Y83         LUT2 (Prop_lut2_I1_O)        0.152     7.087 r  SAR_1/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.087    SAR_1/bit_count[1]_i_1_n_0
    SLICE_X62Y83         FDPE                                         r  SAR_1/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    SAR_1/clk_IBUF_BUFG
    SLICE_X62Y83         FDPE                                         r  SAR_1/bit_count_reg[1]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y83         FDPE (Setup_fdpe_C_D)        0.075    15.179    SAR_1/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  8.091    

Slack (MET) :             8.158ns  (required time - arrival time)
  Source:                 SAR_1/bit_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAR_1/bit_count_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.718ns (39.655%)  route 1.093ns (60.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    SAR_1/clk_IBUF_BUFG
    SLICE_X62Y83         FDPE                                         r  SAR_1/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDPE (Prop_fdpe_C_Q)         0.419     5.558 r  SAR_1/bit_count_reg[1]/Q
                         net (fo=10, routed)          1.093     6.650    SAR_1/bit_count_reg_n_0_[1]
    SLICE_X63Y82         LUT3 (Prop_lut3_I1_O)        0.299     6.949 r  SAR_1/bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.949    SAR_1/bit_count[2]_i_1_n_0
    SLICE_X63Y82         FDPE                                         r  SAR_1/bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.501    14.842    SAR_1/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  SAR_1/bit_count_reg[2]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y82         FDPE (Setup_fdpe_C_D)        0.029    15.108    SAR_1/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -6.949    
  -------------------------------------------------------------------
                         slack                                  8.158    

Slack (MET) :             8.176ns  (required time - arrival time)
  Source:                 SAR_1/bit_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAR_1/duty_cycle_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.746ns (40.574%)  route 1.093ns (59.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    SAR_1/clk_IBUF_BUFG
    SLICE_X62Y83         FDPE                                         r  SAR_1/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDPE (Prop_fdpe_C_Q)         0.419     5.558 r  SAR_1/bit_count_reg[1]/Q
                         net (fo=10, routed)          1.093     6.650    SAR_1/bit_count_reg_n_0_[1]
    SLICE_X63Y82         LUT5 (Prop_lut5_I2_O)        0.327     6.977 r  SAR_1/duty_cycle[7]_i_1/O
                         net (fo=1, routed)           0.000     6.977    SAR_1/duty_cycle[7]_i_1_n_0
    SLICE_X63Y82         FDPE                                         r  SAR_1/duty_cycle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.501    14.842    SAR_1/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  SAR_1/duty_cycle_reg[7]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y82         FDPE (Setup_fdpe_C_D)        0.075    15.154    SAR_1/duty_cycle_reg[7]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  8.176    

Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 PWM_DAC_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_DAC_1/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.580ns (35.278%)  route 1.064ns (64.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.615     5.136    PWM_DAC_1/clk_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  PWM_DAC_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  PWM_DAC_1/counter_reg[1]/Q
                         net (fo=8, routed)           1.064     6.656    PWM_DAC_1/Q[1]
    SLICE_X62Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  PWM_DAC_1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.780    PWM_DAC_1/plusOp[3]
    SLICE_X62Y81         FDCE                                         r  PWM_DAC_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.499    14.840    PWM_DAC_1/clk_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  PWM_DAC_1/counter_reg[3]/C
                         clock pessimism              0.296    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X62Y81         FDCE (Setup_fdce_C_D)        0.031    15.132    PWM_DAC_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  8.352    

Slack (MET) :             8.368ns  (required time - arrival time)
  Source:                 PWM_DAC_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_DAC_1/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.608ns (36.362%)  route 1.064ns (63.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.615     5.136    PWM_DAC_1/clk_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  PWM_DAC_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  PWM_DAC_1/counter_reg[1]/Q
                         net (fo=8, routed)           1.064     6.656    PWM_DAC_1/Q[1]
    SLICE_X62Y81         LUT5 (Prop_lut5_I2_O)        0.152     6.808 r  PWM_DAC_1/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     6.808    PWM_DAC_1/plusOp[4]
    SLICE_X62Y81         FDCE                                         r  PWM_DAC_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.499    14.840    PWM_DAC_1/clk_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  PWM_DAC_1/counter_reg[4]/C
                         clock pessimism              0.296    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X62Y81         FDCE (Setup_fdce_C_D)        0.075    15.176    PWM_DAC_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                  8.368    

Slack (MET) :             8.402ns  (required time - arrival time)
  Source:                 PWM_DAC_1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_DAC_1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.746ns (45.552%)  route 0.892ns (54.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.615     5.136    PWM_DAC_1/clk_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  PWM_DAC_1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.419     5.555 r  PWM_DAC_1/counter_reg[2]/Q
                         net (fo=7, routed)           0.892     6.447    PWM_DAC_1/Q[2]
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.327     6.774 r  PWM_DAC_1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.774    PWM_DAC_1/plusOp[2]
    SLICE_X62Y81         FDCE                                         r  PWM_DAC_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.499    14.840    PWM_DAC_1/clk_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  PWM_DAC_1/counter_reg[2]/C
                         clock pessimism              0.296    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X62Y81         FDCE (Setup_fdce_C_D)        0.075    15.176    PWM_DAC_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  8.402    

Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 PWM_DAC_1/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_DAC_1/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.715ns (45.512%)  route 0.856ns (54.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.615     5.136    PWM_DAC_1/clk_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  PWM_DAC_1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.419     5.555 r  PWM_DAC_1/counter_reg[4]/Q
                         net (fo=5, routed)           0.856     6.411    PWM_DAC_1/Q[4]
    SLICE_X62Y82         LUT6 (Prop_lut6_I4_O)        0.296     6.707 r  PWM_DAC_1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     6.707    PWM_DAC_1/plusOp[5]
    SLICE_X62Y82         FDCE                                         r  PWM_DAC_1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.501    14.842    PWM_DAC_1/clk_IBUF_BUFG
    SLICE_X62Y82         FDCE                                         r  PWM_DAC_1/counter_reg[5]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X62Y82         FDCE (Setup_fdce_C_D)        0.031    15.110    PWM_DAC_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  8.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 SAR_1/bit_count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAR_1/duty_cycle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.243%)  route 0.157ns (45.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.471    SAR_1/clk_IBUF_BUFG
    SLICE_X62Y83         FDPE                                         r  SAR_1/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  SAR_1/bit_count_reg[0]/Q
                         net (fo=11, routed)          0.157     1.769    SAR_1/bit_count_reg_n_0_[0]
    SLICE_X62Y83         LUT4 (Prop_lut4_I1_O)        0.045     1.814 r  SAR_1/duty_cycle[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    SAR_1/duty_cycle[0]_i_1_n_0
    SLICE_X62Y83         FDCE                                         r  SAR_1/duty_cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.856     1.984    SAR_1/clk_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  SAR_1/duty_cycle_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y83         FDCE (Hold_fdce_C_D)         0.092     1.563    SAR_1/duty_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SAR_1/bit_count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAR_1/duty_cycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.061%)  route 0.158ns (45.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.471    SAR_1/clk_IBUF_BUFG
    SLICE_X62Y83         FDPE                                         r  SAR_1/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.612 f  SAR_1/bit_count_reg[0]/Q
                         net (fo=11, routed)          0.158     1.770    SAR_1/bit_count_reg_n_0_[0]
    SLICE_X62Y83         LUT5 (Prop_lut5_I0_O)        0.045     1.815 r  SAR_1/duty_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    SAR_1/duty_cycle[1]_i_1_n_0
    SLICE_X62Y83         FDCE                                         r  SAR_1/duty_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.856     1.984    SAR_1/clk_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  SAR_1/duty_cycle_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y83         FDCE (Hold_fdce_C_D)         0.092     1.563    SAR_1/duty_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SAR_1/bit_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAR_1/duty_cycle_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.227ns (65.513%)  route 0.119ns (34.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.471    SAR_1/clk_IBUF_BUFG
    SLICE_X62Y83         FDPE                                         r  SAR_1/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.599 r  SAR_1/bit_count_reg[1]/Q
                         net (fo=10, routed)          0.119     1.719    SAR_1/bit_count_reg_n_0_[1]
    SLICE_X62Y83         LUT5 (Prop_lut5_I2_O)        0.099     1.818 r  SAR_1/duty_cycle[6]_i_1/O
                         net (fo=1, routed)           0.000     1.818    SAR_1/duty_cycle[6]_i_1_n_0
    SLICE_X62Y83         FDCE                                         r  SAR_1/duty_cycle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.856     1.984    SAR_1/clk_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  SAR_1/duty_cycle_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y83         FDCE (Hold_fdce_C_D)         0.092     1.563    SAR_1/duty_cycle_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SAR_1/duty_cycle_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAR_1/duty_cycle_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.587     1.470    SAR_1/clk_IBUF_BUFG
    SLICE_X63Y82         FDCE                                         r  SAR_1/duty_cycle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  SAR_1/duty_cycle_reg[5]/Q
                         net (fo=3, routed)           0.170     1.781    SAR_1/duty_cycle[5]
    SLICE_X63Y82         LUT5 (Prop_lut5_I4_O)        0.045     1.826 r  SAR_1/duty_cycle[5]_i_1/O
                         net (fo=1, routed)           0.000     1.826    SAR_1/duty_cycle[5]_i_1_n_0
    SLICE_X63Y82         FDCE                                         r  SAR_1/duty_cycle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.983    SAR_1/clk_IBUF_BUFG
    SLICE_X63Y82         FDCE                                         r  SAR_1/duty_cycle_reg[5]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y82         FDCE (Hold_fdce_C_D)         0.092     1.562    SAR_1/duty_cycle_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 PWM_DAC_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_DAC_1/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.784%)  route 0.188ns (50.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.586     1.469    PWM_DAC_1/clk_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  PWM_DAC_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  PWM_DAC_1/counter_reg[1]/Q
                         net (fo=8, routed)           0.188     1.798    PWM_DAC_1/Q[1]
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.843 r  PWM_DAC_1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.843    PWM_DAC_1/plusOp[5]
    SLICE_X62Y82         FDCE                                         r  PWM_DAC_1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.983    PWM_DAC_1/clk_IBUF_BUFG
    SLICE_X62Y82         FDCE                                         r  PWM_DAC_1/counter_reg[5]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X62Y82         FDCE (Hold_fdce_C_D)         0.092     1.576    PWM_DAC_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SAR_1/bit_count_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAR_1/duty_cycle_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.587     1.470    SAR_1/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  SAR_1/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  SAR_1/bit_count_reg[2]/Q
                         net (fo=9, routed)           0.191     1.803    SAR_1/bit_count_reg_n_0_[2]
    SLICE_X63Y82         LUT5 (Prop_lut5_I3_O)        0.042     1.845 r  SAR_1/duty_cycle[7]_i_1/O
                         net (fo=1, routed)           0.000     1.845    SAR_1/duty_cycle[7]_i_1_n_0
    SLICE_X63Y82         FDPE                                         r  SAR_1/duty_cycle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.983    SAR_1/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  SAR_1/duty_cycle_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y82         FDPE (Hold_fdpe_C_D)         0.107     1.577    SAR_1/duty_cycle_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 SAR_1/bit_count_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAR_1/duty_cycle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.654%)  route 0.189ns (50.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.587     1.470    SAR_1/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  SAR_1/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  SAR_1/bit_count_reg[2]/Q
                         net (fo=9, routed)           0.189     1.800    SAR_1/bit_count_reg_n_0_[2]
    SLICE_X63Y82         LUT5 (Prop_lut5_I2_O)        0.045     1.845 r  SAR_1/duty_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     1.845    SAR_1/duty_cycle[3]_i_1_n_0
    SLICE_X63Y82         FDCE                                         r  SAR_1/duty_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.983    SAR_1/clk_IBUF_BUFG
    SLICE_X63Y82         FDCE                                         r  SAR_1/duty_cycle_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y82         FDCE (Hold_fdce_C_D)         0.092     1.562    SAR_1/duty_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 SAR_1/bit_count_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAR_1/bit_count_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.587     1.470    SAR_1/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  SAR_1/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  SAR_1/bit_count_reg[2]/Q
                         net (fo=9, routed)           0.191     1.803    SAR_1/bit_count_reg_n_0_[2]
    SLICE_X63Y82         LUT3 (Prop_lut3_I0_O)        0.045     1.848 r  SAR_1/bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    SAR_1/bit_count[2]_i_1_n_0
    SLICE_X63Y82         FDPE                                         r  SAR_1/bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.983    SAR_1/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  SAR_1/bit_count_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y82         FDPE (Hold_fdpe_C_D)         0.091     1.561    SAR_1/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 SAR_1/bit_count_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAR_1/duty_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.587     1.470    SAR_1/clk_IBUF_BUFG
    SLICE_X63Y82         FDPE                                         r  SAR_1/bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  SAR_1/bit_count_reg[2]/Q
                         net (fo=9, routed)           0.193     1.805    SAR_1/bit_count_reg_n_0_[2]
    SLICE_X63Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.850 r  SAR_1/duty_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     1.850    SAR_1/duty_cycle[2]_i_1_n_0
    SLICE_X63Y82         FDCE                                         r  SAR_1/duty_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.983    SAR_1/clk_IBUF_BUFG
    SLICE_X63Y82         FDCE                                         r  SAR_1/duty_cycle_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y82         FDCE (Hold_fdce_C_D)         0.092     1.562    SAR_1/duty_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 PWM_DAC_1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_DAC_1/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.184ns (42.499%)  route 0.249ns (57.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.586     1.469    PWM_DAC_1/clk_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  PWM_DAC_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  PWM_DAC_1/counter_reg[3]/Q
                         net (fo=6, routed)           0.249     1.859    PWM_DAC_1/Q[3]
    SLICE_X62Y81         LUT5 (Prop_lut5_I3_O)        0.043     1.902 r  PWM_DAC_1/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.902    PWM_DAC_1/plusOp[4]
    SLICE_X62Y81         FDCE                                         r  PWM_DAC_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.982    PWM_DAC_1/clk_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  PWM_DAC_1/counter_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y81         FDCE (Hold_fdce_C_D)         0.107     1.576    PWM_DAC_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   PWM_DAC_1/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   PWM_DAC_1/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   PWM_DAC_1/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   PWM_DAC_1/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   PWM_DAC_1/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y82   PWM_DAC_1/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y82   PWM_DAC_1/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y82   PWM_DAC_1/counter_reg[7]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X62Y83   SAR_1/bit_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82   PWM_DAC_1/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82   PWM_DAC_1/counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82   PWM_DAC_1/counter_reg[7]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83   SAR_1/bit_count_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83   SAR_1/bit_count_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82   SAR_1/bit_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83   SAR_1/duty_cycle_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y83   SAR_1/duty_cycle_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82   SAR_1/duty_cycle_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82   SAR_1/duty_cycle_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   PWM_DAC_1/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   PWM_DAC_1/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   PWM_DAC_1/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   PWM_DAC_1/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   PWM_DAC_1/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   PWM_DAC_1/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   PWM_DAC_1/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   PWM_DAC_1/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   PWM_DAC_1/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   PWM_DAC_1/counter_reg[4]/C



