{"vcs1":{"timestamp_begin":1682460608.002020514, "rt":0.44, "ut":0.22, "st":0.12}}
{"vcselab":{"timestamp_begin":1682460608.479971689, "rt":0.38, "ut":0.22, "st":0.07}}
{"link":{"timestamp_begin":1682460608.885921042, "rt":0.20, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682460607.672953190}
{"VCS_COMP_START_TIME": 1682460607.672953190}
{"VCS_COMP_END_TIME": 1682460609.125837949}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc RISC240.sv controlpath.sv datapath.sv library.sv memory.sv constants.sv regfile.sv alu.sv"}
{"vcs1": {"peak_mem": 338776}}
{"stitch_vcselab": {"peak_mem": 238980}}
