$date
	Tue Oct 17 08:05:42 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module enc $end
$var wire 4 ! out [3:0] $end
$var reg 16 " in [15:0] $end
$scope module myEnc $end
$var wire 1 # En $end
$var wire 16 $ code [15:0] $end
$var reg 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1 $
1#
b1 "
b0 !
$end
#100
b1 !
b1 %
b10 "
b10 $
#200
b10 %
b10 !
b100 "
b100 $
#300
b11 %
b11 !
b1000 "
b1000 $
#400
b100 %
b100 !
b10000 "
b10000 $
#500
b101 %
b101 !
b100000 "
b100000 $
#600
b110 %
b110 !
b1000000 "
b1000000 $
#700
b111 %
b111 !
b10000000 "
b10000000 $
#800
b1000 %
b1000 !
b100000000 "
b100000000 $
#900
b1001 %
b1001 !
b1000000000 "
b1000000000 $
#1000
b1010 %
b1010 !
b10000000000 "
b10000000000 $
#1100
b1011 %
b1011 !
b100000000000 "
b100000000000 $
#1200
b1100 %
b1100 !
b1000000000000 "
b1000000000000 $
#1300
b1101 %
b1101 !
b10000000000000 "
b10000000000000 $
#1400
b1110 %
b1110 !
b100000000000000 "
b100000000000000 $
#1500
b1111 %
b1111 !
b1000000000000000 "
b1000000000000000 $
#1600
