# VHDL-Stopwatch

Implemeted a functional stopwatch in VHDL with the start/pause/reset functionality by clock divider by programming Basys-3 FPGA Boards. 
