set_property SRC_FILE_INFO {cfile:/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/dcp/CoaxlinkDcp/CoaxlinkDcp_in_context.xdc rfile:../../../02_coaxlink/dcp/CoaxlinkDcp/CoaxlinkDcp_in_context.xdc id:1 order:EARLY scoped_inst:iCoaxlinkCore/iCoaxlinkDcp} [current_design]
set_property SRC_FILE_INFO {cfile:/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/clk_wiz_1/clk_wiz_1.xdc rfile:../../../02_coaxlink/ips/clk_wiz_1/clk_wiz_1.xdc id:2 order:EARLY scoped_inst:iCoaxlinkCore/iClockNetwork/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/par/mem_if.xdc rfile:../../../02_coaxlink/ips/mem_if/par/mem_if.xdc id:3 order:EARLY scoped_inst:iCoaxlinkCore/iMemInterface/iMemoryInterface/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_0/bd_f178_microblaze_I_0.xdc rfile:../../../02_coaxlink/ips/mem_if/bd_0/ip/ip_0/bd_f178_microblaze_I_0.xdc id:4 order:EARLY scoped_inst:iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_1/bd_f178_rst_0_0.xdc rfile:../../../02_coaxlink/ips/mem_if/bd_0/ip/ip_1/bd_f178_rst_0_0.xdc id:5 order:EARLY scoped_inst:iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_2/bd_f178_ilmb_0.xdc rfile:../../../02_coaxlink/ips/mem_if/bd_0/ip/ip_2/bd_f178_ilmb_0.xdc id:6 order:EARLY scoped_inst:iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/mem_if/bd_0/ip/ip_3/bd_f178_dlmb_0.xdc rfile:../../../02_coaxlink/ips/mem_if/bd_0/ip/ip_3/bd_f178_dlmb_0.xdc id:7 order:EARLY scoped_inst:iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_0/bd_5b11_microblaze_I_0.xdc rfile:../../../02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_0/bd_5b11_microblaze_I_0.xdc id:8 order:EARLY scoped_inst:iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/microblaze_I/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_1/bd_5b11_rst_0_0.xdc rfile:../../../02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_1/bd_5b11_rst_0_0.xdc id:9 order:EARLY scoped_inst:iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/rst_0/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_2/bd_5b11_ilmb_0.xdc rfile:../../../02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_2/bd_5b11_ilmb_0.xdc id:10 order:EARLY scoped_inst:iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/ilmb/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_3/bd_5b11_dlmb_0.xdc rfile:../../../02_coaxlink/ips/PoCXP_uBlaze/bd_0/ip/ip_3/bd_5b11_dlmb_0.xdc id:11 order:EARLY scoped_inst:iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/dlmb/U0} [current_design]
set_property SRC_FILE_INFO {cfile:/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/constr/CxlOcto_loc_common.xdc rfile:../../../02_coaxlink/constr/CxlOcto_loc_common.xdc id:12} [current_design]
set_property SRC_FILE_INFO {cfile:/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/constr/CxlOcto_xil_x8_gen3.xdc rfile:../../../02_coaxlink/constr/CxlOcto_xil_x8_gen3.xdc id:13} [current_design]
set_property SRC_FILE_INFO {cfile:/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/constr/CxlOcto_timing_common.xdc rfile:../../../02_coaxlink/constr/CxlOcto_timing_common.xdc id:14} [current_design]
set_property SRC_FILE_INFO {cfile:/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/constr/Bitstream_settings.xdc rfile:../../../02_coaxlink/constr/Bitstream_settings.xdc id:15} [current_design]
set_property SRC_FILE_INFO {cfile:/home/rforelli/CustomLogic_samples/07_fw_sample_subtraction_average_8groups_1000frames_DRAM_RESET/02_coaxlink/ips/axi_interconnect_3xS512_M512/axi_interconnect_3xS512_M512_clocks.xdc rfile:../../../02_coaxlink/ips/axi_interconnect_3xS512_M512/axi_interconnect_3xS512_M512_clocks.xdc id:16 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiInterconnect/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:17 order:LATE scoped_inst:iCoaxlinkCore/iCDC_locked_clk unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:18 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iS0_axi_resetn unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:19 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iS1_axi_resetn unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:20 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iS2_axi_resetn unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:21 order:LATE scoped_inst:iCoaxlinkCore/iCDC_Clk125Rst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:22 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:23 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:24 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:25 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:26 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:27 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:28 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:29 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:30 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:31 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:32 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:33 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:34 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:35 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:36 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:37 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:38 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:39 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:40 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:41 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:42 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:43 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:44 order:LATE scoped_inst:iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:45 order:LATE scoped_inst:iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:46 order:LATE scoped_inst:iCoaxlinkCore/iPcieWrapper/pcie/inst/user_lnk_up_cdc unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:47 order:LATE scoped_inst:iCoaxlinkCore/iPcieWrapper/pcie/inst/user_reset_cdc unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:48 order:LATE scoped_inst:iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:49 order:LATE scoped_inst:iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:50 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:51 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:52 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:53 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:54 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:55 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:56 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:57 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:58 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:59 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:60 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:61 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:62 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:63 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:64 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:65 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:66 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:67 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:68 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl id:69 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:70 order:LATE scoped_inst:iCoaxlinkCore/iCDC_CalibComplete/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:71 order:LATE scoped_inst:iCoaxlinkCore/iCDC_FullSizeMem/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:72 order:LATE scoped_inst:iCoaxlinkCore/iCDC_axi_fifo_rd_ef/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:73 order:LATE scoped_inst:{iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:74 order:LATE scoped_inst:{iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:75 order:LATE scoped_inst:{iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:76 order:LATE scoped_inst:iCoaxlinkCore/iCxphTportDl0/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:77 order:LATE scoped_inst:iCoaxlinkCore/iCxphTportDl0/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:78 order:LATE scoped_inst:iCoaxlinkCore/iCxphTportDl0/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:79 order:LATE scoped_inst:{iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:80 order:LATE scoped_inst:{iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:81 order:LATE scoped_inst:{iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:82 order:LATE scoped_inst:iCoaxlinkCore/iCxphTportDl1/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:83 order:LATE scoped_inst:iCoaxlinkCore/iCxphTportDl1/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:84 order:LATE scoped_inst:iCoaxlinkCore/iCxphTportDl1/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:85 order:LATE scoped_inst:{iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:86 order:LATE scoped_inst:{iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:87 order:LATE scoped_inst:{iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:88 order:LATE scoped_inst:iCoaxlinkCore/iCxphTportDl2/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:89 order:LATE scoped_inst:iCoaxlinkCore/iCxphTportDl2/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:90 order:LATE scoped_inst:iCoaxlinkCore/iCxphTportDl2/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:91 order:LATE scoped_inst:{iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:92 order:LATE scoped_inst:{iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:93 order:LATE scoped_inst:{iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:94 order:LATE scoped_inst:iCoaxlinkCore/iCxphTportDl3/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:95 order:LATE scoped_inst:iCoaxlinkCore/iCxphTportDl3/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:96 order:LATE scoped_inst:iCoaxlinkCore/iCxphTportDl3/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:97 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iCDC_FullSizeMem_s1_axi_clk/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:98 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_FbAlmostFull/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:99 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_FbCtrlIsIdle/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:100 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_FbEmpty/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:101 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_sin1_ff_ef/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:102 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_sin1_ff_ff/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:103 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_sin1_ff_hf/iPassSteady_xpm/iXpmCdcSingle unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:104 order:LATE scoped_inst:iCoaxlinkCore/iCxphTportDl0/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:105 order:LATE scoped_inst:iCoaxlinkCore/iCxphTportDl1/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:106 order:LATE scoped_inst:iCoaxlinkCore/iCxphTportDl2/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:107 order:LATE scoped_inst:iCoaxlinkCore/iCxphTportDl3/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:108 order:LATE scoped_inst:iCoaxlinkCore/iFanSpeedMeasure/iCDC_update/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:109 order:LATE scoped_inst:iCoaxlinkCore/iVideo/FB_INST/iSyncAbort/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:110 order:LATE scoped_inst:iCoaxlinkCore/iVideo/FB_INST/iSyncAbortDone/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:111 order:LATE scoped_inst:iCoaxlinkCore/iVideo/FB_INST/iSyncAxiRdError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:112 order:LATE scoped_inst:iCoaxlinkCore/iVideo/FB_INST/iSyncAxiWrError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:113 order:LATE scoped_inst:iCoaxlinkCore/iVideo/FB_INST/iSyncStmOutReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:114 order:LATE scoped_inst:iCoaxlinkCore/iVideo/FB_INST/iSyncStmOutReqAck/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:115 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_AcceptedFrame/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:116 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_AxiStream_Rst/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:117 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_DmaAbortReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:118 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_FramebufferFullEvent/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:119 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_ImgHdrError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:120 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_ImgHdrLinescan/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:121 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_MemDWLevel/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:122 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_Re_EnableFrameBuffer/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:123 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_ReadoutCompleted/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:124 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_ReadoutStart/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:125 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_RejectedFrame_AF/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:126 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_RejectedFrame_FF/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:127 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_RejectedFrame_Idle/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:128 order:LATE scoped_inst:iCoaxlinkCore/iVideo/iCDC_Timstamp/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:129 order:LATE scoped_inst:iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:130 order:LATE scoped_inst:iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:131 order:LATE scoped_inst:{iCoaxlinkCore/iIoExpander_low/gCDC[0].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:132 order:LATE scoped_inst:{iCoaxlinkCore/iIoExpander_low/gCDC[0].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:133 order:LATE scoped_inst:{iCoaxlinkCore/iIoExpander_low/gCDC[0].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:134 order:LATE scoped_inst:{iCoaxlinkCore/iIoExpander_low/gCDC[0].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:135 order:LATE scoped_inst:{iCoaxlinkCore/iIoExpander_low/gCDC[1].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:136 order:LATE scoped_inst:{iCoaxlinkCore/iIoExpander_low/gCDC[1].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:137 order:LATE scoped_inst:{iCoaxlinkCore/iIoExpander_low/gCDC[1].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:138 order:LATE scoped_inst:{iCoaxlinkCore/iIoExpander_low/gCDC[1].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:139 order:LATE scoped_inst:{iCoaxlinkCore/iIoExpander_low/gCDC[2].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:140 order:LATE scoped_inst:{iCoaxlinkCore/iIoExpander_low/gCDC[2].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:141 order:LATE scoped_inst:{iCoaxlinkCore/iIoExpander_low/gCDC[2].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:142 order:LATE scoped_inst:{iCoaxlinkCore/iIoExpander_low/gCDC[2].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:143 order:LATE scoped_inst:{iCoaxlinkCore/iIoExpander_low/gCDC[3].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:144 order:LATE scoped_inst:{iCoaxlinkCore/iIoExpander_low/gCDC[3].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:145 order:LATE scoped_inst:{iCoaxlinkCore/iIoExpander_low/gCDC[3].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:146 order:LATE scoped_inst:{iCoaxlinkCore/iIoExpander_low/gCDC[3].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle} unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:147 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:148 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:149 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:150 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:151 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:152 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:153 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:154 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:155 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:156 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:157 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:158 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:159 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:160 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:161 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:162 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:163 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:164 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:165 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:166 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:167 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:168 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:169 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:170 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:171 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl id:172 order:LATE scoped_inst:iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd unmanaged:yes} [current_design]
set_property SRC_FILE_INFO {cfile:/data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl rfile:../../../../../../../data/rforelli/Xilinx_2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl id:173 order:LATE scoped_inst:iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iAxisPixFifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst unmanaged:yes} [current_design]
current_instance iCoaxlinkCore/iCoaxlinkDcp
set_property src_info {type:SCOPED_XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 3.753 [get_ports -scoped_to_current_instance cxp_axis_aclk]
set_property src_info {type:SCOPED_XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 4 [get_ports -scoped_to_current_instance cxp_sys_clk]
set_property src_info {type:SCOPED_XDC file:1 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_ports -scoped_to_current_instance {cxp_tport_dl_clk[0]}]
set_property src_info {type:SCOPED_XDC file:1 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_ports -scoped_to_current_instance {cxp_tport_dl_clk[1]}]
set_property src_info {type:SCOPED_XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_ports -scoped_to_current_instance {cxp_tport_dl_clk[2]}]
set_property src_info {type:SCOPED_XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.4 [get_ports -scoped_to_current_instance {cxp_tport_dl_clk[3]}]
set_property src_info {type:SCOPED_XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 8 [get_ports -scoped_to_current_instance cxp_ul_clk]
set_property src_info {type:SCOPED_XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 4 [get_ports -scoped_to_current_instance dma_clk]
current_instance
set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells iCoaxlinkCore/iCoaxlinkDcp]
set_property src_info {type:SCOPED_XDC file:2 line:56 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 8.000 -name osc_125M_p [get_ports osc_125M_p]
current_instance iCoaxlinkCore/iClockNetwork/inst
set_property src_info {type:SCOPED_XDC file:2 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property PHASESHIFT_MODE WAVEFORM [get_cells mmcme3_adv_inst]
current_instance
set_property src_info {type:SCOPED_XDC file:3 line:7 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 3.336 -name c0_sys_clk_p [get_ports c0_sys_clk_p]
set_property src_info {type:SCOPED_XDC file:3 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:3 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_odt[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:3 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:3 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:3 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:3 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:3 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:3 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:3 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:3 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:3 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:3 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:3 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:3 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:3 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:3 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:3 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:3 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:3 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:3 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:3 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:3 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:3 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:3 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:3 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:3 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:3 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:3 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:3 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:3 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:3 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:3 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:3 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:3 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:3 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:3 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:3 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:3 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:3 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:3 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:3 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:3 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:3 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:3 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:3 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:3 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:3 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:3 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:3 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[13]}]
set_property src_info {type:SCOPED_XDC file:3 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[14]}]
set_property src_info {type:SCOPED_XDC file:3 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ba[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[11]}]
set_property src_info {type:SCOPED_XDC file:3 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[9]}]
set_property src_info {type:SCOPED_XDC file:3 line:100 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ba[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[12]}]
set_property src_info {type:SCOPED_XDC file:3 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ck_t[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ck_c[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[10]}]
set_property src_info {type:SCOPED_XDC file:3 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[15]}]
set_property src_info {type:SCOPED_XDC file:3 line:108 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[16]}]
set_property src_info {type:SCOPED_XDC file:3 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[8]}]
set_property src_info {type:SCOPED_XDC file:3 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_bg[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:112 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_cs_n[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:3 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_cke[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:3 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:3 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:3 line:120 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports c0_ddr4_act_n]
set_property src_info {type:SCOPED_XDC file:3 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:3 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:3 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:3 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:3 line:132 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:3 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_odt[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:141 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:144 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:3 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:3 line:148 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:3 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:3 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:3 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:3 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:153 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:3 line:156 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:3 line:157 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:3 line:158 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:3 line:159 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:160 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:3 line:161 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:3 line:162 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:3 line:163 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:3 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:3 line:165 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:167 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:168 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:3 line:169 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:3 line:170 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:3 line:171 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:3 line:172 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:3 line:173 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:3 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:3 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:3 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:3 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:3 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:3 line:180 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:3 line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:3 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:3 line:183 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:3 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:3 line:185 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:3 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:3 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:3 line:189 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:3 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:192 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:193 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:3 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:3 line:197 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:3 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:3 line:199 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:3 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:3 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:3 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:3 line:204 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:3 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:3 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:3 line:207 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:208 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:3 line:209 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[13]}]
set_property src_info {type:SCOPED_XDC file:3 line:210 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[14]}]
set_property src_info {type:SCOPED_XDC file:3 line:211 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_ba[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:212 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[11]}]
set_property src_info {type:SCOPED_XDC file:3 line:213 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:214 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:215 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:216 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[9]}]
set_property src_info {type:SCOPED_XDC file:3 line:218 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_ba[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:219 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[12]}]
set_property src_info {type:SCOPED_XDC file:3 line:220 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_ddr4_ck_t[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:221 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_ddr4_ck_c[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:222 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:223 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:224 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[10]}]
set_property src_info {type:SCOPED_XDC file:3 line:225 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[15]}]
set_property src_info {type:SCOPED_XDC file:3 line:226 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[16]}]
set_property src_info {type:SCOPED_XDC file:3 line:227 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:230 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[8]}]
set_property src_info {type:SCOPED_XDC file:3 line:231 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_bg[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:232 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cs_n[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:233 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:234 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:3 line:235 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS12 [get_ports c0_ddr4_reset_n]
set_property src_info {type:SCOPED_XDC file:3 line:236 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports c0_ddr4_reset_n]
set_property src_info {type:SCOPED_XDC file:3 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:239 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cke[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:240 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:3 line:241 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:3 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:3 line:243 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:244 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD SSTL12_DCI [get_ports c0_ddr4_act_n]
set_property src_info {type:SCOPED_XDC file:3 line:246 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:3 line:247 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:3 line:248 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:249 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:3 line:250 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[11]}]
current_instance iCoaxlinkCore/iMemInterface/iMemoryInterface/inst
set_property src_info {type:SCOPED_XDC file:3 line:257 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_pins */u_ddr_cal_top/calDone*/C] 8
current_instance
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[16]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[15]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[14]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[13]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[12]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[11]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[10]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[9]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[8]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_adr[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports c0_ddr4_act_n]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_ba[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_ba[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_bg[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_cke[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_ck_t[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_ck_c[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_odt[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:274 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_cs_n[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:275 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_cs_n[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:276 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IBUF_LOW_PWR FALSE [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT RTT_40 [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:280 export:INPUT save:INPUT read:READ} [current_design]
set_property PRE_EMPHASIS RDRV_240 [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dm_dbi_n[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[16]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[15]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[14]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[13]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[12]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[11]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[10]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[9]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[8]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_adr[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports c0_ddr4_act_n]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_ba[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_ba[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_bg[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_cke[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE SDR [get_ports {c0_ddr4_odt[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_ck_t[0]}]
set_property src_info {type:SCOPED_XDC file:3 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property DATA_RATE DDR [get_ports {c0_ddr4_ck_c[0]}]
current_instance iCoaxlinkCore/iMemInterface/iMemoryInterface/inst
set_property src_info {type:SCOPED_XDC file:3 line:308 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins u_ddr4_infrastructure/sys_rst]
set_property src_info {type:SCOPED_XDC file:3 line:309 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_div_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:3 line:310 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_riu_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:3 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_mb_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:3 line:312 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */rst_async_riu_div_reg/C] -to [get_pins {*/rst_div_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:3 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */rst_async_mb_reg/C] -to [get_pins {*/rst_mb_sync_r_reg[0]/D}]
set_property src_info {type:SCOPED_XDC file:3 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */rst_async_riu_div_reg/C] -to [get_pins {*/rst_riu_sync_r_reg[0]/D}]
current_instance
set_property src_info {type:SCOPED_XDC file:4 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset]
set_property src_info {type:SCOPED_XDC file:5 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins [list iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D]]
set_property src_info {type:SCOPED_XDC file:6 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0/SYS_Rst]
set_property src_info {type:SCOPED_XDC file:7 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/SYS_Rst]
set_property src_info {type:SCOPED_XDC file:8 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/microblaze_I/U0/Reset]
set_property src_info {type:SCOPED_XDC file:9 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins [list iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D]]
set_property src_info {type:SCOPED_XDC file:10 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/ilmb/U0/SYS_Rst]
set_property src_info {type:SCOPED_XDC file:11 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/dlmb/U0/SYS_Rst]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name clkfbout_clk_wiz_1 -source [get_pins iCoaxlinkCore/iClockNetwork/inst/mmcme3_adv_inst/CLKIN1] -multiply_by 1 -add -master_clock osc_125M_p [get_pins iCoaxlinkCore/iClockNetwork/inst/mmcme3_adv_inst/CLKFBOUT]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name clk_out1_clk_wiz_1 -source [get_pins iCoaxlinkCore/iClockNetwork/inst/mmcme3_adv_inst/CLKIN1] -multiply_by 1 -add -master_clock osc_125M_p [get_pins iCoaxlinkCore/iClockNetwork/inst/mmcme3_adv_inst/CLKOUT0]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name clk_out2_clk_wiz_1 -source [get_pins iCoaxlinkCore/iClockNetwork/inst/mmcme3_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 -1.500 -3.000} -add -master_clock osc_125M_p [get_pins iCoaxlinkCore/iClockNetwork/inst/mmcme3_adv_inst/CLKOUT1]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name clk_out3_clk_wiz_1 -source [get_pins iCoaxlinkCore/iClockNetwork/inst/mmcme3_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 1.000 2.000} -add -master_clock osc_125M_p [get_pins iCoaxlinkCore/iClockNetwork/inst/mmcme3_adv_inst/CLKOUT2]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout0 -source [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock c0_sys_clk_p [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout1 -source [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock c0_sys_clk_p [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout2 -source [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock c0_sys_clk_p [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT2]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout3 -source [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock c0_sys_clk_p [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout4 -source [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 0.208 0.417} -add -master_clock c0_sys_clk_p [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT4]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout5 -source [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 5.838 11.676} -add -master_clock c0_sys_clk_p [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mmcm_clkout6 -source [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {0.000 2.085 4.170} -add -master_clock c0_sys_clk_p [get_pins iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pll_fb_0 -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN}] -edges {1 2 3} -edge_shift {0.938 0.938 0.938} -add -master_clock mmcm_clkout0 [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKFBOUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN}] -multiply_by 8 -add -master_clock mmcm_clkout0 [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pll_fb_1 -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN}] -edges {1 2 3} -edge_shift {0.938 0.938 0.938} -add -master_clock mmcm_clkout0 [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKFBOUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN}] -multiply_by 8 -add -master_clock mmcm_clkout0 [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pll_fb_2 -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN}] -edges {1 2 3} -edge_shift {0.938 0.938 0.938} -add -master_clock mmcm_clkout0 [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKFBOUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN}] -multiply_by 8 -add -master_clock mmcm_clkout0 [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_DIV} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY}] -divide_by 8 -add -master_clock pll_clk[0] [get_pins [list {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]}]]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_DIV} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY}] -divide_by 8 -add -master_clock pll_clk[1] [get_pins [list {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]}]]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_DIV} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY}] -divide_by 8 -add -master_clock pll_clk[2] [get_pins [list {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]} \
          {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]}]]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_1} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_2} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_3} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_4} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_1} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_2} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_3} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_FIFO_WRCLK_OUT} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_FIFO_WRCLK_OUT_1} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_5} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[0]_FIFO_WRCLK_OUT_6} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[0] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_4} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_5} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_6} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[1]_FIFO_WRCLK_OUT_7} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[1] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_FIFO_WRCLK_OUT_2} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {pll_clk[2]_FIFO_WRCLK_OUT_3} -source [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/RX_BIT_CTRL_IN[20]}] -divide_by 4 -add -master_clock pll_clk[2] [get_pins {iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_WRCLK_OUT}]
set_property src_info {type:XDC file:12 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD BLVDS_25 [get_ports osc_125M_p]
set_property src_info {type:XDC file:12 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {cxph_tx[*]}]
set_property src_info {type:XDC file:12 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS15 [get_ports fanspeed]
set_property src_info {type:XDC file:12 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports fanpwm]
set_property src_info {type:XDC file:12 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS15 [get_ports status_ledg]
set_property src_info {type:XDC file:12 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS15 [get_ports status_ledr]
set_property src_info {type:XDC file:12 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 4 [get_ports status_ledg]
set_property src_info {type:XDC file:12 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 4 [get_ports status_ledr]
set_property src_info {type:XDC file:12 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS15 [get_ports {csync[*]}]
set_property src_info {type:XDC file:12 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 8 [get_ports {csync[*]}]
set_property src_info {type:XDC file:12 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {ttlio1_data[*]}]
set_property src_info {type:XDC file:12 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 4 [get_ports {ttlio1_data[*]}]
set_property src_info {type:XDC file:12 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {ttlio1_dir[*]}]
set_property src_info {type:XDC file:12 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 4 [get_ports {ttlio1_dir[*]}]
set_property src_info {type:XDC file:12 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {iout1[*]}]
set_property src_info {type:XDC file:12 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {iin1[*]}]
set_property src_info {type:XDC file:12 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {din1[*]}]
set_property src_info {type:XDC file:12 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports io_ext1_1wire]
set_property src_info {type:XDC file:12 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {io_ext1[*]}]
set_property src_info {type:XDC file:12 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports pocled_l_scl]
set_property src_info {type:XDC file:12 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports pocled_l_sda]
set_property src_info {type:XDC file:12 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 4 [get_ports pocled_l_scl]
set_property src_info {type:XDC file:12 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 4 [get_ports pocled_l_sda]
set_property src_info {type:XDC file:12 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports poc_scl]
set_property src_info {type:XDC file:12 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports poc_sda]
set_property src_info {type:XDC file:12 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports poc_alert]
set_property src_info {type:XDC file:12 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 4 [get_ports poc_scl]
set_property src_info {type:XDC file:12 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 4 [get_ports poc_sda]
set_property src_info {type:XDC file:12 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS15 [get_ports peg_prst_12v]
set_property src_info {type:XDC file:12 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports vps24_pg]
set_property src_info {type:XDC file:12 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports en_vps24]
set_property src_info {type:XDC file:12 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 4 [get_ports en_vps24]
set_property src_info {type:XDC file:12 line:112 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports cfg_scl]
set_property src_info {type:XDC file:12 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports cfg_sda]
set_property src_info {type:XDC file:12 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports cfg_wp_n]
set_property src_info {type:XDC file:12 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 4 [get_ports cfg_scl]
set_property src_info {type:XDC file:12 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 4 [get_ports cfg_sda]
set_property src_info {type:XDC file:12 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 4 [get_ports cfg_wp_n]
set_property src_info {type:XDC file:12 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports force_re_prog_n]
set_property src_info {type:XDC file:12 line:120 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 4 [get_ports force_re_prog_n]
set_property src_info {type:XDC file:12 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports cfg_clkout]
set_property src_info {type:XDC file:12 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports cfg_fcs_n]
set_property src_info {type:XDC file:12 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {cfg_data[*]}]
set_property src_info {type:XDC file:12 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports lastbootbank]
set_property src_info {type:XDC file:12 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports {pmaid[*]}]
set_property src_info {type:XDC file:12 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports c0_sys_clk_p]
set_property src_info {type:XDC file:12 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports c0_sys_clk_n]
set_property src_info {type:XDC file:13 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports perst_n]
set_property src_info {type:XDC file:13 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS33 [get_ports wake_n]
set_property src_info {type:XDC file:13 line:37 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name sys_clk [get_pins iCoaxlinkCore/iPcieWrapper/refclk_ibuf/ODIV2]
set_property src_info {type:XDC file:13 line:38 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name sys_clk_gt [get_pins iCoaxlinkCore/iPcieWrapper/refclk_ibuf/O]
set_property src_info {type:XDC file:13 line:39 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name sys_clk_bufg -source [get_pins iCoaxlinkCore/iPcieWrapper/refclk_ibuf/ODIV2] -divide_by 1 [get_pins iCoaxlinkCore/iPcieWrapper/pcie/inst/bufg_gt_sysclk/O]
set_property src_info {type:XDC file:13 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_ports perst_n]
set_property src_info {type:XDC file:13 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_cells iCoaxlinkCore/iPcieWrapper/d2_user_rst_reg]
set_property src_info {type:XDC file:13 line:70 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name pcie_clk_p [get_ports pcie_clk_p]
set_property src_info {type:XDC file:13 line:71 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name extio_clk -source [get_pins iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O] -edges {1 5 11} [get_ports {io_ext1[1]}]
set_property src_info {type:XDC file:13 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/C}] -to [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[0]/D}]
set_property src_info {type:XDC file:13 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/idle_reg/C] -to [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0]/D}]
set_property src_info {type:XDC file:13 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2}]] -to [get_pins [list {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[0]/D}]]
set_property src_info {type:XDC file:13 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2}]] -to [get_pins [list {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D}]]
set_property src_info {type:XDC file:13 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2}]] -to [get_pins [list {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[2].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D}]]
set_property src_info {type:XDC file:13 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins [list {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXELECIDLE}]]
set_property src_info {type:XDC file:13 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins [list iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIEPERST0B iCoaxlinkCore/iPcieWrapper/pcie/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PCIEPERST0B]]
set_property src_info {type:XDC file:13 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins [list {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIERATEGEN3}]]
set_property src_info {type:XDC file:13 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins [list {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXPRGDIVRESETDONE}]]
set_property src_info {type:XDC file:13 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins [list {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE}]]
set_property src_info {type:XDC file:13 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins [list {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE}]]
set_property src_info {type:XDC file:13 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins [list {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTPOWERGOOD}]]
set_property src_info {type:XDC file:13 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins [list {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/CPLLLOCK} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/CPLLLOCK} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/CPLLLOCK} \
          {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/CPLLLOCK} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/CPLLLOCK} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/CPLLLOCK} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/CPLLLOCK} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/CPLLLOCK} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/CPLLLOCK} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/CPLLLOCK} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/CPLLLOCK} \
          {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/CPLLLOCK}]]
set_property src_info {type:XDC file:13 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins [list {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1LOCK} {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1LOCK}]]
set_property src_info {type:XDC file:14 line:9 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 4.000 -name cxph_gth_clk [get_ports cxph_gth_clk_p]
set_property src_info {type:XDC file:14 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_pins */*/iMemorySizeChecker/SizeCheckDone_reg/C] 8
set_property src_info {type:XDC file:14 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_pins */*/iMemorySizeChecker/FullSizeMem_reg/C] 8
set_property src_info {type:XDC file:14 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_ports {io_ext1[3]}] 5
set_property src_info {type:XDC file:14 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_ports {io_ext1[4]}] 5
set_property src_info {type:XDC file:14 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_ports {io_ext1[5]}] 5
set_property src_info {type:XDC file:14 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_ports {io_ext1[6]}] 5
set_property src_info {type:XDC file:14 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_ports {io_ext1[7]}] 5
set_property src_info {type:XDC file:14 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_ports {io_ext1[8]}] 5
set_property src_info {type:XDC file:14 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_ports {io_ext1[9]}] 5
set_property src_info {type:XDC file:14 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_ports {io_ext1[10]}] 5
set_property src_info {type:XDC file:14 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_ports {io_ext1[11]}] 5
set_property src_info {type:XDC file:14 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -from [get_ports {io_ext1[12]}] 5
set_property src_info {type:XDC file:14 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -start -to [get_ports {io_ext1[3]}] 5
set_property src_info {type:XDC file:14 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -start -to [get_ports {io_ext1[4]}] 5
set_property src_info {type:XDC file:14 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -start -to [get_ports {io_ext1[5]}] 5
set_property src_info {type:XDC file:14 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -start -to [get_ports {io_ext1[6]}] 5
set_property src_info {type:XDC file:14 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -start -to [get_ports {io_ext1[7]}] 5
set_property src_info {type:XDC file:14 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -start -to [get_ports {io_ext1[8]}] 5
set_property src_info {type:XDC file:14 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -start -to [get_ports {io_ext1[9]}] 5
set_property src_info {type:XDC file:14 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -start -to [get_ports {io_ext1[10]}] 5
set_property src_info {type:XDC file:14 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -start -to [get_ports {io_ext1[11]}] 5
set_property src_info {type:XDC file:14 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_multicycle_path -setup -start -to [get_ports {io_ext1[12]}] 5
set_property src_info {type:XDC file:14 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -max 8.000 [get_ports {io_ext1[3]}]
set_property src_info {type:XDC file:14 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -max 8.000 [get_ports {io_ext1[4]}]
set_property src_info {type:XDC file:14 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -max 8.000 [get_ports {io_ext1[5]}]
set_property src_info {type:XDC file:14 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -max 8.000 [get_ports {io_ext1[6]}]
set_property src_info {type:XDC file:14 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -max 8.000 [get_ports {io_ext1[7]}]
set_property src_info {type:XDC file:14 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -max 8.000 [get_ports {io_ext1[8]}]
set_property src_info {type:XDC file:14 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -max 8.000 [get_ports {io_ext1[9]}]
set_property src_info {type:XDC file:14 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -max 8.000 [get_ports {io_ext1[10]}]
set_property src_info {type:XDC file:14 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -max 8.000 [get_ports {io_ext1[11]}]
set_property src_info {type:XDC file:14 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -max 8.000 [get_ports {io_ext1[12]}]
set_property src_info {type:XDC file:14 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -min 2.000 [get_ports {io_ext1[3]}]
set_property src_info {type:XDC file:14 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -min 2.000 [get_ports {io_ext1[4]}]
set_property src_info {type:XDC file:14 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -min 2.000 [get_ports {io_ext1[5]}]
set_property src_info {type:XDC file:14 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -min 2.000 [get_ports {io_ext1[6]}]
set_property src_info {type:XDC file:14 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -min 2.000 [get_ports {io_ext1[7]}]
set_property src_info {type:XDC file:14 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -min 2.000 [get_ports {io_ext1[8]}]
set_property src_info {type:XDC file:14 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -min 2.000 [get_ports {io_ext1[9]}]
set_property src_info {type:XDC file:14 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -min 2.000 [get_ports {io_ext1[10]}]
set_property src_info {type:XDC file:14 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -min 2.000 [get_ports {io_ext1[11]}]
set_property src_info {type:XDC file:14 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_input_delay -clock extio_clk -min 2.000 [get_ports {io_ext1[12]}]
set_property src_info {type:XDC file:14 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -max 7.000 [get_ports {io_ext1[2]}]
set_property src_info {type:XDC file:14 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -max 7.000 [get_ports {io_ext1[3]}]
set_property src_info {type:XDC file:14 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -max 7.000 [get_ports {io_ext1[4]}]
set_property src_info {type:XDC file:14 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -max 7.000 [get_ports {io_ext1[5]}]
set_property src_info {type:XDC file:14 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -max 7.000 [get_ports {io_ext1[6]}]
set_property src_info {type:XDC file:14 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -max 7.000 [get_ports {io_ext1[7]}]
set_property src_info {type:XDC file:14 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -max 7.000 [get_ports {io_ext1[8]}]
set_property src_info {type:XDC file:14 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -max 7.000 [get_ports {io_ext1[9]}]
set_property src_info {type:XDC file:14 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -max 7.000 [get_ports {io_ext1[10]}]
set_property src_info {type:XDC file:14 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -max 7.000 [get_ports {io_ext1[11]}]
set_property src_info {type:XDC file:14 line:100 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -max 7.000 [get_ports {io_ext1[12]}]
set_property src_info {type:XDC file:14 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -max 0.000 [get_ports {io_ext1[2]}]
set_property src_info {type:XDC file:14 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -min 0.000 [get_ports {io_ext1[3]}]
set_property src_info {type:XDC file:14 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -min 0.000 [get_ports {io_ext1[4]}]
set_property src_info {type:XDC file:14 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -min 0.000 [get_ports {io_ext1[5]}]
set_property src_info {type:XDC file:14 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -min 0.000 [get_ports {io_ext1[6]}]
set_property src_info {type:XDC file:14 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -min 0.000 [get_ports {io_ext1[7]}]
set_property src_info {type:XDC file:14 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -min 0.000 [get_ports {io_ext1[8]}]
set_property src_info {type:XDC file:14 line:108 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -min 0.000 [get_ports {io_ext1[9]}]
set_property src_info {type:XDC file:14 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -min 0.000 [get_ports {io_ext1[10]}]
set_property src_info {type:XDC file:14 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -min 0.000 [get_ports {io_ext1[11]}]
set_property src_info {type:XDC file:14 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_output_delay -clock extio_clk -min 0.000 [get_ports {io_ext1[12]}]
set_property src_info {type:XDC file:14 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_ports {io_ext1[9]}] -to [get_ports {io_ext1[9]}]
set_property src_info {type:XDC file:14 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_ports {io_ext1[10]}] -to [get_ports {io_ext1[10]}]
set_property src_info {type:XDC file:14 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_ports {io_ext1[1]}]
set_property src_info {type:XDC file:14 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[*].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[*].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2}] -to [get_pins {iCoaxlinkCore/iCxphTportDl*/gtx_resetdone_s_reg[2]/D}]
set_property src_info {type:XDC file:14 line:148 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */iCxphTportDl*/dl_ce_reg/C] -to [get_pins {*/iCxphTportDl*/dl_lock_s_reg[1]/D}]
set_property src_info {type:XDC file:14 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */iCxphTportDl*/dl_rate_ch_t_reg/C] -to [get_pins {iCoaxlinkCore/iCxphTportDl*/dl_rate_ch_t_s_reg[2]/D}]
set_property src_info {type:XDC file:14 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins */iCxphTportDl*/dl_relock_req_t_reg/C] -to [get_pins {*/iCxphTportDl*/dl_relock_req_t_s_reg[2]/D}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_GTREFCLKMONITOR[0]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -divide_by 1 -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLK[0]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 1.200 2.400} -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLKPCS[0]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 1.200 2.400} -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLK[0]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 1.200 2.400} -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLKPCS[0]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 1.200 2.400} -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_GTREFCLKMONITOR[1]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -divide_by 1 -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLK[1]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 1.200 2.400} -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLKPCS[1]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 1.200 2.400} -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLK[1]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 1.200 2.400} -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLKPCS[1]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 1.200 2.400} -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_GTREFCLKMONITOR[2]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -divide_by 1 -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLK[2]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 1.200 2.400} -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLKPCS[2]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 1.200 2.400} -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLK[2]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 1.200 2.400} -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLKPCS[2]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 1.200 2.400} -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_GTREFCLKMONITOR[3]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -divide_by 1 -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLK[3]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 1.200 2.400} -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLKPCS[3]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 1.200 2.400} -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLK[3]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 1.200 2.400} -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLKPCS[3]} -source [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 1.200 2.400} -add -master_clock cxph_gth_clk [get_pins {iCoaxlinkCore/iCxphGth/gth_inst/inst/gen_gtwizard_gthe3_top.gth_cxp_low_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_GTREFCLKMONITOR[0]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -divide_by 1 -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLK[0]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 -4.000 -8.000} -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_GTREFCLKMONITOR[1]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -divide_by 1 -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLK[1]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 -4.000 -8.000} -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_GTREFCLKMONITOR[2]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -divide_by 1 -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLK[2]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 -4.000 -8.000} -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_GTREFCLKMONITOR[3]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -divide_by 1 -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLK[3]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 -4.000 -8.000} -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_GTREFCLKMONITOR[0]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -divide_by 1 -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLK[0]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 -4.000 -8.000} -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_GTREFCLKMONITOR[1]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -divide_by 1 -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLK[1]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 -4.000 -8.000} -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_GTREFCLKMONITOR[2]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -divide_by 1 -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLK[2]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 -4.000 -8.000} -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_GTREFCLKMONITOR[3]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -divide_by 1 -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLK[3]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0}] -edges {1 2 3} -edge_shift {0.000 -4.000 -8.000} -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_COMMON_QPLL1OUTCLK[0]} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01}] -multiply_by 50 -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_COMMON_QPLL1OUTREFCLK[0]} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01}] -multiply_by 1 -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTREFCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_COMMON_REFCLKOUTMONITOR1[0]} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01}] -multiply_by 1 -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/REFCLKOUTMONITOR1}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_COMMON_QPLL1OUTCLK[0]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01}] -multiply_by 50 -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_COMMON_QPLL1OUTREFCLK[0]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01}] -multiply_by 1 -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTREFCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_COMMON_REFCLKOUTMONITOR1[0]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01}] -multiply_by 1 -add -master_clock sys_clk_gt [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/REFCLKOUTMONITOR1}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name mcap_clk -source [get_pins iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/bufg_mcap_clk/I] -divide_by 4 -add -master_clock GTHE3_CHANNEL_TXOUTCLK[3]_2 [get_pins iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/bufg_mcap_clk/O]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLK[0]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0] [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLKPCS[0]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0] [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLKPCS[0]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0] [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLK[1]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0] [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLKPCS[1]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0] [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLKPCS[1]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0] [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLK[2]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0] [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLKPCS[2]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0] [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLKPCS[2]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0] [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLK[3]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0] [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLKPCS[3]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0] [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLKPCS[3]_1} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0] [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLK[0]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0]_1 [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLKPCS[0]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0]_1 [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLKPCS[0]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0]_1 [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLK[1]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0]_1 [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLKPCS[1]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0]_1 [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLKPCS[1]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0]_1 [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLK[2]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0]_1 [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLKPCS[2]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0]_1 [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLKPCS[2]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0]_1 [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLK[3]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0]_1 [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_RXOUTCLKPCS[3]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0]_1 [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name {GTHE3_CHANNEL_TXOUTCLKPCS[3]_2} -source [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 20 -add -master_clock GTHE3_COMMON_QPLL1OUTCLK[0]_1 [get_pins {iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLKPCS}]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name pipe_clk -source [get_pins iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/I] -divide_by 2 -add -master_clock GTHE3_CHANNEL_TXOUTCLK[3]_2 [get_pins iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name clk250 -source [get_pins iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/I] -divide_by 2 -add -master_clock GTHE3_CHANNEL_TXOUTCLK[3]_2 [get_pins iCoaxlinkCore/iPcieWrapper/pcie/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O]
set_property src_info {type:SCOPED_XDC file:16 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiInterconnect/inst/INTERCONNECT_ARESETN]
set_property src_info {type:SCOPED_XDC file:17 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iCDC_locked_clk/src_arst] -to [get_cells [list {iCoaxlinkCore/iCDC_locked_clk/arststages_ff_reg[0]} {iCoaxlinkCore/iCDC_locked_clk/arststages_ff_reg[1]} {iCoaxlinkCore/iCDC_locked_clk/arststages_ff_reg[2]} {iCoaxlinkCore/iCDC_locked_clk/arststages_ff_reg[3]}]]
set_property src_info {type:SCOPED_XDC file:18 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iS0_axi_resetn/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iS0_axi_resetn/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iS0_axi_resetn/arststages_ff_reg[1]} {iCoaxlinkCore/iMemInterface/iS0_axi_resetn/arststages_ff_reg[2]} {iCoaxlinkCore/iMemInterface/iS0_axi_resetn/arststages_ff_reg[3]}]]
set_property src_info {type:SCOPED_XDC file:19 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iS1_axi_resetn/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iS1_axi_resetn/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iS1_axi_resetn/arststages_ff_reg[1]} {iCoaxlinkCore/iMemInterface/iS1_axi_resetn/arststages_ff_reg[2]} {iCoaxlinkCore/iMemInterface/iS1_axi_resetn/arststages_ff_reg[3]}]]
set_property src_info {type:SCOPED_XDC file:20 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iS2_axi_resetn/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iS2_axi_resetn/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iS2_axi_resetn/arststages_ff_reg[1]} {iCoaxlinkCore/iMemInterface/iS2_axi_resetn/arststages_ff_reg[2]} {iCoaxlinkCore/iMemInterface/iS2_axi_resetn/arststages_ff_reg[3]}]]
set_property src_info {type:SCOPED_XDC file:21 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iCDC_Clk125Rst/src_arst] -to [get_cells [list {iCoaxlinkCore/iCDC_Clk125Rst/arststages_ff_reg[0]} {iCoaxlinkCore/iCDC_Clk125Rst/arststages_ff_reg[1]} {iCoaxlinkCore/iCDC_Clk125Rst/arststages_ff_reg[2]} {iCoaxlinkCore/iCDC_Clk125Rst/arststages_ff_reg[3]}]]
set_property src_info {type:SCOPED_XDC file:22 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:23 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:24 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:25 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:26 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:27 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:28 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:29 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:30 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:31 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:32 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:33 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:34 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:35 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:36 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:37 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:38 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:39 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:40 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:41 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:42 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:43 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:44 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:45 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst] -to [get_cells [list {iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]} {iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:46 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iPcieWrapper/pcie/inst/user_lnk_up_cdc/src_arst] -to [get_cells [list {iCoaxlinkCore/iPcieWrapper/pcie/inst/user_lnk_up_cdc/arststages_ff_reg[0]} {iCoaxlinkCore/iPcieWrapper/pcie/inst/user_lnk_up_cdc/arststages_ff_reg[1]}]]
set_property src_info {type:SCOPED_XDC file:47 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_pins iCoaxlinkCore/iPcieWrapper/pcie/inst/user_reset_cdc/src_arst] -to [get_cells [list {iCoaxlinkCore/iPcieWrapper/pcie/inst/user_reset_cdc/arststages_ff_reg[0]} {iCoaxlinkCore/iPcieWrapper/pcie/inst/user_reset_cdc/arststages_ff_reg[1]}]]
current_instance iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:48 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:49 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:50 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:51 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:52 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:53 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:54 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:55 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:56 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:57 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:58 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:59 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:60 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:61 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:62 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:63 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:64 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:65 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:66 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:67 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:68 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_property src_info {type:SCOPED_XDC file:69 line:16 export:INPUT save:NONE read:READ} [current_design]
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.753
current_instance
current_instance iCoaxlinkCore/iCDC_CalibComplete/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:70 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCDC_FullSizeMem/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:71 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCDC_axi_fifo_rd_ef/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:72 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:73 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:74 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:75 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCxphTportDl0/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:76 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCxphTportDl0/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:77 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCxphTportDl0/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:78 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:79 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:80 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:81 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCxphTportDl1/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:82 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCxphTportDl1/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:83 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCxphTportDl1/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:84 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:85 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:86 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:87 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCxphTportDl2/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:88 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCxphTportDl2/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:89 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCxphTportDl2/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:90 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:91 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:92 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:93 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCxphTportDl3/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:94 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCxphTportDl3/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:95 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCxphTportDl3/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:96 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iCDC_FullSizeMem_s1_axi_clk/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:97 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_FbAlmostFull/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:98 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_FbCtrlIsIdle/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:99 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_FbEmpty/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:100 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_sin1_ff_ef/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:101 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_sin1_ff_ff/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:102 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_sin1_ff_hf/iPassSteady_xpm/iXpmCdcSingle
set_property src_info {type:SCOPED_XDC file:103 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCxphTportDl0/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:104 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCxphTportDl1/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:105 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCxphTportDl2/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:106 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iCxphTportDl3/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:107 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iFanSpeedMeasure/iCDC_update/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:108 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/FB_INST/iSyncAbort/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:109 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/FB_INST/iSyncAbortDone/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:110 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/FB_INST/iSyncAxiRdError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:111 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/FB_INST/iSyncAxiWrError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:112 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/FB_INST/iSyncStmOutReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:113 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/FB_INST/iSyncStmOutReqAck/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:114 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_AcceptedFrame/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:115 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_AxiStream_Rst/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:116 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_DmaAbortReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:117 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_FramebufferFullEvent/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:118 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_ImgHdrError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:119 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_ImgHdrLinescan/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:120 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_MemDWLevel/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:121 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_Re_EnableFrameBuffer/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:122 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_ReadoutCompleted/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:123 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_ReadoutStart/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:124 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_RejectedFrame_AF/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:125 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_RejectedFrame_FF/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:126 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_RejectedFrame_Idle/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:127 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/iCDC_Timstamp/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst
set_property src_info {type:SCOPED_XDC file:128 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:SCOPED_XDC file:129 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:SCOPED_XDC file:130 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iIoExpander_low/gCDC[0].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:131 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iIoExpander_low/gCDC[0].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:132 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iIoExpander_low/gCDC[0].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:133 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iIoExpander_low/gCDC[0].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:134 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iIoExpander_low/gCDC[1].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:135 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iIoExpander_low/gCDC[1].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:136 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iIoExpander_low/gCDC[1].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:137 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iIoExpander_low/gCDC[1].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:138 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iIoExpander_low/gCDC[2].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:139 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iIoExpander_low/gCDC[2].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:140 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iIoExpander_low/gCDC[2].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:141 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iIoExpander_low/gCDC[2].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:142 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iIoExpander_low/gCDC[3].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:143 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iIoExpander_low/gCDC[3].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:144 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iIoExpander_low/gCDC[3].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:145 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance {iCoaxlinkCore/iIoExpander_low/gCDC[3].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle}
set_property src_info {type:SCOPED_XDC file:146 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3
set_property src_info {type:SCOPED_XDC file:147 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1
set_property src_info {type:SCOPED_XDC file:148 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3
set_property src_info {type:SCOPED_XDC file:149 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1
set_property src_info {type:SCOPED_XDC file:150 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3
set_property src_info {type:SCOPED_XDC file:151 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1
set_property src_info {type:SCOPED_XDC file:152 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:SCOPED_XDC file:153 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:SCOPED_XDC file:154 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:SCOPED_XDC file:155 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:SCOPED_XDC file:156 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:SCOPED_XDC file:157 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:SCOPED_XDC file:158 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:SCOPED_XDC file:159 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:SCOPED_XDC file:160 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:SCOPED_XDC file:161 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:SCOPED_XDC file:162 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:SCOPED_XDC file:163 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:SCOPED_XDC file:164 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:SCOPED_XDC file:165 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:SCOPED_XDC file:166 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:SCOPED_XDC file:167 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:SCOPED_XDC file:168 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:SCOPED_XDC file:169 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:SCOPED_XDC file:170 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_property src_info {type:SCOPED_XDC file:171 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_property src_info {type:SCOPED_XDC file:172 line:5 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
current_instance iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iAxisPixFifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst
set_property src_info {type:SCOPED_XDC file:173 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -to [get_cells {syncstages_ff_reg[0]}]
current_instance
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iAxisPixFifo]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iRdBurstAddr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iWrBurstAddr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iEventSignaling/EventSignalingBram_Cnt_Inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iEventSignaling/EventSignalingBram_Ctrl_Inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iExtIOBrdIface/ExtIO_Bram]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/STM_PROC_INST/iStmOptmizer/iFrameSizeDwDsp]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[0].LUT12x8_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[10].LUT12x8_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[11].LUT12x8_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[12].LUT12x8_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[13].LUT12x8_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[14].LUT12x8_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[15].LUT12x8_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[1].LUT12x8_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[2].LUT12x8_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[3].LUT12x8_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[4].LUT12x8_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[5].LUT12x8_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[6].LUT12x8_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[7].LUT12x8_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[8].LUT12x8_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/LUT_inst/gLutSupported.g_LUT12x8[9].LUT12x8_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_dlmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iBitsPerLine]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPostEventGenerator/iPEGBram]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/dlmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/ilmb_cntlr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/lmb_bram_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCameraIlluminationController/gTimingMachineProg.TimingMachineProg_inst/iTimingMachineProg_BRAM]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiInterconnect]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiInterconnect/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iClockNetwork]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iClockNetwork/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iEventSignaling/EventSignalingFifo_Inst/gEventSignalingFifo_ku.iEventSignalingFifo]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iEventSignaling/EventSignalingFifo_Inst/gEventSignalingFifo_ku.iEventSignalingFifo/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemento/fifo_memento_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemento/fifo_memento_inst/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphGth/gth_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphGth/gth_inst/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iMemoryInterface/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPostEventGenerator/iPEGFifo/gFifo_ku.iPEGFifo]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPostEventGenerator/iPEGFifo/gFifo_ku.iPEGFifo/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iDmaAxisBridge/PIXO_FIFO_INST]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iDmaAxisBridge/PIXO_FIFO_INST/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/microblaze_I]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/microblaze_I/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/rst_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/rst_0/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/ilmb]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/ilmb/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/dlmb]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/dlmb/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/iomodule_0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPoCXP_uBlaze/iPoCXP_uBlaze/inst/iomodule_0/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iReg2Mem_coupler/iReadDwc]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iReg2Mem_coupler/iReadDwc/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iReg2Mem_coupler/iReadFifo]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iReg2Mem_coupler/iReadFifo/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iReg2Mem_coupler/iWriteDwc]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iReg2Mem_coupler/iWriteDwc/inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iReg2Mem_coupler/iWriteFifo]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iReg2Mem_coupler/iWriteFifo/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iStreamInFifo/gSin_fifo_134bx4k.sin_fifo_134bx4k_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iStreamInFifo/gSin_fifo_134bx4k.sin_fifo_134bx4k_inst/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iWrAxiAddrFifo]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iWrAxiAddrFifo/U0]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCDC_locked_clk]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iS0_axi_resetn]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iS1_axi_resetn]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iS2_axi_resetn]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCDC_Clk125Rst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPcieWrapper/pcie/inst/user_lnk_up_cdc]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iPcieWrapper/pcie/inst/user_reset_cdc]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphTportDl0/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphTportDl0/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphTportDl0/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iCxphTportDl0/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphTportDl1/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphTportDl1/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphTportDl1/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iCxphTportDl1/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphTportDl2/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphTportDl2/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphTportDl2/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iCxphTportDl2/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphTportDl3/iCDC_reconf_state_is_idle/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphTportDl3/iCDC_reconf_state_is_idle_rxuserclk/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphTportDl3/iCDC_slide_cnt_ovr/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[0].iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[1].iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iCxphTportDl3/iCDC_dl_rate/g_PassSteady[2].iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_FbAlmostFull/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_FbEmpty/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_sin1_ff_ff/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_sin1_ff_hf/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_sin1_ff_ef/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_FbCtrlIsIdle/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iCDC_FullSizeMem_s1_axi_clk/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCDC_CalibComplete/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCDC_FullSizeMem/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCDC_axi_fifo_rd_ef/iPassSteady_xpm/iXpmCdcSingle]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphTportDl0/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphTportDl1/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphTportDl2/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iCxphTportDl3/iCdcRelockReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_Timstamp/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_MemDWLevel/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_ImgHdrLinescan/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_ImgHdrError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_ReadoutStart/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_ReadoutCompleted/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iSyncStmOutReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iSyncStmOutReqAck/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iSyncAbort/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iSyncAbortDone/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iSyncAxiWrError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iSyncAxiRdError/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_RejectedFrame_AF/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_RejectedFrame_FF/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_RejectedFrame_Idle/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_AcceptedFrame/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_FramebufferFullEvent/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_Re_EnableFrameBuffer/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_DmaAbortReq/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/iCDC_AxiStream_Rst/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iFanSpeedMeasure/iCDC_update/iPassPulse_xpm/iXpmCdcPulse/xpm_cdc_single_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iIoExpander_low/gCDC[0].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iIoExpander_low/gCDC[0].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iIoExpander_low/gCDC[0].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iIoExpander_low/gCDC[0].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iIoExpander_low/gCDC[1].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iIoExpander_low/gCDC[1].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iIoExpander_low/gCDC[1].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iIoExpander_low/gCDC[1].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iIoExpander_low/gCDC[2].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iIoExpander_low/gCDC[2].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iIoExpander_low/gCDC[2].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iIoExpander_low/gCDC[2].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iIoExpander_low/gCDC[3].iLEDG_cdc/iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iIoExpander_low/gCDC[3].iLEDR_cdc/iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iIoExpander_low/gCDC[3].iPocEnIsns_cdc/iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells {iCoaxlinkCore/iIoExpander_low/gCDC[3].iPocEn24v_cdc/iPassSteady_xpm/iXpmCdcSingle}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_1/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iMemInterface/iAxiDataWidthConverter_2/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/FB_INST/iSoutFifo/gSoutFifo1.iSoutFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iAxisPixFifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property DONT_TOUCH true [get_cells iCoaxlinkCore/iVideo/OUTPUTFORMATTER_INST/iAxisPixFifo/inst/gen_fifo.xpm_fifo_axis_inst]
