INFO-FLOW: Workspace /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1 opened at Tue Apr 27 14:04:22 CDT 2021
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcvu9p-flgb2104-2l-e 
Execute       ap_part_info -name xcvu9p-flgb2104-2l-e -data single -quiet 
Command       ap_part_info done; 1.72 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-2l-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xcvu9p-flgb2104-2L-e 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data resources 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.19 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2L-e'
Execute       ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.04 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.24 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.39 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.32 sec.
INFO-FLOW: Done: GCC PP time: 8 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.16 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.25 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.74 sec.
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:104:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:104:77
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
Execute         send_msg_by_id WARNING @200-471@%s%s 15 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 15 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.28 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.81 sec.
Command         tidy_31 done; 5.14 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.15 sec.
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.52 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.67 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 979.074 ; gain = 459.035 ; free physical = 9132 ; free virtual = 23287
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 979.074 ; gain = 459.035 ; free physical = 9132 ; free virtual = 23287
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.21 sec.
Execute           llvm-ld /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.53 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'void nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>(FORWARD_REFERENCE const&, hls::stream<FORWARD_REFERENCE::value_type>*, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE&, unsigned int&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, ap_uint<FORWARD_REFERENCE::kernel_size>*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 30u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 30u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:93).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, config4>' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:148).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 14u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 14u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:93).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, config7>' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:148).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 6u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 6u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:175).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:156).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:62).
Command           transform done; 4.05 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1049.082 ; gain = 529.043 ; free physical = 8983 ; free virtual = 23158
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
Command           transform done; 2.63 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.24 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1173.527 ; gain = 653.488 ; free physical = 8940 ; free virtual = 23120
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:170) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:130) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:130) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:146:59).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:60:49).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:143) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:143) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:41) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxExpPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:154) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:172) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:92) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:97) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:98) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:92) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:97) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:98) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:102) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:74) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:78) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:86) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:90) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:94) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:82) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:70) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv2d_input.V.data.V' (firmware/myproject.cpp:25) .
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:48:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config8::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config5::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config2::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_conv_stream.h:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:70) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:41:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:41:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2d_input.V.data.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 13 process function(s): 
	 'Block__proc'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>'.
Command           transform done; 409.15 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:75:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:20:1)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_mult.h:20:9)...4080 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:112)...1147 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:112)...285 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:112)...36 expression(s) balanced.
Command           transform done; 111.27 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:52 ; elapsed = 00:09:23 . Memory (MB): peak = 16371.102 ; gain = 15851.062 ; free physical = 7608 ; free virtual = 15781
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:142:83) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:142:83) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' to 'softmax_latency<array,array,softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:70:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' to 'softmax<array,array<ap_fixed,2u>,softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:333:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' to 'relu<array,array<ap_fixed,8u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' to 'relu<array,array<ap_fixed,4u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' to 'relu<array,array<ap_fixed,16u>,relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' to 'relu<array,array<ap_fixed,16u>,relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:60:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' to 'pooling2d_cl<array,array<ap_fixed,8u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:81:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' to 'pooling2d_cl<array,array<ap_fixed,4u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:81:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>' (firmware/nnet_utils/nnet_dense_stream.h:20:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>' (firmware/nnet_utils/nnet_mult.h:20:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>' (firmware/nnet_utils/nnet_dense_stream.h:41:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' to 'conv_2d_cl<array,array<ap_fixed,16u>,config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:41)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'conv_2d_cl<array,array<ap_fixed,8u>,config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:41)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array,array<ap_fixed,4u>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:41)
Command           transform done; 192.96 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:12:01 ; elapsed = 00:12:36 . Memory (MB): peak = 16371.102 ; gain = 15851.062 ; free physical = 7283 ; free virtual = 15763
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 723.08 sec.
Command       elaborate done; 753.64 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,4u>,config2>' to 'conv_2d_cl_array_array_ap_fixed_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,4u>,relu_config3>' to 'relu_array_array_ap_fixed_4u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,4u>,config4>' to 'pooling2d_cl_array_array_ap_fixed_4u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,8u>,config5>' to 'conv_2d_cl_array_array_ap_fixed_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,8u>,relu_config6>' to 'relu_array_array_ap_fixed_8u_relu_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,8u>,config7>' to 'pooling2d_cl_array_array_ap_fixed_8u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,16u>,config8>' to 'conv_2d_cl_array_array_ap_fixed_16u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,16u>,relu_config9>' to 'relu_array_array_ap_fixed_16u_relu_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>' to 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,16u>,relu_config11>' to 'relu_array_array_ap_fixed_16u_relu_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>' to 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_latency<array,array,softmax_config13>' to 'softmax_latency_array_array_softmax_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed,2u>,softmax_config13>' to 'softmax_array_array_ap_fixed_2u_softmax_config13_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         preproc_iomode -model softmax_latency<array,array,softmax_config13> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         preproc_iomode -model Block__proc 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO-FLOW: Configuring Module : Block__proc ...
Execute         set_default_model Block__proc 
Execute         apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,4u>,config2> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,4u>,relu_config3> ...
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,4u>,relu_config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed,4u>,config4> 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,8u>,config5> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,8u>,relu_config6> ...
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,8u>,relu_config6> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed,8u>,config7> 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,16u>,config8> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,16u>,config8> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,16u>,relu_config9> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,16u>,relu_config9> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,16u>,relu_config11> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,16u>,relu_config11> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
INFO-FLOW: Configuring Module : softmax_latency<array,array,softmax_config13> ...
Execute         set_default_model softmax_latency<array,array,softmax_config13> 
Execute         apply_spec_resource_limit softmax_latency<array,array,softmax_config13> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed,2u>,softmax_config13> ...
Execute         set_default_model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed,2u>,softmax_config13> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute         set_default_model Block__proc 
Execute         cdfg_preprocess -model Block__proc 
Execute         rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,4u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,4u>,relu_config3> ...
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,4u>,relu_config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,4u>,config4> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,8u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,8u>,relu_config6> ...
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,8u>,relu_config6> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,8u>,config7> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,16u>,config8> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Command         cdfg_preprocess done; 0.15 sec.
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,16u>,config8> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,16u>,relu_config9> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config9> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,16u>,relu_config11> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config11> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
INFO-FLOW: Preprocessing Module: softmax_latency<array,array,softmax_config13> ...
Execute         set_default_model softmax_latency<array,array,softmax_config13> 
Execute         cdfg_preprocess -model softmax_latency<array,array,softmax_config13> 
Execute         rtl_gen_preprocess softmax_latency<array,array,softmax_config13> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed,2u>,softmax_config13> ...
Execute         set_default_model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed,2u>,softmax_config13> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__proc 
Execute         schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 756.54 seconds; current allocated memory: 673.040 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.sched.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute         set_default_model Block__proc 
Execute         bind -model Block__proc 
BIND OPTION: model=Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 673.085 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.bind.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 674.455 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.81 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.sched.adb -f 
Command         db_write done; 0.84 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,4u>,config2>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,4u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 675.970 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.verbose.bind.rpt 
Command         syn_report done; 1 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.bind.adb -f 
Command         db_write done; 0.78 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         schedule -model relu<array,array<ap_fixed,4u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 676.203 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.verbose.sched.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,4u>,relu_config3>.
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         bind -model relu<array,array<ap_fixed,4u>,relu_config3> 
BIND OPTION: model=relu<array,array<ap_fixed,4u>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 676.422 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.verbose.bind.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array,array<ap_fixed,4u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 677.059 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.53 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.sched.adb -f 
Command         db_write done; 0.36 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed,4u>,config4>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed,4u>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 678.025 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.57 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.bind.adb -f 
Command         db_write done; 0.37 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed,4u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.5 sec.
INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 684.119 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.verbose.sched.rpt 
Command         syn_report done; 4.67 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.sched.adb -f 
Command         db_write done; 3.82 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,8u>,config5>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,8u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.05 sec.
INFO: [HLS 200-111]  Elapsed time: 9.54 seconds; current allocated memory: 695.246 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.verbose.bind.rpt 
Command         syn_report done; 5.63 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.bind.adb -f 
Command         db_write done; 3.65 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,8u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         schedule -model relu<array,array<ap_fixed,8u>,relu_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 9.43 seconds; current allocated memory: 695.993 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.sched.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,8u>,relu_config6>.
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         bind -model relu<array,array<ap_fixed,8u>,relu_config6> 
BIND OPTION: model=relu<array,array<ap_fixed,8u>,relu_config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 696.352 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.verbose.bind.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.bind.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,8u>,relu_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 697.434 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.92 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.sched.adb -f 
Command         db_write done; 0.83 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed,8u>,config7>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed,8u>,config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 698.952 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.98 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.bind.adb -f 
Command         db_write done; 0.87 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed,8u>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_16u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 5.78 sec.
INFO: [HLS 200-111]  Elapsed time: 7.65 seconds; current allocated memory: 720.622 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.verbose.sched.rpt 
Command         syn_report done; 17.45 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.sched.adb -f 
Command         db_write done; 15.05 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,16u>,config8>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,16u>,config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 10.65 sec.
INFO: [HLS 200-111]  Elapsed time: 43.15 seconds; current allocated memory: 808.592 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.verbose.bind.rpt 
Command         syn_report done; 22.09 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.bind.adb -f 
Command         db_write done; 16.75 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,16u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_16u_relu_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         schedule -model relu<array,array<ap_fixed,16u>,relu_config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.96 seconds; current allocated memory: 811.142 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.sched.adb -f 
Command         db_write done; 0.33 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,16u>,relu_config9>.
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         bind -model relu<array,array<ap_fixed,16u>,relu_config9> 
BIND OPTION: model=relu<array,array<ap_fixed,16u>,relu_config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 811.815 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.bind.adb -f 
Command         db_write done; 0.27 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,16u>,relu_config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 22.61 sec.
INFO: [HLS 200-111]  Elapsed time: 23.24 seconds; current allocated memory: 873.535 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.verbose.sched.rpt 
Command         syn_report done; 56.7 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.sched.adb -f 
Command         db_write done; 52 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>.
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 118.44 sec.
INFO: [HLS 200-111]  Elapsed time: 227.14 seconds; current allocated memory: 958.312 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.verbose.bind.rpt 
Command         syn_report done; 58.85 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.bind.adb -f 
Command         db_write done; 40.3 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 99.58 seconds; current allocated memory: 970.788 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.verbose.sched.rpt 
Command         syn_report done; 2.14 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.sched.adb -f 
Command         db_write done; 2.27 sec.
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>.
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         bind -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.54 sec.
INFO: [HLS 200-111]  Elapsed time: 8.95 seconds; current allocated memory: 976.689 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.verbose.bind.rpt 
Command         syn_report done; 14.94 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.bind.adb -f 
Command         db_write done; 2.36 sec.
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_16u_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         schedule -model relu<array,array<ap_fixed,16u>,relu_config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array,array<ap_fixed,16u>,relu_config11>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 17.46 seconds; current allocated memory: 984.397 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.verbose.sched.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,16u>,relu_config11>.
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         bind -model relu<array,array<ap_fixed,16u>,relu_config11> 
BIND OPTION: model=relu<array,array<ap_fixed,16u>,relu_config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 985.038 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,16u>,relu_config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 985.698 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.verbose.sched.rpt 
Command         syn_report done; 0.53 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.sched.adb -f 
Command         db_write done; 0.48 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>.
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 986.394 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.verbose.bind.rpt 
Command         syn_report done; 0.66 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.bind.adb -f 
Command         db_write done; 0.31 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 986.588 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>.
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         bind -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 986.980 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_latency_array_array_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_latency<array,array,softmax_config13> 
Execute         schedule -model softmax_latency<array,array,softmax_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_latency<array,array,softmax_config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 987.155 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.verbose.sched.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_latency<array,array,softmax_config13>.
Execute         set_default_model softmax_latency<array,array,softmax_config13> 
Execute         bind -model softmax_latency<array,array,softmax_config13> 
BIND OPTION: model=softmax_latency<array,array,softmax_config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 987.351 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.bind.adb -f 
INFO-FLOW: Finish binding softmax_latency<array,array,softmax_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_2u_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         schedule -model softmax<array,array<ap_fixed,2u>,softmax_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 987.392 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.verbose.sched.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed,2u>,softmax_config13>.
Execute         set_default_model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         bind -model softmax<array,array<ap_fixed,2u>,softmax_config13> 
BIND OPTION: model=softmax<array,array<ap_fixed,2u>,softmax_config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 987.481 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.verbose.bind.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed,2u>,softmax_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 988.064 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.68 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.64 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 53.52 sec.
INFO: [HLS 200-111]  Elapsed time: 54.84 seconds; current allocated memory: 1022.112 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 18.85 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.62 sec.
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block__proc 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         rtl_gen_preprocess softmax_latency<array,array,softmax_config13> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__proc -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 19.53 seconds; current allocated memory: 1.009 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/Block_proc -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl Block__proc -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/Block_proc 
Execute         gen_rtl Block__proc -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/Block_proc 
Execute         syn_report -csynth -model Block__proc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/Block_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block__proc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/Block_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block__proc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.rpt 
Execute         db_write -model Block__proc -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.adb 
Execute         gen_tb_info Block__proc -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,4u>,config2> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_4u_config2_s'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.011 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_4u_config2_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,4u>,config2> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_4u_config2_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,4u>,config2> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_4u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,4u>,config2> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_4u_config2_s_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,4u>,config2> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_4u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,4u>,config2> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.verbose.rpt 
Command         syn_report done; 1 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,4u>,config2> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.adb 
Command         db_write done; 0.71 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,4u>,config2> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,4u>,relu_config3> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_4u_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 1.016 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,4u>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_4u_relu_config3_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,4u>,relu_config3> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_4u_relu_config3_s 
Execute         gen_rtl relu<array,array<ap_fixed,4u>,relu_config3> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_4u_relu_config3_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,4u>,relu_config3> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_4u_relu_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,4u>,relu_config3> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_4u_relu_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,4u>,relu_config3> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model relu<array,array<ap_fixed,4u>,relu_config3> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.adb 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,4u>,relu_config3> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed,4u>,config4> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_table_height23' to 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_table_width25' to 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablecud' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_4u_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.018 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,4u>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_4u_config4_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,4u>,config4> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_4u_config4_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,4u>,config4> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_4u_config4_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed,4u>,config4> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_4u_config4_s_csynth.rpt 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed,4u>,config4> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_4u_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed,4u>,config4> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.verbose.rpt 
Command         syn_report done; 0.47 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed,4u>,config4> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.adb 
Command         db_write done; 0.48 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed,4u>,config4> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,8u>,config5> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_8u_config5_s'.
Command         create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 1.029 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,8u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_8u_config5_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,8u>,config5> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config5_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,8u>,config5> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_8u_config5_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,8u>,config5> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_8u_config5_s_csynth.rpt 
Command         syn_report done; 0.82 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,8u>,config5> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_8u_config5_s_csynth.xml 
Command         syn_report done; 0.38 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,8u>,config5> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.verbose.rpt 
Command         syn_report done; 4.83 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,8u>,config5> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.adb 
Command         db_write done; 5.21 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,8u>,config5> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,8u>,relu_config6> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_8u_relu_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 11.64 seconds; current allocated memory: 1.056 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_8u_relu_config6_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config6> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_8u_relu_config6_s 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config6> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_8u_relu_config6_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,8u>,relu_config6> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_8u_relu_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,8u>,relu_config6> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_8u_relu_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,8u>,relu_config6> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.verbose.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -model relu<array,array<ap_fixed,8u>,relu_config6> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.adb 
Command         db_write done; 0.48 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,8u>,relu_config6> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed,8u>,config7> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_table_height17' to 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_table_width18' to 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tableeOg' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_8u_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.059 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,8u>,config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_8u_config7_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,8u>,config7> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_8u_config7_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,8u>,config7> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_8u_config7_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed,8u>,config7> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_8u_config7_s_csynth.rpt 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed,8u>,config7> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_8u_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed,8u>,config7> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.verbose.rpt 
Command         syn_report done; 0.82 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed,8u>,config7> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.adb 
Command         db_write done; 1.07 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed,8u>,config7> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_16u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,16u>,config8> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d12_A' is changed to 'fifo_w16_d12_A_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_array_ap_fixed_16u_config8_s' is 11936 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_16u_config8_s'.
Command         create_rtl_model done; 2.14 sec.
INFO: [HLS 200-111]  Elapsed time: 4.35 seconds; current allocated memory: 1.095 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_16u_config8_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config8> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_16u_config8_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config8> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_16u_config8_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,16u>,config8> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_16u_config8_s_csynth.rpt 
Command         syn_report done; 2.79 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,16u>,config8> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_16u_config8_s_csynth.xml 
Command         syn_report done; 1.38 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,16u>,config8> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.verbose.rpt 
Command         syn_report done; 19.34 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,16u>,config8> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.adb 
Command         db_write done; 15.93 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,16u>,config8> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_16u_relu_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,16u>,relu_config9> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_16u_relu_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 40.86 seconds; current allocated memory: 1.188 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_16u_relu_config9_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config9> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_16u_relu_config9_s 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config9> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_16u_relu_config9_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,16u>,relu_config9> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,16u>,relu_config9> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,16u>,relu_config9> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.verbose.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -model relu<array,array<ap_fixed,16u>,relu_config9> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.adb 
Command         db_write done; 1.81 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,16u>,relu_config9> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s' is 78336 from HDL expression: (1'b0 == ap_block_pp0_stage0)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s'.
Command         create_rtl_model done; 3.78 sec.
INFO: [HLS 200-111]  Elapsed time: 6.09 seconds; current allocated memory: 1.295 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Command         gen_rtl done; 0.24 sec.
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s 
Command         gen_rtl done; 0.14 sec.
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s 
Command         gen_rtl done; 0.17 sec.
Execute         syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_csynth.rpt 
Command         syn_report done; 9.08 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_csynth.xml 
Command         syn_report done; 4.49 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.verbose.rpt 
Command         syn_report done; 59.51 sec.
Execute         db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.adb 
Command         db_write done; 64.01 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s'.
Command         create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 141.72 seconds; current allocated memory: 1.586 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s 
Execute         syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.verbose.rpt 
Command         syn_report done; 15.26 sec.
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.adb 
Command         db_write done; 8.32 sec.
Execute         gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_16u_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,16u>,relu_config11> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_16u_relu_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 23.95 seconds; current allocated memory: 1.608 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_16u_relu_config11_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config11> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_16u_relu_config11_s 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config11> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_16u_relu_config11_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,16u>,relu_config11> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config11_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,16u>,relu_config11> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,16u>,relu_config11> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.verbose.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -model relu<array,array<ap_fixed,16u>,relu_config11> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.adb 
Command         db_write done; 6.14 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,16u>,relu_config11> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 6.61 seconds; current allocated memory: 1.610 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.verbose.rpt 
Command         syn_report done; 0.62 sec.
Execute         db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.adb 
Command         db_write done; 6.26 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 7.09 seconds; current allocated memory: 1.614 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s 
Execute         syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.verbose.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.adb 
Command         db_write done; 5.94 sec.
Execute         gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_latency_array_array_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_latency<array,array,softmax_config13> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_latency_array_array_softmax_config13_s_invert_table12' to 'softmax_latency_array_array_softmax_config13_s_invert_tabfYi' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_latency_array_array_softmax_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 6.28 seconds; current allocated memory: 1.615 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_latency<array,array,softmax_config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/softmax_latency_array_array_softmax_config13_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl softmax_latency<array,array,softmax_config13> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/softmax_latency_array_array_softmax_config13_s 
Execute         gen_rtl softmax_latency<array,array,softmax_config13> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/softmax_latency_array_array_softmax_config13_s 
Execute         syn_report -csynth -model softmax_latency<array,array,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/softmax_latency_array_array_softmax_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax_latency<array,array,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/softmax_latency_array_array_softmax_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_latency<array,array,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.verbose.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -model softmax_latency<array,array,softmax_config13> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.adb 
Command         db_write done; 5.95 sec.
Execute         gen_tb_info softmax_latency<array,array,softmax_config13> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_2u_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed,2u>,softmax_config13> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_2u_softmax_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 6.19 seconds; current allocated memory: 1.616 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed,2u>,softmax_config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_2u_softmax_config13_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl softmax<array,array<ap_fixed,2u>,softmax_config13> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_2u_softmax_config13_s 
Execute         gen_rtl softmax<array,array<ap_fixed,2u>,softmax_config13> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_2u_softmax_config13_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed,2u>,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_2u_softmax_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed,2u>,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_2u_softmax_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed,2u>,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.verbose.rpt 
Execute         db_write -model softmax<array,array<ap_fixed,2u>,softmax_config13> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.adb 
Command         db_write done; 5.76 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed,2u>,softmax_config13> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer13_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer13_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d36_A' is changed to 'fifo_w16_d36_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_softmax_array_array_ap_fixed_2u_softmax_config13_U0' to 'start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 6.11 seconds; current allocated memory: 1.620 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/myproject -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.33 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/myproject 
Command         gen_rtl done; 0.17 sec.
Execute         syn_report -csynth -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.17 sec.
Execute         syn_report -rtlxml -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.16 sec.
Execute         syn_report -verbosereport -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 18.99 sec.
Execute         db_write -model myproject -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 6.74 sec.
Execute         gen_tb_info myproject -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 13.66 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_4u_config2_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_255_9_1_1.
INFO-FLOW: Append model myproject_mux_255_9_1_1
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_4u_relu_config3_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_4u_config4_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_8u_config5_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_8u_relu_config6_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_8u_config7_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_16u_config8_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_16u_relu_config9_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_16u_relu_config11_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_latency_array_array_softmax_config13_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
INFO-FLOW: Found component softmax_latency_array_array_softmax_config13_s_exp_table11.
INFO-FLOW: Append model softmax_latency_array_array_softmax_config13_s_exp_table11
INFO-FLOW: Found component softmax_latency_array_array_softmax_config13_s_invert_tabfYi.
INFO-FLOW: Append model softmax_latency_array_array_softmax_config13_s_invert_tabfYi
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_2u_softmax_config13_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_4u_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_4u_relu_config3_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_8u_relu_config6_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_8u_relu_config6_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_16u_relu_config9_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_16u_relu_config9_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_16u_relu_config11_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_16u_relu_config11_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_4u_config2_s
INFO-FLOW: Append model relu_array_array_ap_fixed_4u_relu_config3_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_4u_config4_s
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_8u_config5_s
INFO-FLOW: Append model relu_array_array_ap_fixed_8u_relu_config6_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_8u_config7_s
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_16u_config8_s
INFO-FLOW: Append model relu_array_array_ap_fixed_16u_relu_config9_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s
INFO-FLOW: Append model relu_array_array_ap_fixed_16u_relu_config11_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s
INFO-FLOW: Append model softmax_latency_array_array_softmax_config13_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_2u_softmax_config13_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mux_255_9_1_1 fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A regslice_core pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x softmax_latency_array_array_softmax_config13_s_exp_table11 softmax_latency_array_array_softmax_config13_s_invert_tabfYi regslice_core fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d196_A fifo_w16_d196_A fifo_w16_d196_A fifo_w16_d196_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_array_ap_fixed_4u_relu_config3_U0 start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0 start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0 start_for_relu_array_array_ap_fixed_8u_relu_config6_U0 start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0 start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0 start_for_relu_array_array_ap_fixed_16u_relu_config9_U0 start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j start_for_relu_array_array_ap_fixed_16u_relu_config11_U0 start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs regslice_core Block_proc conv_2d_cl_array_array_ap_fixed_4u_config2_s relu_array_array_ap_fixed_4u_relu_config3_s pooling2d_cl_array_array_ap_fixed_4u_config4_s conv_2d_cl_array_array_ap_fixed_8u_config5_s relu_array_array_ap_fixed_8u_relu_config6_s pooling2d_cl_array_array_ap_fixed_8u_config7_s conv_2d_cl_array_array_ap_fixed_16u_config8_s relu_array_array_ap_fixed_16u_relu_config9_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s relu_array_array_ap_fixed_16u_relu_config11_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s softmax_latency_array_array_softmax_config13_s softmax_array_array_ap_fixed_2u_softmax_config13_s myproject
INFO-FLOW: To file: write model myproject_mux_255_9_1_1
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config13_s_exp_table11
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config13_s_invert_tabfYi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_4u_relu_config3_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_8u_relu_config6_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_16u_relu_config9_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_16u_relu_config11_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_4u_config2_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_4u_relu_config3_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_4u_config4_s
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_8u_config5_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_8u_relu_config6_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_8u_config7_s
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_16u_config8_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_16u_relu_config9_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_16u_relu_config11_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config13_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_2u_softmax_config13_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 230.85 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Command         ap_source done; 0.31 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb_rom' using distributed ROMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Command         ap_source done; 0.66 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Command         ap_source done; 1.25 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe_rom' using distributed ROMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Command         ap_source done; 1.21 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_64_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_65_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_66_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_67_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_68_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_69_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_70_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_71_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Command         ap_source done; 2.83 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config13_s_exp_table11_rom' using auto ROMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config13_s_invert_tabfYi_rom' using auto ROMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Command         ap_source done; 0.22 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d196_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d196_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d196_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d196_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_8_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_9_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_10_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_11_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_12_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_13_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_14_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_15_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_8_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_9_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_10_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_11_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_12_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_13_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_14_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_15_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_U(start_for_relu_array_array_ap_fixed_4u_relu_config3_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_8u_relu_config6_U0_U(start_for_relu_array_array_ap_fixed_8u_relu_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_16u_relu_config9_U0_U(start_for_relu_array_array_ap_fixed_16u_relu_config9_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_16u_relu_config11_U0_U(start_for_relu_array_array_ap_fixed_16u_relu_config11_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs_U(start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs)' using Shift Registers.
Command         ap_source done; 4.8 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=303 #gSsdmPorts=12
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:25:03 ; elapsed = 00:27:32 . Memory (MB): peak = 16371.102 ; gain = 15851.062 ; free physical = 271 ; free virtual = 15577
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 895.57 sec.
Command     csynth_design done; 1649.21 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.87 sec.
INFO-FLOW: Workspace /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1 opened at Tue Apr 27 15:14:38 CDT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcvu9p-flgb2104-2L-e 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data single -quiet 
Command         ap_part_info done; 1.7 sec.
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcvu9p-flgb2104-2L-e 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data resources 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.21 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2L-e'
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.02 sec.
Execute       ap_part_info -data single -name xcvu9p-flgb2104-2L-e 
Execute       ap_part_info -name xcvu9p-flgb2104-2L-e -data resources 
Execute       ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute       ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.25 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcvu9p-flgb2104-2l-e 
Execute       ap_part_info -name xcvu9p-flgb2104-2l-e -data single -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2l-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xcvu9p-flgb2104-2L-e 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data resources 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.18 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.3 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.03 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.39 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.22 sec.
INFO-FLOW: Done: GCC PP time: 7.7 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.97 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.5 sec.
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:104:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:104:77
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
Execute         send_msg_by_id WARNING @200-471@%s%s 15 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 15 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.12 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.83 sec.
Command         tidy_31 done; 5.01 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.82 sec.
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.35 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.61 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1057.918 ; gain = 537.879 ; free physical = 2823 ; free virtual = 22188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1057.918 ; gain = 537.879 ; free physical = 2823 ; free virtual = 22188
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.23 sec.
Execute           llvm-ld /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.37 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'void nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>(FORWARD_REFERENCE const&, hls::stream<FORWARD_REFERENCE::value_type>*, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE&, unsigned int&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, ap_uint<FORWARD_REFERENCE::kernel_size>*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 30u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 30u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:93).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, config4>' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:148).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 14u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 14u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:93).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, config7>' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:148).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 6u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 6u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:175).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:156).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:62).
Command           transform done; 4.28 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1063.926 ; gain = 543.887 ; free physical = 2679 ; free virtual = 22064
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
Command           transform done; 2.68 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.29 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1188.371 ; gain = 668.332 ; free physical = 2635 ; free virtual = 22025
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:170) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:130) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:130) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:146:59).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:60:49).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:143) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:143) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:41) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxExpPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:154) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:172) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:92) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:97) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:98) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:92) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:97) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:98) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:102) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:74) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:78) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:86) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:90) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:94) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:82) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:70) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv2d_input.V.data.V' (firmware/myproject.cpp:25) .
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:48:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config8::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config5::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config2::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_conv_stream.h:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:70) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:41:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:41:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2d_input.V.data.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 13 process function(s): 
	 'Block__proc'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>'.
Command           transform done; 365.44 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:75:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:20:1)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_mult.h:20:9)...4080 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:112)...1147 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:112)...285 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:112)...36 expression(s) balanced.
Command           transform done; 96.57 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:05 ; elapsed = 00:08:24 . Memory (MB): peak = 16377.945 ; gain = 15857.906 ; free physical = 7463 ; free virtual = 14770
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:142:83) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:142:83) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' to 'softmax_latency<array,array,softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:70:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' to 'softmax<array,array<ap_fixed,2u>,softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:333:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' to 'relu<array,array<ap_fixed,8u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' to 'relu<array,array<ap_fixed,4u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' to 'relu<array,array<ap_fixed,16u>,relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' to 'relu<array,array<ap_fixed,16u>,relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:60:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' to 'pooling2d_cl<array,array<ap_fixed,8u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:81:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' to 'pooling2d_cl<array,array<ap_fixed,4u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:81:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>' (firmware/nnet_utils/nnet_dense_stream.h:20:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>' (firmware/nnet_utils/nnet_mult.h:20:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>' (firmware/nnet_utils/nnet_dense_stream.h:41:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' to 'conv_2d_cl<array,array<ap_fixed,16u>,config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:41)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'conv_2d_cl<array,array<ap_fixed,8u>,config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:41)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array,array<ap_fixed,4u>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:41)
Command           transform done; 174.05 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:57 ; elapsed = 00:11:18 . Memory (MB): peak = 16377.945 ; gain = 15857.906 ; free physical = 7450 ; free virtual = 14767
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 645.98 sec.
Command       elaborate done; 674.8 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,4u>,config2>' to 'conv_2d_cl_array_array_ap_fixed_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,4u>,relu_config3>' to 'relu_array_array_ap_fixed_4u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,4u>,config4>' to 'pooling2d_cl_array_array_ap_fixed_4u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,8u>,config5>' to 'conv_2d_cl_array_array_ap_fixed_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,8u>,relu_config6>' to 'relu_array_array_ap_fixed_8u_relu_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,8u>,config7>' to 'pooling2d_cl_array_array_ap_fixed_8u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,16u>,config8>' to 'conv_2d_cl_array_array_ap_fixed_16u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,16u>,relu_config9>' to 'relu_array_array_ap_fixed_16u_relu_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>' to 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,16u>,relu_config11>' to 'relu_array_array_ap_fixed_16u_relu_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>' to 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_latency<array,array,softmax_config13>' to 'softmax_latency_array_array_softmax_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed,2u>,softmax_config13>' to 'softmax_array_array_ap_fixed_2u_softmax_config13_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         preproc_iomode -model softmax_latency<array,array,softmax_config13> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         preproc_iomode -model Block__proc 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO-FLOW: Configuring Module : Block__proc ...
Execute         set_default_model Block__proc 
Execute         apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,4u>,config2> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,4u>,relu_config3> ...
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,4u>,relu_config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed,4u>,config4> 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,8u>,config5> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,8u>,relu_config6> ...
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,8u>,relu_config6> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed,8u>,config7> 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,16u>,config8> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,16u>,config8> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,16u>,relu_config9> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,16u>,relu_config9> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,16u>,relu_config11> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,16u>,relu_config11> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
INFO-FLOW: Configuring Module : softmax_latency<array,array,softmax_config13> ...
Execute         set_default_model softmax_latency<array,array,softmax_config13> 
Execute         apply_spec_resource_limit softmax_latency<array,array,softmax_config13> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed,2u>,softmax_config13> ...
Execute         set_default_model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed,2u>,softmax_config13> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute         set_default_model Block__proc 
Execute         cdfg_preprocess -model Block__proc 
Execute         rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,4u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,4u>,relu_config3> ...
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,4u>,relu_config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,4u>,config4> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,8u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,8u>,relu_config6> ...
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,8u>,relu_config6> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,8u>,config7> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,16u>,config8> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Command         cdfg_preprocess done; 0.15 sec.
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,16u>,config8> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,16u>,relu_config9> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config9> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,16u>,relu_config11> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config11> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
INFO-FLOW: Preprocessing Module: softmax_latency<array,array,softmax_config13> ...
Execute         set_default_model softmax_latency<array,array,softmax_config13> 
Execute         cdfg_preprocess -model softmax_latency<array,array,softmax_config13> 
Execute         rtl_gen_preprocess softmax_latency<array,array,softmax_config13> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed,2u>,softmax_config13> ...
Execute         set_default_model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed,2u>,softmax_config13> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__proc 
Execute         schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 678.21 seconds; current allocated memory: 673.190 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.sched.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute         set_default_model Block__proc 
Execute         bind -model Block__proc 
BIND OPTION: model=Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 673.236 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.bind.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 674.641 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.64 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.sched.adb -f 
Command         db_write done; 0.55 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,4u>,config2>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,4u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 676.135 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.96 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.bind.adb -f 
Command         db_write done; 0.59 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         schedule -model relu<array,array<ap_fixed,4u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 676.384 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,4u>,relu_config3>.
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         bind -model relu<array,array<ap_fixed,4u>,relu_config3> 
BIND OPTION: model=relu<array,array<ap_fixed,4u>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 676.603 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.verbose.bind.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array,array<ap_fixed,4u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 677.209 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.sched.adb -f 
Command         db_write done; 0.45 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed,4u>,config4>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed,4u>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 678.175 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.42 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.bind.adb -f 
Command         db_write done; 0.31 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed,4u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.51 sec.
INFO: [HLS 200-111]  Elapsed time: 2.26 seconds; current allocated memory: 684.254 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.verbose.sched.rpt 
Command         syn_report done; 4.17 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.sched.adb -f 
Command         db_write done; 2.89 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,8u>,config5>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,8u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.12 sec.
INFO: [HLS 200-111]  Elapsed time: 8.18 seconds; current allocated memory: 695.396 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.verbose.bind.rpt 
Command         syn_report done; 4.46 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.bind.adb -f 
Command         db_write done; 4.07 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,8u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         schedule -model relu<array,array<ap_fixed,8u>,relu_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 8.66 seconds; current allocated memory: 696.159 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.verbose.sched.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,8u>,relu_config6>.
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         bind -model relu<array,array<ap_fixed,8u>,relu_config6> 
BIND OPTION: model=relu<array,array<ap_fixed,8u>,relu_config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 696.521 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,8u>,relu_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 697.602 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.99 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.sched.adb -f 
Command         db_write done; 0.63 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed,8u>,config7>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed,8u>,config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 699.159 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.verbose.bind.rpt 
Command         syn_report done; 1.05 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.bind.adb -f 
Command         db_write done; 0.66 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed,8u>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_16u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 5.46 sec.
INFO: [HLS 200-111]  Elapsed time: 7.18 seconds; current allocated memory: 720.794 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.verbose.sched.rpt 
Command         syn_report done; 14.12 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.sched.adb -f 
Command         db_write done; 12.08 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,16u>,config8>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,16u>,config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 10.21 sec.
INFO: [HLS 200-111]  Elapsed time: 36.42 seconds; current allocated memory: 808.778 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.verbose.bind.rpt 
Command         syn_report done; 17.67 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.bind.adb -f 
Command         db_write done; 10.85 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,16u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_16u_relu_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         schedule -model relu<array,array<ap_fixed,16u>,relu_config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 28.7 seconds; current allocated memory: 811.329 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.sched.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,16u>,relu_config9>.
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         bind -model relu<array,array<ap_fixed,16u>,relu_config9> 
BIND OPTION: model=relu<array,array<ap_fixed,16u>,relu_config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 812.010 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,16u>,relu_config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 19.84 sec.
INFO: [HLS 200-111]  Elapsed time: 20.3 seconds; current allocated memory: 873.729 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.verbose.sched.rpt 
Command         syn_report done; 50.91 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.sched.adb -f 
Command         db_write done; 42.28 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>.
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 114.14 sec.
INFO: [HLS 200-111]  Elapsed time: 207.34 seconds; current allocated memory: 958.507 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.verbose.bind.rpt 
Command         syn_report done; 57.3 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.bind.adb -f 
Command         db_write done; 38.83 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.46 sec.
INFO: [HLS 200-111]  Elapsed time: 96.66 seconds; current allocated memory: 971.007 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.verbose.sched.rpt 
Command         syn_report done; 2.06 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.sched.adb -f 
Command         db_write done; 3.04 sec.
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>.
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         bind -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.23 sec.
INFO: [HLS 200-111]  Elapsed time: 9.33 seconds; current allocated memory: 976.891 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.verbose.bind.rpt 
Command         syn_report done; 14.78 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.bind.adb -f 
Command         db_write done; 2.53 sec.
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_16u_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         schedule -model relu<array,array<ap_fixed,16u>,relu_config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array,array<ap_fixed,16u>,relu_config11>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.42 seconds; current allocated memory: 984.585 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.verbose.sched.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.sched.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,16u>,relu_config11>.
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         bind -model relu<array,array<ap_fixed,16u>,relu_config11> 
BIND OPTION: model=relu<array,array<ap_fixed,16u>,relu_config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 985.226 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.verbose.bind.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.bind.adb -f 
Command         db_write done; 0.25 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,16u>,relu_config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 985.900 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.verbose.sched.rpt 
Command         syn_report done; 0.49 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.sched.adb -f 
Command         db_write done; 0.31 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>.
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 986.595 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.verbose.bind.rpt 
Command         syn_report done; 0.65 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.bind.adb -f 
Command         db_write done; 0.38 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 986.825 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>.
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         bind -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 987.181 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_latency_array_array_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_latency<array,array,softmax_config13> 
Execute         schedule -model softmax_latency<array,array,softmax_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_latency<array,array,softmax_config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 987.355 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.verbose.sched.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling softmax_latency<array,array,softmax_config13>.
Execute         set_default_model softmax_latency<array,array,softmax_config13> 
Execute         bind -model softmax_latency<array,array,softmax_config13> 
BIND OPTION: model=softmax_latency<array,array,softmax_config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 987.552 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding softmax_latency<array,array,softmax_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_2u_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         schedule -model softmax<array,array<ap_fixed,2u>,softmax_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 987.593 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.verbose.sched.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed,2u>,softmax_config13>.
Execute         set_default_model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         bind -model softmax<array,array<ap_fixed,2u>,softmax_config13> 
BIND OPTION: model=softmax<array,array<ap_fixed,2u>,softmax_config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 987.682 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.verbose.bind.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed,2u>,softmax_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 988.265 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.99 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.67 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 53.5 sec.
INFO: [HLS 200-111]  Elapsed time: 55.16 seconds; current allocated memory: 1022.342 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 18.52 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.95 sec.
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block__proc 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         rtl_gen_preprocess softmax_latency<array,array,softmax_config13> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__proc -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 19.53 seconds; current allocated memory: 1.009 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/Block_proc -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl Block__proc -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/Block_proc 
Execute         gen_rtl Block__proc -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/Block_proc 
Execute         syn_report -csynth -model Block__proc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/Block_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block__proc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/Block_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block__proc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.rpt 
Execute         db_write -model Block__proc -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.adb 
Execute         gen_tb_info Block__proc -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,4u>,config2> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_4u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.011 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_4u_config2_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,4u>,config2> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_4u_config2_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,4u>,config2> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_4u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,4u>,config2> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_4u_config2_s_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,4u>,config2> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_4u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,4u>,config2> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.verbose.rpt 
Command         syn_report done; 1.21 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,4u>,config2> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.adb 
Command         db_write done; 1 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,4u>,config2> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,4u>,relu_config3> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_4u_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 1.016 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,4u>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_4u_relu_config3_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,4u>,relu_config3> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_4u_relu_config3_s 
Execute         gen_rtl relu<array,array<ap_fixed,4u>,relu_config3> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_4u_relu_config3_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,4u>,relu_config3> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_4u_relu_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,4u>,relu_config3> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_4u_relu_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,4u>,relu_config3> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.verbose.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -model relu<array,array<ap_fixed,4u>,relu_config3> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,4u>,relu_config3> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed,4u>,config4> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_table_height23' to 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_table_width25' to 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablecud' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_4u_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.018 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,4u>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_4u_config4_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,4u>,config4> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_4u_config4_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,4u>,config4> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_4u_config4_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed,4u>,config4> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_4u_config4_s_csynth.rpt 
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed,4u>,config4> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_4u_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed,4u>,config4> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.verbose.rpt 
Command         syn_report done; 0.71 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed,4u>,config4> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.adb 
Command         db_write done; 0.67 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed,4u>,config4> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,8u>,config5> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_8u_config5_s'.
Command         create_rtl_model done; 0.5 sec.
INFO: [HLS 200-111]  Elapsed time: 2.13 seconds; current allocated memory: 1.030 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,8u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_8u_config5_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,8u>,config5> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config5_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,8u>,config5> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_8u_config5_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,8u>,config5> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_8u_config5_s_csynth.rpt 
Command         syn_report done; 0.84 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,8u>,config5> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_8u_config5_s_csynth.xml 
Command         syn_report done; 0.45 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,8u>,config5> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.verbose.rpt 
Command         syn_report done; 5.07 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,8u>,config5> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.adb 
Command         db_write done; 3.93 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,8u>,config5> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,8u>,relu_config6> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_8u_relu_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 10.74 seconds; current allocated memory: 1.056 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_8u_relu_config6_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config6> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_8u_relu_config6_s 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config6> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_8u_relu_config6_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,8u>,relu_config6> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_8u_relu_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,8u>,relu_config6> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_8u_relu_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,8u>,relu_config6> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model relu<array,array<ap_fixed,8u>,relu_config6> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.adb 
Command         db_write done; 0.54 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,8u>,relu_config6> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed,8u>,config7> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_table_height17' to 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_table_width18' to 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tableeOg' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_8u_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 1.059 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,8u>,config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_8u_config7_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,8u>,config7> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_8u_config7_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,8u>,config7> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_8u_config7_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed,8u>,config7> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_8u_config7_s_csynth.rpt 
Command         syn_report done; 0.17 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed,8u>,config7> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_8u_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed,8u>,config7> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.verbose.rpt 
Command         syn_report done; 0.84 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed,8u>,config7> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.adb 
Command         db_write done; 1.21 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed,8u>,config7> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_16u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,16u>,config8> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d12_A' is changed to 'fifo_w16_d12_A_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_array_ap_fixed_16u_config8_s' is 11936 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_16u_config8_s'.
Command         create_rtl_model done; 2.07 sec.
INFO: [HLS 200-111]  Elapsed time: 4.49 seconds; current allocated memory: 1.095 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_16u_config8_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config8> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_16u_config8_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config8> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_16u_config8_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,16u>,config8> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_16u_config8_s_csynth.rpt 
Command         syn_report done; 2.77 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,16u>,config8> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_16u_config8_s_csynth.xml 
Command         syn_report done; 1.35 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,16u>,config8> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.verbose.rpt 
Command         syn_report done; 19.1 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,16u>,config8> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.adb 
Command         db_write done; 18.07 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,16u>,config8> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_16u_relu_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,16u>,relu_config9> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_16u_relu_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 42.79 seconds; current allocated memory: 1.188 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_16u_relu_config9_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config9> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_16u_relu_config9_s 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config9> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_16u_relu_config9_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,16u>,relu_config9> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,16u>,relu_config9> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,16u>,relu_config9> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model relu<array,array<ap_fixed,16u>,relu_config9> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.adb 
Command         db_write done; 1.8 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,16u>,relu_config9> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s' is 78336 from HDL expression: (1'b0 == ap_block_pp0_stage0)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s'.
Command         create_rtl_model done; 4.01 sec.
INFO: [HLS 200-111]  Elapsed time: 6.24 seconds; current allocated memory: 1.296 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Command         gen_rtl done; 0.27 sec.
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s 
Command         gen_rtl done; 0.14 sec.
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s 
Command         gen_rtl done; 0.18 sec.
Execute         syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_csynth.rpt 
Command         syn_report done; 9.48 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_csynth.xml 
Command         syn_report done; 4.62 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.verbose.rpt 
Command         syn_report done; 60.09 sec.
Execute         db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.adb 
Command         db_write done; 71.39 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 150.39 seconds; current allocated memory: 1.587 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s 
Execute         syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.verbose.rpt 
Command         syn_report done; 15.17 sec.
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.adb 
Command         db_write done; 8.42 sec.
Execute         gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_16u_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,16u>,relu_config11> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_16u_relu_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 23.97 seconds; current allocated memory: 1.608 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_16u_relu_config11_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config11> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_16u_relu_config11_s 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config11> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_16u_relu_config11_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,16u>,relu_config11> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config11_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,16u>,relu_config11> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,16u>,relu_config11> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.verbose.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -model relu<array,array<ap_fixed,16u>,relu_config11> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.adb 
Command         db_write done; 6.08 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,16u>,relu_config11> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 6.58 seconds; current allocated memory: 1.611 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.verbose.rpt 
Command         syn_report done; 0.66 sec.
Execute         db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.adb 
Command         db_write done; 6.39 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 7.3 seconds; current allocated memory: 1.614 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s 
Execute         syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.adb 
Command         db_write done; 5.94 sec.
Execute         gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_latency_array_array_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_latency<array,array,softmax_config13> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_latency_array_array_softmax_config13_s_invert_table12' to 'softmax_latency_array_array_softmax_config13_s_invert_tabfYi' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_latency_array_array_softmax_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 6.28 seconds; current allocated memory: 1.615 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_latency<array,array,softmax_config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/softmax_latency_array_array_softmax_config13_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl softmax_latency<array,array,softmax_config13> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/softmax_latency_array_array_softmax_config13_s 
Execute         gen_rtl softmax_latency<array,array,softmax_config13> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/softmax_latency_array_array_softmax_config13_s 
Execute         syn_report -csynth -model softmax_latency<array,array,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/softmax_latency_array_array_softmax_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax_latency<array,array,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/softmax_latency_array_array_softmax_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_latency<array,array,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.verbose.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -model softmax_latency<array,array,softmax_config13> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.adb 
Command         db_write done; 5.96 sec.
Execute         gen_tb_info softmax_latency<array,array,softmax_config13> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_2u_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed,2u>,softmax_config13> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_2u_softmax_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 6.28 seconds; current allocated memory: 1.616 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed,2u>,softmax_config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_2u_softmax_config13_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl softmax<array,array<ap_fixed,2u>,softmax_config13> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_2u_softmax_config13_s 
Execute         gen_rtl softmax<array,array<ap_fixed,2u>,softmax_config13> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_2u_softmax_config13_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed,2u>,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_2u_softmax_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed,2u>,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_2u_softmax_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed,2u>,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.verbose.rpt 
Execute         db_write -model softmax<array,array<ap_fixed,2u>,softmax_config13> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.adb 
Command         db_write done; 5.85 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed,2u>,softmax_config13> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer13_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer13_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d36_A' is changed to 'fifo_w16_d36_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_softmax_array_array_ap_fixed_2u_softmax_config13_U0' to 'start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 6.27 seconds; current allocated memory: 1.621 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/myproject -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.34 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/myproject 
Command         gen_rtl done; 0.16 sec.
Execute         syn_report -csynth -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.17 sec.
Execute         syn_report -rtlxml -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 18.92 sec.
Execute         db_write -model myproject -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 7.02 sec.
Execute         gen_tb_info myproject -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 13.44 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_4u_config2_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_255_9_1_1.
INFO-FLOW: Append model myproject_mux_255_9_1_1
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_4u_relu_config3_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_4u_config4_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_8u_config5_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_8u_relu_config6_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_8u_config7_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_16u_config8_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_16u_relu_config9_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_16u_relu_config11_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_latency_array_array_softmax_config13_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
INFO-FLOW: Found component softmax_latency_array_array_softmax_config13_s_exp_table11.
INFO-FLOW: Append model softmax_latency_array_array_softmax_config13_s_exp_table11
INFO-FLOW: Found component softmax_latency_array_array_softmax_config13_s_invert_tabfYi.
INFO-FLOW: Append model softmax_latency_array_array_softmax_config13_s_invert_tabfYi
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_2u_softmax_config13_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_4u_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_4u_relu_config3_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_8u_relu_config6_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_8u_relu_config6_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_16u_relu_config9_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_16u_relu_config9_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_16u_relu_config11_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_16u_relu_config11_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_4u_config2_s
INFO-FLOW: Append model relu_array_array_ap_fixed_4u_relu_config3_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_4u_config4_s
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_8u_config5_s
INFO-FLOW: Append model relu_array_array_ap_fixed_8u_relu_config6_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_8u_config7_s
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_16u_config8_s
INFO-FLOW: Append model relu_array_array_ap_fixed_16u_relu_config9_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s
INFO-FLOW: Append model relu_array_array_ap_fixed_16u_relu_config11_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s
INFO-FLOW: Append model softmax_latency_array_array_softmax_config13_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_2u_softmax_config13_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mux_255_9_1_1 fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A regslice_core pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x softmax_latency_array_array_softmax_config13_s_exp_table11 softmax_latency_array_array_softmax_config13_s_invert_tabfYi regslice_core fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d196_A fifo_w16_d196_A fifo_w16_d196_A fifo_w16_d196_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_array_ap_fixed_4u_relu_config3_U0 start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0 start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0 start_for_relu_array_array_ap_fixed_8u_relu_config6_U0 start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0 start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0 start_for_relu_array_array_ap_fixed_16u_relu_config9_U0 start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j start_for_relu_array_array_ap_fixed_16u_relu_config11_U0 start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs regslice_core Block_proc conv_2d_cl_array_array_ap_fixed_4u_config2_s relu_array_array_ap_fixed_4u_relu_config3_s pooling2d_cl_array_array_ap_fixed_4u_config4_s conv_2d_cl_array_array_ap_fixed_8u_config5_s relu_array_array_ap_fixed_8u_relu_config6_s pooling2d_cl_array_array_ap_fixed_8u_config7_s conv_2d_cl_array_array_ap_fixed_16u_config8_s relu_array_array_ap_fixed_16u_relu_config9_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s relu_array_array_ap_fixed_16u_relu_config11_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s softmax_latency_array_array_softmax_config13_s softmax_array_array_ap_fixed_2u_softmax_config13_s myproject
INFO-FLOW: To file: write model myproject_mux_255_9_1_1
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config13_s_exp_table11
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config13_s_invert_tabfYi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_4u_relu_config3_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_8u_relu_config6_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_16u_relu_config9_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_16u_relu_config11_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_4u_config2_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_4u_relu_config3_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_4u_config4_s
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_8u_config5_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_8u_relu_config6_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_8u_config7_s
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_16u_config8_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_16u_relu_config9_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_16u_relu_config11_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config13_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_2u_softmax_config13_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 230.85 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Command         ap_source done; 0.26 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb_rom' using distributed ROMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Command         ap_source done; 0.49 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Command         ap_source done; 1.17 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe_rom' using distributed ROMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Command         ap_source done; 1.17 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_64_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_65_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_66_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_67_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_68_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_69_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_70_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_71_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Command         ap_source done; 2.89 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config13_s_exp_table11_rom' using auto ROMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config13_s_invert_tabfYi_rom' using auto ROMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Command         ap_source done; 0.22 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d196_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d196_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d196_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d196_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_8_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_9_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_10_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_11_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_12_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_13_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_14_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_15_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_8_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_9_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_10_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_11_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_12_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_13_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_14_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_15_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_U(start_for_relu_array_array_ap_fixed_4u_relu_config3_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_8u_relu_config6_U0_U(start_for_relu_array_array_ap_fixed_8u_relu_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_16u_relu_config9_U0_U(start_for_relu_array_array_ap_fixed_16u_relu_config9_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_16u_relu_config11_U0_U(start_for_relu_array_array_ap_fixed_16u_relu_config11_U0)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi)' using Shift Registers.
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs_U(start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs)' using Shift Registers.
Command         ap_source done; 4.99 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 0.16 sec.
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=303 #gSsdmPorts=12
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info -quiet 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:23:32 ; elapsed = 00:25:39 . Memory (MB): peak = 16377.945 ; gain = 15857.906 ; free physical = 6157 ; free virtual = 14016
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 861.85 sec.
Command     csynth_design done; 1536.65 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.91 sec.
INFO-FLOW: Workspace /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1 opened at Thu Jul 01 15:20:34 CDT 2021
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_hp.hlp 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xcvu9p-flgb2104-2L-e 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2L-e 
Execute         get_default_platform 
Execute         license_isbetapart xcvu9p 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2L-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 0.23 sec.
Execute   export_design -rtl verilog -format sysgen 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=sysgen -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format sysgen -rtl verilog
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -sysgen -tool vivado -rtl verilog -sdx-target none
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.17 sec.
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as an IP for System Generator for DSP (Vivado).
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -sysgen -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -sysgen -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/verilog
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_sysgen_xmlfile /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/impl/sysgen
INFO-FLOW: DBG:CMD:         AESL_AUTOSIM::autosim_wrap -libgen -fastsim
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.17 sec.
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     is_encrypted /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_test.cpp 
Execute     is_encrypted /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/firmware/myproject.cpp 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/hls_design_meta.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     get_default_platform 
INFO-FLOW: TB processing: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_test.cpp /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.78 sec.
INFO-FLOW: Marker-Pragma convertor: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/autowrap/testbench/myproject_test.cpp_pre.cpp /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/autowrap/testbench/myproject_test.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp.line /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/firmware/myproject.cpp /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 3.1 sec.
INFO-FLOW: Marker-Pragma convertor: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/autowrap/testbench/myproject.cpp_pre.cpp /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/autowrap/testbench/myproject.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp.line /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD: ERROR: autosim_wrap problem
INFO-FLOW: DBG:CMD:       generate_auxiliary_xml_for_sysgen
INFO-FLOW: DBG:CMD:       generate_component_xml_for_sysgen
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Command   export_design done; 73.02 sec.
Command ap_source done; 73.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1 opened at Fri Jul 16 16:50:21 CDT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_hp.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcvu9p-flgb2104-2L-e 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2L-e 
Execute           get_default_platform 
Execute           license_isbetapart xcvu9p 
Command           license_isbetapart done; error code: 1; 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2L-e'
Execute         get_default_platform 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute       config_export -format=sysgen 
Execute       config_export -rtl=verilog 
Command     open_solution done; 0.22 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcvu9p-flgb2104-2l-e 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2l-e 
Execute         get_default_platform 
Execute         license_isbetapart xcvu9p 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
WARNING: [HLS 200-40] Resetting target device to 'xcvu9p-flgb2104-2l-e'
Execute       get_default_platform 
Execute     create_clock -period 5 -name default 
Execute     cleanup_all 
INFO-FLOW: Workspace /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1 opened at Fri Jul 16 16:50:46 CDT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_hp.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcvu9p-flgb2104-2l-e 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2l-e 
Execute           get_default_platform 
Execute           license_isbetapart xcvu9p 
Command           license_isbetapart done; error code: 1; 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2l-e'
Execute         get_default_platform 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute       config_export -format=sysgen 
Execute       config_export -rtl=verilog 
Command     open_solution done; 0.21 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcvu9p-flgb2104-2l-e 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2l-e 
Execute         get_default_platform 
Execute         license_isbetapart xcvu9p 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute       get_default_platform 
Execute     create_clock -period 5 -name default 
Execute     cleanup_all 
INFO-FLOW: Workspace /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1 opened at Fri Jul 16 16:52:09 CDT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_hp.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xcvu9p-flgb2104-2l-e 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2l-e 
Execute           get_default_platform 
Execute           license_isbetapart xcvu9p 
Command           license_isbetapart done; error code: 1; 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2l-e'
Execute         get_default_platform 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute       config_export -format=sysgen 
Execute       config_export -rtl=verilog 
Command     open_solution done; 0.2 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcvu9p-flgb2104-2l-e 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2l-e 
Execute         get_default_platform 
Execute         license_isbetapart xcvu9p 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 147780} {LUT 1182240}   {FF 2364480} {DSP48E 6840}  {BRAM 4320} {URAM 960}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute       get_default_platform 
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_test.cpp 
Execute       is_xip /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_test.cpp 
Execute       is_encrypted /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/firmware/myproject.cpp 
Execute       is_xip /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/firmware/myproject.cpp 
Execute       get_default_platform 
Execute       source run_sim.tcl 
Command       ap_source done; 0.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.48 sec.
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted firmware/myproject.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.49 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.06 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.73 sec.
INFO-FLOW: Done: GCC PP time: 6.3 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.87 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.79 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.82 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.87 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.86 sec.
Command         tidy_31 done; 5.76 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.54 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.87 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/tools/Xilinx/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.39 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 525.375 ; gain = 0.199 ; free physical = 4955 ; free virtual = 18787
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 525.375 ; gain = 0.199 ; free physical = 4955 ; free virtual = 18787
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.25 sec.
Execute           llvm-ld /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2018.3/lnx64/lib -lfloatconversion -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.09 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'void nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>(FORWARD_REFERENCE const&, hls::stream<FORWARD_REFERENCE::value_type>*, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE&, unsigned int&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, ap_uint<FORWARD_REFERENCE::kernel_size>*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 30u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 30u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:93).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, config4>' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:148).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 14u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 14u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:93).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, config7>' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:148).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 6u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 6u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:175).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:156).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:62).
Command           transform done; 4.43 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 723.184 ; gain = 198.008 ; free physical = 4795 ; free virtual = 18652
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
Command           transform done; 2.36 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 723.184 ; gain = 198.008 ; free physical = 5202 ; free virtual = 19065
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:170) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:130) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:130) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:146:59).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:60:49).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:143) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:143) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:41) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxExpPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:154) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:172) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:92) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:97) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:98) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:92) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:97) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:98) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:102) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:74) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:78) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:86) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:90) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:94) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:82) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:70) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv2d_input.V.data.V' (firmware/myproject.cpp:25) .
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:48:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config8::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config5::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config2::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_conv_stream.h:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:70) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:41:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:41:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2d_input.V.data.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 13 process function(s): 
	 'Block__proc'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>'.
Command           transform done; 393.22 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:75:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:20:1)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_mult.h:20:9)...4080 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:112)...1147 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:112)...285 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:112)...36 expression(s) balanced.
Command           transform done; 106.97 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:12 ; elapsed = 00:09:07 . Memory (MB): peak = 16006.703 ; gain = 15481.527 ; free physical = 6458 ; free virtual = 11100
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:142:83) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:142:83) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' to 'softmax_latency<array,array,softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:70:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' to 'softmax<array,array<ap_fixed,2u>,softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:333:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, relu_config6>' to 'relu<array,array<ap_fixed,8u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, relu_config3>' to 'relu<array,array<ap_fixed,4u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config9>' to 'relu<array,array<ap_fixed,16u>,relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config11>' to 'relu<array,array<ap_fixed,16u>,relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:60:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' to 'pooling2d_cl<array,array<ap_fixed,8u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:81:92)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' to 'pooling2d_cl<array,array<ap_fixed,4u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:81:92)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>' (firmware/nnet_utils/nnet_dense_stream.h:20:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>' (firmware/nnet_utils/nnet_mult.h:20:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>' (firmware/nnet_utils/nnet_dense_stream.h:41:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' to 'conv_2d_cl<array,array<ap_fixed,16u>,config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:112)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'conv_2d_cl<array,array<ap_fixed,8u>,config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:112)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array,array<ap_fixed,4u>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:112)
Command           transform done; 173.03 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:11:02 ; elapsed = 00:12:00 . Memory (MB): peak = 16006.703 ; gain = 15481.527 ; free physical = 6417 ; free virtual = 11076
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 682.64 sec.
Command       elaborate done; 709.94 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,4u>,config2>' to 'conv_2d_cl_array_array_ap_fixed_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,4u>,relu_config3>' to 'relu_array_array_ap_fixed_4u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,4u>,config4>' to 'pooling2d_cl_array_array_ap_fixed_4u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,8u>,config5>' to 'conv_2d_cl_array_array_ap_fixed_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,8u>,relu_config6>' to 'relu_array_array_ap_fixed_8u_relu_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,8u>,config7>' to 'pooling2d_cl_array_array_ap_fixed_8u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,16u>,config8>' to 'conv_2d_cl_array_array_ap_fixed_16u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,16u>,relu_config9>' to 'relu_array_array_ap_fixed_16u_relu_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>' to 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,16u>,relu_config11>' to 'relu_array_array_ap_fixed_16u_relu_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>' to 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_latency<array,array,softmax_config13>' to 'softmax_latency_array_array_softmax_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed,2u>,softmax_config13>' to 'softmax_array_array_ap_fixed_2u_softmax_config13_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         preproc_iomode -model softmax_latency<array,array,softmax_config13> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         preproc_iomode -model Block__proc 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO-FLOW: Configuring Module : Block__proc ...
Execute         set_default_model Block__proc 
Execute         apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,4u>,config2> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,4u>,relu_config3> ...
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,4u>,relu_config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed,4u>,config4> 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,8u>,config5> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,8u>,relu_config6> ...
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,8u>,relu_config6> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed,8u>,config7> 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,16u>,config8> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,16u>,config8> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,16u>,relu_config9> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,16u>,relu_config9> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,16u>,relu_config11> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,16u>,relu_config11> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
INFO-FLOW: Configuring Module : softmax_latency<array,array,softmax_config13> ...
Execute         set_default_model softmax_latency<array,array,softmax_config13> 
Execute         apply_spec_resource_limit softmax_latency<array,array,softmax_config13> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed,2u>,softmax_config13> ...
Execute         set_default_model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed,2u>,softmax_config13> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute         set_default_model Block__proc 
Execute         cdfg_preprocess -model Block__proc 
Execute         rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,4u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,4u>,relu_config3> ...
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,4u>,relu_config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,4u>,config4> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,8u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,8u>,relu_config6> ...
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,8u>,relu_config6> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,8u>,config7> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,16u>,config8> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Command         cdfg_preprocess done; 0.18 sec.
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,16u>,config8> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,16u>,relu_config9> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config9> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,16u>,relu_config11> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config11> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
INFO-FLOW: Preprocessing Module: softmax_latency<array,array,softmax_config13> ...
Execute         set_default_model softmax_latency<array,array,softmax_config13> 
Execute         cdfg_preprocess -model softmax_latency<array,array,softmax_config13> 
Execute         rtl_gen_preprocess softmax_latency<array,array,softmax_config13> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed,2u>,softmax_config13> ...
Execute         set_default_model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed,2u>,softmax_config13> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__proc 
Execute         schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 720.52 seconds; current allocated memory: 639.510 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute         set_default_model Block__proc 
Execute         bind -model Block__proc 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block__proc
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 639.556 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 640.862 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.69 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.sched.adb -f 
Command         db_write done; 0.6 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,4u>,config2>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,4u>,config2>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 642.394 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.96 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.bind.adb -f 
Command         db_write done; 0.67 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         schedule -model relu<array,array<ap_fixed,4u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 642.662 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,4u>,relu_config3>.
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         bind -model relu<array,array<ap_fixed,4u>,relu_config3> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=relu<array,array<ap_fixed,4u>,relu_config3>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 642.884 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array,array<ap_fixed,4u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 643.505 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.43 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.sched.adb -f 
Command         db_write done; 0.33 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed,4u>,config4>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed,4u>,config4>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 644.466 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.54 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.bind.adb -f 
Command         db_write done; 0.33 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed,4u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.84 sec.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 650.565 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.verbose.sched.rpt -verbose -f 
Command         report done; 4.29 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.sched.adb -f 
Command         db_write done; 3.79 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,8u>,config5>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,8u>,config5>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.16 sec.
INFO: [HLS 200-111]  Elapsed time: 9.24 seconds; current allocated memory: 661.688 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.verbose.bind.rpt -verbose -f 
Command         report done; 6.12 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.bind.adb -f 
Command         db_write done; 3.18 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,8u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         schedule -model relu<array,array<ap_fixed,8u>,relu_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 9.5 seconds; current allocated memory: 662.500 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.12 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,8u>,relu_config6>.
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         bind -model relu<array,array<ap_fixed,8u>,relu_config6> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=relu<array,array<ap_fixed,8u>,relu_config6>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 662.858 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.15 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array,array<ap_fixed,8u>,relu_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 663.940 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.71 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.sched.adb -f 
Command         db_write done; 0.74 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed,8u>,config7>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed,8u>,config7>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 665.489 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.8 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.bind.adb -f 
Command         db_write done; 0.7 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed,8u>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_16u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 7.1 sec.
INFO: [HLS 200-111]  Elapsed time: 8.62 seconds; current allocated memory: 687.128 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.verbose.sched.rpt -verbose -f 
Command         report done; 15.17 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.sched.adb -f 
Command         db_write done; 12.43 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,16u>,config8>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,16u>,config8>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 10.56 sec.
INFO: [HLS 200-111]  Elapsed time: 38.17 seconds; current allocated memory: 774.903 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.verbose.bind.rpt -verbose -f 
Command         report done; 18.92 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.bind.adb -f 
Command         db_write done; 12.16 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,16u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_16u_relu_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         schedule -model relu<array,array<ap_fixed,16u>,relu_config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 31.26 seconds; current allocated memory: 777.522 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.33 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.sched.adb -f 
Command         db_write done; 0.28 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,16u>,relu_config9>.
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         bind -model relu<array,array<ap_fixed,16u>,relu_config9> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=relu<array,array<ap_fixed,16u>,relu_config9>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 778.195 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.36 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.bind.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,16u>,relu_config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 25.21 sec.
INFO: [HLS 200-111]  Elapsed time: 25.84 seconds; current allocated memory: 839.846 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.verbose.sched.rpt -verbose -f 
Command         report done; 49.27 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.sched.adb -f 
Command         db_write done; 40.62 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>.
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 116.36 sec.
INFO: [HLS 200-111]  Elapsed time: 206.26 seconds; current allocated memory: 924.836 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.verbose.bind.rpt -verbose -f 
Command         report done; 63.67 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.bind.adb -f 
Command         db_write done; 45.43 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.54 sec.
INFO: [HLS 200-111]  Elapsed time: 109.77 seconds; current allocated memory: 937.362 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.verbose.sched.rpt -verbose -f 
Command         report done; 2.74 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.sched.adb -f 
Command         db_write done; 3.01 sec.
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>.
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         bind -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 5.97 sec.
INFO: [HLS 200-111]  Elapsed time: 11.72 seconds; current allocated memory: 943.245 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.verbose.bind.rpt -verbose -f 
Command         report done; 20.17 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.bind.adb -f 
Command         db_write done; 3.01 sec.
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_16u_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         schedule -model relu<array,array<ap_fixed,16u>,relu_config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array,array<ap_fixed,16u>,relu_config11>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.29 seconds; current allocated memory: 950.960 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.3 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.sched.adb -f 
Command         db_write done; 0.27 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,16u>,relu_config11>.
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         bind -model relu<array,array<ap_fixed,16u>,relu_config11> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=relu<array,array<ap_fixed,16u>,relu_config11>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 951.599 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.26 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.bind.adb -f 
Command         db_write done; 0.27 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,16u>,relu_config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 952.248 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.59 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.sched.adb -f 
Command         db_write done; 0.52 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>.
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 952.940 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.75 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.bind.adb -f 
Command         db_write done; 0.51 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 953.153 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.14 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>.
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         bind -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 953.547 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.28 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_latency_array_array_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_latency<array,array,softmax_config13> 
Execute         schedule -model softmax_latency<array,array,softmax_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_latency<array,array,softmax_config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 953.783 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.verbose.sched.rpt -verbose -f 
Command         report done; 0.16 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling softmax_latency<array,array,softmax_config13>.
Execute         set_default_model softmax_latency<array,array,softmax_config13> 
Execute         bind -model softmax_latency<array,array,softmax_config13> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=softmax_latency<array,array,softmax_config13>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 953.979 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.verbose.bind.rpt -verbose -f 
Command         report done; 0.11 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.bind.adb -f 
INFO-FLOW: Finish binding softmax_latency<array,array,softmax_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_2u_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         schedule -model softmax<array,array<ap_fixed,2u>,softmax_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 954.024 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed,2u>,softmax_config13>.
Execute         set_default_model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         bind -model softmax<array,array<ap_fixed,2u>,softmax_config13> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=softmax<array,array<ap_fixed,2u>,softmax_config13>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 954.112 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed,2u>,softmax_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 954.714 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt -verbose -f 
Command         report done; 1.07 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.87 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=myproject
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 73.75 sec.
INFO: [HLS 200-111]  Elapsed time: 75.7 seconds; current allocated memory: 988.525 MB.
Execute         report -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt -verbose -f 
Command         report done; 27.13 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.97 sec.
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block__proc 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         rtl_gen_preprocess softmax_latency<array,array,softmax_config13> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Block__proc -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 28.15 seconds; current allocated memory: 999.143 MB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/Block_proc -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl Block__proc -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/Block_proc 
Execute         gen_rtl Block__proc -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/Block_proc 
Execute         gen_tb_info Block__proc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Execute         report -model Block__proc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/Block_proc_csynth.rpt -f 
Execute         report -model Block__proc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/Block_proc_csynth.xml -f -x 
Execute         report -model Block__proc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.rpt -verbose -f 
Execute         db_write -model Block__proc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,4u>,config2> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_4u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1001.454 MB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_4u_config2_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,4u>,config2> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_4u_config2_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,4u>,config2> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_4u_config2_s 
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,4u>,config2> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Execute         report -model conv_2d_cl<array,array<ap_fixed,4u>,config2> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_4u_config2_s_csynth.rpt -f 
Execute         report -model conv_2d_cl<array,array<ap_fixed,4u>,config2> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_4u_config2_s_csynth.xml -f -x 
Execute         report -model conv_2d_cl<array,array<ap_fixed,4u>,config2> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.verbose.rpt -verbose -f 
Command         report done; 1.22 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,4u>,config2> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.adb -f 
Command         db_write done; 1.29 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,4u>,relu_config3> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_4u_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 2.97 seconds; current allocated memory: 1007.072 MB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,4u>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_4u_relu_config3_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,4u>,relu_config3> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_4u_relu_config3_s 
Execute         gen_rtl relu<array,array<ap_fixed,4u>,relu_config3> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_4u_relu_config3_s 
Execute         gen_tb_info relu<array,array<ap_fixed,4u>,relu_config3> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Execute         report -model relu<array,array<ap_fixed,4u>,relu_config3> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_4u_relu_config3_s_csynth.rpt -f 
Execute         report -model relu<array,array<ap_fixed,4u>,relu_config3> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_4u_relu_config3_s_csynth.xml -f -x 
Execute         report -model relu<array,array<ap_fixed,4u>,relu_config3> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.verbose.rpt -verbose -f 
Command         report done; 0.12 sec.
Execute         db_write -model relu<array,array<ap_fixed,4u>,relu_config3> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.adb -f 
Command         db_write done; 0.14 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed,4u>,config4> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_table_height23' to 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_table_width25' to 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablecud' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_4u_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1008.792 MB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,4u>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_4u_config4_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,4u>,config4> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_4u_config4_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,4u>,config4> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_4u_config4_s 
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed,4u>,config4> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Execute         report -model pooling2d_cl<array,array<ap_fixed,4u>,config4> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_4u_config4_s_csynth.rpt -f 
Execute         report -model pooling2d_cl<array,array<ap_fixed,4u>,config4> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_4u_config4_s_csynth.xml -f -x 
Execute         report -model pooling2d_cl<array,array<ap_fixed,4u>,config4> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.verbose.rpt -verbose -f 
Command         report done; 0.84 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed,4u>,config4> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.adb -f 
Command         db_write done; 0.56 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,8u>,config5> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_8u_config5_s'.
Command         create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 1020.561 MB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,8u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_8u_config5_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,8u>,config5> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config5_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,8u>,config5> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_8u_config5_s 
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,8u>,config5> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Command         gen_tb_info done; 0.56 sec.
Execute         report -model conv_2d_cl<array,array<ap_fixed,8u>,config5> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_8u_config5_s_csynth.rpt -f 
Command         report done; 0.55 sec.
Execute         report -model conv_2d_cl<array,array<ap_fixed,8u>,config5> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_8u_config5_s_csynth.xml -f -x 
Command         report done; 0.5 sec.
Execute         report -model conv_2d_cl<array,array<ap_fixed,8u>,config5> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.verbose.rpt -verbose -f 
Command         report done; 6.28 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,8u>,config5> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.adb -f 
Command         db_write done; 4.97 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,8u>,relu_config6> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_8u_relu_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 13.27 seconds; current allocated memory: 1.023 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_8u_relu_config6_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config6> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_8u_relu_config6_s 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config6> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_8u_relu_config6_s 
Execute         gen_tb_info relu<array,array<ap_fixed,8u>,relu_config6> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Execute         report -model relu<array,array<ap_fixed,8u>,relu_config6> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_8u_relu_config6_s_csynth.rpt -f 
Execute         report -model relu<array,array<ap_fixed,8u>,relu_config6> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_8u_relu_config6_s_csynth.xml -f -x 
Execute         report -model relu<array,array<ap_fixed,8u>,relu_config6> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.verbose.rpt -verbose -f 
Command         report done; 0.16 sec.
Execute         db_write -model relu<array,array<ap_fixed,8u>,relu_config6> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.adb -f 
Command         db_write done; 0.54 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed,8u>,config7> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_table_height17' to 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_table_width18' to 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tableeOg' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_8u_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 1.026 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,8u>,config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_8u_config7_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,8u>,config7> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_8u_config7_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,8u>,config7> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_8u_config7_s 
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed,8u>,config7> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Execute         report -model pooling2d_cl<array,array<ap_fixed,8u>,config7> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_8u_config7_s_csynth.rpt -f 
Execute         report -model pooling2d_cl<array,array<ap_fixed,8u>,config7> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_8u_config7_s_csynth.xml -f -x 
Command         report done; 0.11 sec.
Execute         report -model pooling2d_cl<array,array<ap_fixed,8u>,config7> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.verbose.rpt -verbose -f 
Command         report done; 1 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed,8u>,config7> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.adb -f 
Command         db_write done; 1.34 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_16u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,16u>,config8> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d12_A' is changed to 'fifo_w16_d12_A_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_array_ap_fixed_16u_config8_s' is 11904 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_16u_config8_s'.
Command         create_rtl_model done; 2.62 sec.
INFO: [HLS 200-111]  Elapsed time: 5.35 seconds; current allocated memory: 1.061 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_16u_config8_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config8> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_16u_config8_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config8> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_16u_config8_s 
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,16u>,config8> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Command         gen_tb_info done; 1.86 sec.
Execute         report -model conv_2d_cl<array,array<ap_fixed,16u>,config8> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_16u_config8_s_csynth.rpt -f 
Command         report done; 1.91 sec.
Execute         report -model conv_2d_cl<array,array<ap_fixed,16u>,config8> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_16u_config8_s_csynth.xml -f -x 
Command         report done; 1.84 sec.
Execute         report -model conv_2d_cl<array,array<ap_fixed,16u>,config8> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.verbose.rpt -verbose -f 
Command         report done; 28.2 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,16u>,config8> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.adb -f 
Command         db_write done; 19 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_16u_relu_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,16u>,relu_config9> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_16u_relu_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 54.3 seconds; current allocated memory: 1.156 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_16u_relu_config9_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config9> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_16u_relu_config9_s 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config9> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_16u_relu_config9_s 
Execute         gen_tb_info relu<array,array<ap_fixed,16u>,relu_config9> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Execute         report -model relu<array,array<ap_fixed,16u>,relu_config9> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config9_s_csynth.rpt -f 
Execute         report -model relu<array,array<ap_fixed,16u>,relu_config9> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config9_s_csynth.xml -f -x 
Execute         report -model relu<array,array<ap_fixed,16u>,relu_config9> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.verbose.rpt -verbose -f 
Command         report done; 0.35 sec.
Execute         db_write -model relu<array,array<ap_fixed,16u>,relu_config9> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.adb -f 
Command         db_write done; 1.95 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s' is 78336 from HDL expression: (1'b0 == ap_block_pp0_stage0)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s'.
Command         create_rtl_model done; 4.28 sec.
INFO: [HLS 200-111]  Elapsed time: 6.74 seconds; current allocated memory: 1.261 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Command         gen_rtl done; 0.28 sec.
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s 
Command         gen_rtl done; 0.15 sec.
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s 
Command         gen_rtl done; 0.15 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Command         gen_tb_info done; 6.28 sec.
Execute         report -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_csynth.rpt -f 
Command         report done; 6.97 sec.
Execute         report -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_csynth.xml -f -x 
Command         report done; 6.29 sec.
Execute         report -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.verbose.rpt -verbose -f 
Command         report done; 75.54 sec.
Execute         db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.adb -f 
Command         db_write done; 80.46 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s'.
Command         create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111]  Elapsed time: 180.81 seconds; current allocated memory: 1.554 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s 
Execute         gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Execute         report -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s_csynth.rpt -f 
Execute         report -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s_csynth.xml -f -x 
Execute         report -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.verbose.rpt -verbose -f 
Command         report done; 20.97 sec.
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.adb -f 
Command         db_write done; 8.79 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_16u_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,16u>,relu_config11> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_16u_relu_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 30.14 seconds; current allocated memory: 1.576 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_16u_relu_config11_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config11> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_16u_relu_config11_s 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config11> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_16u_relu_config11_s 
Execute         gen_tb_info relu<array,array<ap_fixed,16u>,relu_config11> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Execute         report -model relu<array,array<ap_fixed,16u>,relu_config11> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config11_s_csynth.rpt -f 
Execute         report -model relu<array,array<ap_fixed,16u>,relu_config11> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config11_s_csynth.xml -f -x 
Execute         report -model relu<array,array<ap_fixed,16u>,relu_config11> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.verbose.rpt -verbose -f 
Command         report done; 0.28 sec.
Execute         db_write -model relu<array,array<ap_fixed,16u>,relu_config11> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.adb -f 
Command         db_write done; 6.56 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 7.01 seconds; current allocated memory: 1.578 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s 
Execute         gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Execute         report -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_csynth.rpt -f 
Execute         report -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_csynth.xml -f -x 
Execute         report -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.verbose.rpt -verbose -f 
Command         report done; 0.86 sec.
Execute         db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.adb -f 
Command         db_write done; 6.68 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 7.87 seconds; current allocated memory: 1.582 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s 
Execute         gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Execute         report -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_csynth.rpt -f 
Execute         report -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_csynth.xml -f -x 
Execute         report -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.verbose.rpt -verbose -f 
Command         report done; 0.34 sec.
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.adb -f 
Command         db_write done; 6.16 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_latency_array_array_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model softmax_latency<array,array,softmax_config13> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_latency_array_array_softmax_config13_s_invert_table12' to 'softmax_latency_array_array_softmax_config13_s_invert_tabfYi' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_latency_array_array_softmax_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 6.62 seconds; current allocated memory: 1.583 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_latency<array,array,softmax_config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/softmax_latency_array_array_softmax_config13_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl softmax_latency<array,array,softmax_config13> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/softmax_latency_array_array_softmax_config13_s 
Execute         gen_rtl softmax_latency<array,array,softmax_config13> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/softmax_latency_array_array_softmax_config13_s 
Execute         gen_tb_info softmax_latency<array,array,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Execute         report -model softmax_latency<array,array,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/softmax_latency_array_array_softmax_config13_s_csynth.rpt -f 
Execute         report -model softmax_latency<array,array,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/softmax_latency_array_array_softmax_config13_s_csynth.xml -f -x 
Execute         report -model softmax_latency<array,array,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.verbose.rpt -verbose -f 
Command         report done; 0.2 sec.
Execute         db_write -model softmax_latency<array,array,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.adb -f 
Command         db_write done; 6.26 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_2u_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed,2u>,softmax_config13> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_2u_softmax_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 6.57 seconds; current allocated memory: 1.584 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed,2u>,softmax_config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_2u_softmax_config13_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl softmax<array,array<ap_fixed,2u>,softmax_config13> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_2u_softmax_config13_s 
Execute         gen_rtl softmax<array,array<ap_fixed,2u>,softmax_config13> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_2u_softmax_config13_s 
Execute         gen_tb_info softmax<array,array<ap_fixed,2u>,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Execute         report -model softmax<array,array<ap_fixed,2u>,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_2u_softmax_config13_s_csynth.rpt -f 
Execute         report -model softmax<array,array<ap_fixed,2u>,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_2u_softmax_config13_s_csynth.xml -f -x 
Execute         report -model softmax<array,array<ap_fixed,2u>,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.verbose.rpt -verbose -f 
Execute         db_write -model softmax<array,array<ap_fixed,2u>,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.adb -f 
Command         db_write done; 5.99 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer13_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer13_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d36_A' is changed to 'fifo_w16_d36_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_softmax_array_array_ap_fixed_2u_softmax_config13_U0' to 'start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 6.36 seconds; current allocated memory: 1.589 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/myproject -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.34 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/myproject 
Command         gen_rtl done; 0.17 sec.
Execute         export_constraint_db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl -f -tool general 
Execute         report -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.design.xml -verbose -f -dv 
Command         report done; 19.51 sec.
Execute         report -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.sdaccel.xml -verbose -f -sdaccel 
Command         report done; 0.52 sec.
Execute         gen_tb_info myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db 
Execute         report -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/myproject_csynth.rpt -f 
Command         report done; 0.22 sec.
Execute         report -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/myproject_csynth.xml -f -x 
Command         report done; 0.17 sec.
Execute         report -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt -verbose -f 
Command         report done; 26.3 sec.
Execute         db_write -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.adb -f 
Command         db_write done; 7.19 sec.
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_4u_config2_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_255_9_1_1.
INFO-FLOW: Append model myproject_mux_255_9_1_1
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_4u_relu_config3_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_4u_config4_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_8u_config5_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_8u_relu_config6_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_8u_config7_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_16u_config8_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_16u_relu_config9_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_16u_relu_config11_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_latency_array_array_softmax_config13_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
INFO-FLOW: Found component softmax_latency_array_array_softmax_config13_s_exp_table11.
INFO-FLOW: Append model softmax_latency_array_array_softmax_config13_s_exp_table11
INFO-FLOW: Found component softmax_latency_array_array_softmax_config13_s_invert_tabfYi.
INFO-FLOW: Append model softmax_latency_array_array_softmax_config13_s_invert_tabfYi
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_2u_softmax_config13_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_4u_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_4u_relu_config3_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_8u_relu_config6_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_8u_relu_config6_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_16u_relu_config9_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_16u_relu_config9_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_16u_relu_config11_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_16u_relu_config11_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_4u_config2_s
INFO-FLOW: Append model relu_array_array_ap_fixed_4u_relu_config3_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_4u_config4_s
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_8u_config5_s
INFO-FLOW: Append model relu_array_array_ap_fixed_8u_relu_config6_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_8u_config7_s
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_16u_config8_s
INFO-FLOW: Append model relu_array_array_ap_fixed_16u_relu_config9_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s
INFO-FLOW: Append model relu_array_array_ap_fixed_16u_relu_config11_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s
INFO-FLOW: Append model softmax_latency_array_array_softmax_config13_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_2u_softmax_config13_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mux_255_9_1_1 fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x softmax_latency_array_array_softmax_config13_s_exp_table11 softmax_latency_array_array_softmax_config13_s_invert_tabfYi fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d196_A fifo_w16_d196_A fifo_w16_d196_A fifo_w16_d196_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_array_ap_fixed_4u_relu_config3_U0 start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0 start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0 start_for_relu_array_array_ap_fixed_8u_relu_config6_U0 start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0 start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0 start_for_relu_array_array_ap_fixed_16u_relu_config9_U0 start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j start_for_relu_array_array_ap_fixed_16u_relu_config11_U0 start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs Block_proc conv_2d_cl_array_array_ap_fixed_4u_config2_s relu_array_array_ap_fixed_4u_relu_config3_s pooling2d_cl_array_array_ap_fixed_4u_config4_s conv_2d_cl_array_array_ap_fixed_8u_config5_s relu_array_array_ap_fixed_8u_relu_config6_s pooling2d_cl_array_array_ap_fixed_8u_config7_s conv_2d_cl_array_array_ap_fixed_16u_config8_s relu_array_array_ap_fixed_16u_relu_config9_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s relu_array_array_ap_fixed_16u_relu_config11_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s softmax_latency_array_array_softmax_config13_s softmax_array_array_ap_fixed_2u_softmax_config13_s myproject
INFO-FLOW: To file: write model myproject_mux_255_9_1_1
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config13_s_exp_table11
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config13_s_invert_tabfYi
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_4u_relu_config3_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_8u_relu_config6_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_16u_relu_config9_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_16u_relu_config11_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_4u_config2_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_4u_relu_config3_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_4u_config4_s
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_8u_config5_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_8u_relu_config6_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_8u_config7_s
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_16u_config8_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_16u_relu_config9_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_16u_relu_config11_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config13_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_2u_softmax_config13_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d84_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d84_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d84_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d84_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d84_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d84_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d84_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d84_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Command         ap_source done; 0.13 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d28_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d28_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d28_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d28_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d28_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d28_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d28_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d28_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d28_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d28_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d28_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d28_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d28_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d28_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d28_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Command         ap_source done; 0.26 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d36_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Command         ap_source done; 0.65 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Command         ap_source done; 0.54 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_64_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_65_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_66_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_67_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_68_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_69_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_70_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_71_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Command         ap_source done; 1.39 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config13_s_exp_table11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config13_s_invert_tabfYi_rom' using auto ROMs.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d784_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d784_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d784_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d784_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d784_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d784_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d196_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d196_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d196_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d196_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d36_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d36_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d36_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d36_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d36_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d36_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d36_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d36_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_8_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_9_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_10_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_11_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_12_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_13_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_14_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_15_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_8_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_9_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_10_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_11_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_12_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_13_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_14_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_15_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_U(start_for_relu_array_array_ap_fixed_4u_relu_config3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_8u_relu_config6_U0_U(start_for_relu_array_array_ap_fixed_8u_relu_config6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_16u_relu_config9_U0_U(start_for_relu_array_array_ap_fixed_16u_relu_config9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_16u_relu_config11_U0_U(start_for_relu_array_array_ap_fixed_16u_relu_config11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs_U(start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs)' using Shift Registers.
Command         ap_source done; 2.72 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.15 sec.
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=300 #gSsdmPorts=12
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_export -xo 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:25:10 ; elapsed = 00:28:28 . Memory (MB): peak = 16006.703 ; gain = 15481.527 ; free physical = 338 ; free virtual = 4829
INFO: [SYSC 207-301] Generating SystemC RTL for myproject.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 987.91 sec.
Execute       get_part 
Execute       get_config_export -sdx_tcl 
Command     csynth_design done; 1697.86 sec.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.15 sec.
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       is_encrypted /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_test.cpp 
Execute       is_encrypted /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/firmware/myproject.cpp 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       get_default_platform 
INFO-FLOW: TB processing: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_test.cpp /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.23 sec.
INFO-FLOW: Marker-Pragma convertor: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp.line /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute       get_default_platform 
INFO-FLOW: TB processing: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/firmware/myproject.cpp /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.55 sec.
INFO-FLOW: Marker-Pragma convertor: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp.line /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_default_platform 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 1.38 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       get_default_platform 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 32.85 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 1402.89 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=12
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 13.86 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.77 sec.
INFO-FLOW: Workspace /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1 opened at Tue Jul 20 16:02:00 CDT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcvu9p-flgb2104-2l-e 
Execute         ap_part_info -name xcvu9p-flgb2104-2l-e -data single -quiet 
Command         ap_part_info done; 1.65 sec.
Execute         ap_part_info -name xcvu9p-flgb2104-2l-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2L-e 
Execute           get_default_platform 
Execute           ap_part_info -data single -name xcvu9p-flgb2104-2L-e 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data resources 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute           ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2L-e'
Execute         ap_part_info -name xcvu9p-flgb2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.81 sec.
Execute       ap_part_info -data single -name xcvu9p-flgb2104-2l-e 
Execute       ap_part_info -name xcvu9p-flgb2104-2l-e -data resources 
Execute       ap_part_info -name xcvu9p-flgb2104-2l-e -data info 
Execute       ap_part_info -name xcvu9p-flgb2104-2l-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-flgb2104-2l-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute       config_export -format=ip_catalog 
Execute       config_export -rtl=verilog 
Command     open_solution done; 2.06 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xc7vx690tffg1761-2 
Execute       ap_part_info -name xc7vx690tffg1761-2 -data single -quiet 
Execute       ap_part_info -name xc7vx690tffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:-ffg1761:-2 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xc7vx690t-ffg1761-2 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 108300} {LUT 433200} {FF 866400} {DSP48E 3600} {BRAM 2940} {URAM 0} 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.2 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
WARNING: [HLS 200-40] Resetting target device to 'xc7vx690t-ffg1761-2'
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.38 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_test.cpp 
Execute       is_xip /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_test.cpp 
Execute       is_encrypted /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/firmware/myproject.cpp 
Execute       is_xip /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/firmware/myproject.cpp 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.57 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.03 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.12 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.4 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.21 sec.
INFO-FLOW: Done: GCC PP time: 7.7 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.04 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.1 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.38 sec.
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:88:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:96:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:104:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:104:77
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
Execute         send_msg_by_id WARNING @200-471@%s%s 15 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 15 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.06 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.87 sec.
Command         tidy_31 done; 4.98 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.72 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.53 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.62 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 5513 ; free virtual = 18739
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 5513 ; free virtual = 18739
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.24 sec.
Execute           llvm-ld /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.36 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'void nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>(FORWARD_REFERENCE const&, hls::stream<FORWARD_REFERENCE::value_type>*, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE&, unsigned int&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, ap_uint<FORWARD_REFERENCE::kernel_size>*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 30u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 30u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:93).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config4>' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:148).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 14u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 14u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:93).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config7>' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:148).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 6u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 6u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:175).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:156).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:62).
Command           transform done; 3.8 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1051.965 ; gain = 531.926 ; free physical = 5383 ; free virtual = 18617
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
Command           transform done; 2.69 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.31 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1176.445 ; gain = 656.406 ; free physical = 5341 ; free virtual = 18575
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:170) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:130) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:130) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:146:59).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:60:49).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:143) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:143) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:41) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:20:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxExpPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:154) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:172) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config11>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:92) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:97) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:98) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:92) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:97) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:98) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 72.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:102) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:74) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:78) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:86) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:90) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:94) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:82) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:70) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv2d_input.V.data.V' (firmware/myproject.cpp:25) .
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:48:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config8::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config5::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config2::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_conv_stream.h:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:70) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:41:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:41:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2d_input.V.data.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_10_24_2700185/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config8>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 13 process function(s): 
	 'Block__proc'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config9>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config11>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>'.
Command           transform done; 354.66 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config9>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:75:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config11>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:20:1)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_mult.h:20:9)...4080 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:112)...1147 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:112)...285 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:112)...36 expression(s) balanced.
Command           transform done; 96.57 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:52 ; elapsed = 00:08:22 . Memory (MB): peak = 16371.102 ; gain = 15851.062 ; free physical = 7661 ; free virtual = 11080
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:142:83) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:142:83) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' to 'softmax_latency<array,array,softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:70:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, softmax_config13>' to 'softmax<array,array<ap_fixed,2u>,softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:333:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' to 'relu<array,array<ap_fixed,8u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' to 'relu<array,array<ap_fixed,4u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config9>' to 'relu<array,array<ap_fixed,16u>,relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config11>' to 'relu<array,array<ap_fixed,16u>,relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:60:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' to 'pooling2d_cl<array,array<ap_fixed,8u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:81:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' to 'pooling2d_cl<array,array<ap_fixed,4u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:81:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>' (firmware/nnet_utils/nnet_dense_stream.h:20:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>' (firmware/nnet_utils/nnet_mult.h:20:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config12>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>' (firmware/nnet_utils/nnet_dense_stream.h:41:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config8>' to 'conv_2d_cl<array,array<ap_fixed,16u>,config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:41)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'conv_2d_cl<array,array<ap_fixed,8u>,config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:41)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array,array<ap_fixed,4u>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:13:41)
Command           transform done; 171.85 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:42 ; elapsed = 00:11:13 . Memory (MB): peak = 16371.102 ; gain = 15851.062 ; free physical = 7654 ; free virtual = 11085
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 632.53 sec.
Command       elaborate done; 661.63 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,4u>,config2>' to 'conv_2d_cl_array_array_ap_fixed_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,4u>,relu_config3>' to 'relu_array_array_ap_fixed_4u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,4u>,config4>' to 'pooling2d_cl_array_array_ap_fixed_4u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,8u>,config5>' to 'conv_2d_cl_array_array_ap_fixed_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,8u>,relu_config6>' to 'relu_array_array_ap_fixed_8u_relu_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,8u>,config7>' to 'pooling2d_cl_array_array_ap_fixed_8u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,16u>,config8>' to 'conv_2d_cl_array_array_ap_fixed_16u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,16u>,relu_config9>' to 'relu_array_array_ap_fixed_16u_relu_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>' to 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,16u>,relu_config11>' to 'relu_array_array_ap_fixed_16u_relu_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>' to 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_latency<array,array,softmax_config13>' to 'softmax_latency_array_array_softmax_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed,2u>,softmax_config13>' to 'softmax_array_array_ap_fixed_2u_softmax_config13_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         preproc_iomode -model softmax_latency<array,array,softmax_config13> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         preproc_iomode -model Block__proc 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO-FLOW: Configuring Module : Block__proc ...
Execute         set_default_model Block__proc 
Execute         apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,4u>,config2> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,4u>,relu_config3> ...
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,4u>,relu_config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed,4u>,config4> 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,8u>,config5> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,8u>,relu_config6> ...
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,8u>,relu_config6> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed,8u>,config7> 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,16u>,config8> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,16u>,config8> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,16u>,relu_config9> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,16u>,relu_config9> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,16u>,relu_config11> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,16u>,relu_config11> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
INFO-FLOW: Configuring Module : softmax_latency<array,array,softmax_config13> ...
Execute         set_default_model softmax_latency<array,array,softmax_config13> 
Execute         apply_spec_resource_limit softmax_latency<array,array,softmax_config13> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed,2u>,softmax_config13> ...
Execute         set_default_model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed,2u>,softmax_config13> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute         set_default_model Block__proc 
Execute         cdfg_preprocess -model Block__proc 
Execute         rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,4u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,4u>,relu_config3> ...
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,4u>,relu_config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,4u>,config4> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,8u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,8u>,relu_config6> ...
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,8u>,relu_config6> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,8u>,config7> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,16u>,config8> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Command         cdfg_preprocess done; 0.16 sec.
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,16u>,config8> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,16u>,relu_config9> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config9> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,16u>,relu_config11> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config11> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
INFO-FLOW: Preprocessing Module: softmax_latency<array,array,softmax_config13> ...
Execute         set_default_model softmax_latency<array,array,softmax_config13> 
Execute         cdfg_preprocess -model softmax_latency<array,array,softmax_config13> 
Execute         rtl_gen_preprocess softmax_latency<array,array,softmax_config13> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed,2u>,softmax_config13> ...
Execute         set_default_model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed,2u>,softmax_config13> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block__proc 
Execute         schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 674 seconds; current allocated memory: 672.249 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.sched.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute         set_default_model Block__proc 
Execute         bind -model Block__proc 
BIND OPTION: model=Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 672.295 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.bind.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 673.708 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.7 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.sched.adb -f 
Command         db_write done; 0.51 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,4u>,config2>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,4u>,config2> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,4u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 675.277 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.9 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.bind.adb -f 
Command         db_write done; 0.65 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         schedule -model relu<array,array<ap_fixed,4u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 675.542 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.verbose.sched.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,4u>,relu_config3>.
Execute         set_default_model relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         bind -model relu<array,array<ap_fixed,4u>,relu_config3> 
BIND OPTION: model=relu<array,array<ap_fixed,4u>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 675.804 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.verbose.bind.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array,array<ap_fixed,4u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 676.416 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.49 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.sched.adb -f 
Command         db_write done; 0.29 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed,4u>,config4>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed,4u>,config4> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed,4u>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 677.392 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.56 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.bind.adb -f 
Command         db_write done; 0.44 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed,4u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.4 sec.
INFO: [HLS 200-111]  Elapsed time: 2.42 seconds; current allocated memory: 683.573 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.verbose.sched.rpt 
Command         syn_report done; 3.32 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.sched.adb -f 
Command         db_write done; 3.05 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,8u>,config5>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,8u>,config5> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,8u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.06 sec.
INFO: [HLS 200-111]  Elapsed time: 7.43 seconds; current allocated memory: 695.310 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.verbose.bind.rpt 
Command         syn_report done; 4.44 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.bind.adb -f 
Command         db_write done; 3.43 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,8u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         schedule -model relu<array,array<ap_fixed,8u>,relu_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 8.01 seconds; current allocated memory: 696.170 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.verbose.sched.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.sched.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,8u>,relu_config6>.
Execute         set_default_model relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         bind -model relu<array,array<ap_fixed,8u>,relu_config6> 
BIND OPTION: model=relu<array,array<ap_fixed,8u>,relu_config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 696.541 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.verbose.bind.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array,array<ap_fixed,8u>,relu_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 697.630 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.88 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.sched.adb -f 
Command         db_write done; 0.56 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed,8u>,config7>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed,8u>,config7> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed,8u>,config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 699.200 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.68 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.bind.adb -f 
Command         db_write done; 0.63 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed,8u>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_16u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 5.19 sec.
INFO: [HLS 200-111]  Elapsed time: 6.52 seconds; current allocated memory: 721.063 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.verbose.sched.rpt 
Command         syn_report done; 13.29 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.sched.adb -f 
Command         db_write done; 10.58 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,16u>,config8>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,16u>,config8> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,16u>,config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 10.76 sec.
INFO: [HLS 200-111]  Elapsed time: 34.63 seconds; current allocated memory: 812.295 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.verbose.bind.rpt 
Command         syn_report done; 15.85 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.bind.adb -f 
Command         db_write done; 10.27 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,16u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_16u_relu_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         schedule -model relu<array,array<ap_fixed,16u>,relu_config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.25 seconds; current allocated memory: 815.004 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,16u>,relu_config9>.
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         bind -model relu<array,array<ap_fixed,16u>,relu_config9> 
BIND OPTION: model=relu<array,array<ap_fixed,16u>,relu_config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 815.705 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.bind.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,16u>,relu_config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 20.79 sec.
INFO: [HLS 200-111]  Elapsed time: 21.22 seconds; current allocated memory: 877.413 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.verbose.sched.rpt 
Command         syn_report done; 41.94 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.sched.adb -f 
Command         db_write done; 37.51 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>.
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 115.07 sec.
INFO: [HLS 200-111]  Elapsed time: 194.52 seconds; current allocated memory: 967.327 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.verbose.bind.rpt 
Command         syn_report done; 54.14 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.bind.adb -f 
Command         db_write done; 36.13 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.5 sec.
INFO: [HLS 200-111]  Elapsed time: 90.83 seconds; current allocated memory: 979.884 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.verbose.sched.rpt 
Command         syn_report done; 2.51 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.sched.adb -f 
Command         db_write done; 2.23 sec.
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>.
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         bind -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.78 sec.
INFO: [HLS 200-111]  Elapsed time: 9.52 seconds; current allocated memory: 987.327 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.verbose.bind.rpt 
Command         syn_report done; 15.67 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.bind.adb -f 
Command         db_write done; 2.27 sec.
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_16u_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         schedule -model relu<array,array<ap_fixed,16u>,relu_config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array,array<ap_fixed,16u>,relu_config11>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 18.08 seconds; current allocated memory: 995.079 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.verbose.sched.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,16u>,relu_config11>.
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         bind -model relu<array,array<ap_fixed,16u>,relu_config11> 
BIND OPTION: model=relu<array,array<ap_fixed,16u>,relu_config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 995.707 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.verbose.bind.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,16u>,relu_config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 996.357 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.verbose.sched.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.sched.adb -f 
Command         db_write done; 0.28 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>.
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 997.121 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.verbose.bind.rpt 
Command         syn_report done; 0.45 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.bind.adb -f 
Command         db_write done; 0.29 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 997.337 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.verbose.sched.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>.
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         bind -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 997.752 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_latency_array_array_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_latency<array,array,softmax_config13> 
Execute         schedule -model softmax_latency<array,array,softmax_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_latency<array,array,softmax_config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 998.008 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.verbose.sched.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_latency<array,array,softmax_config13>.
Execute         set_default_model softmax_latency<array,array,softmax_config13> 
Execute         bind -model softmax_latency<array,array,softmax_config13> 
BIND OPTION: model=softmax_latency<array,array,softmax_config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 998.209 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.bind.adb -f 
INFO-FLOW: Finish binding softmax_latency<array,array,softmax_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_2u_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         schedule -model softmax<array,array<ap_fixed,2u>,softmax_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 998.296 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.verbose.sched.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed,2u>,softmax_config13>.
Execute         set_default_model softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         bind -model softmax<array,array<ap_fixed,2u>,softmax_config13> 
BIND OPTION: model=softmax<array,array<ap_fixed,2u>,softmax_config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 998.394 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.verbose.bind.rpt 
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed,2u>,softmax_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 998.998 MB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.7 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.63 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 56.8 sec.
INFO: [HLS 200-111]  Elapsed time: 58.13 seconds; current allocated memory: 1.009 GB.
Execute         syn_report -verbosereport -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 19.36 sec.
Execute         db_write -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.67 sec.
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block__proc 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,4u>,config2> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,4u>,relu_config3> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,4u>,config4> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,8u>,config5> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,8u>,relu_config6> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,8u>,config7> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,16u>,config8> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> 
Execute         rtl_gen_preprocess softmax_latency<array,array,softmax_config13> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed,2u>,softmax_config13> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block__proc -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 20.1 seconds; current allocated memory: 1.019 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/Block_proc -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl Block__proc -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/Block_proc 
Execute         gen_rtl Block__proc -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/Block_proc 
Execute         syn_report -csynth -model Block__proc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/Block_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block__proc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/Block_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block__proc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.rpt 
Execute         db_write -model Block__proc -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.adb 
Execute         gen_tb_info Block__proc -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,4u>,config2> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_4u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.021 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_4u_config2_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,4u>,config2> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_4u_config2_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,4u>,config2> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_4u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,4u>,config2> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_4u_config2_s_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,4u>,config2> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_4u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,4u>,config2> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.verbose.rpt 
Command         syn_report done; 1.13 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,4u>,config2> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.adb 
Command         db_write done; 0.81 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,4u>,config2> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,4u>,relu_config3> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_4u_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 2.28 seconds; current allocated memory: 1.027 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,4u>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_4u_relu_config3_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,4u>,relu_config3> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_4u_relu_config3_s 
Execute         gen_rtl relu<array,array<ap_fixed,4u>,relu_config3> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_4u_relu_config3_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,4u>,relu_config3> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_4u_relu_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,4u>,relu_config3> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_4u_relu_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,4u>,relu_config3> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model relu<array,array<ap_fixed,4u>,relu_config3> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.adb 
Command         db_write done; 0.13 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,4u>,relu_config3> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed,4u>,config4> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_table_height23' to 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_table_width25' to 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablecud' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_4u_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.029 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,4u>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_4u_config4_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,4u>,config4> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_4u_config4_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,4u>,config4> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_4u_config4_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed,4u>,config4> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_4u_config4_s_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed,4u>,config4> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_4u_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed,4u>,config4> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.verbose.rpt 
Command         syn_report done; 0.56 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed,4u>,config4> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.adb 
Command         db_write done; 0.41 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed,4u>,config4> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,8u>,config5> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_8u_config5_s'.
Command         create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 1.041 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,8u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_8u_config5_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,8u>,config5> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_8u_config5_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,8u>,config5> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_8u_config5_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,8u>,config5> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_8u_config5_s_csynth.rpt 
Command         syn_report done; 0.81 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,8u>,config5> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_8u_config5_s_csynth.xml 
Command         syn_report done; 0.4 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,8u>,config5> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.verbose.rpt 
Command         syn_report done; 5.33 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,8u>,config5> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.adb 
Command         db_write done; 4.05 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,8u>,config5> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,8u>,relu_config6> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_8u_relu_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 11.06 seconds; current allocated memory: 1.068 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_8u_relu_config6_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config6> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_8u_relu_config6_s 
Execute         gen_rtl relu<array,array<ap_fixed,8u>,relu_config6> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_8u_relu_config6_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,8u>,relu_config6> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_8u_relu_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,8u>,relu_config6> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_8u_relu_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,8u>,relu_config6> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.verbose.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -model relu<array,array<ap_fixed,8u>,relu_config6> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.adb 
Command         db_write done; 0.48 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,8u>,relu_config6> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed,8u>,config7> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_table_height17' to 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_table_width18' to 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tableeOg' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_8u_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 1.071 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,8u>,config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_8u_config7_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,8u>,config7> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_8u_config7_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,8u>,config7> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_8u_config7_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed,8u>,config7> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_8u_config7_s_csynth.rpt 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed,8u>,config7> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_8u_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed,8u>,config7> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.verbose.rpt 
Command         syn_report done; 0.85 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed,8u>,config7> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.adb 
Command         db_write done; 1.03 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed,8u>,config7> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_16u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,16u>,config8> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d12_A' is changed to 'fifo_w16_d12_A_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_array_ap_fixed_16u_config8_s' is 12448 from HDL expression: ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_16u_config8_s'.
Command         create_rtl_model done; 2.56 sec.
INFO: [HLS 200-111]  Elapsed time: 4.82 seconds; current allocated memory: 1.109 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_16u_config8_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config8> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_16u_config8_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config8> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_16u_config8_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,16u>,config8> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_16u_config8_s_csynth.rpt 
Command         syn_report done; 2.94 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,16u>,config8> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_16u_config8_s_csynth.xml 
Command         syn_report done; 1.48 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,16u>,config8> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.verbose.rpt 
Command         syn_report done; 17.53 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,16u>,config8> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.adb 
Command         db_write done; 16.71 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,16u>,config8> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_16u_relu_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,16u>,relu_config9> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_16u_relu_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 40.12 seconds; current allocated memory: 1.206 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_16u_relu_config9_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config9> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_16u_relu_config9_s 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config9> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_16u_relu_config9_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,16u>,relu_config9> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,16u>,relu_config9> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,16u>,relu_config9> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.verbose.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -model relu<array,array<ap_fixed,16u>,relu_config9> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.adb 
Command         db_write done; 1.89 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,16u>,relu_config9> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s' is 77040 from HDL expression: (1'b0 == ap_block_pp0_stage0)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s'.
Command         create_rtl_model done; 20.31 sec.
INFO: [HLS 200-111]  Elapsed time: 22.67 seconds; current allocated memory: 1.319 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Command         gen_rtl done; 0.27 sec.
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s 
Command         gen_rtl done; 0.15 sec.
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s 
Command         gen_rtl done; 0.18 sec.
Execute         syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_csynth.rpt 
Command         syn_report done; 9.86 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_csynth.xml 
Command         syn_report done; 4.93 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.verbose.rpt 
Command         syn_report done; 57.51 sec.
Execute         db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.adb 
Command         db_write done; 63.37 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s'.
Command         create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 140.45 seconds; current allocated memory: 1.625 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s 
Execute         syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.verbose.rpt 
Command         syn_report done; 15.96 sec.
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.adb 
Command         db_write done; 7.91 sec.
Execute         gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_16u_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,16u>,relu_config11> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_16u_relu_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 24.28 seconds; current allocated memory: 1.647 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_16u_relu_config11_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config11> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_16u_relu_config11_s 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config11> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_16u_relu_config11_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,16u>,relu_config11> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config11_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,16u>,relu_config11> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,16u>,relu_config11> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.verbose.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -model relu<array,array<ap_fixed,16u>,relu_config11> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.adb 
Command         db_write done; 6.12 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,16u>,relu_config11> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 6.66 seconds; current allocated memory: 1.649 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.verbose.rpt 
Command         syn_report done; 0.51 sec.
Execute         db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.adb 
Command         db_write done; 6.42 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 7.22 seconds; current allocated memory: 1.653 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s 
Execute         syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.verbose.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.adb 
Command         db_write done; 6.3 sec.
Execute         gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_latency_array_array_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_latency<array,array,softmax_config13> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_latency_array_array_softmax_config13_s_invert_table12' to 'softmax_latency_array_array_softmax_config13_s_invert_tabfYi' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_latency_array_array_softmax_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 6.72 seconds; current allocated memory: 1.654 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_latency<array,array,softmax_config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/softmax_latency_array_array_softmax_config13_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl softmax_latency<array,array,softmax_config13> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/softmax_latency_array_array_softmax_config13_s 
Execute         gen_rtl softmax_latency<array,array,softmax_config13> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/softmax_latency_array_array_softmax_config13_s 
Execute         syn_report -csynth -model softmax_latency<array,array,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/softmax_latency_array_array_softmax_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax_latency<array,array,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/softmax_latency_array_array_softmax_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_latency<array,array,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model softmax_latency<array,array,softmax_config13> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.adb 
Command         db_write done; 6.1 sec.
Execute         gen_tb_info softmax_latency<array,array,softmax_config13> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_2u_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed,2u>,softmax_config13> -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_2u_softmax_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 6.39 seconds; current allocated memory: 1.655 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed,2u>,softmax_config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_2u_softmax_config13_s -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl softmax<array,array<ap_fixed,2u>,softmax_config13> -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_2u_softmax_config13_s 
Execute         gen_rtl softmax<array,array<ap_fixed,2u>,softmax_config13> -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_2u_softmax_config13_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed,2u>,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_2u_softmax_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed,2u>,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_2u_softmax_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed,2u>,softmax_config13> -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.verbose.rpt 
Execute         db_write -model softmax<array,array<ap_fixed,2u>,softmax_config13> -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.adb 
Command         db_write done; 5.86 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed,2u>,softmax_config13> -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer13_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer13_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d36_A' is changed to 'fifo_w16_d36_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_softmax_array_array_ap_fixed_2u_softmax_config13_U0' to 'start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 6.27 seconds; current allocated memory: 1.659 GB.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/systemc/myproject -synmodules Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.35 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/verilog/myproject 
Command         gen_rtl done; 0.17 sec.
Execute         syn_report -csynth -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.22 sec.
Execute         syn_report -verbosereport -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 19.37 sec.
Execute         db_write -model myproject -f -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 7 sec.
Execute         gen_tb_info myproject -p /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 14.59 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block__proc conv_2d_cl<array,array<ap_fixed,4u>,config2> relu<array,array<ap_fixed,4u>,relu_config3> pooling2d_cl<array,array<ap_fixed,4u>,config4> conv_2d_cl<array,array<ap_fixed,8u>,config5> relu<array,array<ap_fixed,8u>,relu_config6> pooling2d_cl<array,array<ap_fixed,8u>,config7> conv_2d_cl<array,array<ap_fixed,16u>,config8> relu<array,array<ap_fixed,16u>,relu_config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,16u>,config10> relu<array,array<ap_fixed,16u>,relu_config11> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config12> dense<array,array<ap_fixed<16,6,5,3,0>,2u>,config12> softmax_latency<array,array,softmax_config13> softmax<array,array<ap_fixed,2u>,softmax_config13> myproject
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_4u_config2_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_255_9_1_1.
INFO-FLOW: Append model myproject_mux_255_9_1_1
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component fifo_w16_d84_A.
INFO-FLOW: Append model fifo_w16_d84_A
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_4u_relu_config3_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_4u_config4_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Found component fifo_w16_d28_A.
INFO-FLOW: Append model fifo_w16_d28_A
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_8u_config5_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_8u_relu_config6_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_8u_config7_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Found component fifo_w16_d12_A.
INFO-FLOW: Append model fifo_w16_d12_A
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_16u_config8_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Found component fifo_w16_d12_A_x.
INFO-FLOW: Append model fifo_w16_d12_A_x
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_16u_relu_config9_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_16u_relu_config11_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_latency_array_array_softmax_config13_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
INFO-FLOW: Found component softmax_latency_array_array_softmax_config13_s_exp_table11.
INFO-FLOW: Append model softmax_latency_array_array_softmax_config13_s_exp_table11
INFO-FLOW: Found component softmax_latency_array_array_softmax_config13_s_invert_tabfYi.
INFO-FLOW: Append model softmax_latency_array_array_softmax_config13_s_invert_tabfYi
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_2u_softmax_config13_s] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d196_A.
INFO-FLOW: Append model fifo_w16_d196_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d36_A_x.
INFO-FLOW: Append model fifo_w16_d36_A_x
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_4u_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_4u_relu_config3_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_8u_relu_config6_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_8u_relu_config6_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_16u_relu_config9_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_16u_relu_config9_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_16u_relu_config11_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_16u_relu_config11_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_4u_config2_s
INFO-FLOW: Append model relu_array_array_ap_fixed_4u_relu_config3_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_4u_config4_s
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_8u_config5_s
INFO-FLOW: Append model relu_array_array_ap_fixed_8u_relu_config6_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_8u_config7_s
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_16u_config8_s
INFO-FLOW: Append model relu_array_array_ap_fixed_16u_relu_config9_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s
INFO-FLOW: Append model relu_array_array_ap_fixed_16u_relu_config11_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s
INFO-FLOW: Append model softmax_latency_array_array_softmax_config13_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_2u_softmax_config13_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mux_255_9_1_1 fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A fifo_w16_d84_A regslice_core pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d28_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x fifo_w16_d12_A_x softmax_latency_array_array_softmax_config13_s_exp_table11 softmax_latency_array_array_softmax_config13_s_invert_tabfYi regslice_core fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d784_A fifo_w16_d196_A fifo_w16_d196_A fifo_w16_d196_A fifo_w16_d196_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d36_A_x fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_array_ap_fixed_4u_relu_config3_U0 start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0 start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0 start_for_relu_array_array_ap_fixed_8u_relu_config6_U0 start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0 start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0 start_for_relu_array_array_ap_fixed_16u_relu_config9_U0 start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j start_for_relu_array_array_ap_fixed_16u_relu_config11_U0 start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs regslice_core Block_proc conv_2d_cl_array_array_ap_fixed_4u_config2_s relu_array_array_ap_fixed_4u_relu_config3_s pooling2d_cl_array_array_ap_fixed_4u_config4_s conv_2d_cl_array_array_ap_fixed_8u_config5_s relu_array_array_ap_fixed_8u_relu_config6_s pooling2d_cl_array_array_ap_fixed_8u_config7_s conv_2d_cl_array_array_ap_fixed_16u_config8_s relu_array_array_ap_fixed_16u_relu_config9_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s relu_array_array_ap_fixed_16u_relu_config11_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s softmax_latency_array_array_softmax_config13_s softmax_array_array_ap_fixed_2u_softmax_config13_s myproject
INFO-FLOW: To file: write model myproject_mux_255_9_1_1
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model fifo_w16_d84_A
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d28_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model fifo_w16_d12_A_x
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config13_s_exp_table11
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config13_s_invert_tabfYi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d196_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d36_A_x
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_4u_relu_config3_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_8u_relu_config6_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_16u_relu_config9_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_16u_relu_config11_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_4u_config2_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_4u_relu_config3_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_4u_config4_s
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_8u_config5_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_8u_relu_config6_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_8u_config7_s
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_16u_config8_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_16u_relu_config9_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_16u_relu_config11_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s
INFO-FLOW: To file: write model softmax_latency_array_array_softmax_config13_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_2u_softmax_config13_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.57 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d84_A)' using Block RAMs.
Command         ap_source done; 0.3 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb_rom' using distributed ROMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d28_A)' using Shift Registers.
Command         ap_source done; 0.58 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d36_A)' using Shift Registers.
Command         ap_source done; 1.16 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe_rom' using distributed ROMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d12_A)' using Shift Registers.
Command         ap_source done; 1.03 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_64_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_65_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_66_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_67_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_68_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_69_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_70_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_71_V_V_U(fifo_w16_d12_A_x)' using Shift Registers.
Command         ap_source done; 2.57 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config13_s_exp_table11_rom' using auto ROMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config13_s_invert_tabfYi_rom' using auto ROMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Command         ap_source done; 0.2 sec.
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d196_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d196_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d196_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d196_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d36_A_x)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_8_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_9_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_10_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_11_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_12_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_13_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_14_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_15_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_8_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_9_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_10_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_11_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_12_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_13_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_14_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_15_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_U(start_for_relu_array_array_ap_fixed_4u_relu_config3_U0)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_8u_relu_config6_U0_U(start_for_relu_array_array_ap_fixed_8u_relu_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_16u_relu_config9_U0_U(start_for_relu_array_array_ap_fixed_16u_relu_config9_U0)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_16u_relu_config11_U0_U(start_for_relu_array_array_ap_fixed_16u_relu_config11_U0)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi)' using Shift Registers.
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs_U(start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs)' using Shift Registers.
Command         ap_source done; 4.72 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=303 #gSsdmPorts=12
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.tbgen.tcl 
Execute         source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:22:49 ; elapsed = 00:25:20 . Memory (MB): peak = 16371.102 ; gain = 15851.062 ; free physical = 6233 ; free virtual = 10336
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 846.84 sec.
Command     csynth_design done; 1508.48 sec.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       is_encrypted /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_test.cpp 
Execute       is_encrypted /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/firmware/myproject.cpp 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: TB processing: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_test.cpp /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.34 sec.
Execute       tidy_31 xilinx-tb31-process /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.26 sec.
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: TB processing: /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/firmware/myproject.cpp /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.55 sec.
Execute       tidy_31 xilinx-tb31-process /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.61 sec.
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 1.4 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 38.81 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 71.3 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=12
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 25.43 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.83 sec.
INFO-FLOW: Workspace /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1 opened at Fri Jul 30 13:21:30 CDT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7vx690t-ffg1761-2 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data single -quiet 
Command         ap_part_info done; 1.65 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         add_library xilinx/virtex7/virtex7:xc7vx690t:-ffg1761:-2 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.12 sec.
Execute           ap_part_info -data single -name xc7vx690t-ffg1761-2 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data resources 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute           config_chip_info -quiet -resource {SLICE 108300} {LUT 433200} {FF 866400} {DSP48E 3600} {BRAM 2940} {URAM 0} 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.19 sec.
Execute         add_library xilinx/virtex7/virtex7_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         get_default_platform 
Command       set_part done; 1.98 sec.
Execute       ap_part_info -data single -name xc7vx690t-ffg1761-2 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data resources 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 108300} {LUT 433200} {FF 866400} {DSP48E 3600} {BRAM 2940} {URAM 0} 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute       config_export -format=ip_catalog 
Execute       config_export -rtl=verilog 
Command     open_solution done; 2.36 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xc7vx690tffg1761-2 
Execute       ap_part_info -name xc7vx690tffg1761-2 -data single -quiet 
Execute       ap_part_info -name xc7vx690tffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:-ffg1761:-2 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xc7vx690t-ffg1761-2 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 108300} {LUT 433200} {FF 866400} {DSP48E 3600} {BRAM 2940} {URAM 0} 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.19 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.31 sec.
Execute     create_clock -period 5 -name default 
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_4u_config2_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_4u_relu_config3_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_4u_config4_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_8u_config5_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_8u_relu_config6_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8u_config7_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config8_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config9_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config11_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_latency_array_array_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_2u_softmax_config13_s.compgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=12
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 27.53 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1 opened at Fri Jul 30 13:22:27 CDT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7vx690t-ffg1761-2 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data single -quiet 
Command         ap_part_info done; 1.74 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         add_library xilinx/virtex7/virtex7:xc7vx690t:-ffg1761:-2 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.12 sec.
Execute           ap_part_info -data single -name xc7vx690t-ffg1761-2 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data resources 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute           config_chip_info -quiet -resource {SLICE 108300} {LUT 433200} {FF 866400} {DSP48E 3600} {BRAM 2940} {URAM 0} 
Execute           ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.19 sec.
Execute         add_library xilinx/virtex7/virtex7_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         get_default_platform 
Command       set_part done; 2.07 sec.
Execute       ap_part_info -data single -name xc7vx690t-ffg1761-2 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data resources 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 108300} {LUT 433200} {FF 866400} {DSP48E 3600} {BRAM 2940} {URAM 0} 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute       config_export -format=ip_catalog 
Execute       config_export -rtl=verilog 
Command     open_solution done; 2.49 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xc7vx690tffg1761-2 
Execute       ap_part_info -name xc7vx690tffg1761-2 -data single -quiet 
Execute       ap_part_info -name xc7vx690tffg1761-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:-ffg1761:-2 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -data single -name xc7vx690t-ffg1761-2 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data resources 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 108300} {LUT 433200} {FF 866400} {DSP48E 3600} {BRAM 2940} {URAM 0} 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.24 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.36 sec.
Execute     create_clock -period 5 -name default 
Execute     cleanup_all 
