lib_name: bag_serdes_ec
cell_name: tx_datapath
pins: [ "div_en", "ser_reset", "clock_tx_div", "clkn", "clkp", "outn", "data_tx<31:0>", "outp", "VSS", "VDD", "ibias" ]
instances:
  XSER:
    lib_name: bag_serdes_ec
    cell_name: ser_32
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "midp"
        num_bits: 1
      outn:
        direction: output
        net_name: "midn"
        num_bits: 1
      clock_tx_div:
        direction: output
        net_name: "clock_tx_div"
        num_bits: 1
      data_tx<31:0>:
        direction: input
        net_name: "data_tx<31:0>"
        num_bits: 32
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      ser_reset:
        direction: input
        net_name: "ser_reset"
        num_bits: 1
      div_en:
        direction: input
        net_name: "div_en"
        num_bits: 1
  XAMP:
    lib_name: bag_serdes_ec
    cell_name: cml_amp
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn"
        num_bits: 1
      inp:
        direction: input
        net_name: "midp"
        num_bits: 1
      inn:
        direction: input
        net_name: "midn"
        num_bits: 1
      ibias:
        direction: input
        net_name: "ibias"
        num_bits: 1
  XESDN:
    lib_name: bag_analog_ec
    cell_name: esd_diode
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      in:
        direction: input
        net_name: "outn"
        num_bits: 1
  XESDP:
    lib_name: bag_analog_ec
    cell_name: esd_diode
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      in:
        direction: input
        net_name: "outp"
        num_bits: 1
  PIN10:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN8:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
