Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 18 23:25:21 2020
| Host         : machine running 64-bit major release  (build 9200)
| Command      : report_utilization -file axi_top_utilization_synth.rpt -pb axi_top_utilization_synth.pb
| Design       : axi_top
| Device       : xczu7evffvf1517-1LV
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 20129 |     0 |    230400 |  8.74 |
|   LUT as Logic             | 17559 |     0 |    230400 |  7.62 |
|   LUT as Memory            |  2570 |     0 |    101760 |  2.53 |
|     LUT as Distributed RAM |  1824 |     0 |           |       |
|     LUT as Shift Register  |   746 |     0 |           |       |
| CLB Registers              | 23444 |     0 |    460800 |  5.09 |
|   Register as Flip Flop    | 23444 |     0 |    460800 |  5.09 |
|   Register as Latch        |     0 |     0 |    460800 |  0.00 |
| CARRY8                     |   504 |     0 |     28800 |  1.75 |
| F7 Muxes                   |  1119 |     0 |    115200 |  0.97 |
| F8 Muxes                   |   311 |     0 |     57600 |  0.54 |
| F9 Muxes                   |     0 |     0 |     28800 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 45    |          Yes |           - |          Set |
| 11209 |          Yes |           - |        Reset |
| 70    |          Yes |         Set |            - |
| 12120 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 126.5 |     0 |       312 | 40.54 |
|   RAMB36/FIFO*    |     2 |     0 |       312 |  0.64 |
|     RAMB36E2 only |     2 |       |           |       |
|   RAMB18          |   249 |     0 |       624 | 39.90 |
|     RAMB18E2 only |   249 |       |           |       |
| URAM              |     0 |     0 |        96 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   40 |     0 |      1728 |  2.31 |
|   DSP48E2 only |   40 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    7 |     0 |       464 |  1.51 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       544 |  0.55 |
|   BUFGCE             |    3 |     0 |       208 |  1.44 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 12120 |            Register |
| FDCE       | 11209 |            Register |
| LUT6       |  6776 |                 CLB |
| LUT2       |  4585 |                 CLB |
| LUT3       |  2633 |                 CLB |
| LUT4       |  2343 |                 CLB |
| LUT5       |  1961 |                 CLB |
| RAMD32     |  1512 |                 CLB |
| MUXF7      |  1119 |                 CLB |
| RAMD64E    |   960 |                 CLB |
| SRL16E     |   746 |                 CLB |
| LUT1       |   593 |                 CLB |
| CARRY8     |   504 |                 CLB |
| MUXF8      |   311 |                 CLB |
| RAMB18E2   |   249 |           Block Ram |
| RAMS32     |   216 |                 CLB |
| FDSE       |    70 |            Register |
| FDPE       |    45 |            Register |
| DSP48E2    |    40 |          Arithmetic |
| IBUFCTRL   |     4 |              Others |
| INBUF      |     3 |                 I/O |
| BUFGCE     |     3 |               Clock |
| RAMB36E2   |     2 |           Block Ram |
| OBUF       |     2 |                 I/O |
| MMCME4_ADV |     1 |               Clock |
| DIFFINBUF  |     1 |                 I/O |
+------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


