

================================================================
== Vitis HLS Report for 'load_tile_mm'
================================================================
* Date:           Tue Oct 21 03:22:14 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |load_tile_mm_Block_entry38_proc_U0        |load_tile_mm_Block_entry38_proc        |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |load_tile_mm_Loop_InputTileHread_proc_U0  |load_tile_mm_Loop_InputTileHread_proc  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      34|    -|
|FIFO             |        -|     -|     495|     335|    -|
|Instance         |        -|     1|     684|    1288|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|       7|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|    1186|    1720|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+----+-----+------+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------+---------------------------------------+---------+----+-----+------+-----+
    |load_tile_mm_Block_entry38_proc_U0        |load_tile_mm_Block_entry38_proc        |        0|   0|   38|   179|    0|
    |load_tile_mm_Loop_InputTileHread_proc_U0  |load_tile_mm_Loop_InputTileHread_proc  |        0|   1|  646|  1109|    0|
    +------------------------------------------+---------------------------------------+---------+----+-----+------+-----+
    |Total                                     |                                       |        0|   1|  684|  1288|    0|
    +------------------------------------------+---------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------------------+---------+----+----+-----+------+-----+---------+
    |                  Name                 | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------------------+---------+----+----+-----+------+-----+---------+
    |h0_cast10_loc_i_channel_U              |        0|  99|   0|    -|     2|   10|       20|
    |in_tile_0_offset_cast_loc_i_channel_U  |        0|  99|   0|    -|     2|   64|      128|
    |sext_ln43_1_loc_i_channel_U            |        0|  99|   0|    -|     2|    9|       18|
    |sext_ln43_3_loc_i_channel_U            |        0|  99|   0|    -|     2|    9|       18|
    |w0_cast19_loc_i_channel_U              |        0|  99|   0|    -|     2|   10|       20|
    +---------------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                                  |        0| 495|   0|    0|    10|  102|      204|
    +---------------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |                       Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_h0_cast10_loc_i_channel                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_in_tile_0_offset_cast_loc_i_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sext_ln43_1_loc_i_channel                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sext_ln43_3_loc_i_channel                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_w0_cast19_loc_i_channel                    |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                              |       and|   0|  0|   2|           1|           1|
    |load_tile_mm_Block_entry38_proc_U0_ap_continue             |       and|   0|  0|   2|           1|           1|
    |load_tile_mm_Block_entry38_proc_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |load_tile_mm_Loop_InputTileHread_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_h0_cast10_loc_i_channel              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_in_tile_0_offset_cast_loc_i_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sext_ln43_1_loc_i_channel            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sext_ln43_3_loc_i_channel            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_w0_cast19_loc_i_channel              |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_tile_mm_Block_entry38_proc_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_tile_mm_Loop_InputTileHread_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                      |          |   0|  0|  34|          17|          17|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------+----+-----------+-----+-----------+
    |                              Name                             | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_h0_cast10_loc_i_channel              |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_in_tile_0_offset_cast_loc_i_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sext_ln43_1_loc_i_channel            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sext_ln43_3_loc_i_channel            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_w0_cast19_loc_i_channel              |   9|          2|    1|          2|
    |ap_sync_reg_load_tile_mm_Block_entry38_proc_U0_ap_ready        |   9|          2|    1|          2|
    |ap_sync_reg_load_tile_mm_Loop_InputTileHread_proc_U0_ap_ready  |   9|          2|    1|          2|
    +---------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                          |  63|         14|    7|         14|
    +---------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                             | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_h0_cast10_loc_i_channel              |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_in_tile_0_offset_cast_loc_i_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sext_ln43_1_loc_i_channel            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sext_ln43_3_loc_i_channel            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_w0_cast19_loc_i_channel              |  1|   0|    1|          0|
    |ap_sync_reg_load_tile_mm_Block_entry38_proc_U0_ap_ready        |  1|   0|    1|          0|
    |ap_sync_reg_load_tile_mm_Loop_InputTileHread_proc_U0_ap_ready  |  1|   0|    1|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                          |  7|   0|    7|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|                             RTL Ports                            | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|m_axi_gmem_in_AWVALID                                             |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWREADY                                             |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWADDR                                              |  out|   64|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWID                                                |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWLEN                                               |  out|   32|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWSIZE                                              |  out|    3|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWBURST                                             |  out|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWLOCK                                              |  out|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWCACHE                                             |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWPROT                                              |  out|    3|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWQOS                                               |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWREGION                                            |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWUSER                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WVALID                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WREADY                                              |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WDATA                                               |  out|   32|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WSTRB                                               |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WLAST                                               |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WID                                                 |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WUSER                                               |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARVALID                                             |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARREADY                                             |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARADDR                                              |  out|   64|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARID                                                |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARLEN                                               |  out|   32|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARSIZE                                              |  out|    3|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARBURST                                             |  out|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARLOCK                                              |  out|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARCACHE                                             |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARPROT                                              |  out|    3|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARQOS                                               |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARREGION                                            |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARUSER                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RVALID                                              |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RREADY                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RDATA                                               |   in|   32|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RLAST                                               |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RID                                                 |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RFIFONUM                                            |   in|    9|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RUSER                                               |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RRESP                                               |   in|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BVALID                                              |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BREADY                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BRESP                                               |   in|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BID                                                 |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BUSER                                               |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|input_ftmap                                                       |   in|   64|     ap_none|                                              input_ftmap|        scalar|
|input_ftmap_ap_vld                                                |   in|    1|     ap_none|                                              input_ftmap|        scalar|
|h0                                                                |   in|    9|     ap_none|                                                       h0|        scalar|
|h0_ap_vld                                                         |   in|    1|     ap_none|                                                       h0|        scalar|
|w0                                                                |   in|    8|     ap_none|                                                       w0|        scalar|
|w0_ap_vld                                                         |   in|    1|     ap_none|                                                       w0|        scalar|
|phase                                                             |   in|    1|     ap_none|                                                    phase|        scalar|
|phase_ap_vld                                                      |   in|    1|     ap_none|                                                    phase|        scalar|
|h0_c1_din                                                         |  out|    9|     ap_fifo|                                                    h0_c1|       pointer|
|h0_c1_full_n                                                      |   in|    1|     ap_fifo|                                                    h0_c1|       pointer|
|h0_c1_write                                                       |  out|    1|     ap_fifo|                                                    h0_c1|       pointer|
|w0_c2_din                                                         |  out|    8|     ap_fifo|                                                    w0_c2|       pointer|
|w0_c2_full_n                                                      |   in|    1|     ap_fifo|                                                    w0_c2|       pointer|
|w0_c2_write                                                       |  out|    1|     ap_fifo|                                                    w0_c2|       pointer|
|phase_c3_din                                                      |  out|    1|     ap_fifo|                                                 phase_c3|       pointer|
|phase_c3_full_n                                                   |   in|    1|     ap_fifo|                                                 phase_c3|       pointer|
|phase_c3_write                                                    |  out|    1|     ap_fifo|                                                 phase_c3|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0  |  out|   10|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0        |  out|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0        |   in|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0  |  out|   10|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0        |  out|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0        |   in|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0  |  out|   10|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0        |  out|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0        |   in|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|ap_clk                                                            |   in|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_rst                                                            |   in|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_start                                                          |   in|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_full_n    |   in|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_write     |  out|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_full_n    |   in|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_write     |  out|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_full_n    |   in|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_write     |  out|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_done                                                           |  out|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_ready                                                          |  out|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_idle                                                           |  out|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_continue                                                       |   in|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

