I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
m2: op_hcompute_hw_output_stencil_port_controller_garnet
I3: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r4: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0
r5: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1
r6: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2
r7: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3
r8: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4
p9: op_hcompute_hw_output_stencil$inner_compute$slt_hw_input_global_wrapper_stencil_1_271_272_i2605_i1944
p10: op_hcompute_hw_output_stencil$inner_compute$slt_273_hw_input_global_wrapper_stencil_1_274_i2607_i1944
p11: op_hcompute_hw_output_stencil$inner_compute$bitand_278_280_281_tree$opN_0$_join_i2608_i1823
p12: op_hcompute_hw_output_stencil$inner_compute$sle_hw_input_global_wrapper_stencil_1_276_277_i2610_i2430
p13: op_hcompute_hw_output_stencil$inner_compute$sle_279_hw_input_global_wrapper_stencil_1_280_i2612_i2430
p14: op_hcompute_hw_output_stencil$inner_compute$bitand_278_280_281_tree$opN_1$_join_i2613_i1823
p15: op_hcompute_hw_output_stencil$inner_compute$bitand_278_280_281_tree$_join_i2614_i1823
p16: op_hcompute_hw_output_stencil$inner_compute$mux_281_282_283_i2615_i1784
r17: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg5
r18: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg6
r19: pnr_pipelining19
r20: pnr_pipelining20
r21: pnr_pipelining21
r22: pnr_pipelining22
r23: pnr_pipelining23
r24: pnr_pipelining24
r25: pnr_pipelining25
