{"sha": "e20f3dd1437fad78e3142fe4834773b71c1b100c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTIwZjNkZDE0MzdmYWQ3OGUzMTQyZmU0ODM0NzczYjcxYzFiMTAwYw==", "commit": {"author": {"name": "Olga Golovanevsky", "email": "olga@il.ibm.com", "date": "2004-03-28T15:07:21Z"}, "committer": {"name": "Dorit Nuzman", "email": "dorit@gcc.gnu.org", "date": "2004-03-28T15:07:21Z"}, "message": "altivec.md: (andvv16qi3...\n\n\t* config/rs6000/altivec.md: (andvv16qi3, andv8hi3, one_cmplv16qi2,\n        one_cmplv8hi2, one_cmplv4si2, iorv16qi3, iorv8hi3,): New modelling.\n\nCo-Authored-By: Dorit Naishlos <dorit@il.ibm.com>\n\nFrom-SVN: r80039", "tree": {"sha": "eaaf7e754125a89e203c506d2b55c80f02d64999", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/eaaf7e754125a89e203c506d2b55c80f02d64999"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e20f3dd1437fad78e3142fe4834773b71c1b100c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e20f3dd1437fad78e3142fe4834773b71c1b100c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e20f3dd1437fad78e3142fe4834773b71c1b100c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e20f3dd1437fad78e3142fe4834773b71c1b100c/comments", "author": null, "committer": null, "parents": [{"sha": "d5ebbf584f8f98fb0a84c2de19d62bfbd3c363cc", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d5ebbf584f8f98fb0a84c2de19d62bfbd3c363cc", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d5ebbf584f8f98fb0a84c2de19d62bfbd3c363cc"}], "stats": {"total": 59, "additions": 59, "deletions": 0}, "files": [{"sha": "bb64ccc6b22a45491cad82cc934e8269ee5881d0", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e20f3dd1437fad78e3142fe4834773b71c1b100c/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e20f3dd1437fad78e3142fe4834773b71c1b100c/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e20f3dd1437fad78e3142fe4834773b71c1b100c", "patch": "@@ -1,3 +1,9 @@\n+2004-03-28  Olga Golovonevsky <olga@il.ibm.com>\n+            Dorit Naishlos <dorit@il.ibm.com>\n+\n+        * config/rs6000/altivec.md: (andvv16qi3, andv8hi3, one_cmplv16qi2,\n+        one_cmplv8hi2, one_cmplv4si2, iorv16qi3, iorv8hi3,): New modelling.\n+\n 2004-03-28  Stephane Carrez  <stcarrez@nerim.fr>\n \n \t* config/m68hc11/m68hc11-protos.h (m68hc11_page0_symbol_p): Declare."}, {"sha": "684a5d4c4b97cf24dda742aeda3fa65085b61973", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 53, "deletions": 0, "changes": 53, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e20f3dd1437fad78e3142fe4834773b71c1b100c/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e20f3dd1437fad78e3142fe4834773b71c1b100c/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=e20f3dd1437fad78e3142fe4834773b71c1b100c", "patch": "@@ -388,6 +388,22 @@\n   \"vaddsws %0,%1,%2\"\n   [(set_attr \"type\" \"vecsimple\")])\n \n+(define_insn \"andv16qi3\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (and:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n+                  (match_operand:V16QI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vand %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"andv8hi3\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (and:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n+                  (match_operand:V8HI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vand %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n (define_insn \"andv4si3\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (and:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n@@ -975,6 +991,43 @@\n   \"TARGET_ALTIVEC\"\n   \"vnor %0,%1,%2\"\n   [(set_attr \"type\" \"vecsimple\")])\n+  \n+(define_insn \"one_cmplv16qi2\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (not:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vnot %0,%1\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+  \n+(define_insn \"one_cmplv8hi2\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (not:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vnot %0,%1\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+  \n+(define_insn \"one_cmplv4si2\"\n+  [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n+        (not:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vnot %0,%1\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"iorv16qi3\"\n+  [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n+        (ior:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n+                  (match_operand:V16QI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vor %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n+\n+(define_insn \"iorv8hi3\"\n+  [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n+        (ior:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n+                  (match_operand:V8HI 2 \"register_operand\" \"v\")))]\n+  \"TARGET_ALTIVEC\"\n+  \"vor %0,%1,%2\"\n+  [(set_attr \"type\" \"vecsimple\")])\n \n (define_insn \"iorv4si3\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")"}]}