// Seed: 1724171868
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wire id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7,
    input wor id_8,
    input tri id_9,
    output tri0 id_10,
    input uwire id_11,
    input wor id_12,
    input uwire id_13,
    input wire id_14
    , id_37,
    output tri id_15,
    input wand id_16,
    output tri0 id_17,
    input wor id_18,
    input tri id_19,
    output supply1 id_20,
    input uwire id_21,
    input wor id_22,
    input tri1 id_23,
    output wand id_24,
    input uwire id_25,
    input tri1 id_26,
    output supply1 id_27,
    output wand id_28,
    input wor id_29,
    input supply0 id_30,
    input wand id_31,
    input wor id_32,
    input tri id_33,
    input uwire id_34,
    input supply0 id_35
);
  logic id_38;
  ;
  assign module_1.id_0 = 0;
  assign id_38 = id_12;
endmodule
module module_1 #(
    parameter id_5 = 32'd72
) (
    input uwire id_0
    , id_8,
    input uwire id_1,
    output supply0 id_2,
    output wire id_3,
    input tri0 id_4,
    input wand _id_5,
    input wand id_6
);
  wire [-1 : id_5] id_9;
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_3,
      id_1,
      id_4,
      id_4,
      id_6,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_4,
      id_1,
      id_4,
      id_2,
      id_4,
      id_2,
      id_4,
      id_6,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_4,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0
  );
  wire id_12;
endmodule
