#-----------------------------------------------------------
# PlanAhead v14.3 (64-bit)
# Build 209282 by xbuild on Thu Oct 18 20:50:53 MDT 2012
# Start of session at: Wed Apr 11 14:41:03 2018
# Process ID: 2800
# Log file: C:/Users/12117/FinalProject/planAhead_run_3/planAhead.log
# Journal file: C:/Users/12117/FinalProject/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1227 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/12117/FinalProject/pa.fromHdl.tcl
# create_project -name FinalProject -dir "C:/Users/12117/FinalProject/planAhead_run_3" -part xc3s100ecp132-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "VendingMachine_top.ucf" [current_fileset -constrset]
Adding file 'C:/Users/12117/FinalProject/VendingMachine_top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {seg7_display.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {pb_pulse.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {binbcd14.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {siganl_decoder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {control.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clk_div.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {VendingMachine_top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top VendingMachine_top $srcset
# add_files [list {VendingMachine_top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100ecp132-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/12117/FinalProject/seg7_display.v" into library work
Analyzing Verilog file "C:/Users/12117/FinalProject/pb_pulse.v" into library work
Analyzing Verilog file "C:/Users/12117/FinalProject/binbcd14.v" into library work
Analyzing Verilog file "C:/Users/12117/FinalProject/siganl_decoder.v" into library work
Analyzing Verilog file "C:/Users/12117/FinalProject/control.v" into library work
Analyzing Verilog file "C:/Users/12117/FinalProject/clk_div.v" into library work
Analyzing Verilog file "C:/Users/12117/FinalProject/VendingMachine_top.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [C:/Users/12117/FinalProject/VendingMachine_top.ucf]
Finished Parsing UCF File [C:/Users/12117/FinalProject/VendingMachine_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: cc167e9d
open_rtl_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 479.434 ; gain = 84.723
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting PlanAhead at Wed Apr 11 14:41:45 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
