<!DOCTYPE us-patent-grant SYSTEM "us-patent-grant-v44-2013-05-16.dtd" [ ]>
<us-patent-grant lang="EN" dtd-version="v4.4 2013-05-16" file="US08625323-20140107.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20131224" date-publ="20140107">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>08625323</doc-number>
<kind>B2</kind>
<date>20140107</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>13453333</doc-number>
<date>20120423</date>
</document-id>
</application-reference>
<us-application-series-code>13</us-application-series-code>
<priority-claims>
<priority-claim sequence="01" kind="national">
<country>KR</country>
<doc-number>2007-10575</doc-number>
<date>20070201</date>
</priority-claim>
</priority-claims>
<us-term-of-grant>
<disclaimer>
<text>This patent is subject to a terminal disclaimer.</text>
</disclaimer>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>G</section>
<class>11</class>
<subclass>C</subclass>
<main-group>13</main-group>
<subgroup>04</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>G</section>
<class>01</class>
<subclass>J</subclass>
<main-group>1</main-group>
<subgroup>32</subgroup>
<symbol-position>L</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>365 64</main-classification>
<further-classification>36518908</further-classification>
<further-classification>250205</further-classification>
<further-classification>250214</further-classification>
</classification-national>
<invention-title id="d2e69">Memory module having high data processing rate</invention-title>
<us-references-cited>
<us-citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>5283885</doc-number>
<kind>A</kind>
<name>Hollerbauer</name>
<date>19940200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>6496304</doc-number>
<kind>B2</kind>
<name>Shiozaki et al.</name>
<date>20021200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>6573567</doc-number>
<kind>B1</kind>
<name>Nishizawa et al.</name>
<date>20030600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>7092308</doc-number>
<kind>B2</kind>
<name>Choi et al.</name>
<date>20060800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>7093766</doc-number>
<kind>B2</kind>
<name>Obana et al.</name>
<date>20060800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>8174861</doc-number>
<kind>B2</kind>
<name>Lim</name>
<date>20120500</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>365 64</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00007">
<document-id>
<country>US</country>
<doc-number>2002/0097484</doc-number>
<kind>A1</kind>
<name>Shiozaki et al.</name>
<date>20020700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00008">
<document-id>
<country>US</country>
<doc-number>2004/0047169</doc-number>
<kind>A1</kind>
<name>Lee et al.</name>
<date>20040300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00009">
<document-id>
<country>US</country>
<doc-number>2005/0013106</doc-number>
<kind>A1</kind>
<name>Takiar</name>
<date>20050100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00010">
<document-id>
<country>US</country>
<doc-number>2006/0108500</doc-number>
<kind>A1</kind>
<name>Sada et al.</name>
<date>20060500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00011">
<document-id>
<country>US</country>
<doc-number>2006/0108510</doc-number>
<kind>A1</kind>
<name>Draper et al.</name>
<date>20060500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00012">
<document-id>
<country>JP</country>
<doc-number>09-330387</doc-number>
<date>19971200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00013">
<document-id>
<country>JP</country>
<doc-number>2000-3424</doc-number>
<date>20000100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00014">
<document-id>
<country>JP</country>
<doc-number>2001-160125</doc-number>
<date>20010600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00015">
<document-id>
<country>JP</country>
<doc-number>2004-259304</doc-number>
<date>20040900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00016">
<document-id>
<country>KR</country>
<doc-number>1999-0083261</doc-number>
<date>19991100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00017">
<document-id>
<country>KR</country>
<doc-number>10-2004-0033750</doc-number>
<date>20040500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00018">
<document-id>
<country>KR</country>
<doc-number>20-0362446</doc-number>
<date>20040900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00019">
<document-id>
<country>KR</country>
<doc-number>10-2005-005422</doc-number>
<date>20050100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00020">
<document-id>
<country>KR</country>
<doc-number>10-2005-0074161</doc-number>
<date>20050700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00021">
<document-id>
<country>KR</country>
<doc-number>10-2005-0121647</doc-number>
<date>20051200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
</us-references-cited>
<number-of-claims>17</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>36518908</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>36523006</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>365226</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>365 64</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>250205</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>2502011</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>250214</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>250551</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>7</number-of-drawing-sheets>
<number-of-figures>7</number-of-figures>
</figures>
<us-related-documents>
<continuation>
<relation>
<parent-doc>
<document-id>
<country>US</country>
<doc-number>13034972</doc-number>
<date>20110225</date>
</document-id>
<parent-grant-document>
<document-id>
<country>US</country>
<doc-number>8174861</doc-number>
</document-id>
</parent-grant-document>
</parent-doc>
<child-doc>
<document-id>
<country>US</country>
<doc-number>13453333</doc-number>
</document-id>
</child-doc>
</relation>
</continuation>
<continuation>
<relation>
<parent-doc>
<document-id>
<country>US</country>
<doc-number>11871913</doc-number>
<date>20071012</date>
</document-id>
<parent-grant-document>
<document-id>
<country>US</country>
<doc-number>7916512</doc-number>
<date>20110329</date>
</document-id>
</parent-grant-document>
</parent-doc>
<child-doc>
<document-id>
<country>US</country>
<doc-number>13034972</doc-number>
</document-id>
</child-doc>
</relation>
</continuation>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20120206955</doc-number>
<kind>A1</kind>
<date>20120816</date>
</document-id>
</related-publication>
</us-related-documents>
<us-parties>
<us-applicants>
<us-applicant sequence="001" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Lim</last-name>
<first-name>Gwang-Man</first-name>
<address>
<city>Seoul</city>
<country>KR</country>
</address>
</addressbook>
<residence>
<country>KR</country>
</residence>
</us-applicant>
</us-applicants>
<inventors>
<inventor sequence="001" designation="us-only">
<addressbook>
<last-name>Lim</last-name>
<first-name>Gwang-Man</first-name>
<address>
<city>Seoul</city>
<country>KR</country>
</address>
</addressbook>
</inventor>
</inventors>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Myers Bigel Sibley &#x26; Sajovec, PA</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</us-parties>
<assignees>
<assignee>
<addressbook>
<orgname>Samsung Electronics Co., Ltd.</orgname>
<role>03</role>
<address>
<country>KR</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Elms</last-name>
<first-name>Richard</first-name>
<department>2824</department>
</primary-examiner>
<assistant-examiner>
<last-name>Nguyen</last-name>
<first-name>Hien</first-name>
</assistant-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A memory module having a high data processing rate and high capacity is provided. The memory module may include a memory chip, a controller controlling an operation of the memory chip, an optical detector converting an external input signal into an internal input signal to transmit the converted signal to the controller, and an optical generator converting an internal output signal received from the controller into an external output signal. The optical detector converts an external input optical signal into an internal input signal to transmit the converted signal to the controller. The optical generator converts an internal output signal received from the controller into an external output optical signal.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="138.43mm" wi="188.38mm" file="US08625323-20140107-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="174.75mm" wi="142.24mm" orientation="landscape" file="US08625323-20140107-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="199.47mm" wi="154.26mm" orientation="landscape" file="US08625323-20140107-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="193.55mm" wi="147.40mm" orientation="landscape" file="US08625323-20140107-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="193.55mm" wi="145.46mm" orientation="landscape" file="US08625323-20140107-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00005" num="00005">
<img id="EMI-D00005" he="198.71mm" wi="161.46mm" orientation="landscape" file="US08625323-20140107-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00006" num="00006">
<img id="EMI-D00006" he="205.82mm" wi="136.99mm" orientation="landscape" file="US08625323-20140107-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00007" num="00007">
<img id="EMI-D00007" he="194.90mm" wi="107.19mm" orientation="landscape" file="US08625323-20140107-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?RELAPP description="Other Patent Relations" end="lead"?>
<heading id="h-0001" level="1">CLAIM OF PRIORITY</heading>
<p id="p-0002" num="0001">The present application is a continuation of U.S. patent application Ser. No. 13/034,972, filed Feb. 25, 2011, now U.S. Pat. No. 8,174,861 which is a continuation of U.S. patent application Ser. No. 11/871,913, filed Oct. 12, 2007, now U.S. Pat. No. 7,916,512 issued Mar. 29, 2011, which claims priority under 35 U.S.C. &#xa7;119 to Korean Patent Application No. 10-2007-0010575, filed on Feb. 1, 2007, the disclosures of which are hereby incorporated by reference herein in their entireties.</p>
<?RELAPP description="Other Patent Relations" end="tail"?>
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0002" level="1">BACKGROUND</heading>
<p id="p-0003" num="0002">The present invention disclosed herein relates to a semiconductor substrate, and more particularly, to a memory module capable of storing data.</p>
<p id="p-0004" num="0003">As portable devices become popular, memory modules with low power consumption and compact sizes are widely used as storage devices. Therefore, various memory cards having flash memory chips have been introduced as storage devices. Examples of the memory cards are a MultiMedia Card (MMC), a secure digital card (SD card), and a flash card.</p>
<p id="p-0005" num="0004">Although the memory modules are widely used and have a low data capacity and a low data processing rate, a fast data processing rate is highly advantageous as the data capacity of these memory modules increases.</p>
<heading id="h-0003" level="1">SUMMARY</heading>
<p id="p-0006" num="0005">Embodiments of the present invention provide a memory module having a high data processing rate along with a high capacity.</p>
<p id="p-0007" num="0006">Additionally, other embodiments of the present invention provide memory modules inputting/outputting data using an optical signal. In one embodiment, a memory module includes a memory chip, a controller controlling an operation of the memory chip, an optical detector converting an external input signal into an internal input signal to transmit the converted signal to the controller, and an optical generator converting an internal output signal received from the controller into an external output signal. The optical detector converts an external input optical signal into an internal input signal to transmit the converted signal to the controller. The optical generator converts an internal output signal received from the controller into an external output optical signal.</p>
<p id="p-0008" num="0007">In some embodiments, the memory modules exchange data with an external device using an optical signal to remarkably increase a data transfer rate compared to the case where data are processed using an electrical signal.</p>
<p id="p-0009" num="0008">In other embodiments, the memory modules divide light based on wavelength to input/output data through a multi-channel using an optical signal. Therefore, a data transfer rate and a data processing capacity increase, thereby remarkably improving a data processing rate.</p>
<p id="p-0010" num="0009">In still other embodiments, the memory modules receive power from an external power supply or a built-in battery. The external power supply and the built-in battery are automatically converted. Accordingly, accidental loss of data can be prevented because the memory modules are operated using the built-in battery when a power failure suddenly occurs.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE FIGURES</heading>
<p id="p-0011" num="0010">The accompanying figures are included to provide a further understanding of the present invention, and are incorporated in and constitute a part of this specification. The drawings illustrate exemplary embodiments of the present invention and, together with the description, serve to explain principles of the present invention. In the figures:</p>
<p id="p-0012" num="0011"><figref idref="DRAWINGS">FIGS. 1 through 5</figref> are block diagrams of memory modules according to embodiments of the present invention; and</p>
<p id="p-0013" num="0012"><figref idref="DRAWINGS">FIGS. 6 and 7</figref> are block diagrams of memory modules according to various embodiments of the present invention.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0005" level="1">DETAILED DESCRIPTION</heading>
<p id="p-0014" num="0013">Exemplary embodiments of the present invention will be described below in more detail with reference to <figref idref="DRAWINGS">FIGS. 1 through 7</figref>. The present invention may, however, be embodied in different forms and should not be constructed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the present invention to those skilled in the art. Like reference numerals refer to like elements throughout.</p>
<p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. 1</figref> is a block diagram of a memory module according to an embodiment of the present invention.</p>
<p id="p-0016" num="0015">Referring to <figref idref="DRAWINGS">FIG. 1</figref>, the memory module <b>10</b> of this embodiment includes a memory chip <b>12</b>, a controller <b>14</b>, an optical detector <b>16</b><i>a</i>, and an optical generator <b>16</b><i>b</i>. The controller <b>14</b> controls an overall operation of the memory module <b>10</b>. A micro controller unit (MCU) may be used as the controller <b>14</b>. The controller <b>14</b> may be formed integrally with the memory module <b>10</b> or separately.</p>
<p id="p-0017" num="0016">The optical detector <b>16</b><i>a </i>converts an optical signal (an external input optical signal) IP received from an external source (not shown) into an internal input signal IE to transmit the converted signal to the controller <b>14</b>. The optical generator <b>16</b><i>b </i>converts an internal output signal OE received from the controller <b>14</b> into an external output optical signal OP.</p>
<p id="p-0018" num="0017">The controller <b>14</b> inputs a data signal ID into the memory chip <b>12</b> in response to the internal input signal IE received from the optical detector <b>16</b><i>a</i>. Also, the controller <b>14</b> transmits the internal output signal OE to the optical generator <b>16</b><i>b </i>in response to a data signal OD outputted from the memory chip <b>12</b>.</p>
<p id="p-0019" num="0018">The memory module <b>10</b> may include optical input/output terminals <b>18</b>. In the external input/output terminals <b>18</b>, the optical input terminal <b>18</b><i>a </i>and the optical output terminal <b>18</b><i>b </i>may be formed integrally with the memory module <b>10</b> or separately. External input/output optical signals IP&#x2032; and OP&#x2032; are transmitted through the external input/output terminals.</p>
<p id="p-0020" num="0019">The optical detector <b>16</b><i>a </i>converts an optical signal into an electrical signal. The optical detector <b>16</b><i>a </i>may include a photodiode. The optical detector <b>16</b><i>a </i>may include an optical filter and an optical amplifier. The optical generator <b>16</b><i>b </i>converts an electrical signal into an optical signal. The optical generator <b>16</b><i>b </i>may include a light-emitting diode.</p>
<p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. 2</figref> is a block diagram of a memory module according to another embodiment of the present invention.</p>
<p id="p-0022" num="0021">Referring to <figref idref="DRAWINGS">FIG. 2</figref>, the memory module <b>20</b> of this embodiment includes a memory chip <b>22</b>, a controller <b>24</b>, an optical signal processor <b>26</b>, and power supply terminals Vcc and GND.</p>
<p id="p-0023" num="0022">The power supply terminals Vcc and GND may be electrically connected to an external power source through an appliance (not shown).</p>
<p id="p-0024" num="0023">The controller <b>24</b> controls an overall operation of the memory module <b>20</b>. The controller <b>24</b> may be implemented using a micro controller unit (MCU). The controller <b>24</b> may be formed integrally with the memory module <b>20</b> or separately.</p>
<p id="p-0025" num="0024">The optical signal processor <b>26</b> may include the optical detector <b>16</b><i>a </i>and the optical generator <b>16</b><i>b </i>shown in the embodiment illustrated in <figref idref="DRAWINGS">FIG. 1</figref>. The optical signal processor <b>26</b> converts an optical signal (an external input optical signal) IP received from an external source (not shown) into an internal input signal IE to transmit the converted signal to the controller <b>24</b>. Also, the optical signal processor <b>26</b> converts an internal output signal OE received from the controller <b>24</b> into an external output optical signal OP.</p>
<p id="p-0026" num="0025">The controller <b>24</b> inputs a data signal ID into the memory chip <b>22</b> in response to the internal input signal IE received from the optical signal processor <b>26</b>. Also, the controller <b>24</b> transmits the internal output signal OE to the optical signal processor <b>26</b> in response to a data signal OD outputted from the memory chip <b>22</b>.</p>
<p id="p-0027" num="0026">The memory module <b>20</b> may include an optical input/output terminal <b>28</b>. In the external input/output terminal <b>28</b>, the optical input terminal and the optical output terminal may be formed integrally with the memory module <b>20</b> or separately as described in the above embodiment. The optical signal processor <b>26</b> converts an optical signal into an electrical signal and converts an electrical signal into an optical signal, and may include a photodiode and a light-emitting diode. The optical signal processor <b>26</b> may further include an optical filter and an optical amplifier.</p>
<p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. 3</figref> is a block diagram of a memory module according to yet another embodiment of the present invention.</p>
<p id="p-0029" num="0028">Referring to <figref idref="DRAWINGS">FIG. 3</figref>, the memory module <b>30</b> of this embodiment includes a memory chip <b>32</b>, a controller <b>34</b>, an optical signal processor <b>36</b>, and an internal power supply <b>37</b>. The internal power supply <b>37</b> built in the memory module <b>30</b> is a built-in battery. The internal power supply <b>37</b> may be an exchangeable or chargeable battery. When the internal power supply <b>37</b> is the chargeable battery (not shown), the battery may be connected to an appliance or an auxiliary charger (not shown) for charging.</p>
<p id="p-0030" num="0029">The controller <b>34</b> controls an overall operation of the memory module <b>30</b>. The controller <b>34</b> may be a micro controller unit (MCU). The controller <b>34</b> may include a single chip or a plurality of chips.</p>
<p id="p-0031" num="0030">The optical signal processor <b>36</b> may include the optical detector <b>16</b><i>a </i>and the optical generator <b>16</b><i>b </i>shown in the embodiment illustrated in <figref idref="DRAWINGS">FIG. 1</figref>. The optical signal processor <b>36</b> converts an optical signal (an external input optical signal) IP received from an external source (not shown) into an internal input signal IE to transmit the converted signal to the controller <b>34</b>. Also, the optical signal processor <b>36</b> converts an internal output signal OE received from the controller <b>34</b> into an external output optical signal OP.</p>
<p id="p-0032" num="0031">The controller <b>34</b> inputs a data signal ID into the memory chip <b>32</b> in response to the internal input signal IE received from the optical signal processor <b>36</b>. Also, the controller <b>34</b> transmits the internal output signal OE to the optical signal processor <b>36</b> in response to a data signal OD outputted from the memory chip <b>32</b>.</p>
<p id="p-0033" num="0032">The memory module <b>30</b> may include an optical input/output terminal <b>38</b>. In the external input/output terminal <b>38</b>, the optical input terminal and the optical output terminal may be formed integrally with the memory module <b>30</b> or separately as described above. The optical signal processor <b>36</b> converts an optical signal into an electrical signal and may include a photodiode and a light-emitting diode. The optical signal processor <b>36</b> may further include an optical filter and an optical amplifier.</p>
<p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. 4</figref> is a block diagram of a memory module according to still another embodiment of the present invention.</p>
<p id="p-0035" num="0034">Referring to <figref idref="DRAWINGS">FIG. 4</figref>, the memory module <b>40</b> of this embodiment includes a memory chip <b>42</b>, a controller <b>44</b>, an optical signal processor <b>46</b>, an internal power supply <b>47</b>, and a power management unit (PMU) <b>49</b>. The internal power supply <b>47</b> may be formed in a manner identical to that of the embodiments illustrated in <figref idref="DRAWINGS">FIGS. 2 and 3</figref>. The internal power supply <b>47</b> may be electrically connected to an external power source (not shown) through an appliance or may be a battery built in the memory module <b>40</b>. When the internal power supply <b>47</b> is the built-in battery, the battery may be an exchangeable and chargeable battery. When the internal power supply <b>47</b> is the chargeable battery, the battery may be connected to an appliance or an auxiliary charger for charging.</p>
<p id="p-0036" num="0035">Under the control of the controller <b>44</b>, the PMU <b>49</b> selectively supplies an internal power to the optical signal processor <b>46</b>, the controller <b>44</b>, and the memory chip <b>42</b>. As a result, unnecessary power consumption is reduced, which extends the operating time of the battery of the appliance and the battery built-in the memory module.</p>
<p id="p-0037" num="0036">The controller <b>44</b> controls an overall operation of the memory module <b>40</b>. The controller <b>44</b> may be a micro controller unit (MCU). The controller <b>44</b> may be formed integrally with the memory module <b>40</b> or separately.</p>
<p id="p-0038" num="0037">The optical signal processor <b>46</b> may include the optical detector <b>16</b><i>a </i>and the optical generator <b>16</b><i>b </i>shown in the embodiment illustrated in <figref idref="DRAWINGS">FIG. 1</figref>. The optical signal processor <b>46</b> converts an optical signal (an external input optical signal) IP received from an external into an internal input signal IE to transmit the converted signal to the controller <b>44</b>. Also, the optical signal processor <b>46</b> converts an internal output signal OE received from the controller <b>44</b> into an external output optical signal OP.</p>
<p id="p-0039" num="0038">The controller <b>44</b> inputs a data signal ID into the memory chip <b>42</b> in response to the internal input signal IE received from the optical signal processor <b>46</b>. Also, the controller <b>44</b> transmits the internal output signal OE to the optical signal processor <b>46</b> in response to a data signal OD outputted from the memory chip <b>42</b>.</p>
<p id="p-0040" num="0039">The memory module <b>40</b> may include an optical input/output terminal <b>48</b>. In the external input/output terminal <b>48</b>, the optical input terminal and the optical output terminal may be formed integrally with the memory module <b>40</b> or separately as described above, The optical signal processor <b>46</b> converts an optical signal into an electrical signal and may include a photodiode and a light-emitting diode. The optical signal processor <b>46</b> may further include an optical filter and an optical amplifier.</p>
<p id="p-0041" num="0040"><figref idref="DRAWINGS">FIG. 5</figref> is a block diagram of a memory module according to another embodiment of the present invention.</p>
<p id="p-0042" num="0041">Referring to <figref idref="DRAWINGS">FIG. 5</figref>, the memory module <b>50</b> of this embodiment includes a memory chip <b>52</b>, a controller <b>54</b>, an optical signal processor <b>56</b>, power supply terminals Vcc and GND, an internal power supply <b>57</b>, and a power management unit (PMU) <b>59</b>.</p>
<p id="p-0043" num="0042">The power supply terminals Vcc and GND may be electrically connected to an external power source (not shown) through an appliance. The internal power supply <b>57</b> may be an exchangeable and chargeable battery. When the internal power supply <b>57</b> is the chargeable battery, the battery may be connected to an appliance or an auxiliary charger for charging.</p>
<p id="p-0044" num="0043">Under the control of the controller <b>54</b>, the PMU <b>59</b> selectively supplies an internal power to the optical signal processor <b>56</b>, the controller <b>54</b>, and the memory chip <b>52</b>. As a result, unnecessary power consumption is reduced to extend the operating time of the battery of the appliance and the battery built in the memory module.</p>
<p id="p-0045" num="0044">The PMU <b>59</b> manages an external power through power supply terminals Vcc and GND to supply the power when the power is supplied from the external power supply. The PMU <b>59</b> manages the internal power supply <b>57</b> to supply a power when the external power is intercepted. Accordingly, in a situation where a power failure suddenly occurs while the memory module is operated using the external power supply, accidental loss of data can be prevented because the memory module can be operated using the internal power supply <b>57</b>. When the memory module is not used, the memory module may be changed to a power saving mode to reduce the energy consumption of the internal power supply <b>57</b>.</p>
<p id="p-0046" num="0045">The controller <b>54</b> controls an overall operation of the memory module <b>50</b>. The controller <b>54</b> may be a micro controller unit (MCU). The controller <b>54</b> may be formed integrally with the memory module <b>50</b> or separately.</p>
<p id="p-0047" num="0046">The optical signal processor <b>56</b> may include the optical detector <b>16</b><i>a </i>and the optical generator <b>16</b><i>b </i>shown in the embodiment illustrated in <figref idref="DRAWINGS">FIG. 1</figref>. The optical signal processor <b>56</b> converts an optical signal (an external input optical signal) IP received from an external into an internal input signal IE to transmit the converted signal to the controller <b>54</b>. Also, the optical signal processor <b>56</b> converts an internal output signal OE received from the controller <b>54</b> into an external output optical signal OP.</p>
<p id="p-0048" num="0047">The controller <b>54</b> inputs a data signal ID into the memory chip <b>52</b> in response to the internal input signal IE received from the optical signal processor <b>56</b>. Also, the controller <b>54</b> transmits the internal output signal OE to the optical signal processor <b>56</b> in response to a data signal OD outputted from the memory chip <b>52</b>.</p>
<p id="p-0049" num="0048">The memory module <b>50</b> may include an optical input/output terminal <b>58</b>. In the external input/output terminal <b>58</b>, the optical input terminal and the optical output terminal may be formed integrally with the memory module <b>50</b> or separately as described above. The optical signal processor <b>56</b> converts an optical signal into an electrical signal. The optical signal processor <b>56</b> may include a photodiode and a light-emitting diode. The optical signal processor <b>56</b> may include an optical filter and an optical amplifier.</p>
<p id="p-0050" num="0049">In the above and other embodiments of the present invention, the memory module may include a plurality of chips. Therefore, the memory module of the present invention can process a large amount of data.</p>
<p id="p-0051" num="0050"><figref idref="DRAWINGS">FIG. 6</figref> is a block diagram of a memory module according various example embodiments of the present invention.</p>
<p id="p-0052" num="0051">Referring to <figref idref="DRAWINGS">FIG. 6</figref>, the memory module includes a plurality of chips <b>102</b>. Also, the memory module may include multi-channel data paths because the memory module can exchange data with external devices using an optical signal. External input optical signals are inputted to an optical signal processor <b>106</b> as wavelength-division-multiplexed multi-channel signals. The optical signal processor <b>106</b> divides the external input optical signals according to a plurality of channels based on frequency, amplifies the divided signals, and converts the amplified signals into electrical signals to transmit multi-channel internal input signals Multi_IE to a controller <b>104</b>. The optical signal processor <b>106</b> includes an optical filter, an optical amplifier, and an optical detector. The optical signal processor <b>106</b> divides multi-channel internal output signals Multi_OE into multi-channel optical signals to generate external output optical signals. Therefore, the optical signal processor <b>106</b> may further include a channel distributor and an optical generator.</p>
<p id="p-0053" num="0052">The controller <b>104</b> transmits divided data signals Multi_ID to memory chips <b>102</b> in response to the multi-channel internal input signals Multi_IE transmitted from the optical signal processor <b>106</b>. The divided data signals Multi_ID are synchronized with a data input clock and distributed to the memory chips <b>102</b> by time-division multiplexing. Also, the controller <b>104</b> converts a plurality of data signals Multi_OD transmitted from the memory chips into the multi-channel internal output signals Multi_OE, and then transmits the converted signals to the optical signal processor <b>106</b> when reading data from the memory chips.</p>
<p id="p-0054" num="0053">The memory module of the present invention distributes data to the memory chips to process a large amount of data without a data input time delay when the clock frequency of an appliance is greater than that of the memory chips.</p>
<p id="p-0055" num="0054">Referring to <figref idref="DRAWINGS">FIG. 7</figref>, a memory chip <b>102</b> may include a plurality of memory regions BNKn. The memory regions BNKn may be memory regions logically defined in a single memory chip. On the other hand, the memory regions BNKn may include a plurality of memory chips, which are physically separated from each other. Data received through multi-channels are distributed into and stored in the plurality of memory regions BNKn. Data outputted from the plurality of memory regions BNKn are outputted to an external circuit through the multi-channels.</p>
<p id="p-0056" num="0055">As described above, the data can be inputted/outputted using the optical signal to remarkably increase the data transfer rate between the appliance and the memory module.</p>
<p id="p-0057" num="0056">Using a multi-channel characteristic of the optical signal, a large amount of data can be inputted/outputted simultaneously, thereby improving a data processing capacity.</p>
<p id="p-0058" num="0057">The data transfer rate and the data processing capacity increase using the optical signal and the multi-channel, thereby remarkably improving a data processing rate.</p>
<p id="p-0059" num="0058">The above-disclosed subject matter is to be considered illustrative, and not restrictive, and the appended claims are intended to cover all such modifications, enhancements, and other embodiments, which fall within the true spirit and scope of the present invention. Thus, to the maximum extent allowed by law, the scope of the present invention is to be determined by the broadest permissible interpretation of the following claims and their equivalents, and shall not be restricted or limited by the foregoing detailed description.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A memory system using an optical signal, comprising:
<claim-text>a memory chip;</claim-text>
<claim-text>an optical detector configured to convert a first optical signal into a first electrical signal; and</claim-text>
<claim-text>a memory controller configured to receive the first electrical signal from the optical detector and control input of data to the memory chip in response to the first electrical signal.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The memory system of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the memory controller is further configured to transmit a first data signal to the memory chip in response to the first electrical signal.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The memory system of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising optical input terminals configured to receive the first optical signal from an external device.</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The memory system of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising an optical generator configured to receive a second electrical signal from the memory controller and convert the second electrical signal into a second optical signal.</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The memory system of <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the memory controller is further configured to receive a second data signal from the memory chip and transmit the second electrical signal to the optical generator.</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The memory system of <claim-ref idref="CLM-00004">claim 4</claim-ref>, further comprising optical output terminals configured to output the second optical signal to an external device.</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The memory system of <claim-ref idref="CLM-00004">claim 4</claim-ref>, further comprising power terminals configured to receive external power and to provide the external power to the memory chip, the memory controller, the optical detector, and the optical generator.</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. The memory system of <claim-ref idref="CLM-00007">claim 7</claim-ref>, further comprising an internal power supply configured to supply internal power to the memory chip, the memory controller, the optical detector, and the optical generator.</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. The memory system of <claim-ref idref="CLM-00008">claim 8</claim-ref>, further comprising a power management unit connected to the power terminals and the internal power supply and configured to convert the external power into the internal power.</claim-text>
</claim>
<claim id="CLM-00010" num="00010">
<claim-text>10. A memory system using an optical signal, comprising:
<claim-text>a memory chip; and</claim-text>
<claim-text>a memory controller configured to transmit a first electrical signal to an optical generator in response to a first data signal output from the memory chip,</claim-text>
<claim-text>wherein the optical generator is configured to receive the first electrical signal from the memory controller and convert the first electrical signal into a first optical signal.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00011" num="00011">
<claim-text>11. The memory system of <claim-ref idref="CLM-00010">claim 10</claim-ref>, further comprising optical output terminals configured to output the first optical signal to an external device.</claim-text>
</claim>
<claim id="CLM-00012" num="00012">
<claim-text>12. The memory system of <claim-ref idref="CLM-00010">claim 10</claim-ref>, further comprising an optical detector configured to convert a second optical signal into a second electrical signal.</claim-text>
</claim>
<claim id="CLM-00013" num="00013">
<claim-text>13. The memory system of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the memory controller is further configured to receive the second electrical signal and transmit a second data signal to the memory chip in response to the second electrical signal.</claim-text>
</claim>
<claim id="CLM-00014" num="00014">
<claim-text>14. The memory system of <claim-ref idref="CLM-00012">claim 12</claim-ref>, further comprising optical input terminals configured to receive the second optical signal from an external device.</claim-text>
</claim>
<claim id="CLM-00015" num="00015">
<claim-text>15. The memory system of <claim-ref idref="CLM-00012">claim 12</claim-ref>, further comprising power terminals configured to receive external power and to provide the external power to the memory chip, the memory controller, the optical detector, and the optical generator.</claim-text>
</claim>
<claim id="CLM-00016" num="00016">
<claim-text>16. The memory system of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising an internal power supply configured to supply internal power to the memory chip, the memory controller, the optical detector, and the optical generator.</claim-text>
</claim>
<claim id="CLM-00017" num="00017">
<claim-text>17. The memory system of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising a power management unit connected to the power terminals and the internal power supply and configured to convert the external power into the internal power. </claim-text>
</claim>
</claims>
</us-patent-grant>
