{"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR"]]},"schemaVersion":{"minor":3,"major":0,"patch":0},"metadata":{"symbolKind":"protocol","role":"symbol","title":"AVRCPUCore","navigatorTitle":[{"kind":"identifier","text":"AVRCPUCore"}],"externalID":"s:7CoreAVR10AVRCPUCoreP","modules":[{"name":"CoreAVR"}],"roleHeading":"Protocol","fragments":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"AVRCPUCore"}]},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["macOS"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"protocol"},{"text":" ","kind":"text"},{"text":"AVRCPUCore","kind":"identifier"}]}]}],"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore","interfaceLanguage":"swift"},"kind":"symbol","relationshipsSections":[{"type":"conformingTypes","identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct"],"title":"Conforming Types","kind":"relationships"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/avrcpucore"]}],"sections":[],"topicSections":[{"identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/bitCopyStorage","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/carryFlag","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/globalInterruptEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/halfCarryFlag","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/negativeFlag","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/signBit","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/stackPointerHigh","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/statusRegister","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/twosComplementOverflowFlag","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/zeroFlag"],"title":"Type Properties"}],"references":{"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore":{"url":"\/documentation\/coreavr\/avrcpucore","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore","fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"AVRCPUCore","kind":"identifier"}],"type":"topic","role":"symbol","title":"AVRCPUCore","kind":"symbol","abstract":[],"navigatorTitle":[{"text":"AVRCPUCore","kind":"identifier"}]},"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore/negativeFlag":{"abstract":[{"type":"text","text":"Negative Flag"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"type":"text","text":" "},{"type":"text","text":"N is bit 2 on SREG."}],"type":"topic","title":"negativeFlag","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"negativeFlag"},{"text":": ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"url":"\/documentation\/coreavr\/avrcpucore\/negativeflag","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/negativeFlag","role":"symbol"},"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore/statusRegister":{"role":"symbol","required":true,"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"statusRegister","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"UInt8","preciseIdentifier":"s:s5UInt8V"}],"type":"topic","title":"statusRegister","url":"\/documentation\/coreavr\/avrcpucore\/statusregister","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/statusRegister","abstract":[]},"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore/bitCopyStorage":{"type":"topic","kind":"symbol","title":"bitCopyStorage","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"bitCopyStorage"},{"kind":"text","text":": "},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/bitCopyStorage","role":"symbol","url":"\/documentation\/coreavr\/avrcpucore\/bitcopystorage","abstract":[{"text":"Bit Copy Storage","type":"text"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 7.3.1.","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"T is bit 6 on SREG."}]},"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore/twosComplementOverflowFlag":{"role":"symbol","abstract":[{"type":"text","text":"Twoâ€™s Complement Overflow Flag"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"text":" ","type":"text"},{"type":"text","text":"V is bit 3 on SREG."}],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"twosComplementOverflowFlag"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"title":"twosComplementOverflowFlag","type":"topic","url":"\/documentation\/coreavr\/avrcpucore\/twoscomplementoverflowflag","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/twosComplementOverflowFlag"},"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore/carryFlag":{"url":"\/documentation\/coreavr\/avrcpucore\/carryflag","kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"carryFlag"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/carryFlag","abstract":[{"type":"text","text":"Carry Flag"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"type":"text","text":" "},{"text":"C is bit 0 on SREG.","type":"text"}],"type":"topic","role":"symbol","title":"carryFlag"},"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore/stackPointerHigh":{"role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"stackPointerHigh"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:s5UInt8V","text":"UInt8","kind":"typeIdentifier"}],"url":"\/documentation\/coreavr\/avrcpucore\/stackpointerhigh","abstract":[],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/stackPointerHigh","required":true,"type":"topic","kind":"symbol","title":"stackPointerHigh"},"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore/signBit":{"role":"symbol","kind":"symbol","type":"topic","abstract":[{"type":"text","text":"Sign Bit, S = N + V"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 7.3.1.","type":"text"},{"type":"text","text":" "},{"type":"text","text":"S is bit 4 on SREG."}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/signBit","url":"\/documentation\/coreavr\/avrcpucore\/signbit","title":"signBit","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"signBit"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}]},"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore/globalInterruptEnable":{"role":"symbol","kind":"symbol","type":"topic","abstract":[{"type":"text","text":"SPI Interrupt Enable"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"type":"text","text":" "},{"type":"text","text":"I is bit 7 on SREG."}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/globalInterruptEnable","url":"\/documentation\/coreavr\/avrcpucore\/globalinterruptenable","title":"globalInterruptEnable","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"globalInterruptEnable"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}]},"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore/halfCarryFlag":{"type":"topic","url":"\/documentation\/coreavr\/avrcpucore\/halfcarryflag","title":"halfCarryFlag","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/halfCarryFlag","kind":"symbol","role":"symbol","abstract":[{"text":"Half Carry Flag","type":"text"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"type":"text","text":" "},{"text":"H is bit 5 on SREG.","type":"text"}],"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"halfCarryFlag","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}]},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct","title":"CPUCore","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"CPUCore"}],"navigatorTitle":[{"text":"CPUCore","kind":"identifier"}],"type":"topic","abstract":[],"role":"symbol","kind":"symbol","url":"\/documentation\/coreavr\/cpucore-swift.struct"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/AVRCPUCore/zeroFlag":{"kind":"symbol","type":"topic","title":"zeroFlag","url":"\/documentation\/coreavr\/avrcpucore\/zeroflag","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRCPUCore\/zeroFlag","abstract":[{"type":"text","text":"Zero Flag"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"type":"text","text":" "},{"type":"text","text":"Z is bit 1 on SREG."}],"role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"zeroFlag","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}]}}}