{ "Info" "ICPT_EVAL_MODE" "10 Nov 29, 2019 " "Thank you for using the Quartus II software 30-day evaluation. You have 10 days remaining (until Nov 29, 2019) to use the Quartus II software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus II software with compilation and simulation support." 0 0 "Quartus II" 0 -1 1574132676010 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574132676012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574132676021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 12:04:35 2019 " "Processing started: Tue Nov 19 12:04:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574132676021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574132676021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj " "Command: quartus_map --read_settings_files=on --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574132676021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574132676235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/or3.v 1 1 " "Found 1 design units, including 1 entities, in source file library/or3.v" { { "Info" "ISGN_ENTITY_NAME" "1 KATIO_OR3 " "Found entity 1: KATIO_OR3" {  } { { "library/or3.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/or3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/or2.v 1 1 " "Found 1 design units, including 1 entities, in source file library/or2.v" { { "Info" "ISGN_ENTITY_NAME" "1 KATIO_OR2 " "Found entity 1: KATIO_OR2" {  } { { "library/or2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/or2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/not1.v 1 1 " "Found 1 design units, including 1 entities, in source file library/not1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT1 " "Found entity 1: NOT1" {  } { { "library/not1.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/not1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/nor3.v 1 1 " "Found 1 design units, including 1 entities, in source file library/nor3.v" { { "Info" "ISGN_ENTITY_NAME" "1 KATIO_NOR3 " "Found entity 1: KATIO_NOR3" {  } { { "library/nor3.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/nor3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/nand2.v 1 1 " "Found 1 design units, including 1 entities, in source file library/nand2.v" { { "Info" "ISGN_ENTITY_NAME" "1 KATIO_NAND2 " "Found entity 1: KATIO_NAND2" {  } { { "library/nand2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/nand2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/ha2.v 1 1 " "Found 1 design units, including 1 entities, in source file library/ha2.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA2 " "Found entity 1: HA2" {  } { { "library/ha2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/ha2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/fa2.v 1 1 " "Found 1 design units, including 1 entities, in source file library/fa2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA2 " "Found entity 1: FA2" {  } { { "library/fa2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/exor2.v 1 1 " "Found 1 design units, including 1 entities, in source file library/exor2.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXOR2 " "Found entity 1: EXOR2" {  } { { "library/exor2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/exor2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/decoder3.v 1 1 " "Found 1 design units, including 1 entities, in source file library/decoder3.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER3 " "Found entity 1: DECODER3" {  } { { "library/decoder3.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/decoder3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/dataselector2.v 1 1 " "Found 1 design units, including 1 entities, in source file library/dataselector2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATASELECTOR2 " "Found entity 1: DATASELECTOR2" {  } { { "library/dataselector2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/dataselector2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/and3.v 1 1 " "Found 1 design units, including 1 entities, in source file library/and3.v" { { "Info" "ISGN_ENTITY_NAME" "1 KATIO_AND3 " "Found entity 1: KATIO_AND3" {  } { { "library/and3.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/and3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/and2.v 1 1 " "Found 1 design units, including 1 entities, in source file library/and2.v" { { "Info" "ISGN_ENTITY_NAME" "1 KATIO_AND2 " "Found entity 1: KATIO_AND2" {  } { { "library/and2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/and2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "alu_32bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_32bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU8 " "Found entity 1: ALU8" {  } { { "alu_8bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16 " "Found entity 1: ALU16" {  } { { "alu_16bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_16bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu_1bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog-alu-qupj-block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file verilog-alu-qupj-block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 verilog-alu-qupj-block " "Found entity 1: verilog-alu-qupj-block" {  } { { "verilog-alu-qupj-block.bdf" "" { Schematic "/home/katio/script/github.com/onokatio/verilog-alu/verilog-alu-qupj-block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574132683684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X0 nor3.v(8) " "Verilog HDL Implicit Net warning at nor3.v(8): created implicit net for \"X0\"" {  } { { "library/nor3.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/nor3.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C fa2.v(13) " "Verilog HDL Implicit Net warning at fa2.v(13): created implicit net for \"C\"" {  } { { "library/fa2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AC fa2.v(14) " "Verilog HDL Implicit Net warning at fa2.v(14): created implicit net for \"AC\"" {  } { { "library/fa2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BC fa2.v(15) " "Verilog HDL Implicit Net warning at fa2.v(15): created implicit net for \"BC\"" {  } { { "library/fa2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ABC fa2.v(16) " "Verilog HDL Implicit Net warning at fa2.v(16): created implicit net for \"ABC\"" {  } { { "library/fa2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ABCX fa2.v(17) " "Verilog HDL Implicit Net warning at fa2.v(17): created implicit net for \"ABCX\"" {  } { { "library/fa2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1 fa2.v(18) " "Verilog HDL Implicit Net warning at fa2.v(18): created implicit net for \"S1\"" {  } { { "library/fa2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2 fa2.v(19) " "Verilog HDL Implicit Net warning at fa2.v(19): created implicit net for \"S2\"" {  } { { "library/fa2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BS dataselector2.v(12) " "Verilog HDL Implicit Net warning at dataselector2.v(12): created implicit net for \"BS\"" {  } { { "library/dataselector2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/dataselector2.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SS dataselector2.v(13) " "Verilog HDL Implicit Net warning at dataselector2.v(13): created implicit net for \"SS\"" {  } { { "library/dataselector2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/dataselector2.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ASS dataselector2.v(14) " "Verilog HDL Implicit Net warning at dataselector2.v(14): created implicit net for \"ASS\"" {  } { { "library/dataselector2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/dataselector2.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C1 alu_32bit.v(10) " "Verilog HDL Implicit Net warning at alu_32bit.v(10): created implicit net for \"C1\"" {  } { { "alu_32bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_32bit.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C1 alu_8bit.v(17) " "Verilog HDL Implicit Net warning at alu_8bit.v(17): created implicit net for \"C1\"" {  } { { "alu_8bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C2 alu_8bit.v(18) " "Verilog HDL Implicit Net warning at alu_8bit.v(18): created implicit net for \"C2\"" {  } { { "alu_8bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C3 alu_8bit.v(19) " "Verilog HDL Implicit Net warning at alu_8bit.v(19): created implicit net for \"C3\"" {  } { { "alu_8bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C4 alu_8bit.v(20) " "Verilog HDL Implicit Net warning at alu_8bit.v(20): created implicit net for \"C4\"" {  } { { "alu_8bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C5 alu_8bit.v(21) " "Verilog HDL Implicit Net warning at alu_8bit.v(21): created implicit net for \"C5\"" {  } { { "alu_8bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C6 alu_8bit.v(22) " "Verilog HDL Implicit Net warning at alu_8bit.v(22): created implicit net for \"C6\"" {  } { { "alu_8bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C7 alu_8bit.v(23) " "Verilog HDL Implicit Net warning at alu_8bit.v(23): created implicit net for \"C7\"" {  } { { "alu_8bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C1 alu_16bit.v(10) " "Verilog HDL Implicit Net warning at alu_16bit.v(10): created implicit net for \"C1\"" {  } { { "alu_16bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_16bit.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_in2 alu_1bit.v(21) " "Verilog HDL Implicit Net warning at alu_1bit.v(21): created implicit net for \"C_in2\"" {  } { { "alu_1bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_in3 alu_1bit.v(22) " "Verilog HDL Implicit Net warning at alu_1bit.v(22): created implicit net for \"C_in3\"" {  } { { "alu_1bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_in4 alu_1bit.v(23) " "Verilog HDL Implicit Net warning at alu_1bit.v(23): created implicit net for \"C_in4\"" {  } { { "alu_1bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FA_out_s alu_1bit.v(25) " "Verilog HDL Implicit Net warning at alu_1bit.v(25): created implicit net for \"FA_out_s\"" {  } { { "alu_1bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683685 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Selector alu_1bit.v(28) " "Verilog HDL Implicit Net warning at alu_1bit.v(28): created implicit net for \"Selector\"" {  } { { "alu_1bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132683685 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "verilog-alu-qupj-block " "Elaborating entity \"verilog-alu-qupj-block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574132683778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32 ALU32:inst " "Elaborating entity \"ALU32\" for hierarchy \"ALU32:inst\"" {  } { { "verilog-alu-qupj-block.bdf" "inst" { Schematic "/home/katio/script/github.com/onokatio/verilog-alu/verilog-alu-qupj-block.bdf" { { 120 168 344 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574132683779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU16 ALU32:inst\|ALU16:alu16_1 " "Elaborating entity \"ALU16\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\"" {  } { { "alu_32bit.v" "alu16_1" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_32bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574132683780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU8 ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1 " "Elaborating entity \"ALU8\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\"" {  } { { "alu_16bit.v" "alu8_1" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_16bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574132683780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1 " "Elaborating entity \"ALU\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\"" {  } { { "alu_8bit.v" "alu_1" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574132683781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KATIO_AND2 ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|KATIO_AND2:set_1_when_mode000 " "Elaborating entity \"KATIO_AND2\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|KATIO_AND2:set_1_when_mode000\"" {  } { { "alu_1bit.v" "set_1_when_mode000" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574132683784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KATIO_NAND2 ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|KATIO_AND2:set_1_when_mode000\|KATIO_NAND2:new_nand " "Elaborating entity \"KATIO_NAND2\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|KATIO_AND2:set_1_when_mode000\|KATIO_NAND2:new_nand\"" {  } { { "library/and2.v" "new_nand" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/and2.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574132683785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT1 ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|KATIO_AND2:set_1_when_mode000\|NOT1:new_not " "Elaborating entity \"NOT1\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|KATIO_AND2:set_1_when_mode000\|NOT1:new_not\"" {  } { { "library/and2.v" "new_not" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/and2.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574132683786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KATIO_OR2 ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|KATIO_OR2:set_0_when_mode010 " "Elaborating entity \"KATIO_OR2\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|KATIO_OR2:set_0_when_mode010\"" {  } { { "alu_1bit.v" "set_0_when_mode010" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574132683787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA2 ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|FA2:new_fa " "Elaborating entity \"FA2\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|FA2:new_fa\"" {  } { { "alu_1bit.v" "new_fa" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574132683793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATASELECTOR2 ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|DATASELECTOR2:output_ds " "Elaborating entity \"DATASELECTOR2\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|DATASELECTOR2:output_ds\"" {  } { { "alu_1bit.v" "output_ds" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574132683800 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_8 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_8\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_8" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684370 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_7 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_7\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_7" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 23 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684371 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_6 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_6\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_6" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684372 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_5 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_5\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_5" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684373 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_4 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_4\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_4" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684375 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_3 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_3\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_3" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684376 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_2 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_2\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_2" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 18 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684377 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_1 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_1\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_1" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 17 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684378 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_8 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_8\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_8" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684380 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_7 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_7\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_7" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 23 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684381 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_6 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_6\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_6" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684382 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_5 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_5\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_5" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684384 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_4 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_4\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_4" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684385 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_3 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_3\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_3" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684386 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_2 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_2\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_2" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 18 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684387 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_1 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_1\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_1" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 17 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684389 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_8 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_8\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_8" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684390 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_7 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_7\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_7" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 23 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684392 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_6 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_6\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_6" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684393 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_5 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_5\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_5" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684394 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_4 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_4\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_4" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684396 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_3 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_3\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_3" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684397 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_2 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_2\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_2" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 18 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684398 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_1 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_1\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_1" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 17 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574132684399 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1574132685268 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574132685437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574132685706 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574132685706 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574132685750 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574132685750 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574132685750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574132685750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1074 " "Peak virtual memory: 1074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574132685759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 12:04:45 2019 " "Processing ended: Tue Nov 19 12:04:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574132685759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574132685759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574132685759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574132685759 ""}
{ "Info" "ICPT_EVAL_MODE" "10 Nov 29, 2019 " "Thank you for using the Quartus II software 30-day evaluation. You have 10 days remaining (until Nov 29, 2019) to use the Quartus II software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus II software with compilation and simulation support." 0 0 "Quartus II" 0 -1 1574132687319 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574132687491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574132687492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 12:04:47 2019 " "Processing started: Tue Nov 19 12:04:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574132687492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574132687492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj " "Command: quartus_fit --read_settings_files=off --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574132687493 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574132687751 ""}
{ "Info" "0" "" "Project  = verilog-alu-qupj" {  } {  } 0 0 "Project  = verilog-alu-qupj" 0 0 "Fitter" 0 0 1574132687751 ""}
{ "Info" "0" "" "Revision = verilog-alu-qupj" {  } {  } 0 0 "Revision = verilog-alu-qupj" 0 0 "Fitter" 0 0 1574132687751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1574132687817 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "verilog-alu-qupj EP2AGZ225FF35I3 " "Automatically selected device EP2AGZ225FF35I3 for design verilog-alu-qupj" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1574132688043 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1574132688106 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1574132688106 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574132688545 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGZ225FF35C3 " "Device EP2AGZ225FF35C3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574132688603 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGZ300FF35C3 " "Device EP2AGZ300FF35C3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574132688603 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGZ300FF35I3 " "Device EP2AGZ300FF35I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574132688603 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGZ350FF35C3 " "Device EP2AGZ350FF35C3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574132688603 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGZ350FF35I3 " "Device EP2AGZ350FF35I3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574132688603 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574132688603 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ T29 " "Pin ~ALTERA_DATA0~ is reserved at location T29" {  } { { "/home/katio/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/katio/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/katio/script/github.com/onokatio/verilog-alu/" { { 0 { 0 ""} 0 1560 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574132688606 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574132688606 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574132688607 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "100 100 " "No exact pin location assignment(s) for 100 pins of 100 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1574132690142 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "verilog-alu-qupj.sdc " "Synopsys Design Constraints File file not found: 'verilog-alu-qupj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574132690346 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574132690346 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1574132690346 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1574132690347 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574132690348 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1574132690348 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574132690349 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574132690353 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574132690353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574132690353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574132690353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574132690354 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574132690354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574132690354 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574132690354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574132690355 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1574132690355 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574132690355 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "100 unused 2.5V 68 32 0 " "Number of I/O pins in group: 100 (unused VREF, 2.5V VCCIO, 68 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1574132690357 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1574132690357 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1574132690357 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 46 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1C does not use undetermined 1 41 " "I/O bank number 1C does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 40 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 24 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 30 " "I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4C does not use undetermined 0 30 " "I/O bank number 4C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4B does not use undetermined 0 24 " "I/O bank number 4B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 40 " "I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6C does not use undetermined 0 42 " "I/O bank number 6C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 46 " "I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 40 " "I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7B does not use undetermined 0 24 " "I/O bank number 7B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7C does not use undetermined 0 30 " "I/O bank number 7C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 32 " "I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 24 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 40 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL11 does not use undetermined 0 0 " "I/O bank number QL11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL2 does not use undetermined 0 0 " "I/O bank number QL2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL10 does not use undetermined 0 0 " "I/O bank number QL10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR10 does not use undetermined 0 0 " "I/O bank number QR10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR0 does not use undetermined 0 0 " "I/O bank number QR0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR1 does not use undetermined 0 0 " "I/O bank number QR1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR2 does not use undetermined 0 0 " "I/O bank number QR2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR11 does not use undetermined 0 0 " "I/O bank number QR11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574132690374 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1574132690374 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1574132690374 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574132690460 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1574132690463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574132693805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574132694048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574132694115 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574132695090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574132695090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574132697764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X24_Y84 X35_Y96 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y84 to location X35_Y96" {  } { { "loc" "" { Generic "/home/katio/script/github.com/onokatio/verilog-alu/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y84 to location X35_Y96"} { { 12 { 0 ""} 24 84 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1574132704626 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574132704626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574132704915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1574132704915 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1574132704915 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574132704915 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574132706267 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574132706288 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574132706768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574132706777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574132707236 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574132707858 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/katio/script/github.com/onokatio/verilog-alu/output_files/verilog-alu-qupj.fit.smsg " "Generated suppressed messages file /home/katio/script/github.com/onokatio/verilog-alu/output_files/verilog-alu-qupj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574132709494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1638 " "Peak virtual memory: 1638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574132709699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 12:05:09 2019 " "Processing ended: Tue Nov 19 12:05:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574132709699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574132709699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574132709699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574132709699 ""}
{ "Info" "ICPT_EVAL_MODE" "10 Nov 29, 2019 " "Thank you for using the Quartus II software 30-day evaluation. You have 10 days remaining (until Nov 29, 2019) to use the Quartus II software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus II software with compilation and simulation support." 0 0 "Fitter" 0 -1 1574132711525 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574132711528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574132711529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 12:05:11 2019 " "Processing started: Tue Nov 19 12:05:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574132711529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574132711529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj " "Command: quartus_asm --read_settings_files=off --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574132711530 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode." {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode." 0 0 "Assembler" 0 -1 1574132711899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "875 " "Peak virtual memory: 875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574132711935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 12:05:11 2019 " "Processing ended: Tue Nov 19 12:05:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574132711935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574132711935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574132711935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574132711935 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574132712554 ""}
{ "Info" "ICPT_EVAL_MODE" "10 Nov 29, 2019 " "Thank you for using the Quartus II software 30-day evaluation. You have 10 days remaining (until Nov 29, 2019) to use the Quartus II software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus II software with compilation and simulation support." 0 0 "Assembler" 0 -1 1574132714089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574132714166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574132714167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 12:05:13 2019 " "Processing started: Tue Nov 19 12:05:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574132714167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574132714167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta verilog-alu-qupj -c verilog-alu-qupj " "Command: quartus_sta verilog-alu-qupj -c verilog-alu-qupj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574132714167 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1574132714221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574132714290 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1574132714447 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1574132714447 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "verilog-alu-qupj.sdc " "Synopsys Design Constraints File file not found: 'verilog-alu-qupj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1574132714841 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574132714841 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1574132714841 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1574132714842 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1574132714842 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1574132714842 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1574132714843 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1574132714849 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "Quartus II" 0 0 1574132714850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132714850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132714853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132714854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132714854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132714855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132714855 ""}
{ "Info" "0" "" "Analyzing Slow 900mV -40C Model" {  } {  } 0 0 "Analyzing Slow 900mV -40C Model" 0 0 "Quartus II" 0 0 1574132714939 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1574132714987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1574132717025 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574132717083 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1574132717083 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1574132717083 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1574132717083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132717084 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132717093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132717097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132717101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132717105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132717110 ""}
{ "Info" "0" "" "Analyzing Fast 900mV -40C Model" {  } {  } 0 0 "Analyzing Fast 900mV -40C Model" 0 0 "Quartus II" 0 0 1574132717208 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574132717330 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1574132717330 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1574132717331 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1574132717331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132717340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132717349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132717356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132717364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574132717371 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1574132717708 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1574132717708 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574132717796 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1574132717796 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1574132717796 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1574132717796 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574132717818 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574132717821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1123 " "Peak virtual memory: 1123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574132717959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 12:05:17 2019 " "Processing ended: Tue Nov 19 12:05:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574132717959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574132717959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574132717959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574132717959 ""}
{ "Info" "ICPT_EVAL_MODE" "10 Nov 29, 2019 " "Thank you for using the Quartus II software 30-day evaluation. You have 10 days remaining (until Nov 29, 2019) to use the Quartus II software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus II software with compilation and simulation support." 0 0 "Quartus II" 0 -1 1574132719958 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574132719959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574132719961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 12:05:19 2019 " "Processing started: Tue Nov 19 12:05:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574132719961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574132719961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj " "Command: quartus_eda --read_settings_files=off --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574132719961 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog-alu-qupj_3_900mv_100c_slow.vho /home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/ simulation " "Generated file verilog-alu-qupj_3_900mv_100c_slow.vho in folder \"/home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574132720647 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog-alu-qupj_3_900mv_-40c_slow.vho /home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/ simulation " "Generated file verilog-alu-qupj_3_900mv_-40c_slow.vho in folder \"/home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574132720704 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog-alu-qupj_min_900mv_-40c_fast.vho /home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/ simulation " "Generated file verilog-alu-qupj_min_900mv_-40c_fast.vho in folder \"/home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574132720755 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog-alu-qupj.vho /home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/ simulation " "Generated file verilog-alu-qupj.vho in folder \"/home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574132720812 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog-alu-qupj_3_900mv_100c_vhd_slow.sdo /home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/ simulation " "Generated file verilog-alu-qupj_3_900mv_100c_vhd_slow.sdo in folder \"/home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574132720856 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog-alu-qupj_3_900mv_-40c_vhd_slow.sdo /home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/ simulation " "Generated file verilog-alu-qupj_3_900mv_-40c_vhd_slow.sdo in folder \"/home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574132720899 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog-alu-qupj_min_900mv_-40c_vhd_fast.sdo /home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/ simulation " "Generated file verilog-alu-qupj_min_900mv_-40c_vhd_fast.sdo in folder \"/home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574132720941 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog-alu-qupj_vhd.sdo /home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/ simulation " "Generated file verilog-alu-qupj_vhd.sdo in folder \"/home/katio/script/github.com/onokatio/verilog-alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574132720984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1166 " "Peak virtual memory: 1166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574132721033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 12:05:21 2019 " "Processing ended: Tue Nov 19 12:05:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574132721033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574132721033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574132721033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574132721033 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus II Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574132721155 ""}
{ "Info" "ICPT_EVAL_MODE" "10 Nov 29, 2019 " "Thank you for using the Quartus II software 30-day evaluation. You have 10 days remaining (until Nov 29, 2019) to use the Quartus II software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus II software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus II software with compilation and simulation support." 0 0 "Quartus II" 0 -1 1574132746145 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574132746147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574132746148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 12:05:46 2019 " "Processing started: Tue Nov 19 12:05:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574132746148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1574132746148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp verilog-alu-qupj -c verilog-alu-qupj --netlist_type=sgate " "Command: quartus_npp verilog-alu-qupj -c verilog-alu-qupj --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1574132746148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "905 " "Peak virtual memory: 905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574132746316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 12:05:46 2019 " "Processing ended: Tue Nov 19 12:05:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574132746316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574132746316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574132746316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1574132746316 ""}
