

================================================================
== Vitis HLS Report for 'fully2_cnn'
================================================================
* Date:           Tue Jul 20 14:31:27 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        fully2_cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   40|   40|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1   |        2|        2|         2|          1|          1|     2|       yes|
        |- fc_layer2_label1  |       27|       27|         3|          3|         64|     9|       yes|
        |- fc_layer2_label2  |        3|        3|         3|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 3, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 3, D = 3, States = { 6 7 8 }
  Pipeline-2 : II = 1, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 14 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_V = alloca i64 1" [fully2_cnn.cpp:15]   --->   Operation 20 'alloca' 'output_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i32 %output_V, i64 0, i64 0"   --->   Operation 21 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%store_ln731 = store i32 0, i8 %output_V_addr"   --->   Operation 22 'store' 'store_ln731' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%read_V = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'read_V' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %read_V" [fully2_cnn.cpp:19]   --->   Operation 24 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%br_ln19 = br void" [fully2_cnn.cpp:19]   --->   Operation 25 'br' 'br_ln19' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i2 %add_ln19, void %.split, i2 0, void" [fully2_cnn.cpp:19]   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.54ns)   --->   "%add_ln19 = add i2 %i, i2 1" [fully2_cnn.cpp:19]   --->   Operation 27 'add' 'add_ln19' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.44ns)   --->   "%icmp_ln19 = icmp_eq  i2 %i, i2 2" [fully2_cnn.cpp:19]   --->   Operation 29 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %.split, void" [fully2_cnn.cpp:19]   --->   Operation 31 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i" [fully2_cnn.cpp:19]   --->   Operation 32 'zext' 'i_cast' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_addr = getelementptr i25 %fc_layer2_weights_V, i64 0, i64 %i_cast"   --->   Operation 33 'getelementptr' 'fc_layer2_weights_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.67ns)   --->   "%r_V = load i5 %fc_layer2_weights_V_addr"   --->   Operation 34 'load' 'r_V' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 20> <ROM>

State 3 <SV = 2> <Delay = 5.33>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [fully2_cnn.cpp:16]   --->   Operation 35 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (0.67ns)   --->   "%r_V = load i5 %fc_layer2_weights_V_addr"   --->   Operation 36 'load' 'r_V' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 20> <ROM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i25 %r_V"   --->   Operation 37 'sext' 'sext_ln1115' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.42ns)   --->   "%r_V_1 = mul i56 %sext_ln1115, i56 %sext_ln19"   --->   Operation 38 'mul' 'r_V_1' <Predicate = (!icmp_ln19)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %r_V_1, i32 24, i32 55"   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%output_V_addr_2 = getelementptr i32 %output_V, i64 0, i64 %i_cast" [fully2_cnn.cpp:20]   --->   Operation 40 'getelementptr' 'output_V_addr_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.23ns)   --->   "%store_ln20 = store i32 %trunc_ln, i8 %output_V_addr_2" [fully2_cnn.cpp:20]   --->   Operation 41 'store' 'store_ln20' <Predicate = (!icmp_ln19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.23>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%output_V_addr_1 = getelementptr i32 %output_V, i64 0, i64 1"   --->   Operation 43 'getelementptr' 'output_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (1.23ns)   --->   "%output_V_load = load i8 %output_V_addr"   --->   Operation 44 'load' 'output_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_4 : Operation 45 [2/2] (1.23ns)   --->   "%output_V_load_1 = load i8 %output_V_addr_1"   --->   Operation 45 'load' 'output_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 5 <SV = 3> <Delay = 1.23>
ST_5 : Operation 46 [1/2] (1.23ns)   --->   "%output_V_load = load i8 %output_V_addr"   --->   Operation 46 'load' 'output_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_5 : Operation 47 [1/2] (1.23ns)   --->   "%output_V_load_1 = load i8 %output_V_addr_1"   --->   Operation 47 'load' 'output_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_5 : Operation 48 [1/1] (0.42ns)   --->   "%br_ln22 = br void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [fully2_cnn.cpp:22]   --->   Operation 48 'br' 'br_ln22' <Predicate = true> <Delay = 0.42>

State 6 <SV = 4> <Delay = 0.72>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%j = phi i4 %add_ln22, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i4 1, void" [fully2_cnn.cpp:22]   --->   Operation 49 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%lhs_2 = phi i32 %trunc_ln708_2, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i32 %output_V_load_1, void"   --->   Operation 50 'phi' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%lhs = phi i32 %trunc_ln708_1, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i32 %output_V_load, void"   --->   Operation 51 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.72ns)   --->   "%icmp_ln22 = icmp_eq  i4 %j, i4 10" [fully2_cnn.cpp:22]   --->   Operation 52 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 53 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, void" [fully2_cnn.cpp:22]   --->   Operation 54 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %j, i1 0"   --->   Operation 55 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i5 %tmp"   --->   Operation 56 'zext' 'zext_ln1116' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_addr_1 = getelementptr i25 %fc_layer2_weights_V, i64 0, i64 %zext_ln1116"   --->   Operation 57 'getelementptr' 'fc_layer2_weights_V_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (0.67ns)   --->   "%r_V_2 = load i5 %fc_layer2_weights_V_addr_1"   --->   Operation 58 'load' 'r_V_2' <Predicate = (!icmp_ln22)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 20> <ROM>

State 7 <SV = 5> <Delay = 5.19>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln1116 = or i5 %tmp, i5 1"   --->   Operation 59 'or' 'or_ln1116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 0, i5 %or_ln1116"   --->   Operation 60 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_addr_2 = getelementptr i25 %fc_layer2_weights_V, i64 0, i64 %tmp_1"   --->   Operation 61 'getelementptr' 'fc_layer2_weights_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%read_V_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'read' 'read_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %read_V_1"   --->   Operation 63 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/2] (0.67ns)   --->   "%r_V_2 = load i5 %fc_layer2_weights_V_addr_1"   --->   Operation 64 'load' 'r_V_2' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 20> <ROM>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1115_1 = sext i25 %r_V_2"   --->   Operation 65 'sext' 'sext_ln1115_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (3.42ns)   --->   "%r_V_3 = mul i56 %sext_ln1115_1, i56 %sext_ln1116"   --->   Operation 66 'mul' 'r_V_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs, i24 0"   --->   Operation 67 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.09ns)   --->   "%ret_V = add i56 %lhs_1, i56 %r_V_3"   --->   Operation 68 'add' 'ret_V' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V, i32 24, i32 55"   --->   Operation 69 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [2/2] (0.67ns)   --->   "%r_V_4 = load i5 %fc_layer2_weights_V_addr_2"   --->   Operation 70 'load' 'r_V_4' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 20> <ROM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_2, i24 0"   --->   Operation 71 'bitconcatenate' 'lhs_3' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 5.19>
ST_8 : Operation 72 [1/1] (0.79ns)   --->   "%add_ln22 = add i4 %j, i4 1" [fully2_cnn.cpp:22]   --->   Operation 72 'add' 'add_ln22' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 64, i32 0, i32 0, i32 0, void @empty_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/2] (0.67ns)   --->   "%r_V_4 = load i5 %fc_layer2_weights_V_addr_2"   --->   Operation 75 'load' 'r_V_4' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 20> <ROM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1115_2 = sext i25 %r_V_4"   --->   Operation 76 'sext' 'sext_ln1115_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (3.42ns)   --->   "%r_V_5 = mul i56 %sext_ln1115_2, i56 %sext_ln1116"   --->   Operation 77 'mul' 'r_V_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (1.09ns)   --->   "%ret_V_1 = add i56 %lhs_3, i56 %r_V_5"   --->   Operation 78 'add' 'ret_V_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_1, i32 24, i32 55"   --->   Operation 79 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 80 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.23>
ST_9 : Operation 81 [1/1] (1.23ns)   --->   "%store_ln727 = store i32 %lhs, i8 %output_V_addr"   --->   Operation 81 'store' 'store_ln727' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_9 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln727 = store i32 %lhs_2, i8 %output_V_addr_1"   --->   Operation 82 'store' 'store_ln727' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_9 : Operation 83 [1/1] (0.42ns)   --->   "%br_ln30 = br void %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [fully2_cnn.cpp:30]   --->   Operation 83 'br' 'br_ln30' <Predicate = true> <Delay = 0.42>

State 10 <SV = 6> <Delay = 1.23>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%i_1 = phi i2 %add_ln30, void %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i2 0, void" [fully2_cnn.cpp:30]   --->   Operation 84 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.54ns)   --->   "%add_ln30 = add i2 %i_1, i2 1" [fully2_cnn.cpp:30]   --->   Operation 85 'add' 'add_ln30' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 86 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.44ns)   --->   "%icmp_ln30 = icmp_eq  i2 %i_1, i2 2" [fully2_cnn.cpp:30]   --->   Operation 87 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 88 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %_Z9fc_layer2RN3hls6streamI8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELi0EEES6_PA2_S4_PS4_.exit" [fully2_cnn.cpp:30]   --->   Operation 89 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%i_1_cast = zext i2 %i_1" [fully2_cnn.cpp:30]   --->   Operation 90 'zext' 'i_1_cast' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%output_V_addr_3 = getelementptr i32 %output_V, i64 0, i64 %i_1_cast"   --->   Operation 91 'getelementptr' 'output_V_addr_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_10 : Operation 92 [2/2] (1.23ns)   --->   "%output_V_load_2 = load i8 %output_V_addr_3"   --->   Operation 92 'load' 'output_V_load_2' <Predicate = (!icmp_ln30)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i2 %i_1"   --->   Operation 93 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 3.66>
ST_11 : Operation 94 [1/2] (1.23ns)   --->   "%output_V_load_2 = load i8 %output_V_addr_3"   --->   Operation 94 'load' 'output_V_load_2' <Predicate = (!icmp_ln30)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_11 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%select_ln703 = select i1 %trunc_ln703, i32 5783106, i32 8761062"   --->   Operation 95 'select' 'select_ln703' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln32)   --->   "%select_ln703_1 = select i1 %trunc_ln703, i31 5783106, i31 8761062"   --->   Operation 96 'select' 'select_ln703_1' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln32)   --->   "%trunc_ln703_1 = trunc i32 %output_V_load_2"   --->   Operation 97 'trunc' 'trunc_ln703_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (1.01ns) (out node of the LUT)   --->   "%a_V = add i32 %output_V_load_2, i32 %select_ln703"   --->   Operation 98 'add' 'a_V' <Predicate = (!icmp_ln30)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln32 = add i31 %trunc_ln703_1, i31 %select_ln703_1" [./headers1/activations.h:32]   --->   Operation 99 'add' 'add_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.99ns)   --->   "%icmp_ln1494 = icmp_sgt  i32 %a_V, i32 0"   --->   Operation 100 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln30)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.41ns)   --->   "%select_ln34 = select i1 %icmp_ln1494, i31 %add_ln32, i31 0" [./headers1/activations.h:34]   --->   Operation 101 'select' 'select_ln34' <Predicate = (!icmp_ln30)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i31 %select_ln34" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 102 'zext' 'zext_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_11 : Operation 103 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %zext_ln0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'write' 'write_ln174' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [fully2_cnn.cpp:16]   --->   Operation 104 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_12 : Operation 105 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %zext_ln0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 105 'write' 'write_ln174' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [fully2_cnn.cpp:46]   --->   Operation 107 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('output.V', fully2_cnn.cpp:15) [11]  (0 ns)
	'getelementptr' operation ('output_V_addr') [12]  (0 ns)
	'store' operation ('store_ln731') of constant 0 on array 'output.V', fully2_cnn.cpp:15 [13]  (1.24 ns)

 <State 2>: 0.677ns
The critical path consists of the following:
	'phi' operation ('i', fully2_cnn.cpp:19) with incoming values : ('add_ln19', fully2_cnn.cpp:19) [18]  (0 ns)
	'getelementptr' operation ('fc_layer2_weights_V_addr') [26]  (0 ns)
	'load' operation ('r.V') on array 'fc_layer2_weights_V' [28]  (0.677 ns)

 <State 3>: 5.33ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'fc_layer2_weights_V' [28]  (0.677 ns)
	'mul' operation ('r.V') [30]  (3.42 ns)
	'store' operation ('store_ln20', fully2_cnn.cpp:20) of variable 'trunc_ln' on array 'output.V', fully2_cnn.cpp:15 [33]  (1.24 ns)

 <State 4>: 1.24ns
The critical path consists of the following:
	'load' operation ('output_V_load') on array 'output.V', fully2_cnn.cpp:15 [37]  (1.24 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'load' operation ('output_V_load') on array 'output.V', fully2_cnn.cpp:15 [37]  (1.24 ns)

 <State 6>: 0.721ns
The critical path consists of the following:
	'phi' operation ('j', fully2_cnn.cpp:22) with incoming values : ('add_ln22', fully2_cnn.cpp:22) [41]  (0 ns)
	'icmp' operation ('icmp_ln22', fully2_cnn.cpp:22) [44]  (0.721 ns)

 <State 7>: 5.19ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'fc_layer2_weights_V' [59]  (0.677 ns)
	'mul' operation ('r.V') [61]  (3.42 ns)
	'add' operation ('ret.V') [63]  (1.1 ns)

 <State 8>: 5.19ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'fc_layer2_weights_V' [65]  (0.677 ns)
	'mul' operation ('r.V') [67]  (3.42 ns)
	'add' operation ('ret.V') [69]  (1.1 ns)

 <State 9>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln727') of variable 'lhs' on array 'output.V', fully2_cnn.cpp:15 [73]  (1.24 ns)

 <State 10>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i', fully2_cnn.cpp:30) with incoming values : ('add_ln30', fully2_cnn.cpp:30) [77]  (0 ns)
	'getelementptr' operation ('output_V_addr_3') [86]  (0 ns)
	'load' operation ('output_V_load_2') on array 'output.V', fully2_cnn.cpp:15 [87]  (1.24 ns)

 <State 11>: 3.66ns
The critical path consists of the following:
	'load' operation ('output_V_load_2') on array 'output.V', fully2_cnn.cpp:15 [87]  (1.24 ns)
	'add' operation ('a.V') [92]  (1.02 ns)
	'icmp' operation ('icmp_ln1494') [94]  (0.991 ns)
	'select' operation ('select_ln34', ./headers1/activations.h:34) [95]  (0.418 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
