// Seed: 399253511
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    output supply1 id_2
);
  specify
    (id_4 => id_5) = 1;
    (id_6 => id_7) = 1;
  endspecify
endmodule
module module_1 (
    output wire id_0,
    inout supply1 id_1,
    output supply1 id_2,
    output wor id_3,
    input tri1 id_4,
    output tri1 id_5
);
  wire id_7;
  module_0(
      id_3, id_1, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  module_2(
      id_4, id_4, id_5, id_4, id_4, id_4
  ); id_6(
      {id_4{1}}, id_3, 1
  );
  wire id_7 = id_7;
  wire id_8;
endmodule
