---
title:  "Ripple Counter with T FF"
excerpt: "Ripple Counter with T FF"

categories:
  - Counter
tags:
  - [FPGA, Verilog, Logic, Counter]

toc: true
toc_sticky: true

date: 2022-03-03
last_modified_at: 2022-03-03
---

# Logic

![RP_T](/images/2022-03-03-RP_T/logic.png)

---

# Design Source

```verilog
module Ripple_T #(parameter size = 4)(
  q,
  clk,
  clr,
  t
  );

  output [size-1:0]q;
  input clk;
  input clr;
  input t;

  genvar i;
  generate
    for(i=0; i<size; i=i+1)
    begin : Neg_TFF
      if(i == 0)
        T_FF_neg neg_T(.q(q[i]), .clk(clk), .clr(clr), .t(t));

      else
        T_FF_neg neg_T(.q(q[i]), .clk(q[i-1]), .clr(clr), .t(t));
    end
  endgenerate
endmodule
```
---

# Simulation Source

```verilog
module Tb_RIPPLE();
  reg clk; 
  reg clr; 
  reg T;
  wire [3:0]Q;
  
  Ripple_T sim_Ripple_T(Q, clk, clr, T);
  
  initial
  begin
    clr = 1'b1;
    T = 1'b1;
      
    clk = 1'b0;
    forever
      #10 clk = ~clk;
  end
  
  initial
  begin
    #50 clr=1'b0;
    #100 $stop;
  end
endmodule
```
---

# Simulation data

![Tb_RP_T](/images/2022-01-31-RP_T/tb.png)

---

<details>
<summary>Neg T FF</summary>
<div markdown="1">

Neg T FF

```verilog
module T_FF_neg(
  q,
  clk,
  clr,
  t
  );

  output reg q;
  input clk;
  input clr;
  input t;

  always@(negedge clk, posedge clr)
  begin
    if(clr)
      q <= 1'b0;
        
    else if(t)
      q <= ~q;
  end
endmodule
```

</div>
</details>