
########			REPORT FOR HIGH FANOUT NETS			########

CLOCK GLOBAL THRESHOLD - 2
ASYNC GLOBAL THRESHOLD - 800
GLOBAL THRESHOLD - 5000

NET NAME                                                                                                          CLOCK LOADS     ASYNC RST LOADS     DATA LOADS     TOTAL FANOUT     GLOBAL BUFFER PRESENT
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0_Logic_Clock                                                                                         45458           0                   0              45458            YES                  
Clock_Reset_0_Main_CLOCK_0                                                                                        3783            0                   0              3783             YES                  
Clock_Reset_0_UART_CLOCK_1                                                                                        1047            0                   0              1047             YES                  
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0     406             0                   0              406              YES                  
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0     406             0                   0              406              YES                  
FTDI_CLK                                                                                                          251             0                   0              251              YES                  
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R       94              0                   0              94               YES                  
Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R       94              0                   0              94               YES                  
Clock_Reset_0_XCVR_CTRL_Clock_40M                                                                                 66              0                   4              70               YES                  
Clock_Reset_0.PF_OSC_C0_0_RCOSC_160MHZ_GL                                                                         4               0                   0              4                YES                  
GPIO_0_net_0                                                                                                      2               0                   12             14               YES                  
Clock_Reset_0_Ref_Clock                                                                                           2               0                   4              6                YES                  
Transceiver_Main_0.Chain_arst1                                                                                    0               6155                0              6155             YES                  
dff_arst                                                                                                          0               3488                0              3488             YES                  
INT_DataFifo_Reset_N_arst                                                                                         0               1341                0              1341             YES                  
Chain_arst1_0                                                                                                     0               989                 0              989              YES                  
Chain_arst1                                                                                                       0               878                 0              878              YES                  
AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.WR_INDEX[4]                      0               0                   9345           9345             YES                  
AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.WR_INDEX[3]                      0               0                   9345           9345             YES                  
AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.WR_INDEX[4]                      0               0                   9345           9345             YES                  
AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.WR_INDEX[3]                      0               0                   9345           9345             YES                  
AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO_2.WR_INDEX[6]                    0               0                   7283           7283             YES                  
AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO_2.WR_INDEX[5]                    0               0                   7283           7283             YES                  
AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO_2.WR_INDEX[6]                    0               0                   7283           7283             YES                  
AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO_2.WR_INDEX[5]                    0               0                   7283           7283             YES                  
===========================================================================================================================================================================================================
