// Seed: 1989462348
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output id_26;
  output id_25;
  output id_24;
  output id_23;
  input id_22;
  inout id_21;
  inout id_20;
  inout id_19;
  output id_18;
  output id_17;
  output id_16;
  input id_15;
  inout id_14;
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg id_26;
  genvar id_27;
  assign id_6[1] = id_19;
  logic id_28, id_29;
  logic id_30, id_31;
  assign id_23[1] = (1'b0);
  tri0 id_32;
  type_39 id_33 (
      .id_0(1),
      .id_1(1'b0 >> 1)
  );
  always @(1 or negedge id_2.id_10) id_24 = 1;
  always @(1'b0 or 1) if (id_26 - 1) id_26 <= #1  (id_26);
  type_40 id_34 (
      .id_0(id_4),
      .id_1((1)),
      .id_2(id_7),
      .id_3(1),
      .id_4(1),
      .id_5(1'b0),
      .id_6(id_32[1]),
      .id_7(1),
      .id_8((id_17 || 1)),
      .id_9(id_6)
  );
  assign id_26 = 1;
  type_41(
      1, id_8, id_25, 1
  );
  always @* begin
    id_4 <= id_21;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  input id_2;
  input id_1;
  type_27(
      1, 1 - 1 & 1
  );
  logic id_26;
endmodule
