Supper MOSFET Calculator(SMC)
ï¬	Triode Mode: (ğ‘‰ğºğ‘†âˆ’1>ğ‘‰ğ·ğ‘†)
Current and Gain Calculation: 
ğ¼ğ·=13â‹…ğ‘Šâ‹…(2(ğ‘‰ğºğ‘†âˆ’1)ğ‘‰ğ·ğ‘†âˆ’ğ‘‰ğ·ğ‘†2)
ğ‘”ğ‘š=23â‹…ğ‘Šâ‹…ğ‘‰ğ·ğ‘†
ï¬	Saturation mode: ğ‘‰ğºğ‘†âˆ’1â‰¤ğ‘‰ğ·ğ‘†
Current and Gain Calculation:
ğ¼ğ·=13â‹…ğ‘Šâ‹…(ğ‘‰ğºğ‘†âˆ’1)2
ğ‘”ğ‘š=23â‹…ğ‘Šâ‹…(ğ‘‰ğºğ‘†âˆ’1) 

Step 1: Calculate Current or Gain for 6 Inputs
â€¢  Observe the common factors: W, division by 3, and ğ‘‰GSâˆ’1ğ‘‰_GS - 1VGSâˆ’1.
â€¢  Optimize by factoring out common terms and deferring the division by 3 until after sorting.

Step 2: Sort 6 Results
Implemented with â€œ6-input sorting network". 

Step 3: Compute Average
Use a multiplexer (MUX) to select either the top 3 or bottom 3 values.
ï¬	Current Calculation:
Top 3 : ğ¼ğ‘ğ‘£ğ‘”=112â‹…(3Ã—ğ‘›0+4Ã—ğ‘›1+5Ã—ğ‘›2)
Bottom 3 : ğ¼ğ‘ğ‘£ğ‘”=112â‹…(3Ã—ğ‘›3+4Ã—ğ‘›4+5Ã—ğ‘›5)
ï¬	Gain Calculation:
Top 3 : ğ‘”ğ‘ğ‘£ğ‘”=13â‹…(ğ‘›0+ğ‘›1+ğ‘›2)
Bottom 3 : ğ‘”ğ‘ğ‘£ğ‘”=13â‹…(ğ‘›3+ğ‘›4+ğ‘›5)

Key Learnings:
â€¢	Factor out common operations to reduce hardware usage.
â€¢	Delay costly operations like multiplication and division until necessary. E.g. The division can be postponed until after sorting, reducing the number of dividers from 6 (one for each input) to 3 (only for the sorted results).
â€¢	You can use a Multiplexer to select operand A and operand B before performing multiplication. This approach helps to save one multiplier.
â€¢	Multiplication optimized by the Design Compiler usually has better performance than trying to optimize it manually. Simplify logic to make it easier for the Design Compiler to optimize.
â€¢	Avoid premature optimization in simple designs; focus on understanding the synthesis report.
â€¢	You can replace dividers with a lookup table (case statement) to lower cell area, but I didnâ€™t implement it in my attempt.
