% intro
@misc{tsmc5nm,
  author = {{TSMC}},
  title = {{TSMC and OIP Ecosystem Partners Deliver Industry’s First Complete Design Infrastructure for 5nm Process Technology}},
  howpublished = {\url{https://www.tsmc.com/uploadfile/pr/newspdf/THPGWQTHTH/NEWS_FILE_EN.pdf}},
  note = {Accessed: 2019-6-21}
}

@misc{itrs,
  author = {{ITRS}},
  title = {{International Technology Roadmap for Semiconductors}},
  howpublished = {\url{http://www.itrs2.net/}},
  note = {Accessed: 2019-5-21}
}

@inproceedings{photonics1,
  title={A 25Gb/s hybrid integrated silicon photonic transceiver in 28nm CMOS and SOI},
  author={Chen, Yanfei and Kibune, Masaya and Toda, Asako and Hayakawa, Akinori and Akiyama, Tomoyuki and Sekiguchi, Shigeaki and Ebe, Hiroji and Imaizumi, Nobuhiro and Akahoshi, Tomoyuki and Akiyama, Suguru and others},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={1--3},
  year={2015}
  %organization={IEEE}
}

@inproceedings{photonics2,
  title={A Single-Chip Optical Phased Array in a 3D-Integrated Silicon Photonics/65nm CMOS Technology},
  author={Kim, Taehwan and Bhargava, Pavan and Poulton, Christopher V and Notaros, Jelena and Yaacobi, Ami and Timurdogan, Erman and Baiocco, Christopher and Fahrenkopf, Nicholas and Kruger, Seth and Ngai, Tat and others},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={464--466},
  year={2019}
  %organization={IEEE}
}

@inproceedings{issccphotonics1,
  title={Integration of Photonics and Electronics},
  author={Smit, Meint and Williams, Kevin and van der Tol, Jos},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  year={2019}
}

@misc{processor,
  author = {{Rupp, Karl}},
  title = {{42 Years of Microprocessor Trend Data}},
  howpublished = {\url{https://www.karlrupp.net/2018/02/42-years-of-microprocessor-trend-data/}},
  note = {Accessed: 2019-6-21}
}

@misc{PCIe,
  author = {{TechPowerUp}},
  title = {{PCI-SIG Announces PCIe 6.0 Specification}},
  howpublished = {\url{https://www.techpowerup.com/256634/pci-sig-announces-pcie-6-0-specification}},
  note = {Accessed: 2019-7-26}
}

@article{danowitz2012cpu,
  title={{CPU DB: recording microprocessor history}},
  author={Danowitz, Andrew and Kelley, Kyle and Mao, James and Stevenson, John P and Horowitz, Mark},
  journal={Communications of the ACM},
  volume={55},
  number={4},
  pages={55--63},
  year={2012},
  publisher={ACM}
}

@article{dennard1974design,
  title={Design of ion-implanted MOSFET's with very small physical dimensions},
  author={Dennard, Robert H and Gaensslen, Fritz H and Rideout, V Leo and Bassous, Ernest and LeBlanc, Andre R},
  journal={IEEE Journal of Solid-State Circuits},
  volume={9},
  number={5},
  pages={256--268},
  year={1974},
  publisher={IEEE}
}

@article{autonomous,
  title={Multi-radio 5G architecture for connected and autonomous vehicles: application and design insights},
  author={Mavromatis, Ioannis and Tassi, Andrea and Rigazzi, Giovanni and Piechocki, Robert J and Nix, Andrew},
  journal={arXiv preprint arXiv:1801.09510},
  year={2018}
}

@misc{moore1965cramming,
  title={Cramming more components onto integrated circuits},
  author={Moore, Gordon E and others},
  year={1965},
  publisher={McGraw-Hill New York, NY, USA:}
}

@misc{abci,
  author = {{ABCI}},
  title = {{Commoditizing supercomputer cooling technologies to Cloud }},
  howpublished = {\url{https://abci.ai/en/about_abci/datacenter_facility.html}},
  note = {Accessed: 2019-6-22}
}

@misc{v100,
  author = {{nVidia}},
  title = {{NVIDIA TESLA V100 GPU ARCHITECTURE THE WORLD’S MOST ADVANCED DATA CENTER GPU}},
  howpublished = {\url{https://images.nvidia.com/content/volta-architecture/pdf/volta-architecture-whitepaper.pdf}},
  note = {Accessed: 2019-6-22}
}

@misc{3gpp,
  author = {{3GPP}},
  title = {{Mobile Broadband Standard Specifications}},
  howpublished = {\url{https://www.3gpp.org/specifications}},
  note = {Accessed: 2019-7-30}
}


@misc{a9,
  author = {{AnandTech}},
  title = {{The Apple iPhone 6s and iPhone 6s Plus Review}},
  howpublished = {\url{https://www.anandtech.com/show/9686/the-apple-iphone-6s-and-iphone-6s-plus-review/3}},
  note = {Accessed: 2019-6-22}
}

@misc{iphoneXS,
  author = {{Daniel Yang and Stacy Wegner}},
  title = {{Apple iPhone XS Max Teardown}},
  howpublished = {\url{https://www.techinsights.com/blog/apple-iphone-xs-max-teardown}},
  note = {Accessed: 2019-6-22}
}

@misc{galaxy,
  author = {{Yang Daniel and Stacy Wegner}},
  title = {{Samsung Galaxy S10 5G Teardown}},
  howpublished = {\url{https://www.techinsights.com/blog/samsung-galaxy-s10-5g-teardown}},
  note = {Accessed: 2019-6-22}
}

@inproceedings{sasaki2018experiment,
  title={Experiment on Over-100-Gbps Wireless Transmission with OAM-MIMO Multiplexing System in 28-GHz Band},
  author={Sasaki, Hirofumi and Lee, Doohwan and Fukumoto, Hiroyuki and Yagi, Yasunori and Kaho, Takana and Shiba, Hiroyuki and Shimizu, Takashi},
  booktitle={2018 IEEE Global Communications Conference (GLOBECOM)},
  pages={1--6},
  year={2018},
  organization={IEEE}
}

@inproceedings{wireline,
  title={A 161mW 56Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14nm FinFET},
  author={Kim, Gain and Kull, Lukas and Luu, Danny and Braendli, Matthias and Menolfi, Christian and Francese, Pier-Andrea and Yueksel, Hazar and Aprile, Cosimo and Morf, Thomas and Kossel, Marcel and others},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  year={2019}
}

@article{wireline2,
  title={{A 52-Gb/s ADC-based PAM-4 receiver with comparator-assisted 2-bit/stage SAR ADC and partially unrolled DFE in 65-nm CMOS}},
  author={Kiran, Shiva and Cai, Shengchang and Luo, Ying and Hoyos, Sebastian and Palermo, Samuel},
  journal={IEEE Journal of Solid-State Circuits},
  volume={54},
  number={3},
  pages={659--671},
  year={2018},
  publisher={IEEE}
}

@inproceedings{horowitz20141,
  title={{Computing's Energy Problem (and what we can do about it)}},
  author={Horowitz, Mark},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  year={2014}
}

@inproceedings{xilinxwireline,
  title={{A fully adaptive 19-to-56Gb/s PAM-4 wireline transceiver with a configurable ADC in 16nm FinFET}},
  author={Upadhyaya, Parag and Poon, Chi Fung and Lim, Siok Wei and Cho, Junho and Roldan, Arianne and Zhang, Wenfeng and Namkoong, Jin and Pham, Toan and Xu, Bruce and Lin, Winson and others},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={108--110},
  year={2018}
}

@inproceedings{xilinxadc,
  title={A 13bit 5GS/s ADC with time-interleaved chopping calibration in 16nm FinFET},
  author={Vaz, Bruno and Verbruggen, Bob and Erdmann, Christophe and Collins, Diarmuid and Mcgrath, John and Boumaalif, Ali and Cullen, Edward and Walsh, Darragh and Morgado, Alonso and Mesadri, Conrado and others},
  booktitle={IEEE Symposium on VLSI Circuits},
  %pages={99--100},
  year={2018}
  %organization={IEEE}
}

@inproceedings{xilinxadc2,
  title={16.1 A 13b 4GS/s digitally assisted dynamic 3-stage asynchronous pipelined-SAR ADC},
  author={Vaz, Bruno and Lynam, Adrian and Verbruggen, Bob and Laraba, Asma and Mesadri, Conrado and Boumaalif, Ali and Mcgrath, John and Kamath, Umanath and De Le Torre, Ronnie and Manlapat, Alvin and others},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={276--277},
  year={2017}
  %organization={IEEE}
}

@misc{fpga,
  author = {{Xilinx}},
  title = {{Zynq RF SoC}},
  howpublished = {\url{https://www.xilinx.com/products/silicon-devices/soc/rfsoc.html}},
  note = {Accessed: 2019-6-22}
}

@inproceedings{elzakker,
  title={A 1.9 $\mu$W 4.4 fJ/conversion-step 10b 1MS/s charge-redistribution ADC},
  author={Van Elzakker, Michiel and Van Tuijl, Ed and Geraedts, Paul and Schinkel, Daniel and Klumperink, Eric and Nauta, Bram},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={244--610},
  year={2008}
  %organization={IEEE}
}

@article{walden1999analog,
  title={Analog-to-digital converter survey and analysis},
  author={Walden, Robert H},
  journal={IEEE Journal on selected areas in communications},
  volume={17},
  number={4},
  pages={539--550},
  year={1999},
  publisher={IEEE}
}

@article{ccliu-sar-adc,
  title={A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure},
  author={Liu, Chun-Cheng and Chang, Soon-Jyh and Huang, Guan-Ying and Lin, Ying-Zu},
  journal={IEEE Journal of Solid-State Circuits},
  volume={45},
  number={4},
  pages={731--740},
  year={2010},
  publisher={IEEE}
}

@article{rappaport2013millimeter,
  title={Millimeter wave mobile communications for 5G cellular: It will work!},
  author={Rappaport, Theodore S and Sun, Shu and Mayzus, Rimma and Zhao, Hang and Azar, Yaniv and Wang, Kevin and Wong, George N and Schulz, Jocelyn K and Samimi, Mathew and Gutierrez, Felix},
  journal={IEEE access},
  volume={1},
  pages={335--349},
  year={2013},
  publisher={IEEE}
}

@article{andrews2014will,
  title={What will 5G be?},
  author={Andrews, Jeffrey G and Buzzi, Stefano and Choi, Wan and Hanly, Stephen V and Lozano, Angel and Soong, Anthony CK and Zhang, Jianzhong Charlie},
  journal={IEEE Journal on selected areas in communications},
  volume={32},
  number={6},
  pages={1065--1082},
  year={2014},
  publisher={IEEE}
}

@inproceedings{kullveryfastsar,
  title={22.1 A 90GS/s 8b 667mW 64$\times$ interleaved SAR ADC in 32nm digital SOI CMOS},
  author={Kull, Lukas and Toifl, Thomas and Schmatz, Martin and Francese, Pier Andrea and Menolfi, Christian and Braendli, Matthias and Kossel, Marcel and Morf, Thomas and Andersen, Toke Meyer and Leblebici, Yusuf},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={378--379},
  year={2014}
  %organization={IEEE}
}

% chap2

@article{11ax,
  title={{IEEE 802.11 ax: High-efficiency WLANs}},
  author={Bellalta, Boris},
  journal={IEEE Wireless Communications},
  volume={23},
  number={1},
  pages={38--46},
  year={2016},
  publisher={IEEE}
}

@inproceedings{razaviopenloop,
  title={{A 12-bit 200-MS/s 3.4-mW CMOS ADC with 0.85-V supply}},
  author={Mathew, Joseph Palackal and Kong, Long and Razavi, Behzad},
  booktitle={IEEE VLSI Circuits (VLSI Circuits), 2015 Symposium on},
  pages={C66--C67},
  year={2015}
}

@article{ccliu201612,
  title={{A 12 bit 100 MS/s SAR-assisted digital-slope ADC}},
  author={Liu, Chun-Cheng and Huang, Mu-Chen and Tu, Yu-Hsuan},
  journal={IEEE Journal of Solid-State Circuits},
  volume={51},
  number={12},
  pages={2941--2950},
  year={2016},
  publisher={IEEE}
}

@article{mcneill2005split1,
  title={{" Split ADC" Architecture for Deterministic Digital Background Calibration of a 16-bit 1-MS/s ADC}},
  author={McNeill, John and Coln, Michael CW and Larivee, Brian J},
  journal={IEEE Journal of Solid-State Circuits},
  volume={40},
  number={12},
  pages={2437--2445},
  year={2005},
  publisher={IEEE}
}

@inproceedings{liu201012b,
  title={{A 12b 22.5/45MS/s 3.0 mW 0.059mm_2 CMOS SAR ADC achieving over 90dB SFDR}},
  author={Liu, Wenbo and Huang, Pingli and Chiu, Yun},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={380--381},
  year={2010}
}

@article{splitadc2,
  title={{All-digital background calibration of a successive approximation ADC using the “split ADC” architecture}},
  author={McNeill, John A and Chan, Ka Yan and Coln, Michael CW and David, Christopher L and Brenneman, Cody},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={58},
  number={10},
  pages={2355--2365},
  year={2011},
  publisher={IEEE}
}

@article{furuta201110,
  title={{A 10-bit, 40-MS/s, 1.21 mW pipelined SAR ADC using single-ended 1.5-bit/cycle conversion technique}},
  author={Furuta, Masanori and Nozawa, Mai and Itakura, Tetsuro},
  journal={IEEE journal of solid-state circuits},
  volume={46},
  number={6},
  pages={1360--1370},
  year={2011},
  publisher={IEEE}
}

@article{lee2011sar2stagepipeline,
  title={{A SAR-assisted two-stage pipeline ADC}},
  author={Lee, Chun C and Flynn, Michael P},
  journal={IEEE Journal of Solid-State Circuits},
  volume={46},
  number={4},
  pages={859--869},
  year={2011},
  publisher={IEEE}
}

@inproceedings{gregoire2008over,
  title={{An over-60dB true rail-to-rail performance using correlated level shifting and an opamp with 30dB loop gain}},
  author={Gregoire, B Robert and Moon, Un-Ku},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={540--634},
  year={2008}
}

@inproceedings{zerocrossing, 
author={Lane Brooks and Lee, Hae-Seung}, 
title={{A 12b 50MS/s fully differential zero-crossing-based ADC without CMFB}}, 
booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers}, %pages={166--167}, 
year={2009} 
}

@inproceedings{chang201411,
  title={{A 21mW 15b 48MS/s zero-crossing pipeline ADC in 0.13 $\mu$m CMOS with 74dB SNDR}},
  author={Chang, Dong-Young and Munoz, Carlos and Daly, Denis and Shin, Soon-Kyun and Guay, Kevin and Thurston, Thomas and Lee, Hae-Seung and Gulati, Kush and Straayer, Matthew},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={204--205},
  year={2014}
}

@article{brooks200912b,
  title={{A 12b, 50 MS/s, fully differential zero-crossing based pipelined ADC}},
  author={Brooks, Lane and Lee, Hae-Seung}, 
  journal={IEEE Journal of Solid-State Circuits},
  volume={44},
  number={12},
  pages={3329--3343},
  year={2009},
  publisher={IEEE}
}



@article{hershberg2012ring,
  title={{Ring amplifiers for switched capacitor circuits}},
  author={Hershberg, Benjamin and Weaver, Skyler and Sobue, Kazuki and Takeuchi, Seiji and Hamashita, Koichi and Moon, Un-Ku},
  journal={IEEE Journal of Solid-State Circuits},
  volume={47},
  number={12},
  pages={2928--2942},
  year={2012},
  publisher={IEEE}
}

@article{lim20151,
  title={{A 1 mW 71.5 dB SNDR 50 MS/s 13 bit fully differential ring amplifier based SAR-assisted pipeline ADC}},
  author={Lim, Yong and Flynn, Michael P},
  journal={IEEE Journal of Solid-State Circuits},
  volume={50},
  number={12},
  pages={2901--2911},
  year={2015},
  publisher={IEEE}
}

@article{zhou201512,
  title={{A 12 bit 160 MS/s two-step SAR ADC with background bit-weight calibration using a time-domain proximity detector}},
  author={Zhou, Yuan and Xu, Benwei and Chiu, Yun},
  journal={IEEE Journal of Solid-State Circuits},
  volume={50},
  number={4},
  pages={920--931},
  year={2015},
  publisher={IEEE}
}

@inproceedings{verbruggen201470,
  title={{A 70 db sndr 200 ms/s 2.3 mw dynamic pipelined sar adc in 28nm digital cmos}},
  author={Verbruggen, Bob and Deguchi, Kazuaki and Malki, Badr and Craninckx, Jan},
  booktitle={IEEE Symposium on VLSI Circuits Digest of Technical Papers},
  %pages={1--2},
  year={2014}
}

@article{yoshioka20158,
  title={{An 8 bit 0.3--0.8 V 0.2--40 MS/s 2-bit/step SAR ADC with successively activated threshold configuring comparators in 40 nm CMOS}},
  author={Yoshioka, Kentaro and Shikata, Akira and Sekimoto, Ryota and Kuroda, Tadahiro and Ishikuro, Hiroki},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={23},
  number={2},
  pages={356--368},
  year={2015},
  publisher={IEEE},
  keywords={yoshioka-journal}
}

@article{yoshioka-digitalamp-journal,
  title={{Digital Amplifier: An Power-Efficient and Process-Scaling Amplifier for Switched Capacitor Circuits}},
  author={Yoshioka, Kentaro and Sugimoto, Tomohiko and Waki, Naoya and Kim, Sinnyoung and Kurose, Daisuke and Ishii, Hirotomo and Furuta, Masanori and Sai, Akihide and Ishikuro, Hiroki and Itakura, Tetsuro},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={Accepted},
  year={2019},
  publisher={IEEE},
  keywords={yoshioka-journal}
}

@inproceedings{yoshiokaessirc,
  title={An 8bit 0.35--0.8 V 0.5--30MS/s 2bit/step SAR ADC with wide range threshold configuring comparator},
  author={Yoshioka, Kentaro and Shikata, Akira and Sekimoto, Ryota and Kuroda, Tadahiro and Ishikuro, Hiroki},
  booktitle={Proceedings of ESSCIRC},
  %pages={381--384},
  year={2012}
  %organization={IEEE}
}

@article{pvt-dynamicamp,
  title={{A non-interleaved 12-b 330-MS/s pipelined-SAR ADC with PVT-stabilized dynamic amplifier achieving sub-1-dB SNDR variation}},
  author={Huang, Hai and Xu, Hongda and Elies, Brian and Chiu, Yun},
  journal={IEEE Journal of Solid-State Circuits},
  volume={52},
  number={12},
  pages={3235--3247},
  year={2017},
  publisher={IEEE}
}

@article{kullsar,
  title={{A 3.1 mW 8b 1.2 GS/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32 nm digital SOI CMOS}},
  author={Kull, Lukas and Toifl, Thomas and Schmatz, Martin and Francese, Pier Andrea and Menolfi, Christian and Braendli, Matthias and Kossel, Marcel and Morf, Thomas and Andersen, Toke Meyer and Leblebici, Yusuf},
  journal={IEEE Journal of Solid-State Circuits},
  volume={48},
  number={12},
  pages={3049--3058},
  year={2013},
  publisher={IEEE}
}

@inproceedings{harpe20132,
  title={{A 2.2/2.7 fJ/conversion-step 10/12b 40kS/s SAR ADC with Data-Driven Noise Reduction}},
  author={Harpe, Pieter and Cantatore, Eugenio and van Roermund, Arthur},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={270--271},
  year={2013}
}

@inproceedings{cao200832mw,
  title={{A 32mW 1.25 GS/s 6b 2b/step SAR ADC in 0.13 $\mu$m CMOS}},
  author={Cao, Zhiheng and Yan, Shouli and Li, Yunchu},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={542--634},
  year={2008}
}

@inproceedings{moriesaradc,
  title={{A 71dB-SNDR 50MS/s 4.2 mW CMOS SAR ADC by SNR enhancement techniques utilizing noise}},
  author={Morie, Takashi and Miki, Takuji and Matsukawa, Kazuo and Bando, Yoji and Okumoto, Takeshi and Obata, Koji and Sakiyama, Shiro and Dosho, Shiro},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={272--273},
  year={2013}
}
@inproceedings{yoshiokaVCO,
  title={{A 13b SAR ADC with eye-opening VCO based comparator}},
  author={Yoshioka, Kentaro and Ishikuro, Hiroki},
  booktitle={European Solid State Circuits Conference (ESSCIRC)},
  %pages={411--414},
  year={2014}
}



@inproceedings{verbruggen20132,
  title={{A 2.1 mW 11b 410 MS/s dynamic pipelined SAR ADC with background calibration in 28nm digital CMOS}},
  author={Verbruggen, Bob and Iriguchi, Masao and de la Guia Solaz, Manuel and Glorieux, Guy and Deguchi, Kazuaki and Malki, Badr and Craninckx, Jan},
  booktitle={IEEE Symposium on VLSI Circuits (VLSIC)},
  %pages={C268--C269},
  year={2013}
}

@inproceedings{yoshioka201728,
  title={{A 0.7 V 12b 160MS/s 12.8 fJ/conv-step pipelined-SAR ADC in 28nm CMOS with digital amplifier technique}},
  author={Yoshioka, Kentaro and Sugimoto, Tomohiko and Waki, Naoya and Kim, Sinnyoung and Kurose, Daisuke and Ishii, Hirotomo and Furuta, Masanori and Sai, Akihide and Itakura, Tetsuro},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={478--479},
  year={2017}
}

@article{chiang201410,
  title={{A 10-bit 800-MHz 19-mW CMOS ADC}},
  author={Chiang, Shiuh-Hua Wood and Sun, Hyuk and Razavi, Behzad},
  journal={IEEE Journal of Solid-State Circuits},
  volume={49},
  number={4},
  pages={935--949},
  year={2014},
  publisher={IEEE}
}

@article{hoDSM2015,
  title={{A 23 mW, 73 dB dynamic range, 80 MHz BW continuous-time delta-sigma modulator in 20 nm CMOS}},
  author={Ho, Stacy and Lo, Chi-Lun and Ru, Jiayun and Zhao, Jialin},
  journal={IEEE Journal of Solid-State Circuits},
  volume={50},
  number={4},
  pages={908--919},
  year={2015},
  publisher={IEEE}
}

@inproceedings{tai201411,
  title={{A 0.85 fJ/conversion-step 10b 200kS/s subranging SAR ADC in 40nm CMOS}},
  author={Tai, Hung-Yen and Hu, Yao-Sheng and Chen, Hung-Wei and Chen, Hsin-Shu},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={196-197},
  year={2014}
}

@misc{MurmanADC,
  author = {Murmann, B.},
  title = {{ADC Performance Survey 1997-2018}},
  howpublished = {\url{http://web.stanford.edu/~murmann/adcsurvey.html}},
  note = {Accessed: 2018-12-30}
}



@inproceedings{3nm_imec,
  title={Enabling CMOS Scaling Towards 3nm and Beyond},
  author={Mocuta, A and Weckx, P and Demuynck, S and Radisic, D and Oniki, Y and Ryckaert, J},
  booktitle={2018 IEEE Symposium on VLSI Technology},
  %pages={147-148},
  year={2018}
  %organization={IEEE}
}

@inproceedings{miyahara2008low,
  title={{A low-noise self-calibrating dynamic comparator for high-speed ADCs}},
  author={Miyahara, Masaya and Asada, Yusuke and Paik, Daehwa and Matsuzawa, Akira},
  booktitle={IEEE Asian Solid-State Circuits Conference},
  %pages={269-272},
  year={2008}
}

@article{demerow1970settling,
  title={{Settling time of operational amplifiers}},
  author={Demerow, R},
  journal={Analog Dialogue},
  volume={4},
  number={1},
  year={1970}
}

@inproceedings{chai20125,
  title={{A 5.37 mW 10b 200MS/s dual-path pipelined ADC}},
  author={Chai, Yun and Wu, Jieh-Tsorng},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={462--464},
  year={2012}
}

@article{temp-time-amp,
  title={{A 0.8--1.2 V 10--50 MS/s 13-bit subranging pipelined-SAR ADC using a temperature-insensitive time-based amplifier}},
  author={Zhang, Minglei and Noh, Kyoohyun and Fan, Xiaohua and S{\'a}nchez-Sinencio, Edgar},
  journal={IEEE Journal of Solid-State Circuits},
  volume={52},
  number={11},
  pages={2991--3005},
  year={2017},
  publisher={IEEE}
}

@article{hershberg2012phd,
  title={Ring amplification for switched capacitor circuits},
  author={Hershberg, Benjamin Poris},
  year={2012}
}

@inproceedings{murmann200312,
  title={{A 12 b 75 MS/s Pipelined ADC using Open-Loop Residue Amplification}},
  author={Murmann, Boris and Boser, Bernhard E},
  booktitle={IEEE International Solid-State Circuits Conference- (ISSCC) Digest of Technical Papers},
  %pages={328--497},
  year={2003}
}



@article{fiorenza2006comparator,
  title={{Comparator-based switched-capacitor circuits for scaled CMOS technologies}},
  author={Fiorenza, John K and Sepke, Todd and Holloway, Peter and Sodini, Charles G and Lee, Hae-Seung},
  journal={IEEE Journal of Solid-State Circuits},
  volume={41},
  number={12},
  pages={2658--2668},
  year={2006},
  publisher={IEEE}
}


@article{bellalta2016ieee,
  title={{IEEE 802.11 ax: High-efficiency WLANs}},
  author={Bellalta, Boris},
  journal={IEEE Wireless Communications},
  volume={23},
  number={1},
  pages={38--46},
  year={2016},
  publisher={IEEE}
}

@inproceedings{yoshiokaDAFS,
  title={{7-bit 0.8--1.2 GS/s dynamic architecture and frequency scaling subrange ADC with binary-search/flash live configuring technique}},
  author={Yoshioka, Kentaro and Saito, Ryo and Danjo, Takumi and Tsukamoto, Sanroku and Ishikuro, Hiroki},
  booktitle={IEEE Symposium on VLSI Circuits Digest of Technical Papers},
  %pages={1--2},
  year={2014}
  %organization={IEEE}
}

@article{yoshioka2015dynamic,
  title={{Dynamic architecture and frequency scaling in 0.8--1.2 GS/s 7 b subranging ADC}},
  author={Yoshioka, Kentaro and Saito, Ryo and Danjo, Takum and Tsukamoto, Sanroku and Ishikuro, Hiroki},
  journal={IEEE Journal of Solid-State Circuits},
  volume={50},
  number={4},
  pages={932--945},
  year={2015},
  publisher={IEEE},
  keywords={yoshioka-journal}
}

@article{van2008150,
  title={{A 150 MS/s 133uW 7 bit ADC in 90 nm Digital CMOS}},
  author={Van der Plas, Geert and Verbruggen, Bob},
  journal={IEEE Journal of Solid-State Circuits},
  volume={43},
  number={12},
  pages={2631--2640},
  year={2008},
  publisher={IEEE}
}

@article{digitalcalpipeline,
  title={{A 15-bit linear 20-MS/s pipelined ADC digitally calibrated with signal-dependent dithering}},
  author={Shu, Yun-Shiang and Song, Bang-Sup},
  journal={IEEE Journal of Solid-State Circuits},
  volume={43},
  number={2},
  pages={342--350},
  year={2008},
  publisher={IEEE}
}

@article{split-adc,
  title={{"Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC}},
  author={McNeill, John and Coln, Michael CW and Larivee, Brian J},
  journal={IEEE Journal of Solid-State Circuits},
  volume={40},
  number={12},
  pages={2437--2445},
  year={2005},
  publisher={IEEE}
}

@inproceedings{paf-adc,
  title={{A 10GS/s 6b time-interleaved ADC with partially active flash sub-ADCs}},
  author={Yang, Xiaochen and Payne, Robert and Liu, Jin},
  booktitle={Proceedings of the IEEE Custom Integrated Circuits Conference},
  %pages={1--4},
  year={2013},
  %organization={IEEE}
}

@article{verbruggen20092,
  title={{A 2.2 mW 1.75 GS/s 5 bit folding flash ADC in 90 nm digital CMOS}},
  author={Verbruggen, Bob and Craninckx, Jan and Kuijk, Maarten and Wambacq, Piet and Van der Plas, Geert},
  journal={IEEE Journal of Solid-State Circuits},
  volume={44},
  number={3},
  pages={874--882},
  year={2009},
  publisher={IEEE}
}

@inproceedings{proesel20108,
  title={{An 8-bit 1.5 GS/s flash ADC using post-manufacturing statistical selection}},
  author={Proesel, Jonathan and Keskin, Gokce and Plouchart, Jean-Olivier and Pileggi, Lawrence},
  booktitle={IEEE Custom Integrated Circuits Conference},
  %pages={1--4},
  year={2010}
  %organization={IEEE}
}

@inproceedings{sumanen2002cmos,
  title={{CMOS dynamic comparators for pipeline A/D converters}},
  author={Sumanen, Lauri and Waltari, Mikko and Hakkarainen, V{\"a}in{\"o} and Halonen, Kari},
  booktitle={2002 IEEE International Symposium on Circuits and Systems. Proceedings},
  volume={5},
  %pages={V--V},
  year={2002}
  %organization={IEEE}
}

@article{pelgrom1989matching,
  title={{Matching properties of MOS transistors}},
  author={Pelgrom, Marcel JM and Duinmaijer, Aad CJ and Welbers, Anton PG},
  journal={IEEE Journal of solid-state circuits},
  volume={24},
  number={5},
  pages={1433--1439},
  year={1989},
  publisher={IEEE}
}

@inproceedings{asada20096bit,
  title={A 6bit, 7mW, 250fJ, 700MS/s Subranging ADC},
  author={Asada, Yusuke and Yoshihara, Kei and Urano, Tatsuya and Miyahara, Masaya and Matsuzawa, Akira},
  booktitle={2009 IEEE Asian Solid-State Circuits Conference},
  %pages={141--144},
  year={2009}
  %organization={IEEE}
}

@article{ohhata20141,
  title={{1-GHz, 17.5-mW, 8-bit Subranging ADC Using Offset-Cancelling Charge-Steering Amplifier}},
  author={Ohhata, Kenichi},
  journal={IEICE Transactions on Electronics},
  volume={97},
  number={4},
  pages={289--297},
  year={2014},
  publisher={The Institute of Electronics, Information and Communication Engineers}
}

@article{chung201416,
  title={{A 16-mW 8-bit 1-GS/s digital-subranging ADC in 55-nm CMOS}},
  author={Chung, Yung-Hui and Wu, Jieh-Tsorng},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={23},
  number={3},
  pages={557--566},
  year={2014},
  publisher={IEEE}
}

@inproceedings{kull201422,
  title={{A 90GS/s 8b 667mW 64$\times$ interleaved SAR ADC in 32nm digital SOI CMOS}},
  author={Kull, Lukas and Toifl, Thomas and Schmatz, Martin and Francese, Pier Andrea and Menolfi, Christian and Braendli, Matthias and Kossel, Marcel and Morf, Thomas and Andersen, Toke Meyer and Leblebici, Yusuf},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={378--379},
  year={2014}
  %organization={IEEE}
}

@article{verbruggen20102,
  title={{A 2.6 mW 6 bit 2.2 GS/s fully dynamic pipeline ADC in 40 nm digital CMOS}},
  author={Verbruggen, Bob and Craninckx, Jan and Kuijk, Maarten and Wambacq, Piet and Van der Plas, Geert},
  journal={IEEE Journal of Solid-State Circuits},
  volume={45},
  number={10},
  pages={2080--2090},
  year={2010},
  publisher={IEEE}
}

@inproceedings{802.11ad,
  title={{IEEE 802.11 ad: Defining the next generation multi-Gbps Wi-Fi}},
  author={Perahia, Eldad and Cordeiro, Carlos and Park, Minyoung and Yang, L Lily},
  booktitle={IEEE consumer communications and networking conference},
  %pages={1--5},
  year={2010}
  %organization={IEEE}
}

@inproceedings{DVFS, title={{Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling}}, author={Semeraro, Greg and Magklis, Grigorios and Balasubramonian, Rajeev and Albonesi, David H and Dwarkadas, Sandhya and Scott, Michael L}, booktitle={Proceedings Eighth International Symposium on High Performance Computer Architecture}, pages={29--40}, year={2002}, organization={IEEE} }

@article{shikatasar,
  title={{A 0.5 V 1.1 MS/sec 6.3 fJ/conversion-step SAR-ADC with tri-level comparator in 40 nm CMOS}},
  author={Shikata, Akira and Sekimoto, Ryota and Kuroda, Tadahiro and Ishikuro, Hiroki},
  journal={IEEE Journal of Solid-State Circuits},
  volume={47},
  number={4},
  pages={1022--1030},
  year={2012},
  publisher={IEEE}
}

@inproceedings{harpe20127,
  title={{A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-to-16fJ/conversion-step}},
  author={Harpe, Pieter and Zhang, Yan and Dolmans, Guido and Philips, Kathleen and De Groot, Harmke},
  booktitle={2012 IEEE International Solid-State Circuits Conference},
  pages={472--474},
  year={2012},
  organization={IEEE}
}

@inproceedings{sekimoto201140nm,
  title={{A 40nm 50S/s--8MS/s ultra low voltage SAR ADC with timing optimized asynchronous clock generator}},
  author={Sekimoto, Ryota and Shikata, Akira and Kuroda, Tadahiro and Ishikuro, Hiroki},
  booktitle={Proceedings of the ESSCIRC},
  %pages={471--474},
  year={2011}
  %organization={IEEE}
}

@article{stepanovic20132,
  title={{A 2.8 GS/s 44.6 mW time-interleaved ADC achieving 50.9 dB SNDR and 3 dB effective resolution bandwidth of 1.5 GHz in 65 nm CMOS}},
  author={Stepanovic, Du{\v{s}}an and Nikolic, Borivoje},
  journal={IEEE Journal of Solid-State Circuits},
  volume={48},
  number={4},
  pages={971--982},
  year={2013},
  publisher={IEEE}
}

@article{cao200932,
  title={{A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13um CMOS}},
  author={Cao, Zhiheng and Yan, Shouli and Li, Yunchu},
  journal={{IEEE Journal of Solid-State Circuits}},
  volume={44},
  number={3},
  pages={862--873},
  year={2009},
  publisher={IEEE}
}

@inproceedings{hong20127b,
  title={{A 7b 1GS/s 7.2 mW nonbinary 2b/cycle SAR ADC with register-to-DAC direct control}},
  author={Hong, Hyeok-Ki and Kim, Wan and Park, Sun-Jae and Choi, Michael and Park, Ho-Jin and Ryu, Seung-Tak},
  booktitle={Proceedings of the IEEE Custom Integrated Circuits Conference},
  %pages={1--4},
  year={2012}
  %organization={IEEE}
}

@inproceedings{wei20110,
  title={{A 0.024 mm 2 8b 400MS/s SAR ADC with 2b/cycle and resistive DAC in 65nm CMOS}},
  author={Wei, Hegong and Chan, Chi-Hang and Chio, U-Fat and Sin, Sai-Weng and Seng-Pan, U and Martins, Rui and Maloberti, Franco},
  booktitle={IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers},
  %pages={188--190},
  year={2011}
  %organization={IEEE}
}

@inproceedings{lien20124, title={{A 4.5-mW 8-b 750-MS/s 2-b/step asynchronous subranged SAR ADC in 28-nm CMOS technology}}, author={Lien, Yuan-Ching}, booktitle={2012 Symposium on VLSI Circuits (VLSIC)}, pages={88--89}, year={2012}, organization={IEEE} }

@article{nuzzo-thresholdconfiguring,
  title={{A 6-bit 50-MS/s threshold configuring SAR ADC in 90-nm digital CMOS}},
  author={Nuzzo, Pierluigi and Nani, Claudio and Armiento, Costantino and Sangiovanni-Vincentelli, Alberto and Craninckx, Jan and Van der Plas, Geert},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={59},
  number={1},
  pages={80--92},
  year={2011},
  publisher={IEEE}
}

@article{verbruggen-dynamicpipeline,
  title={{A 2.6 mW 6 bit 2.2 GS/s fully dynamic pipeline ADC in 40 nm digital CMOS}},
  author={Verbruggen, Bob and Craninckx, Jan and Kuijk, Maarten and Wambacq, Piet and Van der Plas, Geert},
  journal={IEEE Journal of Solid-State Circuits},
  volume={45},
  number={10},
  pages={2080--2090},
  year={2010},
  publisher={IEEE}
}

@article{el-chammas-tcc,
  title={{A 12-GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration}},
  author={El-Chammas, Manar and Murmann, Boris},
  journal={IEEE Journal of Solid-State Circuits},
  volume={46},
  number={4},
  pages={838--847},
  year={2011},
  publisher={IEEE}
}

@article{nakajima-cal,
  title={{A 7-bit, 1.4 GS/s ADC with offset drift suppression techniques for one-time calibration}},
  author={Nakajima, Yuji and Kato, Norihito and Sakaguchi, Akemi and Ohkido, Toshio and Miki, Takahiro},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={60},
  number={8},
  pages={1979--1990},
  year={2013},
  publisher={IEEE}
}

@inproceedings{nomura-elp,
  title={{0.5 V image processor with 563 GOPS/W SIMD and 32bit CPU using high voltage clock distribution (HVCD) and adaptive frequency scaling (AFS) with 40nm CMOS}},
  author={Nomura, M and Muramatsu, A and Takeno, H and Hattori, S and Ogawa, D and Nasu, M and Hirairi, K and Kumashiro, S and Moriwaki, S and Yamamoto, Y and others},
  booktitle={2013 Symposium on VLSI Technology},
  pages={C36--C37},
  year={2013},
  organization={IEEE}
}

@inproceedings{tai20123,
  title={{A 3.2 fJ/c.-s. 0.35V 10b 100ks/s SAR ADC in 90nm CMOS}},
  author={Tai, Hung-Yen and Chen, Hung-Wei and Chen, Hsin-Shu},
  booktitle={IEEE Symposium on VLSI Circuits (VLSIC)},
  %pages={92--93},
  year={2012}
  %organization={IEEE}
}

@article{yoshioka-10b-50MS-SAR,
  title={{A 10-b 50-MS/s 820-uW SAR ADC With On-Chip Digital Calibration}},
  author={Yoshioka, Masato and Ishikawa, Kiyoshi and Takayama, Takeshi and Tsukamoto, Sanroku},
  journal={IEEE transactions on biomedical circuits and systems},
  volume={4},
  number={6},
  pages={410--416},
  year={2010},
  publisher={IEEE}
}

@article{03VSAR,
  title={{A 0.3 V 10-bit 1.17 f SAR ADC with merge and split switching in 90 nm CMOS}},
  author={Lin, Jin-Yi and Hsieh, Chih-Cheng},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={62},
  number={1},
  pages={70--79},
  year={2014},
  publisher={IEEE}
}

@article{03VSAR2,
  title={{A 0.4 V 1.94 fJ/conversion-step 10 bit 750 kS/s SAR ADC with input-range-adaptive switching}},
  author={Lee, Pei-Chen and Lin, Jin-Yi and Hsieh, Chih-Cheng},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={63},
  number={12},
  pages={2149--2157},
  year={2016},
  publisher={IEEE}
}

@article{03VSAR3,
  title={{A 0.3 V 10-bit SAR ADC with first 2-bit guess in 90-nm CMOS}},
  author={Lin, Jin-Yi and Hsieh, Chih-Cheng},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={64},
  number={3},
  pages={562--572},
  year={2017},
  publisher={IEEE}
}

@inproceedings{hershberg-ring-16nm,
  title={{A 3.2 GS/s 10 ENOB 61mW Ringamp ADC in 16nm with Background Monitoring of Distortion}},
  author={Hershberg, Benjamin and Dermit, Davide and van Liempd, Barend and Martens, Ewout and Markulic, Nereo and Lagos, Jorge and Craninckx, Jan},
  booktitle={2019 IEEE International Solid-State Circuits Conference-(ISSCC)},
  pages={58--60},
  year={2019},
  organization={IEEE}
}

@inproceedings{hershberg-ring-16nm2,
  title={{A 6-to-600MS/s Fully Dynamic Ringamp Pipelined ADC with Asynchronous Event-Driven Clocking in 16nm}},
  author={Hershberg, Benjamin and van Liempd, Barend and Markulic, Nereo and Lagos, Jorge and Martens, Ewout and Dermit, Davide and Craninckx, Jan},
  booktitle={2019 IEEE International Solid-State Circuits Conference-(ISSCC)},
  pages={68--70},
  year={2019},
  organization={IEEE}
}

@inproceedings{kawai-11ax,
  title={An 802.11 ax 4$\times$ 4 spectrum-efficient WLAN AP transceiver SoC supporting 1024QAM with frequency-dependent IQ calibration and integrated interference analyzer},
  author={Kawai, Shusuke and Aoyama, Hiromitsu and Ito, Rui and Shimizu, Yutaka and Ashida, Mitsuyuki and Maki, Asuka and Takeuchi, Tomohiko and Kobayashi, Hiroyuki and Urakawa, Go and Hoshino, Hiroaki and others},
  booktitle={2018 IEEE International Solid-State Circuits Conference-(ISSCC)},
  pages={442--444},
  year={2018},
  organization={IEEE}
}