$date
	Sun Jul  7 20:53:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module proj::pipeline_ready_valid::ready_valid_pipeline $end
$var wire 1 ! \#s1_enable $end
$var wire 1 " \#s2_enable $end
$var wire 1 # \#s3_enable $end
$var wire 1 $ _e_1009 $end
$var wire 1 % _e_1011 $end
$var wire 1 & _e_1013 $end
$var wire 1 ' _e_1016 $end
$var wire 1 ( _e_1018 $end
$var wire 1 ) _e_1021 $end
$var wire 1 * _e_1023 $end
$var wire 1 + _e_1027 $end
$var wire 1 , _e_791 $end
$var wire 2 - _e_797 [1:0] $end
$var wire 2 . _e_806 [1:0] $end
$var wire 2 / _e_815 [1:0] $end
$var wire 2 0 _e_824 [1:0] $end
$var wire 1 1 _e_828 $end
$var wire 1 2 clk $end
$var wire 1 3 clk_i $end
$var wire 4 4 enables [3:0] $end
$var wire 4 5 enables_i [3:0] $end
$var wire 18 6 output__ [17:0] $end
$var wire 8 7 val [7:0] $end
$var wire 8 8 val_i [7:0] $end
$var wire 2 9 s4 [1:0] $end
$var wire 2 : s3 [1:0] $end
$var wire 2 ; s2 [1:0] $end
$var wire 2 < s1 [1:0] $end
$var wire 2 = s0 [1:0] $end
$var wire 1 > _e_858 $end
$var wire 1 ? _e_855 $end
$var wire 1 @ _e_852 $end
$var wire 1 A _e_849 $end
$var wire 1 B _e_846 $end
$var wire 1 C _e_843 $end
$var wire 1 D _e_840 $end
$var wire 1 E _e_837 $end
$var wire 1 F _e_834 $end
$var wire 1 G _e_831 $end
$var wire 18 H _e_830 [17:0] $end
$var wire 1 I _e_812 $end
$var wire 1 J _e_803 $end
$var wire 1 K _e_794 $end
$var wire 1 L _e_1026 $end
$var wire 1 M _e_1025 $end
$var wire 1 N _e_1024 $end
$var wire 1 O _e_1022 $end
$var wire 1 P _e_1020 $end
$var wire 1 Q _e_1019 $end
$var wire 1 R _e_1017 $end
$var wire 1 S _e_1015 $end
$var wire 1 T _e_1014 $end
$var wire 1 U _e_1012 $end
$var wire 1 V _e_1010 $end
$var wire 1 W _e_1008 $end
$var wire 8 X _e_1007 [7:0] $end
$var wire 8 Y _e_1006 [7:0] $end
$var wire 8 Z _e_1005 [7:0] $end
$var wire 8 [ _e_1004 [7:0] $end
$var wire 1 \ \#s4_enable $end
$var reg 1 ] \#s1_valid $end
$var reg 1 ^ \#s2_valid $end
$var reg 1 _ \#s3_valid $end
$var reg 1 ` \#s4_valid $end
$var reg 8 a s1_val [7:0] $end
$var reg 8 b s2_val [7:0] $end
$var reg 8 c s3_val [7:0] $end
$var reg 8 d s4_val [7:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx d
bx c
bx b
bx a
x`
x_
x^
x]
1\
bz [
bx Z
bx Y
bx X
1W
0V
1U
xT
0S
1R
xQ
0P
1O
xN
0M
1L
1K
1J
1I
b1xxxx11111xxxxxxxx H
1G
xF
xE
xD
xC
1B
1A
1@
1?
1>
b11 =
b1x <
b1x ;
b1x :
b1x 9
bz 8
bz 7
b1xxxx11111xxxxxxxx 6
bz 5
b1111 4
13
12
11
b11 0
b10 /
b1 .
b0 -
1,
x+
x*
0)
x(
0'
1&
0%
1$
1#
1"
1!
$end
#500
b0 [
b0 7
02
03
#1000
1(
1T
b11xxx11111xxxxxxxx 6
b11xxx11111xxxxxxxx H
1F
b0 Z
b11 <
1]
b0 a
12
13
#1500
b1 [
b1 7
02
03
#2000
1*
b1 Z
b0 Y
1Q
b111xx11111xxxxxxxx 6
b111xx11111xxxxxxxx H
1E
b1 a
b0 b
b11 ;
1^
12
13
#2500
b10 [
b10 7
02
03
#3000
1+
1N
b1111x11111xxxxxxxx 6
b1111x11111xxxxxxxx H
1D
b0 X
b1 Y
b10 Z
b11 :
1_
b0 c
b1 b
b10 a
12
13
#3500
b11 [
b11 7
02
03
#4000
b11 Z
b10 Y
b1 X
1C
b11 a
b10 b
b1 c
b111111111100000000 6
b111111111100000000 H
b0 d
b11 9
1`
12
13
#4500
b100 [
b100 7
02
03
#5000
b10 X
b11 Y
b100 Z
b111111111100000001 6
b111111111100000001 H
b1 d
b10 c
b11 b
b100 a
12
13
#5500
b101 [
b101 7
02
03
#6000
b101 Z
b100 Y
b11 X
b101 a
b100 b
b11 c
b111111111100000010 6
b111111111100000010 H
b10 d
12
13
#6500
02
03
#7000
b100 X
b101 Y
b111111111100000011 6
b111111111100000011 H
b11 d
b100 c
b101 b
12
13
#7500
02
03
#8000
b101 X
b101 c
b111111111100000100 6
b111111111100000100 H
b100 d
12
13
#8500
02
03
#9000
b111111111100000101 6
b111111111100000101 H
b101 d
12
13
#9500
02
03
#9501
