set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {binary_adder.vho binary_adder_vhd.sdo}}
	{{"Fast Model"} {binary_adder_fast.vho binary_adder_vhd_fast.sdo}}
}
