$date
	Sat Apr 12 09:30:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module par $end
$var wire 1 ! clk $end
$var wire 1 " data $end
$var reg 1 # parity $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
0"
0!
$end
#5
1!
#10
0!
#12
1"
#15
0#
1!
#20
0!
#22
0"
#25
1!
#30
0!
#32
1"
#35
1#
1!
#40
0!
#42
0"
#45
1!
#50
0!
#55
1!
#60
0!
#62
1"
#65
0#
1!
#70
0!
#75
1#
1!
#80
0!
#82
0"
#85
1!
#90
0!
#95
1!
#100
0!
#105
1!
#110
0!
#115
1!
#120
0!
#125
1!
#130
0!
#135
1!
#140
0!
#145
1!
#150
0!
