Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: SN74LS163A.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SN74LS163A.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SN74LS163A"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : SN74LS163A
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Projects_SisDigAva\P17_SN74LS163A\SN74LS163A.vhd" into library work
Parsing entity <SN74LS163A>.
Parsing architecture <Behavioral> of entity <sn74ls163a>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SN74LS163A> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SN74LS163A>.
    Related source file is "D:\Projects_SisDigAva\P17_SN74LS163A\SN74LS163A.vhd".
    Found 1-bit register for signal <Clk_1Hz>.
    Found 26-bit register for signal <Freq_Counter>.
    Found 4-bit register for signal <Count_int>.
    Found 26-bit adder for signal <Freq_Counter[25]_GND_6_o_add_1_OUT> created at line 71.
    Found 4-bit adder for signal <Count_int[3]_GND_6_o_add_6_OUT> created at line 88.
    Found 16x7-bit Read Only RAM for signal <Seg>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SN74LS163A> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 26-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 3
 1-bit register                                        : 1
 26-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 2
 26-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SN74LS163A>.
The following registers are absorbed into counter <Count_int>: 1 register on signal <Count_int>.
The following registers are absorbed into counter <Freq_Counter>: 1 register on signal <Freq_Counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Seg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Count_int>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Seg>           |          |
    -----------------------------------------------------------------------
Unit <SN74LS163A> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 2
 26-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SN74LS163A> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SN74LS163A, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SN74LS163A.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 126
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 25
#      LUT2                        : 26
#      LUT3                        : 2
#      LUT4                        : 9
#      LUT5                        : 1
#      LUT6                        : 8
#      MUXCY                       : 25
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 31
#      FDC                         : 26
#      FDCE                        : 1
#      FDRE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 8
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              31  out of  18224     0%  
 Number of Slice LUTs:                   73  out of   9112     0%  
    Number used as Logic:                73  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     73
   Number with an unused Flip Flop:      42  out of     73    57%  
   Number with an unused LUT:             0  out of     73     0%  
   Number of fully used LUT-FF pairs:    31  out of     73    42%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk100MHz                          | BUFGP                  | 27    |
Clk_1Hz                            | NONE(Count_int_0)      | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.998ns (Maximum Frequency: 250.150MHz)
   Minimum input arrival time before clock: 3.775ns
   Maximum output required time after clock: 4.956ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk100MHz'
  Clock period: 3.998ns (frequency: 250.150MHz)
  Total number of paths / destination ports: 1054 / 28
-------------------------------------------------------------------------
Delay:               3.998ns (Levels of Logic = 3)
  Source:            Freq_Counter_8 (FF)
  Destination:       Freq_Counter_12 (FF)
  Source Clock:      Clk100MHz rising
  Destination Clock: Clk100MHz rising

  Data Path: Freq_Counter_8 to Freq_Counter_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  Freq_Counter_8 (Freq_Counter_8)
     LUT6:I0->O            3   0.203   0.898  PWR_6_o_Freq_Counter[25]_equal_1_o<25>4 (PWR_6_o_Freq_Counter[25]_equal_1_o<25>3)
     LUT6:I2->O           14   0.203   0.958  PWR_6_o_Freq_Counter[25]_equal_1_o<25>5 (PWR_6_o_Freq_Counter[25]_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  Mcount_Freq_Counter_eqn_251 (Mcount_Freq_Counter_eqn_25)
     FDC:D                     0.102          Freq_Counter_25
    ----------------------------------------
    Total                      3.998ns (1.160ns logic, 2.838ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_1Hz'
  Clock period: 1.926ns (frequency: 519.278MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.926ns (Levels of Logic = 1)
  Source:            Count_int_3 (FF)
  Destination:       Count_int_3 (FF)
  Source Clock:      Clk_1Hz rising
  Destination Clock: Clk_1Hz rising

  Data Path: Count_int_3 to Count_int_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.447   1.174  Count_int_3 (Count_int_3)
     LUT6:I1->O            1   0.203   0.000  Mcount_Count_int31 (Mcount_Count_int3)
     FDRE:D                    0.102          Count_int_3
    ----------------------------------------
    Total                      1.926ns (0.752ns logic, 1.174ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk100MHz'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              2.886ns (Levels of Logic = 1)
  Source:            Rst (PAD)
  Destination:       Clk_1Hz (FF)
  Destination Clock: Clk100MHz rising

  Data Path: Rst to Clk_1Hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.222   1.234  Rst_IBUF (Rst_IBUF)
     FDCE:CLR                  0.430          Clk_1Hz
    ----------------------------------------
    Total                      2.886ns (1.652ns logic, 1.234ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_1Hz'
  Total number of paths / destination ports: 24 / 12
-------------------------------------------------------------------------
Offset:              3.775ns (Levels of Logic = 2)
  Source:            Rst (PAD)
  Destination:       Count_int_0 (FF)
  Destination Clock: Clk_1Hz rising

  Data Path: Rst to Count_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.222   1.234  Rst_IBUF (Rst_IBUF)
     INV:I->O              4   0.206   0.683  Rst_inv1_INV_0 (Rst_inv)
     FDRE:R                    0.430          Count_int_0
    ----------------------------------------
    Total                      3.775ns (1.858ns logic, 1.917ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_1Hz'
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Offset:              4.956ns (Levels of Logic = 2)
  Source:            Count_int_0 (FF)
  Destination:       Seg<4> (PAD)
  Source Clock:      Clk_1Hz rising

  Data Path: Count_int_0 to Seg<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.447   1.156  Count_int_0 (Count_int_0)
     LUT4:I0->O            1   0.203   0.579  Mram_Seg21 (Seg_2_OBUF)
     OBUF:I->O                 2.571          Seg_2_OBUF (Seg<2>)
    ----------------------------------------
    Total                      4.956ns (3.221ns logic, 1.735ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk100MHz      |    3.998|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk_1Hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_1Hz        |    1.926|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.21 secs
 
--> 

Total memory usage is 216148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

