============================================================
  Generated by:           Encounter(R) RTL Compiler v12.10-s012_1
  Generated on:           Oct 09 2015  03:48:52 pm
  Module:                 ALT_MULTADD
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

      Pin               Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock iCLK)           launch                                 0 R 
B0_reg[1]/CP                                    0             0 R 
B0_reg[1]/Q            DFQD1         15 15.2   89  +168     168 F 
csa_tree_mul_25_40_groupi/in_1[1] 
  g4903/I                                            +0     168   
  g4903/ZN             CKND0         32 26.8  456  +267     435 R 
  g4841/I0                                           +0     435   
  g4841/Z              MUX2D0        16 12.8  231  +246     681 R 
  g4825/A1                                           +0     681   
  g4825/ZN             CKND2D0       14 11.2  238  +198     878 F 
  g4786/A1                                           +0     878   
  g4786/ZN             OAI22D0        1  3.1  185  +148    1026 R 
  g4753/B                                            +0    1026   
  g4753/S              HA1D0          1  1.2   38  +122    1148 R 
  g4733/A                                            +0    1148   
  g4733/CO             FA1D0          1  2.2   54  +159    1308 R 
  g4926/D                                            +0    1308   
  g4926/CO             CMPE42D1       1  1.2   31  +140    1448 R 
  g4713/A                                            +0    1448   
  g4713/CO             FA1D0          1  2.2   54  +157    1605 R 
  g4923/D                                            +0    1605   
  g4923/CO             CMPE42D1       1  2.2   38  +146    1750 R 
  g4922/D                                            +0    1750   
  g4922/CO             CMPE42D1       1  1.2   31  +136    1886 R 
  g4697/A                                            +0    1886   
  g4697/CO             FA1D0          1  2.2   54  +157    2044 R 
  g4921/D                                            +0    2044   
  g4921/CO             CMPE42D1       1  2.2   38  +146    2189 R 
  g4920/D                                            +0    2189   
  g4920/CO             CMPE42D1       1  2.2   38  +142    2331 R 
  g4919/D                                            +0    2331   
  g4919/CO             CMPE42D1       1  2.2   38  +142    2472 R 
  g4918/D                                            +0    2472   
  g4918/CO             CMPE42D1       1  2.2   38  +142    2614 R 
  g4917/D                                            +0    2614   
  g4917/CO             CMPE42D1       1  2.2   38  +142    2755 R 
  g4916/D                                            +0    2755   
  g4916/S              CMPE42D1       4  4.8   52  +210    2965 F 
csa_tree_mul_25_40_groupi/out_0[14] 
csa_tree_add_25_30_groupi/in_0[14] 
  g3412/B1                                           +0    2965   
  g3412/ZN             MAOI22D1       2  2.2   77   +73    3038 F 
  g3372/B1                                           +0    3038   
  g3372/ZN             OAI22D1        1  1.8   92   +72    3110 R 
  cdnca_014_1/B                                      +0    3110   
  cdnca_014_1/S   (p)  CMPE42D1       1  2.2   38  +320    3431 F 
  cdnfadd_014_2/B                                    +0    3431   
  cdnfadd_014_2/S      FA1D0          2  2.2   48  +165    3595 F 
  g3301/A1                                           +0    3595   
  g3301/ZN             NR2XD0         2  2.2   57   +45    3641 R 
  g3250/A1                                           +0    3641   
  g3250/Z              OA21D1         3  3.6   43   +64    3705 R 
  g3248/A1                                           +0    3705   
  g3248/Z              OA21D1         2  2.4   34   +55    3760 R 
  g3247/B2                                           +0    3760   
  g3247/ZN             MOAI22D1       1  0.8   43   +58    3818 R 
csa_tree_add_25_30_groupi/out_0[16] 
g490/A1                                              +0    3818   
g490/Z                 AO22D0         1  1.1   54   +75    3894 R 
oR_reg[16]/D           DFQD1                         +0    3894   
oR_reg[16]/CP          setup                    0   +37    3931 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock iCLK)           capture                             4000 R 
------------------------------------------------------------------
Cost Group   : 'iCLK' (path_group 'iCLK')
Timing slack :      69ps 
Start-point  : B0_reg[1]/CP
End-point    : oR_reg[16]/D

(p) : Instance is preserved but may be resized
