
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003297                       # Number of seconds simulated
sim_ticks                                  3297214830                       # Number of ticks simulated
final_tick                               574800137949                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 298488                       # Simulator instruction rate (inst/s)
host_op_rate                                   383939                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 229018                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924116                       # Number of bytes of host memory used
host_seconds                                 14397.22                       # Real time elapsed on the host
sim_insts                                  4297398754                       # Number of instructions simulated
sim_ops                                    5527653366                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       178944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       209024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        72704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        66816                       # Number of bytes read from this memory
system.physmem.bytes_read::total               534912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       172672                       # Number of bytes written to this memory
system.physmem.bytes_written::total            172672                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1398                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1633                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          568                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          522                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4179                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1349                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1349                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       582310                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54271259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       504668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63394110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       543489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     22050125                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       621130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     20264376                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               162231467                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       582310                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       504668                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       543489                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       621130                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2251597                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52369047                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52369047                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52369047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       582310                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54271259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       504668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63394110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       543489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     22050125                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       621130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     20264376                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              214600515                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7906991                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2872209                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2508945                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185413                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1422731                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1375103                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207135                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5860                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3383341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15974263                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2872209                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582238                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3290513                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         908725                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        384331                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667972                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74211                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7780475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4489962     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163903      2.11%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          300580      3.86%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280663      3.61%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457156      5.88%     73.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          474586      6.10%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114230      1.47%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85592      1.10%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1413803     18.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7780475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363249                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.020271                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3492432                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       371504                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3182224                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12740                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721565                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313491                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          720                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17874419                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1291                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721565                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3641267                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         127111                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42837                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3044783                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       202903                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17390323                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69099                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82234                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23096368                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79178394                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79178394                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8183318                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2043                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           544833                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2668856                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582292                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9511                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       196895                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16447602                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13842631                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18338                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5019552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13766623                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7780475                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779150                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840425                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2715614     34.90%     34.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1449029     18.62%     53.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1256528     16.15%     69.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773883      9.95%     79.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806542     10.37%     89.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473671      6.09%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210681      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55928      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38599      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7780475                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54681     66.49%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17443     21.21%     87.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10118     12.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10860678     78.46%     78.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109544      0.79%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2376614     17.17%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494795      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13842631                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.750683                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82242                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005941                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35566316                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21469207                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13380348                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13924873                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34063                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       783902                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143351                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721565                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          68206                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5916                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16449606                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19526                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2668856                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582292                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3110                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           36                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        98379                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       109567                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207946                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13577163                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2281113                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265467                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2763597                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048577                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482484                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.717109                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13395740                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13380348                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8218865                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20100133                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.692217                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408896                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5077893                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185708                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7058910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.610982                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.309984                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3262755     46.22%     46.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494051     21.17%     67.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834044     11.82%     79.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283521      4.02%     83.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272813      3.86%     87.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113844      1.61%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       297783      4.22%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88886      1.26%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411213      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7058910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411213                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23097368                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33621536                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2966                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 126516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.790699                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.790699                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.264704                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.264704                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62785037                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17547925                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18400552                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7906991                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2846832                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2314717                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195944                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1184266                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1104034                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          299607                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8399                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2855775                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15795165                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2846832                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1403641                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3469881                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1047989                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        590911                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1398335                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83798                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7764305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.513795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4294424     55.31%     55.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          305039      3.93%     59.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          244029      3.14%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          596729      7.69%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          160061      2.06%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          209198      2.69%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152896      1.97%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84454      1.09%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1717475     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7764305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360040                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.997620                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2988395                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       574616                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3334777                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23019                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        843493                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       485008                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4289                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18876674                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9799                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        843493                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3208607                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         124388                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       126444                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3132498                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       328870                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18205603                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2726                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135219                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       103093                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           48                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25489617                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84983518                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84983518                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15580477                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9909071                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3782                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2141                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           905856                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1700158                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       865733                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13483                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       293514                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17204724                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3631                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13650524                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27632                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5968485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18238597                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          611                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7764305                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.758113                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886525                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2706300     34.86%     34.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1663874     21.43%     56.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1099222     14.16%     70.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       808434     10.41%     80.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       693260      8.93%     89.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       359216      4.63%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       310044      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        58120      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65835      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7764305                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          80123     71.02%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16446     14.58%     85.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16249     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11372777     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193661      1.42%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1509      0.01%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1356351      9.94%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       726226      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13650524                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.726387                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             112818                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008265                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35205799                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23176904                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13299811                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13763342                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50806                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       674741                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          287                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       224503                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        843493                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          51953                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7385                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17208356                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1700158                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       865733                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2121                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6557                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       116208                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110800                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227008                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13431715                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1272885                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       218805                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1979795                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1894085                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            706910                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.698714                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13308855                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13299811                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8663846                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24468363                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.682032                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354084                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9127340                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11209247                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5999208                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3020                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195989                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6920812                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.619643                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.137807                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2700975     39.03%     39.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1913346     27.65%     66.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       778097     11.24%     77.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       436678      6.31%     84.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       358118      5.17%     89.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       145970      2.11%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173272      2.50%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87129      1.26%     95.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       327227      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6920812                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9127340                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11209247                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1666644                       # Number of memory references committed
system.switch_cpus1.commit.loads              1025414                       # Number of loads committed
system.switch_cpus1.commit.membars               1510                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1610542                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10099942                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       228194                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       327227                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23802040                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35261023                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3960                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 142686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9127340                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11209247                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9127340                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.866297                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.866297                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.154338                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.154338                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60424170                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18385682                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17421628                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3020                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7906991                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2922091                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2382413                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       197112                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1197101                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1135200                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          313544                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8697                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2920396                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16042732                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2922091                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1448744                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3558453                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1043581                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        487519                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1441123                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        95489                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7810507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.545191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4252054     54.44%     54.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          234893      3.01%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          435867      5.58%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          438231      5.61%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          271533      3.48%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          218229      2.79%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          135086      1.73%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          126793      1.62%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1697821     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7810507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369558                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.028930                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3046270                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       482201                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3417805                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        20841                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        843389                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       494382                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          705                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19236106                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3079                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        843389                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3268724                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          93783                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        87487                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3212010                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       305110                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18542193                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        125808                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        93954                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26055733                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     86478125                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     86478125                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16038128                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10017558                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3314                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1578                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           855179                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1715440                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       872102                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10898                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       304573                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17469527                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3156                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13893018                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27722                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5946197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18176037                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      7810507                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.778760                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896224                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2680864     34.32%     34.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1694629     21.70%     56.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1122789     14.38%     70.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       734119      9.40%     79.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       774842      9.92%     89.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       371517      4.76%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       296695      3.80%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        67085      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        67967      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7810507                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86530     72.59%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16277     13.66%     86.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16389     13.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11621534     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       186374      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1578      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1345266      9.68%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       738266      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13893018                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.757055                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             119196                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008580                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35743460                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23418913                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13571137                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14012214                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        43326                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       670081                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          165                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       209920                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        843389                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          48729                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8488                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17472690                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        34936                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1715440                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       872102                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1578                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6683                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       121824                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       110113                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       231937                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13706667                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1282610                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       186350                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2003415                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1943793                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            720805                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.733487                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13575511                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13571137                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8643451                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24800277                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.716347                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348522                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9340279                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11500354                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5972362                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3156                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       198790                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      6967118                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.650662                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.147400                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2649027     38.02%     38.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1950292     27.99%     66.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       810081     11.63%     77.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       403469      5.79%     83.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       402137      5.77%     89.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       163422      2.35%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       164192      2.36%     93.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        87301      1.25%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       337197      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      6967118                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9340279                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11500354                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1707540                       # Number of memory references committed
system.switch_cpus2.commit.loads              1045359                       # Number of loads committed
system.switch_cpus2.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1659864                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10360963                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       237165                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       337197                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24102637                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35789425                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  96484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9340279                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11500354                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9340279                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.846548                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.846548                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.181268                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.181268                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61564501                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18861488                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17673807                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3156                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7906991                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2977523                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2431262                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       199710                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1237491                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1170580                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          305963                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8789                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3077536                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16164114                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2977523                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1476543                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3501414                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1039214                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        461641                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1498306                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        77309                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7878474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.536094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.338589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4377060     55.56%     55.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          285188      3.62%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          432007      5.48%     64.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          297144      3.77%     68.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          209373      2.66%     71.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          203162      2.58%     73.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          122924      1.56%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          263854      3.35%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1687762     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7878474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.376568                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.044281                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3166590                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       482931                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3342460                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        48814                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        837666                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       499540                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19345396                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        837666                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3345229                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          47747                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       178245                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3209129                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       260447                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18763471                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        108774                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88649                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26328880                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87320931                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87320931                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16166975                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10161848                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3353                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1611                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           776838                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1718437                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       876768                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10515                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       205796                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17478569                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3217                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13950078                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27948                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5847545                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17881270                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7878474                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.770657                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.920798                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2832121     35.95%     35.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1592323     20.21%     56.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1103662     14.01%     70.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       751031      9.53%     79.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       772101      9.80%     89.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       364411      4.63%     94.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       326510      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62701      0.80%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73614      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7878474                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          75550     70.57%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15061     14.07%     84.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16443     15.36%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11667099     83.63%     83.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       176026      1.26%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1606      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1369929      9.82%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       735418      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13950078                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.764271                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             107054                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007674                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35913631                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23329366                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13561594                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14057132                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        44035                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       667907                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          627                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       208628                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        837666                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          25153                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4682                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17481788                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        62972                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1718437                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       876768                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1611                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3915                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120644                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109627                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       230271                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13692044                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1280551                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       258033                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1997431                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1945921                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            716880                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.731638                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13567629                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13561594                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8780661                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24945411                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.715140                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351995                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9399662                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11586488                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5895294                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3212                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       201119                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7040808                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.645619                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.175585                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2702910     38.39%     38.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2013787     28.60%     66.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       762446     10.83%     77.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       426513      6.06%     83.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       355831      5.05%     88.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       160068      2.27%     91.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       152094      2.16%     93.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       105230      1.49%     94.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       361929      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7040808                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9399662                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11586488                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1718667                       # Number of memory references committed
system.switch_cpus3.commit.loads              1050527                       # Number of loads committed
system.switch_cpus3.commit.membars               1606                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1680996                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10430915                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       239657                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       361929                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24160661                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35801833                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1692                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  28517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9399662                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11586488                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9399662                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.841200                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.841200                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.188779                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.188779                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61493349                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18863736                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17791084                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3212                       # number of misc regfile writes
system.l2.replacements                           4179                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1031705                       # Total number of references to valid blocks.
system.l2.sampled_refs                          36947                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.923918                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           461.984036                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.922132                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    713.395872                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.969277                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    833.016967                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.958246                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    283.069353                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.723742                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    253.581896                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10659.729503                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8662.811931                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6107.819409                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4735.017636                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000455                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.021771                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.025422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000426                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.008639                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000480                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.007739                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.325309                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.264368                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.186396                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.144501                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3650                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5045                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3129                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2591                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14415                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4359                       # number of Writeback hits
system.l2.Writeback_hits::total                  4359                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3650                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5045                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3129                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2591                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14415                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3650                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5045                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3129                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2591                       # number of overall hits
system.l2.overall_hits::total                   14415                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1398                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1633                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          568                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          522                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4179                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1398                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1633                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          568                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          522                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4179                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1398                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1633                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          568                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          522                       # number of overall misses
system.l2.overall_misses::total                  4179                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       838851                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     85996188                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       812972                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     97397958                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       655899                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     36384738                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       781655                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     33090134                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       255958395                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       838851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     85996188                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       812972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     97397958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       655899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     36384738                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       781655                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     33090134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        255958395                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       838851                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     85996188                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       812972                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     97397958                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       655899                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     36384738                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       781655                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     33090134                       # number of overall miss cycles
system.l2.overall_miss_latency::total       255958395                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6678                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3697                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3113                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               18594                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4359                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4359                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5048                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6678                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3697                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3113                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18594                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5048                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6678                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3697                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3113                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18594                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.276941                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.244534                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.153638                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.167684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.224750                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.276941                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.244534                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.153638                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.167684                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.224750                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.276941                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.244534                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.153638                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.167684                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.224750                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 55923.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61513.725322                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 62536.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59643.575015                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46849.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64057.637324                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 48853.437500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 63391.061303                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61248.718593                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 55923.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61513.725322                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 62536.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59643.575015                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46849.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64057.637324                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 48853.437500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 63391.061303                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61248.718593                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 55923.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61513.725322                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 62536.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59643.575015                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46849.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64057.637324                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 48853.437500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 63391.061303                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61248.718593                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1349                       # number of writebacks
system.l2.writebacks::total                      1349                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1398                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1633                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          568                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          522                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4179                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4179                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4179                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       752769                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     77899914                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       737660                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     87963553                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       576364                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     33118276                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       686883                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     30086262                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    231821681                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       752769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     77899914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       737660                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     87963553                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       576364                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     33118276                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       686883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     30086262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    231821681                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       752769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     77899914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       737660                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     87963553                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       576364                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     33118276                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       686883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     30086262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    231821681                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.276941                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244534                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.153638                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.167684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.224750                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.276941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.244534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.153638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.167684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.224750                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.276941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.244534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.153638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.167684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.224750                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50184.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55722.399142                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56743.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53866.229639                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41168.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58306.823944                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 42930.187500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 57636.517241                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55473.003350                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 50184.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55722.399142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 56743.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53866.229639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41168.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58306.823944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 42930.187500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 57636.517241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55473.003350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 50184.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55722.399142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 56743.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53866.229639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41168.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58306.823944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 42930.187500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 57636.517241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55473.003350                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.922105                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700068                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848155.107011                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.922105                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023914                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868465                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667954                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667954                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667954                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667954                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667954                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667954                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       986729                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       986729                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       986729                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       986729                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       986729                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       986729                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667972                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667972                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667972                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667972                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667972                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667972                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54818.277778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54818.277778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54818.277778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54818.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54818.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54818.277778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       856808                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       856808                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       856808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       856808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       856808                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       856808                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57120.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57120.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57120.533333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57120.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57120.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57120.533333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5048                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223937724                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5304                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42220.536199                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.032789                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.967211                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777472                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222528                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2069367                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2069367                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2506307                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2506307                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2506307                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2506307                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15789                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15789                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15789                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15789                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15789                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15789                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    696291842                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    696291842                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    696291842                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    696291842                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    696291842                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    696291842                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2085156                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2085156                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2522096                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2522096                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2522096                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2522096                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007572                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007572                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006260                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006260                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006260                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006260                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44099.806321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44099.806321                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44099.806321                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44099.806321                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44099.806321                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44099.806321                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1048                       # number of writebacks
system.cpu0.dcache.writebacks::total             1048                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10741                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10741                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10741                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10741                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10741                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10741                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5048                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5048                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5048                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    116878419                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    116878419                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    116878419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    116878419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    116878419                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    116878419                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002002                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002002                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002002                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002002                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23153.411054                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23153.411054                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23153.411054                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23153.411054                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23153.411054                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23153.411054                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969252                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088371731                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194297.844758                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969252                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020784                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1398317                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1398317                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1398317                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1398317                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1398317                       # number of overall hits
system.cpu1.icache.overall_hits::total        1398317                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1178700                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1178700                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1178700                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1178700                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1178700                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1178700                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1398335                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1398335                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1398335                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1398335                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1398335                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1398335                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 65483.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65483.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 65483.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65483.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 65483.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65483.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       845972                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       845972                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       845972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       845972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       845972                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       845972                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 65074.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65074.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 65074.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65074.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 65074.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65074.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6678                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177809967                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6934                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25643.202625                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.174798                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.825202                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867870                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132130                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       967550                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         967550                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       638211                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        638211                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2012                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2012                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1510                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1510                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1605761                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1605761                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1605761                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1605761                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14526                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14526                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14526                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14526                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14526                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14526                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    505159974                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    505159974                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    505159974                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    505159974                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    505159974                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    505159974                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       982076                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       982076                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       638211                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638211                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1510                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1510                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1620287                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1620287                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1620287                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1620287                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014791                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014791                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008965                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008965                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008965                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008965                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34776.261462                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34776.261462                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34776.261462                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34776.261462                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34776.261462                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34776.261462                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1726                       # number of writebacks
system.cpu1.dcache.writebacks::total             1726                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7848                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7848                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7848                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7848                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7848                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7848                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6678                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6678                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6678                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6678                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6678                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6678                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    144291154                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    144291154                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    144291154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    144291154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    144291154                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    144291154                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006800                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006800                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004121                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004121                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004121                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004121                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21606.941300                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21606.941300                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21606.941300                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21606.941300                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21606.941300                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21606.941300                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.958221                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086080791                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345746.848812                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.958221                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022369                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741920                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1441107                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1441107                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1441107                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1441107                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1441107                       # number of overall hits
system.cpu2.icache.overall_hits::total        1441107                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       818515                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       818515                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       818515                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       818515                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       818515                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       818515                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1441123                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1441123                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1441123                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1441123                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1441123                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1441123                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51157.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51157.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51157.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51157.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51157.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51157.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       673556                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       673556                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       673556                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       673556                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       673556                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       673556                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48111.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48111.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48111.142857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48111.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48111.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48111.142857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3697                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166197633                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3953                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              42043.418416                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   218.986235                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    37.013765                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.855415                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.144585                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       978960                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         978960                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       659075                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        659075                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1578                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1578                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1578                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1578                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1638035                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1638035                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1638035                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1638035                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9710                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9710                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9710                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9710                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9710                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9710                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    328439475                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    328439475                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    328439475                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    328439475                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    328439475                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    328439475                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       988670                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       988670                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       659075                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       659075                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1647745                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1647745                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1647745                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1647745                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009821                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009821                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005893                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005893                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005893                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005893                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33824.868692                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33824.868692                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33824.868692                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33824.868692                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33824.868692                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33824.868692                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          841                       # number of writebacks
system.cpu2.dcache.writebacks::total              841                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6013                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6013                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6013                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6013                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6013                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6013                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3697                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3697                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3697                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3697                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3697                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3697                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     60337326                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     60337326                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     60337326                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     60337326                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     60337326                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     60337326                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003739                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003739                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002244                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002244                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002244                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002244                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16320.618339                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16320.618339                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16320.618339                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16320.618339                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16320.618339                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16320.618339                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.723712                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089439574                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2358094.316017                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.723712                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025198                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.739942                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1498287                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1498287                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1498287                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1498287                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1498287                       # number of overall hits
system.cpu3.icache.overall_hits::total        1498287                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1018271                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1018271                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1018271                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1018271                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1018271                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1018271                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1498306                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1498306                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1498306                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1498306                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1498306                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1498306                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 53593.210526                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53593.210526                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 53593.210526                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53593.210526                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 53593.210526                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53593.210526                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       814502                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       814502                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       814502                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       814502                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       814502                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       814502                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 50906.375000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50906.375000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 50906.375000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50906.375000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 50906.375000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50906.375000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3113                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161228227                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3369                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              47856.404571                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   212.665007                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    43.334993                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.830723                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.169277                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       974414                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         974414                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       664928                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        664928                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1610                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1610                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1606                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1606                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1639342                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1639342                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1639342                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1639342                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6404                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6404                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6404                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6404                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6404                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6404                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    187365197                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    187365197                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    187365197                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    187365197                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    187365197                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    187365197                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       980818                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       980818                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       664928                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       664928                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1606                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1606                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1645746                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1645746                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1645746                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1645746                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006529                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006529                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003891                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003891                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003891                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003891                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 29257.526077                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 29257.526077                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 29257.526077                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29257.526077                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 29257.526077                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29257.526077                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          744                       # number of writebacks
system.cpu3.dcache.writebacks::total              744                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3291                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3291                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3291                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3291                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3291                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3291                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3113                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3113                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3113                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3113                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3113                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3113                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     56704845                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     56704845                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     56704845                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     56704845                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     56704845                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     56704845                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001892                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001892                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001892                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001892                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18215.497912                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18215.497912                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18215.497912                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18215.497912                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18215.497912                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18215.497912                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
