#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a53de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a30160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1a7a090 .functor NOT 1, L_0x1a7cc90, C4<0>, C4<0>, C4<0>;
L_0x1a7ca20 .functor XOR 5, L_0x1a7c8e0, L_0x1a7c980, C4<00000>, C4<00000>;
L_0x1a7cb80 .functor XOR 5, L_0x1a7ca20, L_0x1a7cae0, C4<00000>, C4<00000>;
v0x1a79410_0 .net *"_ivl_10", 4 0, L_0x1a7cae0;  1 drivers
v0x1a79510_0 .net *"_ivl_12", 4 0, L_0x1a7cb80;  1 drivers
v0x1a795f0_0 .net *"_ivl_2", 4 0, L_0x1a7c840;  1 drivers
v0x1a796b0_0 .net *"_ivl_4", 4 0, L_0x1a7c8e0;  1 drivers
v0x1a79790_0 .net *"_ivl_6", 4 0, L_0x1a7c980;  1 drivers
v0x1a798c0_0 .net *"_ivl_8", 4 0, L_0x1a7ca20;  1 drivers
v0x1a799a0_0 .var "clk", 0 0;
v0x1a79a40_0 .var/2u "stats1", 159 0;
v0x1a79b00_0 .var/2u "strobe", 0 0;
v0x1a79c50_0 .net "sum_dut", 4 0, L_0x1a7c660;  1 drivers
v0x1a79d10_0 .net "sum_ref", 4 0, L_0x1a7a400;  1 drivers
v0x1a79db0_0 .net "tb_match", 0 0, L_0x1a7cc90;  1 drivers
v0x1a79e50_0 .net "tb_mismatch", 0 0, L_0x1a7a090;  1 drivers
v0x1a79f10_0 .net "x", 3 0, v0x1a75860_0;  1 drivers
v0x1a79fd0_0 .net "y", 3 0, v0x1a75920_0;  1 drivers
L_0x1a7c840 .concat [ 5 0 0 0], L_0x1a7a400;
L_0x1a7c8e0 .concat [ 5 0 0 0], L_0x1a7a400;
L_0x1a7c980 .concat [ 5 0 0 0], L_0x1a7c660;
L_0x1a7cae0 .concat [ 5 0 0 0], L_0x1a7a400;
L_0x1a7cc90 .cmp/eeq 5, L_0x1a7c840, L_0x1a7cb80;
S_0x1a39d10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1a30160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1a3f950_0 .net *"_ivl_0", 4 0, L_0x1a7a120;  1 drivers
L_0x7fb9cc4d4018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a3d0e0_0 .net *"_ivl_3", 0 0, L_0x7fb9cc4d4018;  1 drivers
v0x1a3a840_0 .net *"_ivl_4", 4 0, L_0x1a7a280;  1 drivers
L_0x7fb9cc4d4060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a75110_0 .net *"_ivl_7", 0 0, L_0x7fb9cc4d4060;  1 drivers
v0x1a751f0_0 .net "sum", 4 0, L_0x1a7a400;  alias, 1 drivers
v0x1a75320_0 .net "x", 3 0, v0x1a75860_0;  alias, 1 drivers
v0x1a75400_0 .net "y", 3 0, v0x1a75920_0;  alias, 1 drivers
L_0x1a7a120 .concat [ 4 1 0 0], v0x1a75860_0, L_0x7fb9cc4d4018;
L_0x1a7a280 .concat [ 4 1 0 0], v0x1a75920_0, L_0x7fb9cc4d4060;
L_0x1a7a400 .arith/sum 5, L_0x1a7a120, L_0x1a7a280;
S_0x1a75560 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1a30160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1a75780_0 .net "clk", 0 0, v0x1a799a0_0;  1 drivers
v0x1a75860_0 .var "x", 3 0;
v0x1a75920_0 .var "y", 3 0;
E_0x1a43540/0 .event negedge, v0x1a75780_0;
E_0x1a43540/1 .event posedge, v0x1a75780_0;
E_0x1a43540 .event/or E_0x1a43540/0, E_0x1a43540/1;
S_0x1a75a00 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1a30160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1a78bc0_0 .net "c1", 0 0, L_0x1a7aa60;  1 drivers
v0x1a78c80_0 .net "c2", 0 0, L_0x1a7b250;  1 drivers
v0x1a78d90_0 .net "c3", 0 0, L_0x1a7ba30;  1 drivers
v0x1a78e80_0 .net "sum", 4 0, L_0x1a7c660;  alias, 1 drivers
v0x1a78f20_0 .net "x", 3 0, v0x1a75860_0;  alias, 1 drivers
v0x1a79080_0 .net "y", 3 0, v0x1a75920_0;  alias, 1 drivers
L_0x1a7ab70 .part v0x1a75860_0, 0, 1;
L_0x1a7aca0 .part v0x1a75920_0, 0, 1;
L_0x1a7b360 .part v0x1a75860_0, 1, 1;
L_0x1a7b490 .part v0x1a75920_0, 1, 1;
L_0x1a7bb40 .part v0x1a75860_0, 2, 1;
L_0x1a7bc70 .part v0x1a75920_0, 2, 1;
L_0x1a7c330 .part v0x1a75860_0, 3, 1;
L_0x1a7c460 .part v0x1a75920_0, 3, 1;
LS_0x1a7c660_0_0 .concat8 [ 1 1 1 1], L_0x1a7a5b0, L_0x1a7aed0, L_0x1a7b660, L_0x1a7be50;
LS_0x1a7c660_0_4 .concat8 [ 1 0 0 0], L_0x1a7c220;
L_0x1a7c660 .concat8 [ 4 1 0 0], LS_0x1a7c660_0_0, LS_0x1a7c660_0_4;
S_0x1a75be0 .scope module, "fa0" "full_adder" 4 9, 4 42 0, S_0x1a75a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1a7a4a0 .functor XOR 1, L_0x1a7ab70, L_0x1a7aca0, C4<0>, C4<0>;
L_0x7fb9cc4d40a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1a7a5b0 .functor XOR 1, L_0x1a7a4a0, L_0x7fb9cc4d40a8, C4<0>, C4<0>;
L_0x1a7a670 .functor AND 1, L_0x1a7ab70, L_0x1a7aca0, C4<1>, C4<1>;
L_0x1a7a7b0 .functor AND 1, L_0x1a7ab70, L_0x7fb9cc4d40a8, C4<1>, C4<1>;
L_0x1a7a8a0 .functor OR 1, L_0x1a7a670, L_0x1a7a7b0, C4<0>, C4<0>;
L_0x1a7a9b0 .functor AND 1, L_0x1a7aca0, L_0x7fb9cc4d40a8, C4<1>, C4<1>;
L_0x1a7aa60 .functor OR 1, L_0x1a7a8a0, L_0x1a7a9b0, C4<0>, C4<0>;
v0x1a75e70_0 .net *"_ivl_0", 0 0, L_0x1a7a4a0;  1 drivers
v0x1a75f70_0 .net *"_ivl_10", 0 0, L_0x1a7a9b0;  1 drivers
v0x1a76050_0 .net *"_ivl_4", 0 0, L_0x1a7a670;  1 drivers
v0x1a76140_0 .net *"_ivl_6", 0 0, L_0x1a7a7b0;  1 drivers
v0x1a76220_0 .net *"_ivl_8", 0 0, L_0x1a7a8a0;  1 drivers
v0x1a76350_0 .net "a", 0 0, L_0x1a7ab70;  1 drivers
v0x1a76410_0 .net "b", 0 0, L_0x1a7aca0;  1 drivers
v0x1a764d0_0 .net "cin", 0 0, L_0x7fb9cc4d40a8;  1 drivers
v0x1a76590_0 .net "cout", 0 0, L_0x1a7aa60;  alias, 1 drivers
v0x1a76650_0 .net "sum", 0 0, L_0x1a7a5b0;  1 drivers
S_0x1a767b0 .scope module, "fa1" "full_adder" 4 17, 4 42 0, S_0x1a75a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1a7ae60 .functor XOR 1, L_0x1a7b360, L_0x1a7b490, C4<0>, C4<0>;
L_0x1a7aed0 .functor XOR 1, L_0x1a7ae60, L_0x1a7aa60, C4<0>, C4<0>;
L_0x1a7afd0 .functor AND 1, L_0x1a7b360, L_0x1a7b490, C4<1>, C4<1>;
L_0x1a7b040 .functor AND 1, L_0x1a7b360, L_0x1a7aa60, C4<1>, C4<1>;
L_0x1a7b0e0 .functor OR 1, L_0x1a7afd0, L_0x1a7b040, C4<0>, C4<0>;
L_0x1a7b1a0 .functor AND 1, L_0x1a7b490, L_0x1a7aa60, C4<1>, C4<1>;
L_0x1a7b250 .functor OR 1, L_0x1a7b0e0, L_0x1a7b1a0, C4<0>, C4<0>;
v0x1a76a10_0 .net *"_ivl_0", 0 0, L_0x1a7ae60;  1 drivers
v0x1a76af0_0 .net *"_ivl_10", 0 0, L_0x1a7b1a0;  1 drivers
v0x1a76bd0_0 .net *"_ivl_4", 0 0, L_0x1a7afd0;  1 drivers
v0x1a76cc0_0 .net *"_ivl_6", 0 0, L_0x1a7b040;  1 drivers
v0x1a76da0_0 .net *"_ivl_8", 0 0, L_0x1a7b0e0;  1 drivers
v0x1a76ed0_0 .net "a", 0 0, L_0x1a7b360;  1 drivers
v0x1a76f90_0 .net "b", 0 0, L_0x1a7b490;  1 drivers
v0x1a77050_0 .net "cin", 0 0, L_0x1a7aa60;  alias, 1 drivers
v0x1a770f0_0 .net "cout", 0 0, L_0x1a7b250;  alias, 1 drivers
v0x1a77220_0 .net "sum", 0 0, L_0x1a7aed0;  1 drivers
S_0x1a773b0 .scope module, "fa2" "full_adder" 4 25, 4 42 0, S_0x1a75a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1a7b5f0 .functor XOR 1, L_0x1a7bb40, L_0x1a7bc70, C4<0>, C4<0>;
L_0x1a7b660 .functor XOR 1, L_0x1a7b5f0, L_0x1a7b250, C4<0>, C4<0>;
L_0x1a7b760 .functor AND 1, L_0x1a7bb40, L_0x1a7bc70, C4<1>, C4<1>;
L_0x1a7b7d0 .functor AND 1, L_0x1a7bb40, L_0x1a7b250, C4<1>, C4<1>;
L_0x1a7b870 .functor OR 1, L_0x1a7b760, L_0x1a7b7d0, C4<0>, C4<0>;
L_0x1a7b980 .functor AND 1, L_0x1a7bc70, L_0x1a7b250, C4<1>, C4<1>;
L_0x1a7ba30 .functor OR 1, L_0x1a7b870, L_0x1a7b980, C4<0>, C4<0>;
v0x1a77620_0 .net *"_ivl_0", 0 0, L_0x1a7b5f0;  1 drivers
v0x1a77700_0 .net *"_ivl_10", 0 0, L_0x1a7b980;  1 drivers
v0x1a777e0_0 .net *"_ivl_4", 0 0, L_0x1a7b760;  1 drivers
v0x1a778d0_0 .net *"_ivl_6", 0 0, L_0x1a7b7d0;  1 drivers
v0x1a779b0_0 .net *"_ivl_8", 0 0, L_0x1a7b870;  1 drivers
v0x1a77ae0_0 .net "a", 0 0, L_0x1a7bb40;  1 drivers
v0x1a77ba0_0 .net "b", 0 0, L_0x1a7bc70;  1 drivers
v0x1a77c60_0 .net "cin", 0 0, L_0x1a7b250;  alias, 1 drivers
v0x1a77d00_0 .net "cout", 0 0, L_0x1a7ba30;  alias, 1 drivers
v0x1a77e30_0 .net "sum", 0 0, L_0x1a7b660;  1 drivers
S_0x1a77fc0 .scope module, "fa3" "full_adder" 4 33, 4 42 0, S_0x1a75a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1a7bde0 .functor XOR 1, L_0x1a7c330, L_0x1a7c460, C4<0>, C4<0>;
L_0x1a7be50 .functor XOR 1, L_0x1a7bde0, L_0x1a7ba30, C4<0>, C4<0>;
L_0x1a7bf50 .functor AND 1, L_0x1a7c330, L_0x1a7c460, C4<1>, C4<1>;
L_0x1a7bfc0 .functor AND 1, L_0x1a7c330, L_0x1a7ba30, C4<1>, C4<1>;
L_0x1a7c060 .functor OR 1, L_0x1a7bf50, L_0x1a7bfc0, C4<0>, C4<0>;
L_0x1a7c170 .functor AND 1, L_0x1a7c460, L_0x1a7ba30, C4<1>, C4<1>;
L_0x1a7c220 .functor OR 1, L_0x1a7c060, L_0x1a7c170, C4<0>, C4<0>;
v0x1a78200_0 .net *"_ivl_0", 0 0, L_0x1a7bde0;  1 drivers
v0x1a78300_0 .net *"_ivl_10", 0 0, L_0x1a7c170;  1 drivers
v0x1a783e0_0 .net *"_ivl_4", 0 0, L_0x1a7bf50;  1 drivers
v0x1a784d0_0 .net *"_ivl_6", 0 0, L_0x1a7bfc0;  1 drivers
v0x1a785b0_0 .net *"_ivl_8", 0 0, L_0x1a7c060;  1 drivers
v0x1a786e0_0 .net "a", 0 0, L_0x1a7c330;  1 drivers
v0x1a787a0_0 .net "b", 0 0, L_0x1a7c460;  1 drivers
v0x1a78860_0 .net "cin", 0 0, L_0x1a7ba30;  alias, 1 drivers
v0x1a78900_0 .net "cout", 0 0, L_0x1a7c220;  1 drivers
v0x1a78a30_0 .net "sum", 0 0, L_0x1a7be50;  1 drivers
S_0x1a79210 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1a30160;
 .timescale -12 -12;
E_0x1a439f0 .event anyedge, v0x1a79b00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a79b00_0;
    %nor/r;
    %assign/vec4 v0x1a79b00_0, 0;
    %wait E_0x1a439f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a75560;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a43540;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1a75920_0, 0;
    %assign/vec4 v0x1a75860_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1a30160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a799a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a79b00_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1a30160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a799a0_0;
    %inv;
    %store/vec4 v0x1a799a0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1a30160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a75780_0, v0x1a79e50_0, v0x1a79f10_0, v0x1a79fd0_0, v0x1a79d10_0, v0x1a79c50_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1a30160;
T_5 ;
    %load/vec4 v0x1a79a40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1a79a40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a79a40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1a79a40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a79a40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a79a40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a79a40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1a30160;
T_6 ;
    %wait E_0x1a43540;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a79a40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a79a40_0, 4, 32;
    %load/vec4 v0x1a79db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1a79a40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a79a40_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a79a40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a79a40_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1a79d10_0;
    %load/vec4 v0x1a79d10_0;
    %load/vec4 v0x1a79c50_0;
    %xor;
    %load/vec4 v0x1a79d10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1a79a40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a79a40_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1a79a40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a79a40_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/m2014_q4j/iter0/response4/top_module.sv";
