// Seed: 635970129
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3
);
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  assign id_1 = 1'd0 ? 1 : id_0;
endmodule
