The .vfile has Full adder design in almost all possible design & modelling ways

1.Mixed gate level.

2.Nand gate level.

3.Using Conditional operator.

4.Overflow bit mwthod.

5.Dataflow modelling.

6.Using Case Statement.
