Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 13 17:14:01 2024
| Host         : Mingyi_TX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.519    -4586.703                    320                16646        0.022        0.000                      0                16646        8.750        0.000                       0                  5604  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -15.519    -4586.703                    320                16646        0.022        0.000                      0                16646        8.750        0.000                       0                  5604  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          320  Failing Endpoints,  Worst Slack      -15.519ns,  Total Violation    -4586.703ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.519ns  (required time - arrival time)
  Source:                 design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.710ns  (logic 22.065ns (63.570%)  route 12.645ns (36.430%))
  Logic Levels:           22  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.837     3.131    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/ap_clk
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     6.003 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.069    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13_n_2
    RAMB36_X5Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.494 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=2, routed)           2.202     8.696    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    12.547 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.549    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.262 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.264    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    15.782 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[7]
                         net (fo=2, routed)           1.055    16.837    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[0]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.961 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.765    17.726    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1_n_2
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.117    17.843 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.925    18.768    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/m_axis_result_tdata[1]
    SLICE_X35Y54         LUT3 (Prop_lut3_I2_O)        0.357    19.125 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/U0_i_31__2/O
                         net (fo=6, routed)           0.617    19.742    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[1]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.332    20.074 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    20.074    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.587 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.587    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.704 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.821 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.821    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.938 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.159    22.097    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    22.221 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_23/O
                         net (fo=2, routed)           0.740    22.961    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[17]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[17]_PATTERNDETECT)
                                                      5.767    28.728 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.873    29.601    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I3_O)        0.124    29.725 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    29.725    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.257 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.364    31.621    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I1_O)        0.152    31.773 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.449    32.222    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.326    32.548 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    32.548    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.081 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    33.081    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_2
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.300 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.584    33.885    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_C[31]_P[34])
                                                      1.991    35.876 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[34]
                         net (fo=1, routed)           1.089    36.965    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[30]
    SLICE_X41Y65         LUT6 (Prop_lut6_I0_O)        0.124    37.089 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[30]_INST_0/O
                         net (fo=2, routed)           0.752    37.841    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/output_r_d0[30]
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.571    22.750    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ap_clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.115    22.865    
                         clock uncertainty           -0.302    22.563    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    22.322    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         22.322    
                         arrival time                         -37.841    
  -------------------------------------------------------------------
                         slack                                -15.519    

Slack (VIOLATED) :        -15.462ns  (required time - arrival time)
  Source:                 design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.652ns  (logic 22.065ns (63.675%)  route 12.587ns (36.325%))
  Logic Levels:           22  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.837     3.131    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/ap_clk
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     6.003 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.069    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13_n_2
    RAMB36_X5Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.494 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=2, routed)           2.202     8.696    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    12.547 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.549    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.262 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.264    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    15.782 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[7]
                         net (fo=2, routed)           1.055    16.837    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[0]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.961 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.765    17.726    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1_n_2
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.117    17.843 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.925    18.768    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/m_axis_result_tdata[1]
    SLICE_X35Y54         LUT3 (Prop_lut3_I2_O)        0.357    19.125 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/U0_i_31__2/O
                         net (fo=6, routed)           0.617    19.742    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[1]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.332    20.074 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    20.074    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.587 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.587    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.704 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.821 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.821    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.938 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.159    22.097    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    22.221 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_23/O
                         net (fo=2, routed)           0.740    22.961    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[17]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[17]_PATTERNDETECT)
                                                      5.767    28.728 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.873    29.601    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I3_O)        0.124    29.725 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    29.725    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.257 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.364    31.621    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I1_O)        0.152    31.773 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.449    32.222    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.326    32.548 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    32.548    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.081 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    33.081    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_2
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.300 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.584    33.885    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_C[31]_P[32])
                                                      1.991    35.876 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[32]
                         net (fo=1, routed)           0.951    36.826    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[28]
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    36.950 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[28]_INST_0/O
                         net (fo=2, routed)           0.834    37.784    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/output_r_d0[28]
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.571    22.750    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ap_clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.115    22.865    
                         clock uncertainty           -0.302    22.563    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    22.322    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         22.322    
                         arrival time                         -37.784    
  -------------------------------------------------------------------
                         slack                                -15.462    

Slack (VIOLATED) :        -15.456ns  (required time - arrival time)
  Source:                 design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.643ns  (logic 22.065ns (63.692%)  route 12.578ns (36.308%))
  Logic Levels:           22  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.837     3.131    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/ap_clk
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     6.003 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.069    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13_n_2
    RAMB36_X5Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.494 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=2, routed)           2.202     8.696    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    12.547 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.549    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.262 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.264    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    15.782 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[7]
                         net (fo=2, routed)           1.055    16.837    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[0]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.961 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.765    17.726    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1_n_2
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.117    17.843 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.925    18.768    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/m_axis_result_tdata[1]
    SLICE_X35Y54         LUT3 (Prop_lut3_I2_O)        0.357    19.125 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/U0_i_31__2/O
                         net (fo=6, routed)           0.617    19.742    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[1]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.332    20.074 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    20.074    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.587 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.587    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.704 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.821 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.821    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.938 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.159    22.097    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    22.221 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_23/O
                         net (fo=2, routed)           0.740    22.961    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[17]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[17]_PATTERNDETECT)
                                                      5.767    28.728 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.873    29.601    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I3_O)        0.124    29.725 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    29.725    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.257 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.364    31.621    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I1_O)        0.152    31.773 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.449    32.222    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.326    32.548 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    32.548    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.081 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    33.081    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_2
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.300 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.584    33.885    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_C[31]_P[18])
                                                      1.991    35.876 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[18]
                         net (fo=1, routed)           1.158    37.033    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[16]
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.124    37.157 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[16]_INST_0/O
                         net (fo=2, routed)           0.617    37.775    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/output_r_d0[16]
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.568    22.747    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ap_clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    22.862    
                         clock uncertainty           -0.302    22.560    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIPADIP[0])
                                                     -0.241    22.319    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         22.319    
                         arrival time                         -37.775    
  -------------------------------------------------------------------
                         slack                                -15.456    

Slack (VIOLATED) :        -15.448ns  (required time - arrival time)
  Source:                 design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.635ns  (logic 22.065ns (63.707%)  route 12.570ns (36.293%))
  Logic Levels:           22  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.837     3.131    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/ap_clk
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     6.003 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.069    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13_n_2
    RAMB36_X5Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.494 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=2, routed)           2.202     8.696    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    12.547 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.549    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.262 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.264    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    15.782 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[7]
                         net (fo=2, routed)           1.055    16.837    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[0]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.961 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.765    17.726    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1_n_2
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.117    17.843 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.925    18.768    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/m_axis_result_tdata[1]
    SLICE_X35Y54         LUT3 (Prop_lut3_I2_O)        0.357    19.125 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/U0_i_31__2/O
                         net (fo=6, routed)           0.617    19.742    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[1]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.332    20.074 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    20.074    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.587 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.587    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.704 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.821 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.821    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.938 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.159    22.097    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    22.221 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_23/O
                         net (fo=2, routed)           0.740    22.961    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[17]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[17]_PATTERNDETECT)
                                                      5.767    28.728 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.873    29.601    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I3_O)        0.124    29.725 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    29.725    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.257 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.364    31.621    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I1_O)        0.152    31.773 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.449    32.222    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.326    32.548 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    32.548    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.081 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    33.081    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_2
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.300 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.584    33.885    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_C[31]_P[12])
                                                      1.991    35.876 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[12]
                         net (fo=1, routed)           1.011    36.887    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[10]
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.124    37.011 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[10]_INST_0/O
                         net (fo=2, routed)           0.756    37.767    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/output_r_d0[10]
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.568    22.747    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ap_clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    22.862    
                         clock uncertainty           -0.302    22.560    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[10])
                                                     -0.241    22.319    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         22.319    
                         arrival time                         -37.767    
  -------------------------------------------------------------------
                         slack                                -15.448    

Slack (VIOLATED) :        -15.443ns  (required time - arrival time)
  Source:                 design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.630ns  (logic 22.065ns (63.716%)  route 12.565ns (36.284%))
  Logic Levels:           22  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.837     3.131    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/ap_clk
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     6.003 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.069    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13_n_2
    RAMB36_X5Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.494 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=2, routed)           2.202     8.696    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    12.547 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.549    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.262 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.264    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    15.782 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[7]
                         net (fo=2, routed)           1.055    16.837    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[0]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.961 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.765    17.726    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1_n_2
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.117    17.843 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.925    18.768    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/m_axis_result_tdata[1]
    SLICE_X35Y54         LUT3 (Prop_lut3_I2_O)        0.357    19.125 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/U0_i_31__2/O
                         net (fo=6, routed)           0.617    19.742    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[1]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.332    20.074 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    20.074    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.587 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.587    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.704 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.821 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.821    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.938 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.159    22.097    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    22.221 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_23/O
                         net (fo=2, routed)           0.740    22.961    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[17]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[17]_PATTERNDETECT)
                                                      5.767    28.728 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.873    29.601    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I3_O)        0.124    29.725 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    29.725    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.257 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.364    31.621    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I1_O)        0.152    31.773 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.449    32.222    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.326    32.548 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    32.548    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.081 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    33.081    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_2
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.300 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.584    33.885    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_C[31]_P[2])
                                                      1.991    35.876 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[2]
                         net (fo=1, routed)           1.042    36.917    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[0]
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124    37.041 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=2, routed)           0.721    37.762    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/output_r_d0[0]
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.568    22.747    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ap_clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    22.862    
                         clock uncertainty           -0.302    22.560    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    22.319    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         22.319    
                         arrival time                         -37.762    
  -------------------------------------------------------------------
                         slack                                -15.443    

Slack (VIOLATED) :        -15.419ns  (required time - arrival time)
  Source:                 design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.607ns  (logic 22.065ns (63.759%)  route 12.542ns (36.241%))
  Logic Levels:           22  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.837     3.131    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/ap_clk
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     6.003 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.069    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13_n_2
    RAMB36_X5Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.494 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=2, routed)           2.202     8.696    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    12.547 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.549    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.262 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.264    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    15.782 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[7]
                         net (fo=2, routed)           1.055    16.837    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[0]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.961 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.765    17.726    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1_n_2
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.117    17.843 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.925    18.768    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/m_axis_result_tdata[1]
    SLICE_X35Y54         LUT3 (Prop_lut3_I2_O)        0.357    19.125 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/U0_i_31__2/O
                         net (fo=6, routed)           0.617    19.742    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[1]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.332    20.074 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    20.074    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.587 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.587    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.704 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.821 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.821    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.938 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.159    22.097    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    22.221 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_23/O
                         net (fo=2, routed)           0.740    22.961    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[17]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[17]_PATTERNDETECT)
                                                      5.767    28.728 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.873    29.601    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I3_O)        0.124    29.725 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    29.725    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.257 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.364    31.621    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I1_O)        0.152    31.773 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.449    32.222    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.326    32.548 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    32.548    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.081 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    33.081    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_2
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.300 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.584    33.885    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_C[31]_P[7])
                                                      1.991    35.876 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[7]
                         net (fo=1, routed)           0.762    36.638    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[5]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124    36.762 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[5]_INST_0/O
                         net (fo=2, routed)           0.977    37.738    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/output_r_d0[5]
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.568    22.747    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ap_clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    22.862    
                         clock uncertainty           -0.302    22.560    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    22.319    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         22.319    
                         arrival time                         -37.738    
  -------------------------------------------------------------------
                         slack                                -15.419    

Slack (VIOLATED) :        -15.417ns  (required time - arrival time)
  Source:                 design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.605ns  (logic 22.065ns (63.763%)  route 12.540ns (36.237%))
  Logic Levels:           22  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.837     3.131    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/ap_clk
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     6.003 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.069    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13_n_2
    RAMB36_X5Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.494 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=2, routed)           2.202     8.696    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    12.547 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.549    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.262 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.264    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    15.782 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[7]
                         net (fo=2, routed)           1.055    16.837    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[0]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.961 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.765    17.726    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1_n_2
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.117    17.843 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.925    18.768    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/m_axis_result_tdata[1]
    SLICE_X35Y54         LUT3 (Prop_lut3_I2_O)        0.357    19.125 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/U0_i_31__2/O
                         net (fo=6, routed)           0.617    19.742    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[1]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.332    20.074 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    20.074    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.587 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.587    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.704 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.821 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.821    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.938 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.159    22.097    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    22.221 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_23/O
                         net (fo=2, routed)           0.740    22.961    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[17]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[17]_PATTERNDETECT)
                                                      5.767    28.728 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.873    29.601    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I3_O)        0.124    29.725 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    29.725    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.257 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.364    31.621    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I1_O)        0.152    31.773 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.449    32.222    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.326    32.548 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    32.548    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.081 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    33.081    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_2
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.300 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.584    33.885    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_C[31]_P[6])
                                                      1.991    35.876 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[6]
                         net (fo=1, routed)           0.995    36.871    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[4]
    SLICE_X46Y62         LUT6 (Prop_lut6_I0_O)        0.124    36.995 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[4]_INST_0/O
                         net (fo=2, routed)           0.742    37.736    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/output_r_d0[4]
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.568    22.747    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ap_clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    22.862    
                         clock uncertainty           -0.302    22.560    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    22.319    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         22.319    
                         arrival time                         -37.736    
  -------------------------------------------------------------------
                         slack                                -15.417    

Slack (VIOLATED) :        -15.409ns  (required time - arrival time)
  Source:                 design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.596ns  (logic 22.065ns (63.778%)  route 12.531ns (36.222%))
  Logic Levels:           22  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.837     3.131    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/ap_clk
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     6.003 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.069    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13_n_2
    RAMB36_X5Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.494 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=2, routed)           2.202     8.696    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    12.547 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.549    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.262 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.264    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    15.782 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[7]
                         net (fo=2, routed)           1.055    16.837    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[0]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.961 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.765    17.726    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1_n_2
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.117    17.843 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.925    18.768    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/m_axis_result_tdata[1]
    SLICE_X35Y54         LUT3 (Prop_lut3_I2_O)        0.357    19.125 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/U0_i_31__2/O
                         net (fo=6, routed)           0.617    19.742    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[1]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.332    20.074 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    20.074    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.587 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.587    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.704 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.821 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.821    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.938 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.159    22.097    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    22.221 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_23/O
                         net (fo=2, routed)           0.740    22.961    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[17]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[17]_PATTERNDETECT)
                                                      5.767    28.728 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.873    29.601    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I3_O)        0.124    29.725 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    29.725    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.257 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.364    31.621    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I1_O)        0.152    31.773 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.449    32.222    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.326    32.548 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    32.548    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.081 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    33.081    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_2
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.300 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.584    33.885    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_C[31]_P[8])
                                                      1.991    35.876 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[8]
                         net (fo=1, routed)           0.958    36.833    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[6]
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    36.957 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[6]_INST_0/O
                         net (fo=2, routed)           0.771    37.728    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/output_r_d0[6]
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.568    22.747    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ap_clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    22.862    
                         clock uncertainty           -0.302    22.560    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    22.319    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         22.319    
                         arrival time                         -37.728    
  -------------------------------------------------------------------
                         slack                                -15.409    

Slack (VIOLATED) :        -15.401ns  (required time - arrival time)
  Source:                 design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.591ns  (logic 22.065ns (63.788%)  route 12.526ns (36.212%))
  Logic Levels:           22  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.837     3.131    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/ap_clk
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     6.003 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.069    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13_n_2
    RAMB36_X5Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.494 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=2, routed)           2.202     8.696    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    12.547 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.549    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.262 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.264    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    15.782 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[7]
                         net (fo=2, routed)           1.055    16.837    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[0]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.961 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.765    17.726    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1_n_2
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.117    17.843 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.925    18.768    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/m_axis_result_tdata[1]
    SLICE_X35Y54         LUT3 (Prop_lut3_I2_O)        0.357    19.125 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/U0_i_31__2/O
                         net (fo=6, routed)           0.617    19.742    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[1]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.332    20.074 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    20.074    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.587 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.587    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.704 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.821 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.821    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.938 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.159    22.097    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    22.221 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_23/O
                         net (fo=2, routed)           0.740    22.961    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[17]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[17]_PATTERNDETECT)
                                                      5.767    28.728 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.873    29.601    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I3_O)        0.124    29.725 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    29.725    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.257 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.364    31.621    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I1_O)        0.152    31.773 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.449    32.222    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.326    32.548 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    32.548    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.081 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    33.081    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_2
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.300 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.584    33.885    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_C[31]_P[31])
                                                      1.991    35.876 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[31]
                         net (fo=1, routed)           0.993    36.868    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[27]
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.124    36.992 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[27]_INST_0/O
                         net (fo=2, routed)           0.730    37.723    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/output_r_d0[27]
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.571    22.750    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ap_clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.115    22.865    
                         clock uncertainty           -0.302    22.563    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    22.322    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         22.322    
                         arrival time                         -37.723    
  -------------------------------------------------------------------
                         slack                                -15.401    

Slack (VIOLATED) :        -15.390ns  (required time - arrival time)
  Source:                 design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.581ns  (logic 22.065ns (63.807%)  route 12.516ns (36.193%))
  Logic Levels:           22  (CARRY4=7 DSP48E1=5 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.837     3.131    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/ap_clk
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     6.003 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.069    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_0_13_n_2
    RAMB36_X5Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.494 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_weight_U/conv1_3_c3_weight_rom_U/q0_reg_1_13/DOADO[0]
                         net (fo=2, routed)           2.202     8.696    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_b_tdata[13]
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    12.547 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    12.549    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.262 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002    14.264    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    15.782 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[7]
                         net (fo=2, routed)           1.055    16.837    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[22]_INST_0[0]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124    16.961 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.765    17.726    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0_i_1_n_2
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.117    17.843 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fmul_32nscud_U24/top_net_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.925    18.768    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/m_axis_result_tdata[1]
    SLICE_X35Y54         LUT3 (Prop_lut3_I2_O)        0.357    19.125 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/c3_bias_U/conv1_3_c3_bias_rom_U/U0_i_31__2/O
                         net (fo=6, routed)           0.617    19.742    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[1]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.332    20.074 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000    20.074    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.587 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.587    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.704 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.704    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.821 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.821    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.938 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=54, routed)          1.159    22.097    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X36Y60         LUT3 (Prop_lut3_I2_O)        0.124    22.221 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/DSP_i_23/O
                         net (fo=2, routed)           0.740    22.961    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[17]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[17]_PATTERNDETECT)
                                                      5.767    28.728 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          0.873    29.601    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I3_O)        0.124    29.725 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[0].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    29.725    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.257 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          1.364    31.621    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X37Y62         LUT3 (Prop_lut3_I1_O)        0.152    31.773 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.449    32.222    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.326    32.548 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    32.548    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.081 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    33.081    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_2
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.300 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=3, routed)           0.584    33.885    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/C[6]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_C[31]_P[23])
                                                      1.991    35.876 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[23]
                         net (fo=1, routed)           0.996    36.872    design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[21]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.124    36.996 r  design_1_i/top_net_0/inst/grp_conv1_3_fu_235/top_net_fadd_32nsbkb_U23/top_net_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[21]_INST_0/O
                         net (fo=2, routed)           0.717    37.712    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/output_r_d0[21]
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        1.571    22.750    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ap_clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.115    22.865    
                         clock uncertainty           -0.302    22.563    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.241    22.322    design_1_i/top_net_0/inst/c3_output_U/top_net_c3_output_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         22.322    
                         arrival time                         -37.712    
  -------------------------------------------------------------------
                         slack                                -15.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.432%)  route 0.158ns (51.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.557     0.893    design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X50Y42         FDRE                                         r  design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[7]/Q
                         net (fo=1, routed)           0.158     1.198    design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata_n_35
    SLICE_X49Y42         FDRE                                         r  design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.828     1.194    design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X49Y42         FDRE                                         r  design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[7]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.017     1.176    design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1128]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.794%)  route 0.229ns (55.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.557     0.893    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X44Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1128]/Q
                         net (fo=1, routed)           0.229     1.263    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg_n_0_[1128]
    SLICE_X44Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.308 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i[1128]_i_1/O
                         net (fo=1, routed)           0.000     1.308    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i[1128]_i_1_n_0
    SLICE_X44Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.830     1.196    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X44Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1128]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.107     1.273    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1128]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.100     1.236    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.194    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/top_net_0/inst/top_net_AXILiteS_s_axi_U/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.569     0.905    design_1_i/top_net_0/inst/top_net_AXILiteS_s_axi_U/ap_clk
    SLICE_X29Y81         FDRE                                         r  design_1_i/top_net_0/inst/top_net_AXILiteS_s_axi_U/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/top_net_0/inst/top_net_AXILiteS_s_axi_U/rdata_reg[7]/Q
                         net (fo=1, routed)           0.102     1.148    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X30Y81         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.835     1.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y81         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.919    
    SLICE_X30Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.862%)  route 0.219ns (57.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.557     0.893    design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X50Y42         FDRE                                         r  design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[16]/Q
                         net (fo=1, routed)           0.219     1.275    design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata_n_26
    SLICE_X46Y43         FDRE                                         r  design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.829     1.195    design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X46Y43         FDRE                                         r  design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[16]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y43         FDRE (Hold_fdre_C_D)         0.063     1.223    design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/top_net_0/inst/top_net_AXILiteS_s_axi_U/rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.563     0.899    design_1_i/top_net_0/inst/top_net_AXILiteS_s_axi_U/ap_clk
    SLICE_X27Y78         FDRE                                         r  design_1_i/top_net_0/inst/top_net_AXILiteS_s_axi_U/rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/top_net_0/inst/top_net_AXILiteS_s_axi_U/rdata_reg[30]/Q
                         net (fo=1, routed)           0.112     1.152    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X26Y79         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.832     1.198    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y79         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.284     0.914    
    SLICE_X26Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.097    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.222%)  route 0.194ns (56.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.558     0.894    design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X50Y43         FDRE                                         r  design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[18]/Q
                         net (fo=1, routed)           0.194     1.236    design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata_n_24
    SLICE_X43Y43         FDRE                                         r  design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.829     1.195    design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/ap_clk
    SLICE_X43Y43         FDRE                                         r  design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[18]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X43Y43         FDRE (Hold_fdre_C_D)         0.017     1.177    design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1077]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.895%)  route 0.227ns (52.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.591     0.927    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X26Y44         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[75]/Q
                         net (fo=2, routed)           0.227     1.318    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[53]
    SLICE_X26Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.363 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i[1077]_i_1/O
                         net (fo=1, routed)           0.000     1.363    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i[1077]_i_1_n_0
    SLICE_X26Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1077]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.844     1.210    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X26Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1077]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.121     1.301    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1077]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/top_net_0/inst/grp_conv1_1_fu_212/exitcond_flatten10_reg_1334_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_net_0/inst/grp_conv1_1_fu_212/exitcond_flatten10_reg_1334_pp0_iter6_reg_reg[0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.588     0.924    design_1_i/top_net_0/inst/grp_conv1_1_fu_212/ap_clk
    SLICE_X17Y31         FDRE                                         r  design_1_i/top_net_0/inst/grp_conv1_1_fu_212/exitcond_flatten10_reg_1334_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/top_net_0/inst/grp_conv1_1_fu_212/exitcond_flatten10_reg_1334_pp0_iter1_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.120    design_1_i/top_net_0/inst/grp_conv1_1_fu_212/exitcond_flatten10_reg_1334_pp0_iter1_reg
    SLICE_X16Y31         SRL16E                                       r  design_1_i/top_net_0/inst/grp_conv1_1_fu_212/exitcond_flatten10_reg_1334_pp0_iter6_reg_reg[0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.856     1.222    design_1_i/top_net_0/inst/grp_conv1_1_fu_212/ap_clk
    SLICE_X16Y31         SRL16E                                       r  design_1_i/top_net_0/inst/grp_conv1_1_fu_212/exitcond_flatten10_reg_1334_pp0_iter6_reg_reg[0]_srl5/CLK
                         clock pessimism             -0.285     0.937    
    SLICE_X16Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.054    design_1_i/top_net_0/inst/grp_conv1_1_fu_212/exitcond_flatten10_reg_1334_pp0_iter6_reg_reg[0]_srl5
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/top_net_0/inst/top_net_AXILiteS_s_axi_U/rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.568     0.904    design_1_i/top_net_0/inst/top_net_AXILiteS_s_axi_U/ap_clk
    SLICE_X27Y83         FDRE                                         r  design_1_i/top_net_0/inst/top_net_AXILiteS_s_axi_U/rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/top_net_0/inst/top_net_AXILiteS_s_axi_U/rdata_reg[17]/Q
                         net (fo=1, routed)           0.056     1.100    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X26Y83         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5605, routed)        0.836     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y83         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.285     0.917    
    SLICE_X26Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.034    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y16  design_1_i/top_net_0/inst/p2_output_U/top_net_p2_output_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y16  design_1_i/top_net_0/inst/p2_output_U/top_net_p2_output_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y18  design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y18  design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y50  design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y50  design_1_i/top_net_0/inst/top_net_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y1   design_1_i/top_net_0/inst/c1_output_U/top_net_c1_output_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y2   design_1_i/top_net_0/inst/c1_output_U/top_net_c1_output_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3   design_1_i/top_net_0/inst/c1_output_U/top_net_c1_output_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2   design_1_i/top_net_0/inst/c1_output_U/top_net_c1_output_ram_U/ram_reg_3/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y35  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X26Y37  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



