INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/myatt/Desktop/LogicProject/W5_2/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
