[{ "id": "6B2D0E5F00774E879E6B02DB846A00F1", "parent" : "#", "text": "Advanced Topics", "a_attr": {"href": "AdvancedTopics.html", "data-related": "[{\"title\":\"Advanced Topics\",\"url\":\"AdvancedTopics.html\"},{\"title\":\"Advanced RTL\",\"url\":\"AdvancedRTL.html\"},{\"title\":\"Special Control For Register\",\"url\":\"SpecialControlForRegister.html\"},{\"title\":\"Interface External Memory/Section\",\"url\":\"InterfaceExternalMemorySection.html\"},{\"title\":\"Low Power Optimization\",\"url\":\"LowPowerOptimization.html\"},{\"title\":\"Register Design For Low Power\",\"url\":\"RegisterDesignForLowPower.html\"},{\"title\":\"Clock Domain Crossing\",\"url\":\"ClockDomainCrossing.html\"},{\"title\":\"CDC with trigger buffer register\",\"url\":\"CDCwithtriggerbufferregister.html\"},{\"title\":\"Multiple Clock Domains\",\"url\":\"MultipleClockDomains.html\"},{\"title\":\"Global Signal Generation\",\"url\":\"GlobalSignalGeneration.html\"},{\"title\":\"Format Property\",\"url\":\"FormatProperty.html\"},{\"title\":\"Aggregation Logic\",\"url\":\"AggregationLogic.html\"},{\"title\":\"Field Error Signal\",\"url\":\"FieldErrorSignal.html\"},{\"title\":\"Interfaces and structures in RTL\",\"url\":\"InterfacesandstructuresinRTL.html\"},{\"title\":\"Inserting delays in RTL\",\"url\":\"InsertingdelaysinRTL.html\"},{\"title\":\"Hierarchical Decode\",\"url\":\"HierarchicalDecode.html\"},{\"title\":\"Interface signal name customization\",\"url\":\"Interfacesignalnamecustomization.html\"},{\"title\":\"External Error\",\"url\":\"ExternalError.html\"},{\"title\":\"Field Parameterization\",\"url\":\"FieldParameterization.html\"},{\"title\":\"Clearing field after sw write\",\"url\":\"Clearingfieldafterswwrite.html\"},{\"title\":\"sv_guard_band\",\"url\":\"sv_guard_band.html\"},{\"title\":\"RTL Name Format\",\"url\":\"RTLNameFormat.html\"},{\"title\":\"Parameter Name Format\",\"url\":\"ParameterNameFormat.html\"},{\"title\":\"Invalid Address Error\",\"url\":\"InvalidAddressError.html\"},{\"title\":\"Partial Access Error\",\"url\":\"PartialAccessError.html\"},{\"title\":\"Customizing reset value of registers\",\"url\":\"Customizingresetvalueofregisters.html\"},{\"title\":\"Customizing clock signal\",\"url\":\"Customizingclocksignal.html\"},{\"title\":\"module_name\",\"url\":\"module_name.html\"},{\"title\":\"Parameterization of Errors In verilog output\",\"url\":\"ParameterizationofErrorsInverilo.html\"},{\"title\":\"Parameterization of  Read data construct\",\"url\":\"ParameterizationofReaddataconstr.html\"},{\"title\":\"Enable Signal Generation\",\"url\":\"EnableSignalGeneration.html\"},{\"title\":\"Block_size parameter in SystemVerilog.\",\"url\":\"Block_sizeparameterinSystemVeril.html\"},{\"title\":\"svout_filename\",\"url\":\"svout_filename.html\"},{\"title\":\"Advanced UVM\",\"url\":\"AdvancedUVM.html\"},{\"title\":\"Defining UVM HDL_PATH\",\"url\":\"DefiningUVMHDL_PATH.html\"},{\"title\":\"hdl_path & hdl_path_internal property example\",\"url\":\"hdl_pathhdl_path_internalpropert.html\"},{\"title\":\"HDL_PATH_GATE\",\"url\":\"HDL_PATH_GATE.html\"},{\"title\":\"Defining UVM Coverage\",\"url\":\"DefiningUVMCoverage.html\"},{\"title\":\"Cross Coverage\",\"url\":\"CrossCoverage.html\"},{\"title\":\"Vertical Reuse\",\"url\":\"VerticalReuse.html\"},{\"title\":\"Using IDesignSpecâ„¢ for UVM RegModel\",\"url\":\"UsingIDesignSpecTforUVMRegModel.html\"},{\"title\":\"Virtual Registers\",\"url\":\"VirtualRegisters.html\"},{\"title\":\"Auto-mirroring \",\"url\":\"Auto-mirroring.html\"},{\"title\":\"uvm_opt\",\"url\":\"uvm_opt.html\"},{\"title\":\"Dynamic Array Support\",\"url\":\"DynamicArraySupport.html\"},{\"title\":\"Datasheet\",\"url\":\"Datasheet.html\"},{\"title\":\"Postprocessor\",\"url\":\"Postprocessor.html\"},{\"title\":\"Special / Quirky Registers\",\"url\":\"SpecialQuirkyRegisters.html\"},{\"title\":\"Alias Register\",\"url\":\"AliasRegister.html\"},{\"title\":\"Alias register for different blocks\",\"url\":\"Aliasregisterfordifferentblocks.html\"},{\"title\":\"Counters\",\"url\":\"Counters.html\"},{\"title\":\"FIFO\",\"url\":\"FIFO.html\"},{\"title\":\"Async FIFO\",\"url\":\"AsyncFIFO.html\"},{\"title\":\"Indirect Registers\",\"url\":\"IndirectRegisters.html\"},{\"title\":\"Direct Indirect Address Map\",\"url\":\"DirectIndirectAddressMap.html\"},{\"title\":\"Indirect Indexed Register\",\"url\":\"IndirectIndexedRegister.html\"},{\"title\":\"Interrupts\",\"url\":\"Interrupts.html\"},{\"title\":\"Interrupts Per Channel\",\"url\":\"InterruptsPerChannel.html\"},{\"title\":\"Lock Register\",\"url\":\"LockRegister.html\"},{\"title\":\"Paged Register\",\"url\":\"PagedRegister.html\"},{\"title\":\"Paged Block\",\"url\":\"PagedBlock.html\"},{\"title\":\"Shadow Register\",\"url\":\"ShadowRegister.html\"},{\"title\":\"Read-Write pair Register\",\"url\":\"Read-WritepairRegister.html\"},{\"title\":\"TMR\",\"url\":\"TMR.html\"},{\"title\":\"Virtual Register\",\"url\":\"VirtualRegister.html\"},{\"title\":\"Miscellaneous Registers\",\"url\":\"MiscellaneousRegisters.html\"},{\"title\":\"Address Sorting\",\"url\":\"AddressSorting.html\"},{\"title\":\"Array Indexing\",\"url\":\"ArrayIndexing.html\"},{\"title\":\"Block Inside Block\",\"url\":\"BlockInsideBlock.html\"},{\"title\":\"Multiple Bus Domains\",\"url\":\"MultipleBusDomains.html\"},{\"title\":\"RTL Wrapper\",\"url\":\"RTLWrapper.html\"},{\"title\":\"Constraints\",\"url\":\"Constraints.html\"},{\"title\":\"soft constraint\",\"url\":\"softconstraint.html\"},{\"title\":\"IDS with Vivado\",\"url\":\"IDSwithVivado.html\"},{\"title\":\"Multi-Dimensional Registers\",\"url\":\"MultiDimensionalRegisters.html\"},{\"title\":\"Multiple Files Generation\",\"url\":\"MultipleFilesGeneration.html\"},{\"title\":\"Parameterization\",\"url\":\"Parameterization.html\"},{\"title\":\"Synthesis directive\",\"url\":\"Synthesisdirective.html\"},{\"title\":\"Reset signal\",\"url\":\"Resetsignal.html\"},{\"title\":\"Signals\",\"url\":\"Signals.html\"},{\"title\":\"Structs\",\"url\":\"Structs.html\"},{\"title\":\"Struct template in Headers\",\"url\":\"StructtemplateinHeaders.html\"},{\"title\":\"Unaligned Errors\",\"url\":\"UnalignedErrors.html\"},{\"title\":\"Functional Safety\",\"url\":\"FunctionalSafety.html\"},{\"title\":\"Parity Widget\",\"url\":\"ParityWidget.html\"},{\"title\":\"Clock Enable\",\"url\":\"ClockEnable.html\"},{\"title\":\"Reg Diff\",\"url\":\"RegDiff.html\"},{\"title\":\"ispresent property\",\"url\":\"ispresentproperty.html\"},{\"title\":\"Removal of Write/Read ports Generated for Read-only/Write-only External CSRs\",\"url\":\"RemovalofWriteReadportsGenerated.html\"},{\"title\":\"not_generate\",\"url\":\"not_generate.html\"},{\"title\":\"Miscellaneous Properties\",\"url\":\"MiscellaneousProperties.html\"}]"} },{ "id": "29C80599C5EF4EFBAB19C8F26FC0862B", "parent" : "6B2D0E5F00774E879E6B02DB846A00F1", "text": "Constraint", "a_attr": {"href": "Constraints.html", "data-related": "[{\"title\":\"Constraints\",\"url\":\"Constraints.html\"},{\"title\":\"soft constraint\",\"url\":\"softconstraint.html\"}]"} },{ "id": "582EC1381C8B4E189F7E84C7E1CBE9E6", "parent" : "6B2D0E5F00774E879E6B02DB846A00F1", "text": "Coverage", "a_attr": {"href": "DefiningUVMCoverage.html", "data-related": "[{\"title\":\"Defining UVM Coverage\",\"url\":\"DefiningUVMCoverage.html\"},{\"title\":\"Cross Coverage\",\"url\":\"CrossCoverage.html\"}]"} },{ "id": "E7C7C6D2F0F34D4FB953435E32415588", "parent" : "6B2D0E5F00774E879E6B02DB846A00F1", "text": "hdl_path", "a_attr": {"href": "DefiningUVMHDL_PATH.html", "data-related": "[{\"title\":\"Defining UVM HDL_PATH\",\"url\":\"DefiningUVMHDL_PATH.html\"},{\"title\":\"hdl_path & hdl_path_internal property example\",\"url\":\"hdl_pathhdl_path_internalpropert.html\"},{\"title\":\"HDL_PATH_GATE\",\"url\":\"HDL_PATH_GATE.html\"}]"} },{ "id": "3376E0AB290F478B8E8FD97C02623362", "parent" : "6B2D0E5F00774E879E6B02DB846A00F1", "text": "Special Register", "a_attr": {"href": "SpecialQuirkyRegisters.html", "data-related": "[{\"title\":\"Special / Quirky Registers\",\"url\":\"SpecialQuirkyRegisters.html\"},{\"title\":\"Alias Register\",\"url\":\"AliasRegister.html\"},{\"title\":\"Alias register for different blocks\",\"url\":\"Aliasregisterfordifferentblocks.html\"},{\"title\":\"Counters\",\"url\":\"Counters.html\"},{\"title\":\"FIFO\",\"url\":\"FIFO.html\"},{\"title\":\"Async FIFO\",\"url\":\"AsyncFIFO.html\"},{\"title\":\"Indirect Registers\",\"url\":\"IndirectRegisters.html\"},{\"title\":\"Direct Indirect Address Map\",\"url\":\"DirectIndirectAddressMap.html\"},{\"title\":\"Indirect Indexed Register\",\"url\":\"IndirectIndexedRegister.html\"},{\"title\":\"Interrupts\",\"url\":\"Interrupts.html\"},{\"title\":\"Interrupts Per Channel\",\"url\":\"InterruptsPerChannel.html\"},{\"title\":\"Lock Register\",\"url\":\"LockRegister.html\"},{\"title\":\"Paged Register\",\"url\":\"PagedRegister.html\"},{\"title\":\"Paged Block\",\"url\":\"PagedBlock.html\"},{\"title\":\"Shadow Register\",\"url\":\"ShadowRegister.html\"},{\"title\":\"Read-Write pair Register\",\"url\":\"Read-WritepairRegister.html\"},{\"title\":\"TMR\",\"url\":\"TMR.html\"},{\"title\":\"Virtual Register\",\"url\":\"VirtualRegister.html\"},{\"title\":\"Miscellaneous Registers\",\"url\":\"MiscellaneousRegisters.html\"}]"} },{ "id": "3B0062C024934F40BF5D55738EA4769F", "parent" : "3376E0AB290F478B8E8FD97C02623362", "text": "Alias Register", "a_attr": {"href": "CopyrightNotice.html", "data-related": "[]"} },{ "id": "E17CC047714049D2AA28906E06AFFFBE", "parent" : "3376E0AB290F478B8E8FD97C02623362", "text": "Counters", "a_attr": {"href": "CopyrightNotice.html", "data-related": "[]"} },{ "id": "34BFD869628A42EFAAAD9CFA3A60304C", "parent" : "3376E0AB290F478B8E8FD97C02623362", "text": "FIFO", "a_attr": {"href": "CopyrightNotice.html", "data-related": "[]"} },{ "id": "344B5452CF0248AFAFC4FDB3B90F38A8", "parent" : "3376E0AB290F478B8E8FD97C02623362", "text": "Indirect Register", "a_attr": {"href": "CopyrightNotice.html", "data-related": "[]"} },{ "id": "63B892CA3AC24E9FABFB0B8FE040C91F", "parent" : "3376E0AB290F478B8E8FD97C02623362", "text": "Interrupts", "a_attr": {"href": "CopyrightNotice.html", "data-related": "[]"} },{ "id": "D699CC09660C453AB3C0214F7575996C", "parent" : "3376E0AB290F478B8E8FD97C02623362", "text": "Lock Register", "a_attr": {"href": "CopyrightNotice.html", "data-related": "[]"} },{ "id": "AFFA63DD4C4F46EC96EFD27351246753", "parent" : "3376E0AB290F478B8E8FD97C02623362", "text": "Paged Register", "a_attr": {"href": "CopyrightNotice.html", "data-related": "[]"} },{ "id": "F4386306C9D94880BAA88EBAC3FDA41F", "parent" : "3376E0AB290F478B8E8FD97C02623362", "text": "RW Pair Register", "a_attr": {"href": "CopyrightNotice.html", "data-related": "[]"} },{ "id": "D3EB342B9B794FF2BC31C49AC5E58EA5", "parent" : "3376E0AB290F478B8E8FD97C02623362", "text": "Shadow Register", "a_attr": {"href": "CopyrightNotice.html", "data-related": "[]"} },{ "id": "B8268D8FE5684FC3A0FF8BEB0A9CD39D", "parent" : "3376E0AB290F478B8E8FD97C02623362", "text": "Virtual Register", "a_attr": {"href": "CopyrightNotice.html", "data-related": "[]"} },{ "id": "EFA28E43718A47CEA5B706FA52875159", "parent" : "#", "text": "Application Notes", "a_attr": {"href": "ApplicationNotes.html", "data-related": "[{\"title\":\"Application Notes\",\"url\":\"ApplicationNotes.html\"},{\"title\":\"Application Logic Port Generation\",\"url\":\"ApplicationLogicPortGeneration.html\"},{\"title\":\"Traceability\",\"url\":\"Traceability1.html\"},{\"title\":\"User Specified Error using TCL on IDS Document\",\"url\":\"UserSpecifiedErrorusingTCLonIDSD.html\"},{\"title\":\"IDS Architecture\",\"url\":\"IDSArchitecture.html\"},{\"title\":\"TCL based configuration of IDesignSpec\",\"url\":\"TCLbasedconfigurationofIDesignSp.html\"},{\"title\":\"Ref support in SystemRDL\",\"url\":\"RefsupportinSystemRDL.html\"},{\"title\":\"Parameters, Defines and Variants\",\"url\":\"ParametersDefinesandVariants.html\"},{\"title\":\"Chip-inside-Chip Flow\",\"url\":\"Chip-inside-ChipFlow.html\"},{\"title\":\"Widget Property\",\"url\":\"WidgetProperty.html\"},{\"title\":\"Evaluation of String in description\",\"url\":\"EvaluationofStringindescription.html\"}]"} },{ "id": "690B52BE7CBA44D1B8B8D2F00A94D5FE", "parent" : "#", "text": "ARV", "a_attr": {"href": "#", "data-related": "[]"} },{ "id": "021F43C32A574CAEAFFA1668BD4AEC2D", "parent" : "#", "text": "ASVV", "a_attr": {"href": "#", "data-related": "[]"} },{ "id": "C1AED277AC164A88897D2F90F2B1C99C", "parent" : "#", "text": "Hinting", "a_attr": {"href": "SpecialFeatures.html", "data-related": "[]"} },{ "id": "EB7C527A59C14529BB64ACCD7429A7C1", "parent" : "#", "text": "IDesignSpec", "a_attr": {"href": "IntroductiontoIDesignSpecT.html", "data-related": "[{\"title\":\"Introduction to IDesignSpecâ„¢\",\"url\":\"IntroductiontoIDesignSpecT.html\"},{\"title\":\"Benefits & Capabilities  \",\"url\":\"BenefitsCapabilities.html\"},{\"title\":\"Basic Concepts\",\"url\":\"BasicConcepts.html\"},{\"title\":\"Address Unit in IDesignSpec\",\"url\":\"AddressUnitinIDesignSpec.html\"},{\"title\":\"Agni Tool Installation\",\"url\":\"AgniToolInstallation.html\"},{\"title\":\"Software and System Requirements\",\"url\":\"SoftwareandSystemRequirements.html\"},{\"title\":\"IDS-Word and IDS-Excel\",\"url\":\"IDS-WordandIDS-Excel1.html\"},{\"title\":\"IDS-Batch CLI\",\"url\":\"IDS-BatchCLI1.html\"},{\"title\":\"Installation Steps\",\"url\":\"InstallationSteps.html\"},{\"title\":\"IDS-Word and IDS-Excel\",\"url\":\"IDS-WordandIDS-Excel2.html\"},{\"title\":\"IDS-Batch CLI\",\"url\":\"IDS-BatchCLI2.html\"},{\"title\":\"Licensing\",\"url\":\"Licensing.html\"},{\"title\":\"Node-locked License\",\"url\":\"Node-lockedLicense.html\"},{\"title\":\"Sending UUID to Agnisys support\",\"url\":\"SendingUUIDtoAgnisyssupport.html\"},{\"title\":\"Editor License\",\"url\":\"EditorLicense.html\"},{\"title\":\"Floating License\",\"url\":\"FloatingLicense.html\"},{\"title\":\"Editor License\",\"url\":\"EditorLicense1.html\"},{\"title\":\"AGNILM_LICENSE(Proprietary)\",\"url\":\"AGNILM_LICENSEProprietary.html\"},{\"title\":\"Flexlm License(Standard)\",\"url\":\"FlexlmLicenseStandard.html\"},{\"title\":\"Open Evaluation License\",\"url\":\"OpenEvaluationLicense.html\"},{\"title\":\"Troubleshooting\",\"url\":\"Troubleshooting.html\"},{\"title\":\"IDS-Word and IDS-Excel\",\"url\":\"IDS-WordandIDS-Excel.html\"},{\"title\":\"IDS-Batch CLI\",\"url\":\"IDS-BatchCLI.html\"},{\"title\":\"IDS debug mode\",\"url\":\"IDSdebugmode.html\"},{\"title\":\"Getting Started with Spec Creation\",\"url\":\"GettingStartedwithSpecCreation.html\"},{\"title\":\"Flavours\",\"url\":\"Flavours.html\"},{\"title\":\"Spreadsheet Format\",\"url\":\"SpreadsheetFormat.html\"},{\"title\":\"IDS-Excel\",\"url\":\"IDS-Excel.html\"},{\"title\":\"Text Format\",\"url\":\"TextFormat.html\"},{\"title\":\"IDS-Word \",\"url\":\"IDS-Word.html\"},{\"title\":\"SystemRDL\",\"url\":\"SystemRDL2.html\"},{\"title\":\"IDS-Batch CLI\",\"url\":\"IDS-BatchCLI3.html\"},{\"title\":\"Address allocation\",\"url\":\"Addressallocation.html\"},{\"title\":\"Addressing Modes\",\"url\":\"AddressingModes.html\"},{\"title\":\"Compact \",\"url\":\"Compact.html\"},{\"title\":\"RegAlign\",\"url\":\"RegAlign.html\"},{\"title\":\"Full Align\",\"url\":\"FullAlign.html\"},{\"title\":\"Alignment\",\"url\":\"Alignment1.html\"},{\"title\":\"Address Allocation Operator\",\"url\":\"AddressAllocationOperator.html\"},{\"title\":\"Offset\",\"url\":\"Offset.html\"},{\"title\":\"Stride\",\"url\":\"Stride.html\"},{\"title\":\"\\u0022%=\\u0022 operator\",\"url\":\"operator.html\"},{\"title\":\"Quality Checks in IDS\",\"url\":\"QualityChecksinIDS.html\"},{\"title\":\"Specification Creation\",\"url\":\"SpecificationCreation.html\"},{\"title\":\"Registers\",\"url\":\"Registers.html\"},{\"title\":\"Register Access\",\"url\":\"RegisterAccess.html\"},{\"title\":\"Bit/byte enabled addressing\",\"url\":\"Bitbyteenabledaddressing.html\"},{\"title\":\"External Registers\",\"url\":\"ExternalRegisters.html\"},{\"title\":\"External Reg Properties\",\"url\":\"ExternalRegProperties.html\"},{\"title\":\"Types of External\",\"url\":\"TypesofExternal.html\"},{\"title\":\"Common bus for multiple external components\",\"url\":\"Commonbusformultipleexternalcomp.html\"},{\"title\":\"Unregistered Fields\",\"url\":\"UnregisteredFields.html\"},{\"title\":\"Setting reserved bits\",\"url\":\"Settingreservedbits.html\"},{\"title\":\"Wide Register\",\"url\":\"WideRegister.html\"},{\"title\":\"Trigger Buffer Register\",\"url\":\"TriggerBufferRegister.html\"},{\"title\":\"Vectored hardware port\",\"url\":\"Vectoredhardwareport.html\"},{\"title\":\"Ports for manipulating bits of fields\",\"url\":\"Portsformanipulatingbitsoffields.html\"},{\"title\":\"RegisterGroup\",\"url\":\"RegisterGroup.html\"},{\"title\":\"External RegGroups\",\"url\":\"ExternalRegGroups.html\"},{\"title\":\"Alignment\",\"url\":\"Alignment.html\"},{\"title\":\"Register Array\",\"url\":\"RegisterArray.html\"},{\"title\":\"Memory\",\"url\":\"Memory.html\"},{\"title\":\"Memory Technology Mapping\",\"url\":\"MemoryTechnologyMapping.html\"},{\"title\":\"Repeat on Memory\",\"url\":\"RepeatonMemory.html\"},{\"title\":\"Multiple Interfaces of Memory\",\"url\":\"MultipleInterfacesofMemory.html\"},{\"title\":\"Wider External Access with Smaller Width Bus\",\"url\":\"WiderExternalAccesswithSmallerWi.html\"},{\"title\":\"Wide access memory with greater buswidth\",\"url\":\"Wideaccessmemorywithgreaterbuswi.html\"},{\"title\":\"SRAM \",\"url\":\"SRAM.html\"},{\"title\":\"Top level Register Specification for SoC\",\"url\":\"ToplevelRegisterSpecificationfor.html\"},{\"title\":\"Chip\",\"url\":\"Chip.html\"},{\"title\":\"Block\",\"url\":\"Block.html\"},{\"title\":\"Enum\",\"url\":\"Enum.html\"},{\"title\":\"Define\",\"url\":\"Define.html\"},{\"title\":\"Ref\",\"url\":\"Ref.html\"},{\"title\":\"RefVariant\",\"url\":\"RefVariant.html\"},{\"title\":\"System Variables\",\"url\":\"SystemVariables.html\"},{\"title\":\"Hierarchical Design\",\"url\":\"HierarchicalDesign.html\"},{\"title\":\"Variant\",\"url\":\"Variant.html\"},{\"title\":\"Custom Templates\",\"url\":\"CustomTemplates.html\"},{\"title\":\"Import User Defined Properties\",\"url\":\"ImportUserDefinedProperties.html\"},{\"title\":\"Configuration\",\"url\":\"Configuration.html\"},{\"title\":\"Configuration in IDS-Word\",\"url\":\"ConfigurationinIDS-Word.html\"},{\"title\":\"Configuration in IDS-Excel\",\"url\":\"ConfigurationinIDS-Excel.html\"},{\"title\":\"FAQ\",\"url\":\"FAQ.html\"},{\"title\":\"IDS Supporting Files\",\"url\":\"IDSSupportingFiles.html\"},{\"title\":\"IDS Videos\",\"url\":\"IDSVideos.html\"},{\"title\":\"Known Limitations\",\"url\":\"KnownLimitations.html\"},{\"title\":\"Glossary\",\"url\":\"Glossary.html\"},{\"title\":\"Getting Help\",\"url\":\"GettingHelp.html\"},{\"title\":\"Release Notes\",\"url\":\"ReleaseNotes.html\"},{\"title\":\"Legal Notice For Documentation\",\"url\":\"LegalNoticeForDocumentation.html\"}]"} },{ "id": "ACDEB6BDC4AE4AF0B60944B2EEDFDD28", "parent" : "#", "text": "IDS Properties", "a_attr": {"href": "Properties.html", "data-related": "[{\"title\":\"Properties\",\"url\":\"Properties.html\"},{\"title\":\"General Properties\",\"url\":\"GeneralProperties.html\"},{\"title\":\"RTL Properties\",\"url\":\"RTLProperties.html\"},{\"title\":\"UVM Properties\",\"url\":\"UVMProperties.html\"},{\"title\":\"Custom Code Blocks\",\"url\":\"CustomCodeBlocks.html\"},{\"title\":\"C/C++ Properties\",\"url\":\"CCProperties.html\"},{\"title\":\"SV Header Properties\",\"url\":\"SVHeaderProperties.html\"},{\"title\":\"ISequenceSpec Properties\",\"url\":\"ISequenceSpecProperties.html\"},{\"title\":\"IP-XACT Properties\",\"url\":\"IP-XACTProperties.html\"},{\"title\":\"SystemRDL UDPs\",\"url\":\"SystemRDLUDPs.html\"},{\"title\":\"Protection Properties\",\"url\":\"ProtectionProperties.html\"},{\"title\":\"avalon_noburst\",\"url\":\"avalon_noburst.html\"},{\"title\":\"Route the protection signal to the external interface\",\"url\":\"Routetheprotectionsignaltotheext.html\"},{\"title\":\"sw_bit_enable property\",\"url\":\"sw_bit_enableproperty.html\"},{\"title\":\"Custom Connections\",\"url\":\"CustomConnections.html\"},{\"title\":\"Next property\",\"url\":\"Nextproperty.html\"},{\"title\":\"counter.signal property\",\"url\":\"countersignalproperty.html\"},{\"title\":\"We Property\",\"url\":\"WeProperty.html\"},{\"title\":\"Assign property\",\"url\":\"Assignproperty.html\"},{\"title\":\"Property Auto Completion\",\"url\":\"PropertyAutoCompletion.html\"},{\"title\":\"Define & Parameters Dependency\",\"url\":\"DefineParametersDependency.html\"},{\"title\":\"Variant Dependent\",\"url\":\"VariantDependent.html\"}]"} },{ "id": "CC91EDDBF11C42A0AF66906ACFE0754B", "parent" : "#", "text": "IDS-Cloud", "a_attr": {"href": "#", "data-related": "[]"} },{ "id": "5A75F016C313469E93698508CF513075", "parent" : "#", "text": "IDSNG", "a_attr": {"href": "EvaluationofStringindescription.html", "data-related": "[]"} },{ "id": "88CD82BB3E164ED58C32F46C3E2F036C", "parent" : "#", "text": "IDS-NG", "a_attr": {"href": "IDS-NGT.html", "data-related": "[{\"title\":\"IDS-NGâ„¢\",\"url\":\"IDS-NGT.html\"},{\"title\":\"Release Notes\",\"url\":\"ReleaseNotes1.html\"},{\"title\":\"Ver 6.30.0.0\",\"url\":\"Ver63000.html\"},{\"title\":\"Ver 1.8.3.4\",\"url\":\"Ver1834.html\"},{\"title\":\"Ver 1.6.4.0\",\"url\":\"Ver1640.html\"},{\"title\":\"Ver 1.6.0.0\",\"url\":\"Ver1600.html\"},{\"title\":\"Ver 1.5.9.0\",\"url\":\"Ver1590.html\"},{\"title\":\"Introduction to IDS-NG\",\"url\":\"IntroductiontoIDS-NG.html\"},{\"title\":\"Troubleshooting\",\"url\":\"Troubleshooting1.html\"},{\"title\":\"Licensing\",\"url\":\"Licensing1.html\"},{\"title\":\"Node Lock License\",\"url\":\"NodeLockLicense2.html\"},{\"title\":\"Floating License\",\"url\":\"FloatingLicense1.html\"},{\"title\":\"Flexlm License\",\"url\":\"FlexlmLicense.html\"},{\"title\":\"Open Evaluation License\",\"url\":\"OpenEvaluationLicense1.html\"},{\"title\":\"Getting Started with IDS-NG\",\"url\":\"GettingStartedwithIDSNextGen.html\"},{\"title\":\"Application Layout\",\"url\":\"ApplicationLayout.html\"},{\"title\":\"Spec Formats\",\"url\":\"SpecFormats.html\"},{\"title\":\"Special Outputs\",\"url\":\"SpecialOutputs.html\"},{\"title\":\"Git Integration\",\"url\":\"GitIntegration.html\"},{\"title\":\"Special Features\",\"url\":\"SpecialFeatures.html\"},{\"title\":\"Enterprise features in IDS-NG\",\"url\":\"EnterprisefeaturesinIDS-NG.html\"},{\"title\":\"Application Notes\",\"url\":\"ApplicationNotes1.html\"},{\"title\":\"Dynamic Names\",\"url\":\"DynamicNames.html\"},{\"title\":\"Dynamic Property Assignment\",\"url\":\"DynamicPropertyAssignment.html\"},{\"title\":\"Benefits & Capabilities  \",\"url\":\"BenefitsCapabilities.html\"},{\"title\":\"Introduction to IDesignSpecâ„¢\",\"url\":\"IntroductiontoIDesignSpecT.html\"},{\"title\":\"Basic Concepts\",\"url\":\"BasicConcepts.html\"},{\"title\":\"uvm_opt\",\"url\":\"uvm_opt.html\"},{\"title\":\"External Registers\",\"url\":\"ExternalRegisters.html\"}]"} },{ "id": "0F469811570D459E85E498BAAC8E54EC", "parent" : "88CD82BB3E164ED58C32F46C3E2F036C", "text": "SLIP-G", "a_attr": {"href": "#", "data-related": "[]"} },{ "id": "A700365AD8FF48FD863BEDB745E721F5", "parent" : "#", "text": "IDS-Word", "a_attr": {"href": "uvm_opt.html", "data-related": "[]"} },{ "id": "EDB1DB39FEF24F5C985B3939B5981ABF", "parent" : "#", "text": "Inputs/Imports", "a_attr": {"href": "InputsImports.html", "data-related": "[{\"title\":\"Inputs/Imports\",\"url\":\"InputsImports.html\"},{\"title\":\"IP-XACT\",\"url\":\"IP-XACT.html\"},{\"title\":\"XML (XRSL)\",\"url\":\"XMLXRSL.html\"},{\"title\":\"Custom XML\",\"url\":\"CustomXML.html\"},{\"title\":\"RALF\",\"url\":\"RALF1.html\"},{\"title\":\"Custom CSV\",\"url\":\"CustomCSV.html\"},{\"title\":\"YAML\",\"url\":\"YAML.html\"},{\"title\":\"SystemRDL\",\"url\":\"SystemRDL1.html\"}]"} },{ "id": "2C84644F5FCA49CFA20B23B48776AC0B", "parent" : "#", "text": "ISequenceSpec", "a_attr": {"href": "#", "data-related": "[]"} },{ "id": "A27254B35D1C476FAAE9BB29BD56D6D4", "parent" : "#", "text": "Outputs/Exports", "a_attr": {"href": "OutputsExports.html", "data-related": "[{\"title\":\"Outputs/Exports\",\"url\":\"OutputsExports.html\"},{\"title\":\"RTL\",\"url\":\"RTL.html\"},{\"title\":\"VHDL\",\"url\":\"VHDL.html\"},{\"title\":\"Verilog\",\"url\":\"Verilog.html\"},{\"title\":\"SystemVerilog\",\"url\":\"SystemVerilog.html\"},{\"title\":\"SystemC\",\"url\":\"SystemC.html\"},{\"title\":\"Duolog SystemC\",\"url\":\"DuologSystemC.html\"},{\"title\":\"Bus Support in IDS\",\"url\":\"BusSupportinIDS.html\"},{\"title\":\"AVALON\",\"url\":\"AVALON.html\"},{\"title\":\"AMBA-APB\",\"url\":\"AMBA-APB.html\"},{\"title\":\"AMBA-AHB\",\"url\":\"AMBAAHB.html\"},{\"title\":\"AMBA3-AHB-Lite\",\"url\":\"AMBA3-AHB-Lite.html\"},{\"title\":\"AMBA-AXI\",\"url\":\"AMBAAXI.html\"},{\"title\":\"AMBA-AXI4FULL \",\"url\":\"AMBAAXI4FULL.html\"},{\"title\":\"OCP\",\"url\":\"OCP.html\"},{\"title\":\"WISHBONE\",\"url\":\"WISHBONE.html\"},{\"title\":\"PROPRIETARY\",\"url\":\"PROPRIETARY.html\"},{\"title\":\"Timing Information\",\"url\":\"TimingInformation.html\"},{\"title\":\"I2C-Beta\",\"url\":\"I2C-Beta.html\"},{\"title\":\"SPI-Beta\",\"url\":\"SPIBeta.html\"},{\"title\":\"TileLink\",\"url\":\"TileLink.html\"},{\"title\":\"VHDL Header\",\"url\":\"VHDLHeader.html\"},{\"title\":\"Verilog Header\",\"url\":\"VerilogHeader.html\"},{\"title\":\"Word and Word datasheet\",\"url\":\"WordandWorddatasheet.html\"},{\"title\":\"Verification Methodologies\",\"url\":\"VerificationMethodologies.html\"},{\"title\":\"UVM\",\"url\":\"UVM.html\"},{\"title\":\"OVM\",\"url\":\"OVM.html\"},{\"title\":\"RALF\",\"url\":\"RALF.html\"},{\"title\":\"eRM\",\"url\":\"eRM.html\"},{\"title\":\"C Header\",\"url\":\"CHeader.html\"},{\"title\":\"Alt1\",\"url\":\"Alt1.html\"},{\"title\":\"Alt2\",\"url\":\"Alt2.html\"},{\"title\":\"MISRA-C\",\"url\":\"MISRAC.html\"},{\"title\":\"C-tests\",\"url\":\"Ctests.html\"},{\"title\":\"C++ Header\",\"url\":\"CHeader1.html\"},{\"title\":\"SV Header\",\"url\":\"SVHeader.html\"},{\"title\":\"C#\",\"url\":\"C1.html\"},{\"title\":\"HTML\",\"url\":\"HTML.html\"},{\"title\":\"HTML ALT1\",\"url\":\"HTMLALT1.html\"},{\"title\":\"HTML ALT2\",\"url\":\"HTMLALT2.html\"},{\"title\":\"PDF\",\"url\":\"PDF.html\"},{\"title\":\"PDF-alt2\",\"url\":\"PDFalt2.html\"},{\"title\":\"PDF-alt4\",\"url\":\"PDF-alt4.html\"},{\"title\":\"Industry Standards\",\"url\":\"IndustryStandards.html\"},{\"title\":\"IP-XACT\",\"url\":\"IP-XACT1.html\"},{\"title\":\"IDS handling of IP-XACT files\",\"url\":\"IDShandlingofIP-XACTfiles.html\"},{\"title\":\"SystemRDL\",\"url\":\"SystemRDL.html\"},{\"title\":\"XML (XRSL)\",\"url\":\"XMLXRSL1.html\"},{\"title\":\"CMSIS-SVD\",\"url\":\"CMSISSVD.html\"},{\"title\":\"Perl Data Dump\",\"url\":\"PerlDataDump.html\"},{\"title\":\"Python Data Dump\",\"url\":\"PythonDataDump.html\"},{\"title\":\"Python API for IDS-Interface\",\"url\":\"PythonAPIforIDS-Interface.html\"},{\"title\":\"Custom XML output\",\"url\":\"CustomXMLoutput.html\"},{\"title\":\"Tcl Interpreter\",\"url\":\"TclInterpreter.html\"},{\"title\":\"Generate Output\",\"url\":\"GenerateOutput.html\"},{\"title\":\"Custom CSV output\",\"url\":\"CustomCSVoutput.html\"},{\"title\":\"CSV\",\"url\":\"CSV.html\"},{\"title\":\"Traceability\",\"url\":\"Traceability.html\"},{\"title\":\"YAML\",\"url\":\"YAML1.html\"},{\"title\":\"DITA\",\"url\":\"DITA.html\"},{\"title\":\"SVGalt2 Output\",\"url\":\"SVGalt2Output.html\"},{\"title\":\"Markdown Output\",\"url\":\"MarkdownOutput.html\"},{\"title\":\"Velocity Template \",\"url\":\"VelocityTemplate.html\"},{\"title\":\"Pre-defined Velocity Functions\",\"url\":\"PredefinedVelocityFunctions.html\"},{\"title\":\"Examples\",\"url\":\"Examples3.html\"},{\"title\":\"Velocity Template Example\",\"url\":\"VelocityTemplateExample.html\"},{\"title\":\"Avoiding deletion of TMR flops\",\"url\":\"AvoidingdeletionofTMRflops.html\"}]"} },{ "id": "4326CCEE363A43ED97014694BC4D9FD6", "parent" : "#", "text": "SOC-E", "a_attr": {"href": "#", "data-related": "[]"} },{ "id": "45916B64D5864169B9B9189C23C63714", "parent" : "#", "text": "Specta-AV", "a_attr": {"href": "#", "data-related": "[]"} },{ "id": "2521AEC830EE45A6A9B8CCC6689D5270", "parent" : "#", "text": "synthesizable", "a_attr": {"href": "BenefitsCapabilities.html", "data-related": "[]"} },{ "id": "80CD37A2DC6F46318AD1323D9482DE0F", "parent" : "#", "text": "Training Videos", "a_attr": {"href": "#", "data-related": "[]"} },{ "id": "5949DD5B7943408FB86923FCA6863AC0", "parent" : "#", "text": "Verilog", "a_attr": {"href": "RTLProperties.html", "data-related": "[]"} }]