module UART_FIFO_req
(
	input		clk,
	input		idle,
	output	wrreq
);

	assign wrreq = clk&&idle;
	
endmodule