

================================================================
== Vitis HLS Report for 'generate_udp_512_s'
================================================================
* Date:           Tue Jul 19 06:17:19 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        udp_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.866 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      85|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     102|    -|
|Register         |        -|     -|    2202|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2202|     187|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |grp_fu_165_p2                     |         +|   0|  0|  23|          16|           1|
    |ap_condition_107                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_152                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_174                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_206                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op21_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op28_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op54_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op74_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op78_write_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_102_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_116_p3         |       and|   0|  0|   2|           1|           0|
    |icmp_ln82_1_fu_213_p2             |      icmp|   0|  0|  14|          19|           1|
    |icmp_ln82_fu_269_p2               |      icmp|   0|  0|  14|          19|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln132_cast_i_fu_247_p3     |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln132_fu_241_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  85|          71|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+------+-----------+
    |                      Name                      | LUT| Input Size| Bits | Total Bits|
    +------------------------------------------------+----+-----------+------+-----------+
    |ap_done                                         |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter1_currWord_data_V_1_reg_146  |   9|          2|   512|       1024|
    |ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_137  |  14|          3|   512|       1536|
    |header_idx                                      |   9|          2|    16|         32|
    |m_axis_tx_data_internal_blk_n                   |   9|          2|     1|          2|
    |m_axis_tx_data_internal_din                     |  20|          4|  1024|       4096|
    |state                                           |  14|          3|     2|          6|
    |tx_shift2udpFifo_blk_n                          |   9|          2|     1|          2|
    |tx_udpMetaFifo_blk_n                            |   9|          2|     1|          2|
    +------------------------------------------------+----+-----------+------+-----------+
    |Total                                           | 102|         22|  2070|       6702|
    +------------------------------------------------+----+-----------+------+-----------+

    * Register: 
    +------------------------------------------------+------+----+------+-----------+
    |                      Name                      |  FF  | LUT| Bits | Const Bits|
    +------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                       |     1|   0|     1|          0|
    |ap_done_reg                                     |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                         |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_currWord_data_V_1_reg_146  |   512|   0|   512|          0|
    |ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_137  |   512|   0|   512|          0|
    |header_header_V                                 |    64|   0|    64|          0|
    |header_idx                                      |    16|   0|    16|          0|
    |state                                           |     2|   0|     2|          0|
    |state_load_reg_490                              |     2|   0|     2|          0|
    |tmp_1_i_reg_494                                 |     1|   0|     1|          0|
    |tmp_i_46_reg_506                                |     1|   0|     1|          0|
    |tmp_reg_523                                     |    65|   0|    65|          0|
    |tx_shift2udpFifo_read_1_reg_498                 |  1024|   0|  1024|          0|
    +------------------------------------------------+------+----+------+-----------+
    |Total                                           |  2202|   0|  2202|          0|
    +------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+------+------------+-------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|        generate_udp<512>|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|        generate_udp<512>|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|        generate_udp<512>|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|        generate_udp<512>|  return value|
|ap_continue                     |   in|     1|  ap_ctrl_hs|        generate_udp<512>|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|        generate_udp<512>|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|        generate_udp<512>|  return value|
|tx_shift2udpFifo_dout           |   in|  1024|     ap_fifo|         tx_shift2udpFifo|       pointer|
|tx_shift2udpFifo_empty_n        |   in|     1|     ap_fifo|         tx_shift2udpFifo|       pointer|
|tx_shift2udpFifo_read           |  out|     1|     ap_fifo|         tx_shift2udpFifo|       pointer|
|tx_udpMetaFifo_dout             |   in|    64|     ap_fifo|           tx_udpMetaFifo|       pointer|
|tx_udpMetaFifo_empty_n          |   in|     1|     ap_fifo|           tx_udpMetaFifo|       pointer|
|tx_udpMetaFifo_read             |  out|     1|     ap_fifo|           tx_udpMetaFifo|       pointer|
|m_axis_tx_data_internal_din     |  out|  1024|     ap_fifo|  m_axis_tx_data_internal|       pointer|
|m_axis_tx_data_internal_full_n  |   in|     1|     ap_fifo|  m_axis_tx_data_internal|       pointer|
|m_axis_tx_data_internal_write   |  out|     1|     ap_fifo|  m_axis_tx_data_internal|       pointer|
+--------------------------------+-----+------+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2udpFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2udpFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2udpFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2udpFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:82]   --->   Operation 14 'specpipeline' 'specpipeline_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%state_load = load i2 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:96]   --->   Operation 15 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%header_idx_load = load i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:76]   --->   Operation 16 'load' 'header_idx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64 %header_header_V"   --->   Operation 17 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.65ns)   --->   "%switch_ln96 = switch i2 %state_load, void %generate_udp<512>.exit, i2 0, void, i2 1, void, i2 2, void, i2 3, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:96]   --->   Operation 18 'switch' 'switch_ln96' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %tx_shift2udpFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 19 'nbreadreq' 'tmp_1_i' <Predicate = (state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %tmp_1_i, void %generate_udp<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:139]   --->   Operation 20 'br' 'br_ln139' <Predicate = (state_load == 3)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.16ns)   --->   "%tx_shift2udpFifo_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %tx_shift2udpFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'tx_shift2udpFifo_read_1' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%currWord_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %tx_shift2udpFifo_read_1, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'bitselect' 'currWord_last_V_1' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %currWord_last_V_1, void %generate_udp<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:143]   --->   Operation 23 'br' 'br_ln143' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.41ns)   --->   "%store_ln145 = store i2 0, i2 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:145]   --->   Operation 24 'store' 'store_ln145' <Predicate = (state_load == 3 & tmp_1_i & currWord_last_V_1)> <Delay = 0.41>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln146 = br void %generate_udp<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:146]   --->   Operation 25 'br' 'br_ln146' <Predicate = (state_load == 3 & tmp_1_i & currWord_last_V_1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_46 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %tx_shift2udpFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 26 'nbreadreq' 'tmp_i_46' <Predicate = (state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %tmp_i_46, void %generate_udp<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:126]   --->   Operation 27 'br' 'br_ln126' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.16ns)   --->   "%tx_shift2udpFifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %tx_shift2udpFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'tx_shift2udpFifo_read' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i1024 %tx_shift2udpFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'trunc' 'currWord_data_V' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %tx_shift2udpFifo_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'bitselect' 'currWord_last_V' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %header_idx_load, i3 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 31 'bitconcatenate' 'tmp_6' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.71ns)   --->   "%icmp_ln82_1 = icmp_eq  i19 %tmp_6, i19 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 32 'icmp' 'icmp_ln82_1' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln82 = br i1 %icmp_ln82_1, void %_ZN12packetHeaderILi512ELi64EE11consumeWordER7ap_uintILi512EE.exit164.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 33 'br' 'br_ln82' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_27 = partset i512 @llvm.part.set.i512.i64, i512 %currWord_data_V, i64 %p_Val2_s, i32 0, i32 63"   --->   Operation 34 'partset' 'p_Result_27' <Predicate = (state_load == 2 & tmp_i_46 & icmp_ln82_1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%add_ln85_1 = add i16 %header_idx_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:85]   --->   Operation 35 'add' 'add_ln85_1' <Predicate = (state_load == 2 & tmp_i_46 & icmp_ln82_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.41ns)   --->   "%store_ln85 = store i16 %add_ln85_1, i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:85]   --->   Operation 36 'store' 'store_ln85' <Predicate = (state_load == 2 & tmp_i_46 & icmp_ln82_1)> <Delay = 0.41>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi64EE11consumeWordER7ap_uintILi512EE.exit164.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:86]   --->   Operation 37 'br' 'br_ln86' <Predicate = (state_load == 2 & tmp_i_46 & icmp_ln82_1)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = partselect i65 @_ssdm_op_PartSelect.i65.i1024.i32.i32, i1024 %tx_shift2udpFifo_read, i32 512, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'partselect' 'tmp' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln132_cast_i)   --->   "%xor_ln132 = xor i1 %currWord_last_V, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:132]   --->   Operation 39 'xor' 'xor_ln132' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln132_cast_i = select i1 %xor_ln132, i2 3, i2 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:132]   --->   Operation 40 'select' 'select_ln132_cast_i' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.41ns)   --->   "%store_ln132 = store i2 %select_ln132_cast_i, i2 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:132]   --->   Operation 41 'store' 'store_ln132' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.41>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln136 = br void %generate_udp<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:136]   --->   Operation 42 'br' 'br_ln136' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %header_idx_load, i3 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 43 'bitconcatenate' 'tmp_4' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.71ns)   --->   "%icmp_ln82 = icmp_eq  i19 %tmp_4, i19 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 44 'icmp' 'icmp_ln82' <Predicate = (state_load == 1)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi512ELi64EE11consumeWordER7ap_uintILi512EE.exit.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:82]   --->   Operation 45 'br' 'br_ln82' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_26 = partset i512 @llvm.part.set.i512.i64, i512 0, i64 %p_Val2_s, i32 0, i32 63"   --->   Operation 46 'partset' 'p_Result_26' <Predicate = (state_load == 1 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln85 = add i16 %header_idx_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:85]   --->   Operation 47 'add' 'add_ln85' <Predicate = (state_load == 1 & icmp_ln82)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.41ns)   --->   "%store_ln85 = store i16 %add_ln85, i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:85]   --->   Operation 48 'store' 'store_ln85' <Predicate = (state_load == 1 & icmp_ln82)> <Delay = 0.41>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi64EE11consumeWordER7ap_uintILi512EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:86]   --->   Operation 49 'br' 'br_ln86' <Predicate = (state_load == 1 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.41ns)   --->   "%store_ln119 = store i2 2, i2 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:119]   --->   Operation 50 'store' 'store_ln119' <Predicate = (state_load == 1)> <Delay = 0.41>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln124 = br void %generate_udp<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:124]   --->   Operation 51 'br' 'br_ln124' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %tx_udpMetaFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 52 'nbreadreq' 'tmp_i' <Predicate = (state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %tmp_i, void %generate_udp<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:99]   --->   Operation 53 'br' 'br_ln99' <Predicate = (state_load == 0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.16ns)   --->   "%tx_udpMetaFifo_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %tx_udpMetaFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'read' 'tx_udpMetaFifo_read' <Predicate = (state_load == 0 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.41ns)   --->   "%store_ln162 = store i16 0, i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../packet.hpp:162]   --->   Operation 55 'store' 'store_ln162' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 8, i32 15"   --->   Operation 56 'partselect' 'p_Result_i' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_18 = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_i, i32 0, i32 7"   --->   Operation 57 'partset' 'p_Result_18' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %tx_udpMetaFifo_read"   --->   Operation 58 'trunc' 'trunc_ln674' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_19 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_18, i8 %trunc_ln674, i32 8, i32 15"   --->   Operation 59 'partset' 'p_Result_19' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_20 = partset i64 @llvm.part.set.i64.i16, i64 %p_Val2_s, i16 %p_Result_19, i32 16, i32 31"   --->   Operation 60 'partset' 'p_Result_20' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_26_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 24, i32 31"   --->   Operation 61 'partselect' 'p_Result_26_i' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_21 = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_26_i, i32 0, i32 7"   --->   Operation 62 'partset' 'p_Result_21' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_28_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 16, i32 23"   --->   Operation 63 'partselect' 'p_Result_28_i' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_22 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_21, i8 %p_Result_28_i, i32 8, i32 15"   --->   Operation 64 'partset' 'p_Result_22' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_23 = partset i64 @llvm.part.set.i64.i16, i64 %p_Result_20, i16 %p_Result_22, i32 0, i32 15"   --->   Operation 65 'partset' 'p_Result_23' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_31_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 40, i32 47"   --->   Operation 66 'partselect' 'p_Result_31_i' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_24 = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_31_i, i32 0, i32 7"   --->   Operation 67 'partset' 'p_Result_24' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_33_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 32, i32 39"   --->   Operation 68 'partselect' 'p_Result_33_i' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_25 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_24, i8 %p_Result_33_i, i32 8, i32 15"   --->   Operation 69 'partset' 'p_Result_25' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_s = partset i64 @llvm.part.set.i64.i16, i64 %p_Result_23, i16 %p_Result_25, i32 32, i32 47"   --->   Operation 70 'partset' 'p_Result_s' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln414 = store i64 %p_Result_s, i64 %header_header_V"   --->   Operation 71 'store' 'store_ln414' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.41ns)   --->   "%store_ln112 = store i2 2, i2 %state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:112]   --->   Operation 72 'store' 'store_ln112' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln114 = br void %generate_udp<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:114]   --->   Operation 73 'br' 'br_ln114' <Predicate = (state_load == 0 & tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 74 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_tx_data_internal, i1024 %tx_shift2udpFifo_read_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'write' 'write_ln174' <Predicate = (state_load == 3 & tmp_1_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%currWord_data_V_3 = phi i512 %p_Result_27, void, i512 %currWord_data_V, void"   --->   Operation 75 'phi' 'currWord_data_V_3' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp, i512 %currWord_data_V_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'bitconcatenate' 'tmp_3' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln174_3 = zext i577 %tmp_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'zext' 'zext_ln174_3' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_tx_data_internal, i1024 %zext_ln174_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'write' 'write_ln174' <Predicate = (state_load == 2 & tmp_i_46)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%currWord_data_V_1 = phi i512 %p_Result_26, void, i512 0, void"   --->   Operation 79 'phi' 'currWord_data_V_1' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i512, i1 1, i512 %currWord_data_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'bitconcatenate' 'or_ln' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i513 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'sext' 'sext_ln174' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i544 %sext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'zext' 'zext_ln174' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_tx_data_internal, i1024 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'write' 'write_ln174' <Predicate = (state_load == 1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ tx_udpMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_axis_tx_data_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_shift2udpFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specpipeline_ln82       (specpipeline  ) [ 000]
state_load              (load          ) [ 011]
header_idx_load         (load          ) [ 000]
p_Val2_s                (load          ) [ 000]
switch_ln96             (switch        ) [ 000]
tmp_1_i                 (nbreadreq     ) [ 011]
br_ln139                (br            ) [ 000]
tx_shift2udpFifo_read_1 (read          ) [ 011]
currWord_last_V_1       (bitselect     ) [ 010]
br_ln143                (br            ) [ 000]
store_ln145             (store         ) [ 000]
br_ln146                (br            ) [ 000]
tmp_i_46                (nbreadreq     ) [ 011]
br_ln126                (br            ) [ 000]
tx_shift2udpFifo_read   (read          ) [ 000]
currWord_data_V         (trunc         ) [ 011]
currWord_last_V         (bitselect     ) [ 000]
tmp_6                   (bitconcatenate) [ 000]
icmp_ln82_1             (icmp          ) [ 010]
br_ln82                 (br            ) [ 011]
p_Result_27             (partset       ) [ 011]
add_ln85_1              (add           ) [ 000]
store_ln85              (store         ) [ 000]
br_ln86                 (br            ) [ 011]
tmp                     (partselect    ) [ 011]
xor_ln132               (xor           ) [ 000]
select_ln132_cast_i     (select        ) [ 000]
store_ln132             (store         ) [ 000]
br_ln136                (br            ) [ 000]
tmp_4                   (bitconcatenate) [ 000]
icmp_ln82               (icmp          ) [ 010]
br_ln82                 (br            ) [ 011]
p_Result_26             (partset       ) [ 011]
add_ln85                (add           ) [ 000]
store_ln85              (store         ) [ 000]
br_ln86                 (br            ) [ 011]
store_ln119             (store         ) [ 000]
br_ln124                (br            ) [ 000]
tmp_i                   (nbreadreq     ) [ 010]
br_ln99                 (br            ) [ 000]
tx_udpMetaFifo_read     (read          ) [ 000]
store_ln162             (store         ) [ 000]
p_Result_i              (partselect    ) [ 000]
p_Result_18             (partset       ) [ 000]
trunc_ln674             (trunc         ) [ 000]
p_Result_19             (partset       ) [ 000]
p_Result_20             (partset       ) [ 000]
p_Result_26_i           (partselect    ) [ 000]
p_Result_21             (partset       ) [ 000]
p_Result_28_i           (partselect    ) [ 000]
p_Result_22             (partset       ) [ 000]
p_Result_23             (partset       ) [ 000]
p_Result_31_i           (partselect    ) [ 000]
p_Result_24             (partset       ) [ 000]
p_Result_33_i           (partselect    ) [ 000]
p_Result_25             (partset       ) [ 000]
p_Result_s              (partset       ) [ 000]
store_ln414             (store         ) [ 000]
store_ln112             (store         ) [ 000]
br_ln114                (br            ) [ 000]
write_ln174             (write         ) [ 000]
currWord_data_V_3       (phi           ) [ 011]
tmp_3                   (bitconcatenate) [ 000]
zext_ln174_3            (zext          ) [ 000]
write_ln174             (write         ) [ 000]
currWord_data_V_1       (phi           ) [ 011]
or_ln                   (bitconcatenate) [ 000]
sext_ln174              (sext          ) [ 000]
zext_ln174              (zext          ) [ 000]
write_ln174             (write         ) [ 000]
ret_ln0                 (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="header_idx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="header_header_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tx_udpMetaFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_udpMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_tx_data_internal">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tx_data_internal"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tx_shift2udpFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_shift2udpFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i65.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i65.i512"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i513.i1.i512"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="grp_nbreadreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1024" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1_i/1 tmp_i_46/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1024" slack="0"/>
<pin id="112" dir="0" index="1" bw="1024" slack="0"/>
<pin id="113" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_shift2udpFifo_read_1/1 tx_shift2udpFifo_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_i_nbreadreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tx_udpMetaFifo_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_udpMetaFifo_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="1024" slack="0"/>
<pin id="133" dir="0" index="2" bw="1024" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="currWord_data_V_3_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="139" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="currWord_data_V_3 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="currWord_data_V_3_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="512" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="512" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_data_V_3/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="currWord_data_V_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="512" slack="1"/>
<pin id="148" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="currWord_data_V_1_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="512" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_data_V_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1024" slack="0"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_1/1 currWord_last_V/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/1 add_ln85/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 store_ln85/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="0" index="1" bw="2" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/1 store_ln112/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="state_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="header_idx_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_Val2_s_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln145_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="2" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="currWord_data_V_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1024" slack="0"/>
<pin id="203" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_6_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="19" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln82_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="19" slack="0"/>
<pin id="215" dir="0" index="1" bw="19" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82_1/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_Result_27_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="512" slack="0"/>
<pin id="221" dir="0" index="1" bw="512" slack="0"/>
<pin id="222" dir="0" index="2" bw="64" slack="0"/>
<pin id="223" dir="0" index="3" bw="1" slack="0"/>
<pin id="224" dir="0" index="4" bw="7" slack="0"/>
<pin id="225" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_27/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="65" slack="0"/>
<pin id="233" dir="0" index="1" bw="1024" slack="0"/>
<pin id="234" dir="0" index="2" bw="11" slack="0"/>
<pin id="235" dir="0" index="3" bw="11" slack="0"/>
<pin id="236" dir="1" index="4" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="xor_ln132_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln132_cast_i_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="2" slack="0"/>
<pin id="250" dir="0" index="2" bw="2" slack="0"/>
<pin id="251" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln132_cast_i/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln132_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="0"/>
<pin id="257" dir="0" index="1" bw="2" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_4_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="19" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln82_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="19" slack="0"/>
<pin id="271" dir="0" index="1" bw="19" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_Result_26_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="512" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="64" slack="0"/>
<pin id="279" dir="0" index="3" bw="1" slack="0"/>
<pin id="280" dir="0" index="4" bw="7" slack="0"/>
<pin id="281" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln162_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="16" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_Result_i_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="0"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="0" index="3" bw="5" slack="0"/>
<pin id="298" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_Result_18_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="8" slack="0"/>
<pin id="307" dir="0" index="3" bw="1" slack="0"/>
<pin id="308" dir="0" index="4" bw="4" slack="0"/>
<pin id="309" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln674_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_Result_19_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="0" index="2" bw="8" slack="0"/>
<pin id="323" dir="0" index="3" bw="5" slack="0"/>
<pin id="324" dir="0" index="4" bw="5" slack="0"/>
<pin id="325" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_19/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_Result_20_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="0" index="2" bw="16" slack="0"/>
<pin id="335" dir="0" index="3" bw="6" slack="0"/>
<pin id="336" dir="0" index="4" bw="6" slack="0"/>
<pin id="337" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_20/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_Result_26_i_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="0" index="3" bw="6" slack="0"/>
<pin id="348" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_26_i/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_Result_21_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="8" slack="0"/>
<pin id="357" dir="0" index="3" bw="1" slack="0"/>
<pin id="358" dir="0" index="4" bw="4" slack="0"/>
<pin id="359" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_21/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_Result_28_i_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="0" index="3" bw="6" slack="0"/>
<pin id="370" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_28_i/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_Result_22_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="0" index="2" bw="8" slack="0"/>
<pin id="379" dir="0" index="3" bw="5" slack="0"/>
<pin id="380" dir="0" index="4" bw="5" slack="0"/>
<pin id="381" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_22/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_Result_23_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="0"/>
<pin id="390" dir="0" index="2" bw="16" slack="0"/>
<pin id="391" dir="0" index="3" bw="1" slack="0"/>
<pin id="392" dir="0" index="4" bw="5" slack="0"/>
<pin id="393" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_23/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_Result_31_i_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="64" slack="0"/>
<pin id="402" dir="0" index="2" bw="7" slack="0"/>
<pin id="403" dir="0" index="3" bw="7" slack="0"/>
<pin id="404" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_31_i/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_Result_24_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="8" slack="0"/>
<pin id="413" dir="0" index="3" bw="1" slack="0"/>
<pin id="414" dir="0" index="4" bw="4" slack="0"/>
<pin id="415" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_24/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_Result_33_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="64" slack="0"/>
<pin id="424" dir="0" index="2" bw="7" slack="0"/>
<pin id="425" dir="0" index="3" bw="7" slack="0"/>
<pin id="426" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_33_i/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_Result_25_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="0"/>
<pin id="434" dir="0" index="2" bw="8" slack="0"/>
<pin id="435" dir="0" index="3" bw="5" slack="0"/>
<pin id="436" dir="0" index="4" bw="5" slack="0"/>
<pin id="437" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_25/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_Result_s_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="0"/>
<pin id="445" dir="0" index="1" bw="64" slack="0"/>
<pin id="446" dir="0" index="2" bw="16" slack="0"/>
<pin id="447" dir="0" index="3" bw="7" slack="0"/>
<pin id="448" dir="0" index="4" bw="7" slack="0"/>
<pin id="449" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln414_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="0" index="1" bw="64" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="577" slack="0"/>
<pin id="463" dir="0" index="1" bw="65" slack="1"/>
<pin id="464" dir="0" index="2" bw="512" slack="0"/>
<pin id="465" dir="1" index="3" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln174_3_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="577" slack="0"/>
<pin id="470" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_3/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="or_ln_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="513" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="512" slack="0"/>
<pin id="477" dir="1" index="3" bw="513" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sext_ln174_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="513" slack="0"/>
<pin id="483" dir="1" index="1" bw="544" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln174_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="513" slack="0"/>
<pin id="487" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="490" class="1005" name="state_load_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="1"/>
<pin id="492" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_load "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_1_i_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="498" class="1005" name="tx_shift2udpFifo_read_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1024" slack="1"/>
<pin id="500" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="tx_shift2udpFifo_read_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_i_46_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_46 "/>
</bind>
</comp>

<comp id="510" class="1005" name="currWord_data_V_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="512" slack="1"/>
<pin id="512" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V "/>
</bind>
</comp>

<comp id="518" class="1005" name="p_Result_27_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="512" slack="1"/>
<pin id="520" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_27 "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="65" slack="1"/>
<pin id="525" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="531" class="1005" name="p_Result_26_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="512" slack="1"/>
<pin id="533" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="60" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="62" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="96" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="110" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="50" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="165" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="110" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="186" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="42" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="201" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="191" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="219" pin=4"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="110" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="245"><net_src comp="157" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="0" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="186" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="282"><net_src comp="46" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="191" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="285"><net_src comp="16" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="286"><net_src comp="48" pin="0"/><net_sink comp="275" pin=4"/></net>

<net id="291"><net_src comp="64" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="2" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="66" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="124" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="68" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="70" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="310"><net_src comp="72" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="74" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="293" pin="4"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="314"><net_src comp="76" pin="0"/><net_sink comp="303" pin=4"/></net>

<net id="318"><net_src comp="124" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="72" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="303" pin="5"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="315" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="329"><net_src comp="68" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="330"><net_src comp="70" pin="0"/><net_sink comp="319" pin=4"/></net>

<net id="338"><net_src comp="78" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="191" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="319" pin="5"/><net_sink comp="331" pin=2"/></net>

<net id="341"><net_src comp="80" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="342"><net_src comp="82" pin="0"/><net_sink comp="331" pin=4"/></net>

<net id="349"><net_src comp="66" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="124" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="84" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="82" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="360"><net_src comp="72" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="74" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="343" pin="4"/><net_sink comp="353" pin=2"/></net>

<net id="363"><net_src comp="16" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="364"><net_src comp="76" pin="0"/><net_sink comp="353" pin=4"/></net>

<net id="371"><net_src comp="66" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="124" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="80" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="86" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="382"><net_src comp="72" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="353" pin="5"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="365" pin="4"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="68" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="386"><net_src comp="70" pin="0"/><net_sink comp="375" pin=4"/></net>

<net id="394"><net_src comp="78" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="331" pin="5"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="375" pin="5"/><net_sink comp="387" pin=2"/></net>

<net id="397"><net_src comp="16" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="398"><net_src comp="70" pin="0"/><net_sink comp="387" pin=4"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="124" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="88" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="90" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="416"><net_src comp="72" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="74" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="399" pin="4"/><net_sink comp="409" pin=2"/></net>

<net id="419"><net_src comp="16" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="420"><net_src comp="76" pin="0"/><net_sink comp="409" pin=4"/></net>

<net id="427"><net_src comp="66" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="124" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="92" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="94" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="438"><net_src comp="72" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="409" pin="5"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="421" pin="4"/><net_sink comp="431" pin=2"/></net>

<net id="441"><net_src comp="68" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="442"><net_src comp="70" pin="0"/><net_sink comp="431" pin=4"/></net>

<net id="450"><net_src comp="78" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="387" pin="5"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="431" pin="5"/><net_sink comp="443" pin=2"/></net>

<net id="453"><net_src comp="92" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="454"><net_src comp="90" pin="0"/><net_sink comp="443" pin=4"/></net>

<net id="459"><net_src comp="443" pin="5"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="4" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="98" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="140" pin="4"/><net_sink comp="461" pin=2"/></net>

<net id="471"><net_src comp="461" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="478"><net_src comp="100" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="56" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="150" pin="4"/><net_sink comp="473" pin=2"/></net>

<net id="484"><net_src comp="473" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="481" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="493"><net_src comp="182" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="102" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="110" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="509"><net_src comp="102" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="201" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="521"><net_src comp="219" pin="5"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="526"><net_src comp="231" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="534"><net_src comp="275" pin="5"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {1 }
	Port: header_idx | {1 }
	Port: header_header_V | {1 }
	Port: tx_udpMetaFifo | {}
	Port: m_axis_tx_data_internal | {2 }
	Port: tx_shift2udpFifo | {}
 - Input state : 
	Port: generate_udp<512> : state | {1 }
	Port: generate_udp<512> : header_idx | {1 }
	Port: generate_udp<512> : header_header_V | {1 }
	Port: generate_udp<512> : tx_udpMetaFifo | {1 }
	Port: generate_udp<512> : m_axis_tx_data_internal | {}
	Port: generate_udp<512> : tx_shift2udpFifo | {1 }
  - Chain level:
	State 1
		switch_ln96 : 1
		br_ln143 : 1
		tmp_6 : 1
		icmp_ln82_1 : 2
		br_ln82 : 3
		p_Result_27 : 1
		add_ln85_1 : 1
		store_ln85 : 2
		xor_ln132 : 1
		select_ln132_cast_i : 1
		store_ln132 : 2
		tmp_4 : 1
		icmp_ln82 : 2
		br_ln82 : 3
		p_Result_26 : 1
		add_ln85 : 1
		store_ln85 : 2
		p_Result_18 : 1
		p_Result_19 : 2
		p_Result_20 : 3
		p_Result_21 : 1
		p_Result_22 : 2
		p_Result_23 : 4
		p_Result_24 : 1
		p_Result_25 : 2
		p_Result_s : 5
		store_ln414 : 6
	State 2
		tmp_3 : 1
		zext_ln174_3 : 2
		write_ln174 : 3
		or_ln : 1
		sext_ln174 : 2
		zext_ln174 : 3
		write_ln174 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln82_1_fu_213       |    0    |    14   |
|          |         icmp_ln82_fu_269        |    0    |    14   |
|----------|---------------------------------|---------|---------|
|    add   |            grp_fu_165           |    0    |    23   |
|----------|---------------------------------|---------|---------|
|    xor   |         xor_ln132_fu_241        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|  select  |    select_ln132_cast_i_fu_247   |    0    |    2    |
|----------|---------------------------------|---------|---------|
| nbreadreq|       grp_nbreadreq_fu_102      |    0    |    0    |
|          |      tmp_i_nbreadreq_fu_116     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   read   |         grp_read_fu_110         |    0    |    0    |
|          | tx_udpMetaFifo_read_read_fu_124 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |         grp_write_fu_130        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|            grp_fu_157           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |      currWord_data_V_fu_201     |    0    |    0    |
|          |        trunc_ln674_fu_315       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |           tmp_6_fu_205          |    0    |    0    |
|bitconcatenate|           tmp_4_fu_261          |    0    |    0    |
|          |           tmp_3_fu_461          |    0    |    0    |
|          |           or_ln_fu_473          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        p_Result_27_fu_219       |    0    |    0    |
|          |        p_Result_26_fu_275       |    0    |    0    |
|          |        p_Result_18_fu_303       |    0    |    0    |
|          |        p_Result_19_fu_319       |    0    |    0    |
|          |        p_Result_20_fu_331       |    0    |    0    |
|  partset |        p_Result_21_fu_353       |    0    |    0    |
|          |        p_Result_22_fu_375       |    0    |    0    |
|          |        p_Result_23_fu_387       |    0    |    0    |
|          |        p_Result_24_fu_409       |    0    |    0    |
|          |        p_Result_25_fu_431       |    0    |    0    |
|          |        p_Result_s_fu_443        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |            tmp_fu_231           |    0    |    0    |
|          |        p_Result_i_fu_293        |    0    |    0    |
|partselect|       p_Result_26_i_fu_343      |    0    |    0    |
|          |       p_Result_28_i_fu_365      |    0    |    0    |
|          |       p_Result_31_i_fu_399      |    0    |    0    |
|          |       p_Result_33_i_fu_421      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |       zext_ln174_3_fu_468       |    0    |    0    |
|          |        zext_ln174_fu_485        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |        sext_ln174_fu_481        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    55   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   currWord_data_V_1_reg_146   |   512  |
|   currWord_data_V_3_reg_137   |   512  |
|    currWord_data_V_reg_510    |   512  |
|      p_Result_26_reg_531      |   512  |
|      p_Result_27_reg_518      |   512  |
|       state_load_reg_490      |    2   |
|        tmp_1_i_reg_494        |    1   |
|        tmp_i_46_reg_506       |    1   |
|          tmp_reg_523          |   65   |
|tx_shift2udpFifo_read_1_reg_498|  1024  |
+-------------------------------+--------+
|             Total             |  3653  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_130 |  p2  |   3  | 1024 |  3072  ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  3072  || 0.419857||    14   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   55   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   14   |
|  Register |    -   |  3653  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  3653  |   69   |
+-----------+--------+--------+--------+
