// Seed: 2821255295
module module_0 (
    input tri  id_0,
    input wand id_1
);
  assign id_3 = 1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wor id_2,
    output tri id_3,
    output tri1 id_4,
    input uwire id_5,
    input wor id_6,
    input tri id_7,
    output tri1 id_8,
    input tri id_9,
    output tri0 id_10,
    input tri1 id_11
    , id_67,
    output wire id_12,
    input wor id_13,
    output wor id_14,
    input supply0 id_15,
    output wand id_16,
    input supply1 id_17,
    input tri1 id_18,
    input tri1 id_19,
    input uwire id_20,
    output tri0 id_21,
    input tri id_22,
    output tri id_23,
    output supply0 id_24
    , id_68,
    output uwire id_25,
    input wor id_26,
    output wor id_27,
    input tri0 id_28,
    input supply1 id_29,
    output supply0 id_30,
    input wire id_31,
    output wire id_32,
    output uwire id_33,
    input supply0 id_34,
    input wand id_35,
    output tri0 id_36,
    input wor id_37,
    output wire id_38,
    input wor id_39,
    input tri1 id_40,
    output tri1 id_41,
    input wand id_42,
    input tri0 id_43,
    output tri0 id_44,
    output wand id_45,
    output wand id_46,
    input supply0 id_47,
    input wor id_48,
    input wor id_49,
    input tri0 id_50,
    output supply0 id_51,
    input tri id_52,
    output tri0 id_53,
    input supply0 id_54,
    output supply1 id_55,
    output supply0 id_56,
    output supply0 id_57,
    output wand id_58,
    output uwire id_59,
    output supply0 id_60,
    output tri id_61,
    input tri id_62,
    input wor id_63,
    output uwire id_64,
    output wor id_65
);
  wire id_69;
  assign id_33 = 1;
  module_0(
      id_40, id_39
  );
  assign id_46 = id_2;
  initial begin
    wait (1);
    id_65 = 1;
  end
  wire id_70;
  wire id_71;
endmodule
