bool F_1 ( struct V_1 * V_2 )
{
struct V_3 * V_4 = (struct V_3 * ) V_2 ;
T_1 V_5 , V_6 , V_7 , V_8 , V_9 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 16 ) )
return true ;
V_5 = F_3 ( V_4 , 0x0e ) ;
V_6 = F_3 ( V_4 , 0x0f ) ;
V_7 = F_3 ( V_4 , 0xea ) ;
V_8 = F_3 ( V_4 , 0xeb ) ;
V_9 = F_3 ( V_4 , 0x156 ) ;
if ( ( V_5 == 0 ) && ( V_6 == 0x4000 ) && ( V_7 == 0x1fe0 ) &&
( V_8 == 0 ) && ( V_9 == 0 ) )
return true ;
return false ;
}
static void F_4 ( struct V_3 * V_4 )
{
T_2 V_12 , V_13 ;
V_13 = 0x1e1f ;
for ( V_12 = ( V_14 + V_15 ) ;
V_12 <= ( V_14 + V_16 ) ; V_12 ++ ) {
F_5 ( V_4 , V_12 , V_13 ) ;
if ( V_12 == ( V_14 + 0x97 ) )
V_13 = 0x3e3f ;
else
V_13 -= 0x0202 ;
}
F_5 ( V_4 , V_14 + V_17 , 0x668 ) ;
}
void
F_6 ( struct V_3 * V_4 , T_1 V_18 , T_1 V_19 , T_1 V_20 ,
T_1 V_21 , const void * V_22 )
{
struct V_23 V_24 ;
V_24 . V_25 = V_18 ;
V_24 . V_26 = V_19 ;
V_24 . V_27 = V_20 ;
V_24 . V_28 = V_21 ;
V_24 . V_29 = V_22 ;
F_7 ( V_4 , & V_24 ) ;
}
void
F_8 ( struct V_3 * V_4 , T_1 V_18 , T_1 V_19 , T_1 V_20 ,
T_1 V_21 , void * V_22 )
{
struct V_23 V_24 ;
V_24 . V_25 = V_18 ;
V_24 . V_26 = V_19 ;
V_24 . V_27 = V_20 ;
V_24 . V_28 = V_21 ;
V_24 . V_29 = V_22 ;
F_9 ( V_4 , & V_24 ) ;
}
static void
F_10 ( struct V_3 * V_4 )
{
T_3 V_30 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 16 ) ) {
for ( V_30 = 0 ; V_30 < V_31 ; V_30 ++ )
F_7 ( V_4 ,
& V_32 [ V_30 ] ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_30 = 0 ; V_30 < V_33 ; V_30 ++ )
F_7 ( V_4 ,
& V_34 [ V_30 ] ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
for ( V_30 = 0 ; V_30 < V_35 ; V_30 ++ )
F_7 ( V_4 ,
& V_36 [ V_30 ] ) ;
} else {
for ( V_30 = 0 ; V_30 < V_37 ; V_30 ++ )
F_7 ( V_4 ,
& V_38 [ V_30 ] ) ;
}
}
static void F_11 ( struct V_3 * V_4 )
{
T_3 V_30 = 0 ;
T_4 V_39 ;
if ( V_4 -> V_40 )
F_10 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_39 = F_12 ( V_4 -> V_41 ) ?
V_4 -> V_42 . V_39 : V_4 -> V_43 .
V_39 ;
switch ( V_39 ) {
case 0 :
break;
case 1 :
if ( V_4 -> V_44 == 7 )
F_6 (
V_4 ,
V_45 ,
2 , 0x21 , 8 ,
& V_46 [ 0 ] ) ;
else
F_6 (
V_4 ,
V_45 ,
2 , 0x21 , 8 ,
& V_47
[ 0 ] ) ;
F_6 ( V_4 , V_45 ,
2 , 0x25 , 8 ,
& V_47 [ 2 ] ) ;
F_6 ( V_4 , V_45 ,
2 , 0x29 , 8 ,
& V_47 [ 4 ] ) ;
break;
case 2 :
F_6 (
V_4 , V_45 ,
2 , 0x1 , 8 ,
& V_48 [ 0 ] ) ;
F_6 (
V_4 , V_45 ,
2 , 0x5 , 8 ,
& V_48 [ 2 ] ) ;
F_6 (
V_4 , V_45 ,
2 , 0x9 , 8 ,
& V_48 [ 4 ] ) ;
F_6 (
V_4 , V_45 ,
2 , 0x21 , 8 ,
& V_49 [ 0 ] ) ;
F_6 (
V_4 , V_45 ,
2 , 0x25 , 8 ,
& V_49 [ 2 ] ) ;
F_6 (
V_4 , V_45 ,
2 , 0x29 , 8 ,
& V_49 [ 4 ] ) ;
break;
default:
break;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
for ( V_30 = 0 ; V_30 < V_50 ; V_30 ++ ) {
if ( V_30 == V_51 ) {
V_39 =
F_12 ( V_4 -> V_41 ) ?
V_4 -> V_42 . V_39 :
V_4 -> V_43 . V_39 ;
switch ( V_39 ) {
case 0 :
F_7 (
V_4 ,
& V_52
[ V_30 ] ) ;
break;
case 1 :
F_7 (
V_4 ,
& V_53
[ V_30 ] ) ;
break;
case 2 :
F_7 (
V_4 ,
& V_54
[ V_30 ] ) ;
break;
case 3 :
F_7 (
V_4 ,
& V_55
[ V_30 ] ) ;
break;
default:
break;
}
} else {
F_7 (
V_4 ,
& V_52 [ V_30 ] ) ;
}
}
} else {
for ( V_30 = 0 ; V_30 < V_56 ; V_30 ++ )
F_7 ( V_4 ,
& V_57
[ V_30 ] ) ;
}
}
static void
F_13 ( struct V_3 * V_4 , T_2 V_58 , T_2 V_59 )
{
F_5 ( V_4 , 0x77 , V_58 ) ;
F_5 ( V_4 , 0xb4 , V_59 ) ;
}
void F_14 ( struct V_3 * V_4 , T_4 V_60 )
{
T_2 V_58 , V_59 ;
if ( V_60 ) {
V_58 = 0x10 ;
V_59 = 0x258 ;
} else {
V_58 = 0x15 ;
V_59 = 0x320 ;
}
F_13 ( V_4 , V_58 , V_59 ) ;
if ( V_4 && V_4 -> V_61 && ( V_4 -> V_61 -> V_62 != V_60 ) )
V_4 -> V_61 -> V_62 = V_60 ;
}
static void F_15 ( struct V_3 * V_4 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_63 = V_64 ;
V_4 -> V_65 = true ;
return;
}
V_4 -> V_63 = V_66 ;
V_4 -> V_65 = false ;
if ( ( V_4 -> V_61 -> V_67 & V_68 ) &&
F_2 ( V_4 -> V_10 . V_11 , 2 ) && ( V_4 -> V_61 -> V_69 >= 4 ) )
V_4 -> V_63 = V_64 ;
else if ( ( V_4 -> V_61 -> V_69 >= 4 )
&& ( V_4 -> V_61 -> V_67 & V_70 ) )
V_4 -> V_65 = true ;
}
static void F_16 ( struct V_3 * V_4 )
{
T_2 V_71 , V_72 , V_73 , V_74 ;
T_3 V_75 ;
struct V_76 * V_77 = V_4 -> V_61 -> V_78 ;
if ( V_4 -> V_61 -> V_69 >= 9 )
return;
V_71 = ( T_2 ) F_17 ( V_77 , V_79 ) ;
V_4 -> V_80 = V_71 & 0xf ;
V_4 -> V_81 = ( V_71 & 0xf0 ) >> 4 ;
V_4 -> V_82 = ( V_71 & 0xf00 ) >> 8 ;
V_4 -> V_83 = ( V_71 & 0xf000 ) >> 12 ;
V_72 = ( T_2 ) F_17 ( V_77 , V_84 ) ;
V_4 -> V_85 = V_72 & 0xf ;
V_4 -> V_86 = ( V_72 & 0xf0 ) >> 4 ;
V_4 -> V_87 = ( V_72 & 0xf00 ) >> 8 ;
V_4 -> V_88 = ( V_72 & 0xf000 ) >> 12 ;
V_73 = ( T_2 ) F_17 ( V_77 , V_89 ) ;
V_4 -> V_90 = V_73 & 0xf ;
V_4 -> V_91 = ( V_73 & 0xf0 ) >> 4 ;
V_4 -> V_92 = ( V_73 & 0xf00 ) >> 8 ;
V_4 -> V_93 = ( V_73 & 0xf000 ) >> 12 ;
V_74 = ( T_2 ) F_17 ( V_77 , V_94 ) ;
V_4 -> V_95 = V_74 & 0xf ;
V_4 -> V_96 = ( V_74 & 0xf0 ) >> 4 ;
V_4 -> V_97 = ( V_74 & 0xf00 ) >> 8 ;
V_4 -> V_98 = ( V_74 & 0xf000 ) >> 12 ;
for ( V_75 = 0 ; V_75 < ( V_99 + V_100 ) ;
V_75 ++ ) {
switch ( V_75 ) {
case 0 :
V_4 -> V_101 [ V_102 ] . V_103 =
( V_104 ) F_17 ( V_77 ,
V_105 ) ;
V_4 -> V_101 [ V_106 ] . V_103 =
( V_104 ) F_17 ( V_77 ,
V_107 ) ;
V_4 -> V_101 [ V_102 ] . V_108 =
( V_109 ) F_17 ( V_77 ,
V_110 ) ;
V_4 -> V_101 [ V_106 ] . V_108 =
( V_109 ) F_17 ( V_77 ,
V_111 ) ;
V_4 -> V_101 [ V_102 ] . V_112 =
( V_109 ) F_17 ( V_77 ,
V_113 ) ;
V_4 -> V_101 [ V_106 ] . V_112 =
( V_109 ) F_17 ( V_77 ,
V_114 ) ;
V_4 -> V_101 [ V_102 ] . V_115 =
( V_109 ) F_17 ( V_77 ,
V_116 ) ;
V_4 -> V_101 [ V_106 ] . V_115 =
( V_109 ) F_17 ( V_77 ,
V_117 ) ;
V_4 -> V_101 [ V_102 ] . V_118 =
( V_104 ) F_17 ( V_77 , V_119 ) ;
V_4 -> V_101 [ V_106 ] . V_118 =
( V_104 ) F_17 ( V_77 , V_120 ) ;
V_4 -> V_121 = ( T_2 ) F_17 ( V_77 ,
V_122 ) ;
V_4 -> V_123 =
( T_1 ) F_17 ( V_77 ,
V_124 ) ;
V_4 -> V_125 [ 0 ] =
( T_2 ) F_17 ( V_77 ,
V_126 ) ;
V_4 -> V_125 [ 1 ] =
( T_2 ) F_17 ( V_77 ,
V_127 ) ;
V_4 -> V_125 [ 2 ] =
( T_2 ) F_17 ( V_77 ,
V_128 ) ;
V_4 -> V_125 [ 3 ] =
( T_2 ) F_17 ( V_77 ,
V_129 ) ;
V_4 -> V_125 [ 4 ] =
( T_2 ) F_17 ( V_77 ,
V_130 ) ;
V_4 -> V_125 [ 5 ] =
( T_2 ) F_17 ( V_77 ,
V_131 ) ;
V_4 -> V_125 [ 6 ] =
( T_2 ) F_17 ( V_77 ,
V_132 ) ;
V_4 -> V_125 [ 7 ] =
( T_2 ) F_17 ( V_77 ,
V_133 ) ;
break;
case 1 :
V_4 -> V_101 [ V_102 ] . V_134 =
( V_104 ) F_17 ( V_77 , V_135 ) ;
V_4 -> V_101 [ V_106 ] . V_134 =
( V_104 ) F_17 ( V_77 ,
V_136 ) ;
V_4 -> V_101 [ V_102 ] . V_137 =
( V_109 ) F_17 ( V_77 ,
V_138 ) ;
V_4 -> V_101 [ V_106 ] . V_137 =
( V_109 ) F_17 ( V_77 ,
V_139 ) ;
V_4 -> V_101 [ V_102 ] . V_140 =
( V_109 ) F_17 ( V_77 ,
V_141 ) ;
V_4 -> V_101 [ V_106 ] . V_140 =
( V_109 ) F_17 ( V_77 ,
V_142 ) ;
V_4 -> V_101 [ V_102 ] . V_143 =
( V_109 ) F_17 ( V_77 ,
V_144 ) ;
V_4 -> V_101 [ V_106 ] . V_143 =
( V_109 ) F_17 ( V_77 ,
V_145 ) ;
V_4 -> V_101 [ V_102 ] . V_146 =
( V_104 ) F_17 ( V_77 , V_147 ) ;
V_4 -> V_101 [ V_106 ] . V_146 =
( V_104 ) F_17 ( V_77 , V_148 ) ;
V_4 -> V_149 =
( T_1 ) F_17 ( V_77 ,
V_150 ) ;
V_4 -> V_151 [ 0 ] =
( T_2 ) F_17 ( V_77 ,
V_152 ) ;
V_4 -> V_151 [ 1 ] =
( T_2 ) F_17 ( V_77 ,
V_153 ) ;
V_4 -> V_151 [ 2 ] =
( T_2 ) F_17 ( V_77 ,
V_154 ) ;
V_4 -> V_151 [ 3 ] =
( T_2 ) F_17 ( V_77 ,
V_155 ) ;
V_4 -> V_151 [ 4 ] =
( T_2 ) F_17 ( V_77 ,
V_156 ) ;
V_4 -> V_151 [ 5 ] =
( T_2 ) F_17 ( V_77 ,
V_157 ) ;
V_4 -> V_151 [ 6 ] =
( T_2 ) F_17 ( V_77 ,
V_158 ) ;
V_4 -> V_151 [ 7 ] =
( T_2 ) F_17 ( V_77 ,
V_159 ) ;
break;
case 2 :
V_4 -> V_101 [ 0 ] . V_160 =
( V_104 ) F_17 ( V_77 ,
V_161 ) ;
V_4 -> V_101 [ 1 ] . V_160 =
( V_104 ) F_17 ( V_77 ,
V_162 ) ;
V_4 -> V_101 [ 0 ] . V_163 =
( V_109 ) F_17 ( V_77 ,
V_164 ) ;
V_4 -> V_101 [ 1 ] . V_163 =
( V_109 ) F_17 ( V_77 ,
V_165 ) ;
V_4 -> V_101 [ 0 ] . V_166 =
( V_109 ) F_17 ( V_77 ,
V_167 ) ;
V_4 -> V_101 [ 1 ] . V_166 =
( V_109 ) F_17 ( V_77 ,
V_168 ) ;
V_4 -> V_101 [ 0 ] . V_169 =
( V_109 ) F_17 ( V_77 ,
V_170 ) ;
V_4 -> V_101 [ 1 ] . V_169 =
( V_109 ) F_17 ( V_77 ,
V_171 ) ;
V_4 -> V_101 [ 0 ] . V_172 = 0 ;
V_4 -> V_101 [ 1 ] . V_172 = 0 ;
V_4 -> V_173 =
( T_1 ) F_17 ( V_77 ,
V_174 ) ;
V_4 -> V_175 [ 0 ] =
( T_2 ) F_17 ( V_77 ,
V_176 ) ;
V_4 -> V_175 [ 1 ] =
( T_2 ) F_17 ( V_77 ,
V_177 ) ;
V_4 -> V_175 [ 2 ] =
( T_2 ) F_17 ( V_77 ,
V_178 ) ;
V_4 -> V_175 [ 3 ] =
( T_2 ) F_17 ( V_77 ,
V_179 ) ;
V_4 -> V_175 [ 4 ] =
( T_2 ) F_17 ( V_77 ,
V_180 ) ;
V_4 -> V_175 [ 5 ] =
( T_2 ) F_17 ( V_77 ,
V_181 ) ;
V_4 -> V_175 [ 6 ] =
( T_2 ) F_17 ( V_77 ,
V_182 ) ;
V_4 -> V_175 [ 7 ] =
( T_2 ) F_17 ( V_77 ,
V_183 ) ;
break;
case 3 :
V_4 -> V_101 [ 0 ] . V_184 =
( V_104 ) F_17 ( V_77 ,
V_185 ) ;
V_4 -> V_101 [ 1 ] . V_184 =
( V_104 ) F_17 ( V_77 ,
V_186 ) ;
V_4 -> V_101 [ 0 ] . V_187 =
( V_109 ) F_17 ( V_77 ,
V_188 ) ;
V_4 -> V_101 [ 1 ] . V_187 =
( V_109 ) F_17 ( V_77 ,
V_189 ) ;
V_4 -> V_101 [ 0 ] . V_190 =
( V_109 ) F_17 ( V_77 ,
V_191 ) ;
V_4 -> V_101 [ 1 ] . V_190 =
( V_109 ) F_17 ( V_77 ,
V_192 ) ;
V_4 -> V_101 [ 0 ] . V_193 =
( V_109 ) F_17 ( V_77 ,
V_194 ) ;
V_4 -> V_101 [ 1 ] . V_193 =
( V_109 ) F_17 ( V_77 ,
V_195 ) ;
V_4 -> V_101 [ 0 ] . V_196 = 0 ;
V_4 -> V_101 [ 1 ] . V_196 = 0 ;
V_4 -> V_197 =
( T_1 ) F_17 ( V_77 ,
V_198 ) ;
V_4 -> V_199 [ 0 ] =
( T_2 ) F_17 ( V_77 ,
V_200 ) ;
V_4 -> V_199 [ 1 ] =
( T_2 ) F_17 ( V_77 ,
V_201 ) ;
V_4 -> V_199 [ 2 ] =
( T_2 ) F_17 ( V_77 ,
V_202 ) ;
V_4 -> V_199 [ 3 ] =
( T_2 ) F_17 ( V_77 ,
V_203 ) ;
V_4 -> V_199 [ 4 ] =
( T_2 ) F_17 ( V_77 ,
V_204 ) ;
V_4 -> V_199 [ 5 ] =
( T_2 ) F_17 ( V_77 ,
V_205 ) ;
V_4 -> V_199 [ 6 ] =
( T_2 ) F_17 ( V_77 ,
V_206 ) ;
V_4 -> V_199 [ 7 ] =
( T_2 ) F_17 ( V_77 ,
V_207 ) ;
break;
}
}
F_18 ( V_4 ) ;
}
static bool F_19 ( struct V_3 * V_4 )
{
struct V_76 * V_77 = V_4 -> V_61 -> V_78 ;
V_4 -> V_208 = ( T_4 ) F_17 ( V_77 , V_209 ) ;
V_4 -> V_44 = ( T_4 ) F_17 ( V_77 , V_210 ) ;
V_4 -> V_211 = ( T_4 ) F_17 ( V_77 , V_212 ) ;
V_4 -> V_42 . V_213 = ( T_4 ) F_17 ( V_77 ,
V_214 ) ;
V_4 -> V_42 . V_215 = ( T_4 ) F_17 ( V_77 ,
V_216 ) ;
V_4 -> V_42 . V_217 = ( T_4 ) F_17 ( V_77 ,
V_218 ) ;
V_4 -> V_42 . V_219 = ( T_4 ) F_17 ( V_77 , V_220 ) ;
V_4 -> V_42 . V_39 =
( T_4 ) F_17 ( V_77 , V_221 ) ;
V_4 -> V_43 . V_213 = ( T_4 ) F_17 ( V_77 ,
V_222 ) ;
V_4 -> V_43 . V_215 = ( T_4 ) F_17 ( V_77 ,
V_223 ) ;
V_4 -> V_43 . V_217 = ( T_4 ) F_17 ( V_77 ,
V_224 ) ;
V_4 -> V_43 . V_219 = ( T_4 ) F_17 ( V_77 , V_225 ) ;
if ( F_20 ( V_77 , V_226 ) )
V_4 -> V_43 . V_39 =
( T_4 ) F_17 ( V_77 , V_226 ) ;
else
V_4 -> V_43 . V_39 =
( T_4 ) F_17 ( V_77 , V_221 ) ;
F_21 ( V_4 ) ;
V_4 -> V_227 =
( V_109 ) F_17 ( V_77 , V_228 ) ;
if ( V_4 -> V_227 == 0 )
V_4 -> V_227 = V_229 ;
V_4 -> V_230 = ( V_104 ) F_17 ( V_77 ,
V_231 ) ;
if ( V_4 -> V_230 != 0 ) {
if ( V_4 -> V_230 >
( V_232 + V_233 ) )
V_4 -> V_230 = V_233 ;
else if ( V_4 -> V_230 < ( V_232 +
V_234 ) )
V_4 -> V_230 = V_234 ;
else
V_4 -> V_230 -= V_232 ;
}
V_4 -> V_235 =
V_4 -> V_227 - V_236 ;
V_4 -> V_237 =
( T_4 ) F_17 ( V_77 , V_238 ) ;
if ( V_4 -> V_237 > V_239 )
V_4 -> V_237 = 0 ;
F_16 ( V_4 ) ;
return true ;
}
bool F_22 ( struct V_3 * V_4 )
{
T_3 V_240 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_23 ( V_4 -> V_10 . V_11 , 6 ) )
V_4 -> V_241 = true ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_4 -> V_242 = true ;
if ( V_4 -> V_61 -> V_67 & V_243 )
V_4 -> V_244 = true ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) && F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_4 -> V_61 -> V_67 & V_245 )
V_4 -> V_246 = true ;
}
V_4 -> V_247 = AUTO ;
if ( F_24 ( V_4 -> V_10 . V_11 , 3 ) || F_24 ( V_4 -> V_10 . V_11 , 4 ) )
V_4 -> V_247 = V_248 ;
V_4 -> V_249 = AUTO ;
V_4 -> V_250 = AUTO ;
V_4 -> V_251 = 0x010100B5 ;
V_4 -> V_252 = V_253 ;
V_4 -> V_254 = V_255 ;
V_4 -> V_256 = V_257 ;
V_4 -> V_258 = true ;
V_4 -> V_259 = false ;
V_4 -> V_260 = false ;
for ( V_240 = 0 ; V_240 < V_4 -> V_10 . V_261 ; V_240 ++ )
V_4 -> V_262 [ V_240 ] . V_263 = AUTO ;
F_15 ( V_4 ) ;
if ( V_4 -> V_63 == V_64 )
V_4 -> V_264 = true ;
V_4 -> V_265 . V_266 = V_267 ;
V_4 -> V_265 . V_268 = V_269 ;
V_4 -> V_265 . V_270 = V_271 ;
V_4 -> V_265 . V_272 = V_273 ;
if ( ! F_19 ( V_4 ) )
return false ;
return true ;
}
static T_5 F_25 ( struct V_3 * V_4 , V_109 V_274 , V_109 V_275 )
{
T_5 V_276 = 0 ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_4 -> V_10 . V_277 == 3 ) ||
( V_4 -> V_10 . V_277 == 4 ) ||
( V_4 -> V_10 . V_277 == 6 ) )
V_276 = ( V_109 )
V_278
[ V_275 ] ;
else if ( V_4 -> V_10 . V_277 == 5 )
V_276 = ( V_109 )
V_279
[ V_275 ] ;
else if ( ( V_4 -> V_10 . V_277 == 7 )
|| ( V_4 -> V_10 . V_277 ==
8 ) )
V_276 = ( V_109 )
V_280
[ V_275 ] ;
} else {
if ( ( V_4 -> V_10 . V_277 == 3 ) ||
( V_4 -> V_10 . V_277 == 4 ) ||
( V_4 -> V_10 . V_277 == 6 ) )
V_276 = ( V_109 )
V_281
[ V_274 ] ;
else if ( ( V_4 -> V_10 . V_277 == 7 )
|| ( V_4 -> V_10 . V_277 ==
8 ) )
V_276 = ( V_109 )
V_282
[ V_274 ] ;
}
return V_276 ;
}
static void F_26 ( struct V_3 * V_4 , T_5 V_283 )
{
bool V_284 = false ;
T_2 V_13 ;
if ( V_283 == V_285 )
V_284 = true ;
V_13 = F_3 ( V_4 , 0xed ) ;
V_13 |= V_286 ;
V_13 &= ~ V_287 ;
if ( V_284 )
V_13 |= V_287 ;
F_5 ( V_4 , 0xed , V_13 ) ;
}
static void F_27 ( struct V_3 * V_4 )
{
int V_288 , type ;
T_2 V_289 [] = { 0x186 , 0x195 , 0x2c5 } ;
for ( type = 0 ; type < 3 ; type ++ ) {
for ( V_288 = 0 ; V_288 < V_290 ; V_288 ++ )
F_5 ( V_4 , V_289 [ type ] + V_288 ,
V_291 [ type ] [ V_288 ] ) ;
}
if ( V_4 -> V_292 == V_293 ) {
for ( V_288 = 0 ; V_288 < V_290 ; V_288 ++ )
F_5 ( V_4 , 0x186 + V_288 ,
V_291 [ 3 ] [ V_288 ] ) ;
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
for ( V_288 = 0 ; V_288 < V_290 ; V_288 ++ )
F_5 ( V_4 , 0x186 + V_288 ,
V_291 [ 5 ] [ V_288 ] ) ;
}
if ( F_29 ( V_4 -> V_41 ) == 14 ) {
for ( V_288 = 0 ; V_288 < V_290 ; V_288 ++ )
F_5 ( V_4 , 0x2c5 + V_288 ,
V_291 [ 6 ] [ V_288 ] ) ;
}
}
}
static void F_30 ( struct V_3 * V_4 )
{
int V_288 ;
if ( V_4 -> V_292 == V_293 ) {
for ( V_288 = 0 ; V_288 < V_290 ; V_288 ++ )
F_5 ( V_4 , 0x195 + V_288 ,
V_291 [ 4 ] [ V_288 ] ) ;
} else {
for ( V_288 = 0 ; V_288 < V_290 ; V_288 ++ )
F_5 ( V_4 , 0x186 + V_288 ,
V_291 [ 3 ] [ V_288 ] ) ;
}
}
static void
F_31 ( struct V_3 * V_4 , T_4 V_294 , T_4 * V_295 , T_4 * V_296 ,
T_4 V_19 )
{
T_1 V_297 , V_298 ;
T_4 V_299 ;
T_4 V_300 =
F_2 ( V_4 -> V_10 . V_11 ,
3 ) ? V_301 : V_302 ;
T_4 V_303 = 1 ;
if ( V_4 -> V_241 )
F_32 ( V_4 , true ) ;
V_297 = V_294 << 4 ;
F_6 ( V_4 , V_304 , V_19 , V_297 , 8 ,
V_295 ) ;
V_298 = V_297 + 0x080 ;
F_6 ( V_4 , V_304 , V_19 , V_298 , 8 ,
V_296 ) ;
for ( V_299 = V_19 ; V_299 < 16 ; V_299 ++ ) {
F_6 ( V_4 , V_304 , 1 ,
V_297 + V_299 , 8 , & V_300 ) ;
F_6 ( V_4 , V_304 , 1 ,
V_298 + V_299 , 8 , & V_303 ) ;
}
if ( V_4 -> V_241 )
F_32 ( V_4 , false ) ;
}
static T_2 F_33 ( struct V_3 * V_4 , T_2 V_20 )
{
T_2 V_305 = 0 ;
T_2 V_306 = 0 ;
if ( V_20 == 0 ) {
if ( F_34 ( V_4 -> V_41 ) )
V_306 = 0x159 ;
else
V_306 = 0x154 ;
} else {
V_306 = V_20 ;
}
F_8 ( V_4 , V_304 , 1 ,
( T_1 ) V_306 , 16 ,
& V_305 ) ;
V_305 = V_305 & 0x7 ;
return V_305 ;
}
static void
F_35 ( struct V_3 * V_4 , T_2 V_307 , T_2 V_308 ,
T_4 V_309 , T_4 V_310 , T_4 V_311 )
{
T_4 V_312 ;
T_2 V_12 = 0 , V_313 = 0 , V_314 = 0 , V_315 = 0 , V_316 = 0 ;
T_4 V_317 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_315 = V_307 ;
for ( V_312 = 0 ; V_312 < 2 ; V_312 ++ ) {
if ( V_311 == V_318 ) {
switch ( V_307 ) {
case ( 0x1 << 2 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7a :
0x7d ;
V_316 = ( 0x1 << 1 ) ;
V_317 = 1 ;
break;
case ( 0x1 << 3 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7a :
0x7d ;
V_316 = ( 0x1 << 2 ) ;
V_317 = 2 ;
break;
case ( 0x1 << 4 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7a :
0x7d ;
V_316 = ( 0x1 << 4 ) ;
V_317 = 4 ;
break;
case ( 0x1 << 5 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7a :
0x7d ;
V_316 = ( 0x1 << 5 ) ;
V_317 = 5 ;
break;
case ( 0x1 << 6 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7a :
0x7d ;
V_316 = ( 0x1 << 6 ) ;
V_317 = 6 ;
break;
case ( 0x1 << 7 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7a :
0x7d ;
V_316 = ( 0x1 << 7 ) ;
V_317 = 7 ;
break;
case ( 0x1 << 10 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0xf8 :
0xfa ;
V_316 = ( 0x7 << 4 ) ;
V_317 = 4 ;
break;
case ( 0x1 << 11 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7b :
0x7e ;
V_316 = ( 0xffff << 0 ) ;
V_317 = 0 ;
break;
case ( 0x1 << 12 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7c :
0x7f ;
V_316 = ( 0xffff << 0 ) ;
V_317 = 0 ;
break;
case ( 0x3 << 13 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x348 :
0x349 ;
V_316 = ( 0xff << 0 ) ;
V_317 = 0 ;
break;
case ( 0x1 << 13 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x348 :
0x349 ;
V_316 = ( 0xf << 0 ) ;
V_317 = 0 ;
break;
default:
V_12 = 0xffff ;
break;
}
} else if ( V_311 ==
V_319 ) {
switch ( V_307 ) {
case ( 0x1 << 1 ) :
V_313 = ( V_312 == 0 ) ? 0x342 :
0x343 ;
V_314 = ( V_312 == 0 ) ? 0x340 :
0x341 ;
V_316 = ( 0x1 << 1 ) ;
V_317 = 1 ;
break;
case ( 0x1 << 3 ) :
V_313 = ( V_312 == 0 ) ? 0x342 :
0x343 ;
V_314 = ( V_312 == 0 ) ? 0x340 :
0x341 ;
V_316 = ( 0x1 << 3 ) ;
V_317 = 3 ;
break;
case ( 0x1 << 5 ) :
V_313 = ( V_312 == 0 ) ? 0x342 :
0x343 ;
V_314 = ( V_312 == 0 ) ? 0x340 :
0x341 ;
V_316 = ( 0x1 << 5 ) ;
V_317 = 5 ;
break;
case ( 0x1 << 4 ) :
V_313 = ( V_312 == 0 ) ? 0x342 :
0x343 ;
V_314 = ( V_312 == 0 ) ? 0x340 :
0x341 ;
V_316 = ( 0x1 << 4 ) ;
V_317 = 4 ;
break;
case ( 0x1 << 2 ) :
V_313 = ( V_312 == 0 ) ? 0x342 :
0x343 ;
V_314 = ( V_312 == 0 ) ? 0x340 :
0x341 ;
V_316 = ( 0x1 << 2 ) ;
V_317 = 2 ;
break;
case ( 0x1 << 7 ) :
V_313 = ( V_312 == 0 ) ? 0x342 :
0x343 ;
V_314 = ( V_312 == 0 ) ? 0x340 :
0x341 ;
V_316 = ( 0x7 << 8 ) ;
V_317 = 8 ;
break;
case ( 0x1 << 11 ) :
V_313 = ( V_312 == 0 ) ? 0x342 :
0x343 ;
V_314 = ( V_312 == 0 ) ? 0x340 :
0x341 ;
V_316 = ( 0x1 << 14 ) ;
V_317 = 14 ;
break;
case ( 0x1 << 10 ) :
V_313 = ( V_312 == 0 ) ? 0x342 :
0x343 ;
V_314 = ( V_312 == 0 ) ? 0x340 :
0x341 ;
V_316 = ( 0x1 << 13 ) ;
V_317 = 13 ;
break;
case ( 0x1 << 9 ) :
V_313 = ( V_312 == 0 ) ? 0x342 :
0x343 ;
V_314 = ( V_312 == 0 ) ? 0x340 :
0x341 ;
V_316 = ( 0x1 << 12 ) ;
V_317 = 12 ;
break;
case ( 0x1 << 8 ) :
V_313 = ( V_312 == 0 ) ? 0x342 :
0x343 ;
V_314 = ( V_312 == 0 ) ? 0x340 :
0x341 ;
V_316 = ( 0x1 << 11 ) ;
V_317 = 11 ;
break;
case ( 0x1 << 6 ) :
V_313 = ( V_312 == 0 ) ? 0x342 :
0x343 ;
V_314 = ( V_312 == 0 ) ? 0x340 :
0x341 ;
V_316 = ( 0x1 << 6 ) ;
V_317 = 6 ;
break;
case ( 0x1 << 0 ) :
V_313 = ( V_312 == 0 ) ? 0x342 :
0x343 ;
V_314 = ( V_312 == 0 ) ? 0x340 :
0x341 ;
V_316 = ( 0x1 << 0 ) ;
V_317 = 0 ;
break;
default:
V_12 = 0xffff ;
break;
}
} else if ( V_311 ==
V_320 ) {
switch ( V_307 ) {
case ( 0x1 << 3 ) :
V_313 = ( V_312 == 0 ) ? 0x346 :
0x347 ;
V_314 = ( V_312 == 0 ) ? 0x344 :
0x345 ;
V_316 = ( 0x1 << 3 ) ;
V_317 = 3 ;
break;
case ( 0x1 << 1 ) :
V_313 = ( V_312 == 0 ) ? 0x346 :
0x347 ;
V_314 = ( V_312 == 0 ) ? 0x344 :
0x345 ;
V_316 = ( 0x1 << 1 ) ;
V_317 = 1 ;
break;
case ( 0x1 << 0 ) :
V_313 = ( V_312 == 0 ) ? 0x346 :
0x347 ;
V_314 = ( V_312 == 0 ) ? 0x344 :
0x345 ;
V_316 = ( 0x1 << 0 ) ;
V_317 = 0 ;
break;
case ( 0x1 << 2 ) :
V_313 = ( V_312 == 0 ) ? 0x346 :
0x347 ;
V_314 = ( V_312 == 0 ) ? 0x344 :
0x345 ;
V_316 = ( 0x1 << 2 ) ;
V_317 = 2 ;
break;
case ( 0x1 << 4 ) :
V_313 = ( V_312 == 0 ) ? 0x346 :
0x347 ;
V_314 = ( V_312 == 0 ) ? 0x344 :
0x345 ;
V_316 = ( 0x1 << 4 ) ;
V_317 = 4 ;
break;
default:
V_12 = 0xffff ;
break;
}
}
if ( V_310 ) {
F_36 ( V_4 , V_313 , ~ V_315 ) ;
F_36 ( V_4 , V_314 , ~ V_316 ) ;
} else {
if ( ( V_309 == 0 )
|| ( V_309 & ( 1 << V_312 ) ) ) {
F_37 ( V_4 , V_313 , V_315 ) ;
if ( V_12 != 0xffff )
F_38 ( V_4 , V_314 ,
V_316 ,
( V_308 <<
V_317 ) ) ;
}
}
}
}
}
static void F_39 ( struct V_3 * V_4 )
{
T_3 V_321 ;
int V_299 ;
V_109 V_322 [ 2 ] ;
T_4 V_323 ;
T_2 V_324 [ 2 ] ;
T_2 V_325 [ 4 ] ;
if ( V_4 -> V_241 )
F_32 ( V_4 , true ) ;
if ( V_4 -> V_258 ) {
if ( ( F_12 ( V_4 -> V_41 ) ) ) {
V_322 [ 0 ] = 6 ;
V_322 [ 1 ] = 6 ;
} else {
V_323 = F_29 ( V_4 -> V_41 ) ;
V_322 [ 0 ] =
( V_109 )
F_40 ( ( ( V_326 [ 0 ] *
V_323 ) +
V_326 [ 1 ] ) , 13 ) ;
V_322 [ 1 ] =
( V_109 )
F_40 ( ( ( V_327 [ 0 ] *
V_323 ) +
V_327 [ 1 ] ) , 13 ) ;
}
} else {
V_322 [ 0 ] = 0 ;
V_322 [ 1 ] = 0 ;
}
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
if ( V_4 -> V_259 ) {
V_325 [ 0 ] = V_328 [ 2 ] + V_322 [ V_321 ] ;
V_325 [ 1 ] = V_328 [ 3 ] + V_322 [ V_321 ] ;
V_325 [ 2 ] = V_328 [ 3 ] + V_322 [ V_321 ] ;
V_325 [ 3 ] = V_328 [ 3 ] + V_322 [ V_321 ] ;
} else {
for ( V_299 = 0 ; V_299 < 4 ; V_299 ++ )
V_325 [ V_299 ] =
V_328 [ V_299 ] +
V_322 [ V_321 ] ;
}
F_6 ( V_4 , V_321 , 4 , 8 , 16 , V_325 ) ;
V_324 [ V_321 ] =
( T_2 ) ( V_328 [ 2 ] + V_322 [ V_321 ] + 4 ) ;
}
F_38 ( V_4 , 0x1e , ( 0xff << 0 ) , ( V_324 [ 0 ] << 0 ) ) ;
F_38 ( V_4 , 0x34 , ( 0xff << 0 ) , ( V_324 [ 1 ] << 0 ) ) ;
if ( V_4 -> V_241 )
F_32 ( V_4 , false ) ;
}
static void
F_41 ( struct V_3 * V_4 , T_4 V_321 )
{
if ( V_321 == V_102 ) {
F_5 ( V_4 , 0x38 , 0x4 ) ;
if ( F_12 ( V_4 -> V_41 ) )
F_5 ( V_4 , 0x37 , 0x0060 ) ;
else
F_5 ( V_4 , 0x37 , 0x1080 ) ;
} else if ( V_321 == V_106 ) {
F_5 ( V_4 , 0x2ae , 0x4 ) ;
if ( F_12 ( V_4 -> V_41 ) )
F_5 ( V_4 , 0x2ad , 0x0060 ) ;
else
F_5 ( V_4 , 0x2ad , 0x1080 ) ;
}
}
static void F_42 ( struct V_3 * V_4 , T_4 V_329 )
{
T_4 V_330 , V_331 ;
V_330 = V_329 & 0x1 ;
V_331 = ( V_329 & 0x2 ) >> 1 ;
if ( ! V_330 )
F_41 ( V_4 , V_102 ) ;
if ( ! V_331 )
F_41 ( V_4 , V_106 ) ;
}
static void F_43 ( struct V_3 * V_4 )
{
V_104 V_332 [] = { 8 , 13 , 17 , 22 } ;
V_104 V_333 [] = { - 2 , 7 , 11 , 15 } ;
V_104 V_334 [] = { - 4 , - 1 , 2 , 5 , 5 , 5 , 5 , 5 , 5 , 5 } ;
V_104 V_335 [] = {
0x0 , 0x01 , 0x02 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 } ;
F_38 ( V_4 , 0x1c , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_38 ( V_4 , 0x32 , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_38 ( V_4 , 0x289 , ( 0xff << 0 ) , ( 0x46 << 0 ) ) ;
F_38 ( V_4 , 0x283 , ( 0xff << 0 ) , ( 0x3c << 0 ) ) ;
F_38 ( V_4 , 0x280 , ( 0xff << 0 ) , ( 0x3c << 0 ) ) ;
F_6 ( V_4 , V_336 , 4 , 0x8 , 8 ,
V_332 ) ;
F_6 ( V_4 , V_337 , 4 , 0x8 , 8 ,
V_332 ) ;
F_6 ( V_4 , V_336 , 4 , 0x10 , 8 ,
V_333 ) ;
F_6 ( V_4 , V_337 , 4 , 0x10 , 8 ,
V_333 ) ;
F_6 ( V_4 , V_336 , 10 , 0x20 , 8 ,
V_334 ) ;
F_6 ( V_4 , V_337 , 10 , 0x20 , 8 ,
V_334 ) ;
F_6 ( V_4 , V_338 , 10 , 0x20 , 8 ,
V_335 ) ;
F_6 ( V_4 , V_339 , 10 , 0x20 , 8 ,
V_335 ) ;
F_5 ( V_4 , 0x37 , 0x74 ) ;
F_5 ( V_4 , 0x2ad , 0x74 ) ;
F_5 ( V_4 , 0x38 , 0x18 ) ;
F_5 ( V_4 , 0x2ae , 0x18 ) ;
F_5 ( V_4 , 0x2b , 0xe8 ) ;
F_5 ( V_4 , 0x41 , 0xe8 ) ;
if ( F_44 ( V_4 -> V_41 ) ) {
F_38 ( V_4 , 0x300 , ( 0x3f << 0 ) , ( 0x12 << 0 ) ) ;
F_38 ( V_4 , 0x301 , ( 0x3f << 0 ) , ( 0x12 << 0 ) ) ;
} else {
F_38 ( V_4 , 0x300 , ( 0x3f << 0 ) , ( 0x10 << 0 ) ) ;
F_38 ( V_4 , 0x301 , ( 0x3f << 0 ) , ( 0x10 << 0 ) ) ;
}
}
static void F_45 ( struct V_3 * V_4 )
{
T_2 V_340 ;
V_104 V_341 [] = { 9 , 14 , 19 , 24 } ;
V_104 * V_332 = NULL ;
V_104 * V_342 = NULL ;
V_104 * V_333 = NULL ;
V_104 V_343 [] = { - 9 , - 6 , - 3 , 0 , 3 , 3 , 3 , 3 , 3 , 3 } ;
V_104 * V_334 ;
V_104 V_344 [] = { 0 , 1 , 2 , 3 , 4 , 4 , 4 , 4 , 4 , 4 } ;
V_104 * V_335 ;
T_2 V_345 [] = { 0x624f , 0x624f } ;
T_2 * V_346 ;
T_2 V_347 ;
T_2 V_348 ;
T_2 V_349 = 0 ;
T_2 V_350 ;
T_2 V_351 ;
T_2 V_352 ;
T_4 V_353 = 0 ;
T_4 V_354 ;
T_2 V_355 = 0 ;
T_4 V_356 ;
T_2 V_357 ;
V_104 V_358 = 0 , V_359 = 0 ;
T_4 V_360 = 0 ;
F_38 ( V_4 , 0x1c , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_38 ( V_4 , 0x32 , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
V_340 = F_3 ( V_4 , 0x09 ) & V_361 ;
if ( V_340 == 0 ) {
V_332 = V_341 ;
F_6 ( V_4 , V_336 , 4 , 8 , 8 ,
V_332 ) ;
F_6 ( V_4 , V_337 , 4 , 8 , 8 ,
V_332 ) ;
F_38 ( V_4 , 0x283 , ( 0xff << 0 ) , ( 0x40 << 0 ) ) ;
if ( F_34 ( V_4 -> V_41 ) ) {
F_38 ( V_4 , 0x280 , ( 0xff << 0 ) , ( 0x3e << 0 ) ) ;
F_38 ( V_4 , 0x283 , ( 0xff << 0 ) , ( 0x3e << 0 ) ) ;
}
F_38 ( V_4 , 0x289 , ( 0xff << 0 ) , ( 0x46 << 0 ) ) ;
if ( F_44 ( V_4 -> V_41 ) ) {
F_38 ( V_4 , 0x300 , ( 0x3f << 0 ) , ( 13 << 0 ) ) ;
F_38 ( V_4 , 0x301 , ( 0x3f << 0 ) , ( 13 << 0 ) ) ;
}
} else {
V_347 = 0x9e ;
V_348 = 0x9e ;
V_350 = 0x24 ;
V_351 = 0x8a ;
V_352 = 8 ;
V_346 = V_345 ;
V_334 = V_343 ;
V_335 = V_344 ;
V_357 = F_46 ( F_29 ( V_4 -> V_41 ) ) ;
if ( F_44 ( V_4 -> V_41 ) ) {
V_356 = 25 ;
V_349 = 0x82 ;
if ( ( V_357 <= 5080 ) || ( V_357 == 5825 ) ) {
V_104 V_362 [] = { 11 , 16 , 20 , 24 } ;
V_104 V_363 [] = {
11 , 17 , 22 , 25 } ;
V_104 V_364 [] = { - 1 , 6 , 10 , 14 } ;
V_354 = 0x3e ;
V_332 = V_362 ;
V_342 = V_363 ;
V_333 = V_364 ;
} else if ( ( V_357 >= 5500 ) && ( V_357 <= 5700 ) ) {
V_104 V_362 [] = { 11 , 17 , 21 , 25 } ;
V_104 V_363 [] = {
12 , 18 , 22 , 26 } ;
V_104 V_364 [] = { 1 , 8 , 12 , 16 } ;
V_354 = 0x45 ;
V_350 = 0x14 ;
V_355 = 0xff ;
V_360 = 1 ;
V_332 = V_362 ;
V_342 = V_363 ;
V_333 = V_364 ;
} else {
V_104 V_362 [] = { 12 , 18 , 22 , 26 } ;
V_104 V_363 [] = {
12 , 18 , 22 , 26 } ;
V_104 V_364 [] = { - 1 , 6 , 10 , 14 } ;
V_354 = 0x41 ;
V_332 = V_362 ;
V_342 = V_363 ;
V_333 = V_364 ;
}
if ( V_357 <= 4920 ) {
V_358 = 5 ;
V_359 = 5 ;
} else if ( ( V_357 > 4920 ) && ( V_357 <= 5320 ) ) {
V_358 = 3 ;
V_359 = 5 ;
} else if ( ( V_357 > 5320 ) && ( V_357 <= 5700 ) ) {
V_358 = 3 ;
V_359 = 2 ;
} else {
V_358 = 4 ;
V_359 = 0 ;
}
} else {
V_354 = 0x3a ;
V_353 = 0x3a ;
V_356 = 20 ;
if ( ( V_357 >= 4920 ) && ( V_357 <= 5320 ) ) {
V_358 = 4 ;
V_359 = 5 ;
} else if ( ( V_357 > 5320 ) && ( V_357 <= 5550 ) ) {
V_358 = 4 ;
V_359 = 2 ;
} else {
V_358 = 5 ;
V_359 = 3 ;
}
}
F_5 ( V_4 , 0x20 , V_347 ) ;
F_5 ( V_4 , 0x2a7 , V_347 ) ;
F_6 ( V_4 , V_304 ,
V_4 -> V_10 . V_261 , 0x106 , 16 ,
V_346 ) ;
F_5 ( V_4 , 0x22 , V_348 ) ;
F_5 ( V_4 , 0x2a9 , V_348 ) ;
F_5 ( V_4 , 0x36 , V_350 ) ;
F_5 ( V_4 , 0x2ac , V_350 ) ;
F_5 ( V_4 , 0x37 , V_351 ) ;
F_5 ( V_4 , 0x2ad , V_351 ) ;
F_5 ( V_4 , 0x38 , V_352 ) ;
F_5 ( V_4 , 0x2ae , V_352 ) ;
F_6 ( V_4 , V_336 , 10 , 0x20 , 8 ,
V_334 ) ;
F_6 ( V_4 , V_337 , 10 , 0x20 , 8 ,
V_334 ) ;
F_6 ( V_4 , V_338 , 10 , 0x20 , 8 ,
V_335 ) ;
F_6 ( V_4 , V_339 , 10 , 0x20 , 8 ,
V_335 ) ;
F_38 ( V_4 , 0x283 , ( 0xff << 0 ) , ( V_354 << 0 ) ) ;
if ( V_360 == 1 ) {
F_5 ( V_4 , 0x2b , V_355 ) ;
F_5 ( V_4 , 0x41 , V_355 ) ;
}
F_38 ( V_4 , 0x300 , ( 0x3f << 0 ) , ( V_356 << 0 ) ) ;
F_38 ( V_4 , 0x301 , ( 0x3f << 0 ) , ( V_356 << 0 ) ) ;
F_38 ( V_4 , 0x2e4 ,
( 0x3f << 0 ) , ( V_358 << 0 ) ) ;
F_38 ( V_4 , 0x2e4 ,
( 0x3f << 6 ) , ( V_359 << 6 ) ) ;
if ( F_44 ( V_4 -> V_41 ) ) {
F_6 ( V_4 , V_336 , 4 , 8 , 8 ,
V_332 ) ;
F_6 ( V_4 , V_337 , 4 , 8 , 8 ,
V_342 ) ;
F_6 ( V_4 , V_336 , 4 , 0x10 ,
8 , V_333 ) ;
F_6 ( V_4 , V_337 , 4 , 0x10 ,
8 , V_333 ) ;
F_5 ( V_4 , 0x24 , V_349 ) ;
F_5 ( V_4 , 0x2ab , V_349 ) ;
} else {
F_38 ( V_4 , 0x280 , ( 0xff << 0 ) , ( V_353 << 0 ) ) ;
}
}
}
static void F_47 ( struct V_3 * V_4 )
{
T_2 V_365 , V_366 , V_340 ;
int V_299 ;
T_4 V_367 [] = {
V_368 ,
V_369 ,
V_370
} ;
T_4 V_371 [] = { 10 , 30 , 1 } ;
V_104 V_372 [] = { 7 , 11 , 16 , 23 } ;
V_104 V_373 [] = { 8 , 12 , 17 , 25 } ;
V_104 V_374 [] = { 9 , 13 , 18 , 26 } ;
V_104 V_375 [] = { 8 , 13 , 18 , 25 } ;
V_104 V_376 [] = { 10 , 14 , 19 , 27 } ;
V_104 V_377 [] = { 7 , 11 , 17 , 23 } ;
V_104 V_378 [] = { 8 , 12 , 18 , 23 } ;
V_104 V_379 [] = { 6 , 10 , 16 , 21 } ;
V_104 V_380 [] = { 6 , 10 , 16 , 21 } ;
V_104 * V_332 = NULL ;
V_104 V_381 [] = { - 5 , 6 , 10 , 14 } ;
V_104 V_382 [] = { - 3 , 7 , 11 , 16 } ;
V_104 V_383 [] = { - 5 , 6 , 10 , 14 } ;
V_104 V_384 [] = { - 5 , 6 , 10 , 15 } ;
V_104 V_385 [] = { - 6 , 2 , 6 , 10 } ;
V_104 V_386 [] = { - 5 , 2 , 6 , 10 } ;
V_104 V_387 [] = { - 7 , 0 , 4 , 8 } ;
V_104 V_388 [] = { - 7 , 0 , 4 , 8 } ;
V_104 * V_333 = NULL ;
V_104 V_389 [] = {
0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A , 0x0A } ;
V_104 V_390 [] = {
0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 , 0x13 } ;
V_104 V_391 [] = {
0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d } ;
V_104 V_392 [] = {
0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d } ;
V_104 V_393 [] = {
0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d , 0x0d } ;
V_104 * V_334 ;
V_104 V_394 [] = {
0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 , 0x03 } ;
V_104 V_395 [] = {
0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 , 0x06 } ;
V_104 V_396 [] = {
0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 } ;
V_104 V_397 [] = {
0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 } ;
V_104 V_398 [] = {
0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 , 0x04 } ;
V_104 * V_335 ;
V_104 V_399 [] = { 0x00 , 0x06 , 0x0c , 0x12 , 0x12 , 0x12 } ;
V_104 V_400 [] = { 0x00 , 0x01 , 0x02 , 0x03 , 0x03 , 0x03 } ;
T_2 V_401 [] = { 0x613f , 0x613f , 0x613f , 0x613f } ;
T_2 V_402 [] = { 0x513f , 0x513f , 0x513f , 0x513f } ;
T_2 V_403 [] = { 0x413f , 0x413f , 0x413f , 0x413f } ;
T_2 V_404 [] = {
0x013f , 0x013f , 0x013f , 0x013f } ;
T_2 V_405 [] = { 0x513f , 0x513f } ;
T_2 V_406 [] = { 0x413f , 0x413f } ;
T_2 V_407 [] = { 0x113f , 0x113f } ;
T_2 V_408 [] = { 0x516f , 0x516f , 0x516f , 0x516f } ;
T_2 V_409 [] = { 0x614f , 0x614f , 0x614f , 0x614f } ;
T_2 V_410 [] = {
0x314f , 0x314f , 0x314f , 0x314f } ;
T_2 V_411 [] = { 0x714f , 0x714f , 0x714f , 0x714f } ;
T_2 V_412 [] = { 0x714f , 0x714f } ;
T_2 * V_346 ;
T_2 V_413 = 0x627e ;
T_2 V_414 = 0x527e ;
T_2 V_415 = 0x427e ;
T_2 V_416 = 0x027e ;
T_2 V_417 = 0x527e ;
T_2 V_418 = 0x427e ;
T_2 V_419 = 0x127e ;
T_2 V_420 = 0x52de ;
T_2 V_421 = 0x629e ;
T_2 V_422 = 0x329e ;
T_2 V_423 = 0x729e ;
T_2 V_424 = 0x729e ;
T_2 V_347 ;
T_2 V_425 = 0x107e ;
T_2 V_426 = 0x007e ;
T_2 V_427 = 0x1076 ;
T_2 V_428 = 0x007e ;
T_2 V_429 = 0x00de ;
T_2 V_430 = 0x029e ;
T_2 V_431 = 0x029e ;
T_2 V_432 = 0x029e ;
T_2 V_348 ;
T_2 V_433 = 0x0066 ;
T_2 V_434 = 0x00ca ;
T_2 V_435 = 0x1084 ;
T_2 V_436 = 0x2084 ;
T_2 V_437 = 0x2084 ;
T_2 V_349 = 0 ;
T_2 V_438 = 0x0074 ;
T_2 V_439 [] = {
0x0062 , 0x0064 , 0x006a , 0x106a , 0x106c , 0x1074 , 0x107c , 0x207c
} ;
T_2 V_440 [] = {
0x106a , 0x106c , 0x1074 , 0x107c , 0x007e , 0x107e , 0x207e , 0x307e
} ;
T_2 V_441 = 0x1074 ;
T_2 V_442 = 0x00cc ;
T_2 V_443 = 0x0086 ;
T_2 V_444 = 0x2086 ;
T_2 V_445 = 0x2086 ;
T_2 V_351 ;
T_4 V_446 = 0x18 ;
T_4 V_447 = 0x18 ;
T_4 V_448 = 0x18 ;
T_4 V_449 = 0x1e ;
T_4 V_450 = 0x24 ;
T_4 V_451 = 0x24 ;
T_4 V_452 = 0x24 ;
T_4 V_453 ;
T_4 V_454 = 0x18 ;
T_4 V_455 = 0x18 ;
T_4 V_456 = 0x18 ;
T_4 V_457 = 0x1e ;
T_4 V_458 = 0x24 ;
T_4 V_459 = 0x24 ;
T_4 V_460 = 0x24 ;
T_4 V_353 = 0 ;
T_4 V_461 = 0x18 ;
T_4 V_462 = 0x18 ;
T_4 V_463 = 0x18 ;
T_4 V_464 = 0x1e ;
T_4 V_465 = 0x24 ;
T_4 V_466 = 0x24 ;
T_4 V_467 = 0x24 ;
T_4 V_468 = 0x2d ;
T_4 V_354 ;
T_2 V_469 = 0x20d ;
T_2 V_470 = 0x1a1 ;
T_2 V_471 = 0x1d0 ;
T_2 V_472 = 0x1d0 ;
T_2 V_473 = 0x1a1 ;
T_2 V_474 = 0x107 ;
T_2 V_475 = 0x0a9 ;
T_2 V_476 = 0x0f0 ;
T_2 V_355 = 0 ;
T_4 V_477 = 5 ;
T_4 V_478 = 9 ;
T_4 V_479 = 5 ;
T_4 V_480 = 25 , V_356 ;
T_4 V_481 = 0x50 ;
T_4 V_482 = 0x50 ;
T_4 V_483 = 0x90 ;
T_4 V_484 = 0x90 ;
T_4 V_485 ;
T_2 V_325 [ 21 ] ;
T_4 V_219 ;
V_219 = ( F_28 ( V_4 -> V_41 ) ) ? V_4 -> V_43 . V_219 :
V_4 -> V_42 . V_219 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_4 -> V_10 . V_277 == 5 ) {
F_43 ( V_4 ) ;
} else if ( V_4 -> V_10 . V_277 == 7 ) {
F_45 ( V_4 ) ;
F_38 ( V_4 , 0x283 , ( 0xff << 0 ) , ( 0x44 << 0 ) ) ;
F_38 ( V_4 , 0x280 , ( 0xff << 0 ) , ( 0x44 << 0 ) ) ;
} else if ( ( V_4 -> V_10 . V_277 == 3 )
|| ( V_4 -> V_10 . V_277 == 8 ) ) {
F_45 ( V_4 ) ;
if ( V_4 -> V_10 . V_277 == 8 ) {
F_38 ( V_4 , 0x283 ,
( 0xff << 0 ) , ( 0x44 << 0 ) ) ;
F_38 ( V_4 , 0x280 ,
( 0xff << 0 ) , ( 0x44 << 0 ) ) ;
}
} else {
F_45 ( V_4 ) ;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_38 ( V_4 , 0xa0 , ( 0x1 << 6 ) , ( 1 << 6 ) ) ;
F_38 ( V_4 , 0x1c , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_38 ( V_4 , 0x32 , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
V_340 =
F_3 ( V_4 , 0x09 ) & V_361 ;
if ( V_340 == 0 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
if ( V_4 -> V_10 . V_277 == 11 ) {
V_332 = V_376 ;
V_333 = V_384 ;
V_346 =
V_406 ;
V_347 =
V_418 ;
V_348 =
V_428 ;
V_351 =
V_441 ;
V_355 = V_472 ;
V_356 = V_479 ;
V_453 = V_448 ;
V_353 = V_456 ;
V_354 = V_463 ;
V_485 = V_482 ;
} else {
V_332 = V_375 ;
V_333 = V_383 ;
if ( V_4 -> V_61 -> V_486 & V_487 ) {
V_346 =
V_407 ;
V_347 =
V_419 ;
} else {
V_346 =
V_405 ;
V_347 =
V_417 ;
}
V_348 =
V_428 ;
switch ( V_219 ) {
case 0 :
V_351 =
V_440
[ 0 ] ;
break;
case 1 :
V_351 =
V_440
[ 1 ] ;
break;
case 2 :
V_351 =
V_440
[ 2 ] ;
break;
case 3 :
default:
V_351 =
V_440
[ 3 ] ;
break;
case 4 :
V_351 =
V_440
[ 4 ] ;
break;
case 5 :
V_351 =
V_440
[ 5 ] ;
break;
case 6 :
V_351 =
V_440
[ 6 ] ;
break;
case 7 :
V_351 =
V_440
[ 7 ] ;
break;
}
V_355 = V_472 ;
V_356 = V_479 ;
V_453 = V_448 ;
V_353 = V_456 ;
V_354 = V_463 ;
V_485 = V_481 ;
}
} else if ( F_24 ( V_4 -> V_10 . V_11 , 5 ) ) {
V_332 = V_374 ;
V_333 = V_382 ;
if ( V_4 -> V_61 -> V_486 & V_487 ) {
V_346 =
V_404 ;
V_347 =
V_416 ;
} else {
V_346 = V_403 ;
V_347 = V_415 ;
}
V_348 = V_427 ;
switch ( V_219 ) {
case 0 :
V_351 =
V_439 [ 0 ] ;
break;
case 1 :
V_351 =
V_439 [ 1 ] ;
break;
case 2 :
V_351 =
V_439 [ 2 ] ;
break;
case 3 :
V_351 =
V_439 [ 3 ] ;
break;
case 4 :
V_351 =
V_439 [ 4 ] ;
break;
case 5 :
V_351 =
V_439 [ 5 ] ;
break;
case 6 :
V_351 =
V_439 [ 6 ] ;
break;
case 7 :
V_351 =
V_439 [ 7 ] ;
break;
default:
V_351 =
V_439 [ 3 ] ;
break;
}
V_355 = V_471 ;
V_356 = V_478 ;
V_453 = V_447 ;
V_353 = V_455 ;
V_354 = V_462 ;
V_485 = V_481 ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_332 = V_373 ;
V_333 = V_381 ;
V_346 = V_402 ;
V_347 = V_414 ;
V_348 = V_426 ;
V_351 = V_438 ;
V_355 = V_470 ;
V_356 = V_477 ;
V_453 = V_446 ;
V_353 = V_454 ;
V_354 = V_461 ;
V_485 = V_481 ;
} else {
V_332 = V_372 ;
V_333 = V_381 ;
V_346 = V_401 ;
V_347 = V_413 ;
V_348 = V_425 ;
V_351 = V_438 ;
V_355 = V_469 ;
V_356 = V_477 ;
V_453 = V_446 ;
V_353 = V_454 ;
V_354 = V_461 ;
V_485 = V_481 ;
}
V_334 = V_389 ;
V_335 = V_394 ;
V_349 = V_433 ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
V_332 = V_380 ;
V_333 = V_388 ;
V_334 = V_393 ;
V_335 = V_398 ;
V_346 = V_412 ;
V_347 = V_424 ;
V_348 = V_432 ;
V_349 = V_437 ;
V_351 = V_445 ;
V_453 = V_452 ;
V_353 = V_460 ;
if ( ( V_4 -> V_10 . V_277 == 11 ) &&
( F_34 ( V_4 -> V_41 ) == 0 ) )
V_354 = V_468 ;
else
V_354 = V_467 ;
V_355 = V_476 ;
V_485 = V_484 ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 5 ) ) {
V_332 = V_379 ;
V_333 = V_387 ;
V_334 = V_392 ;
V_335 = V_397 ;
V_346 = V_411 ;
V_347 = V_423 ;
V_348 = V_431 ;
V_349 = V_436 ;
V_351 = V_444 ;
V_453 = V_451 ;
V_353 = V_459 ;
V_354 = V_466 ;
V_355 = V_475 ;
V_485 = V_483 ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_332 = V_378 ;
V_333 = V_386 ;
V_334 = V_391 ;
V_335 = V_396 ;
if ( V_4 -> V_61 -> V_486 & V_488 ) {
V_346 =
V_410 ;
V_347 =
V_422 ;
} else {
V_346 = V_409 ;
V_347 = V_421 ;
}
V_348 = V_430 ;
V_349 = V_435 ;
V_351 = V_443 ;
V_453 = V_450 ;
V_353 = V_458 ;
V_354 = V_465 ;
V_355 = V_474 ;
V_485 = V_481 ;
} else {
V_332 = V_377 ;
V_333 = V_385 ;
V_334 = V_390 ;
V_335 = V_395 ;
V_346 = V_408 ;
V_347 = V_420 ;
V_348 = V_429 ;
V_349 = V_434 ;
V_351 = V_442 ;
V_453 = V_449 ;
V_353 = V_457 ;
V_354 = V_464 ;
V_355 = V_473 ;
V_485 = V_481 ;
}
V_356 = V_480 ;
}
F_48 ( V_4 ,
( V_489 |
V_490 ) , 0x17 ) ;
F_48 ( V_4 ,
( V_489 |
V_491 ) , 0x17 ) ;
F_48 ( V_4 , ( V_492 | V_490 ) ,
0xf0 ) ;
F_48 ( V_4 , ( V_492 | V_491 ) ,
0xf0 ) ;
F_48 ( V_4 , ( V_493 | V_490 ) ,
0x0 ) ;
F_48 ( V_4 , ( V_493 | V_491 ) ,
0x0 ) ;
F_48 ( V_4 , ( V_494 | V_490 ) ,
V_485 ) ;
F_48 ( V_4 , ( V_494 | V_491 ) ,
V_485 ) ;
F_48 ( V_4 ,
( V_495 |
V_490 ) , 0x17 ) ;
F_48 ( V_4 ,
( V_495 |
V_491 ) , 0x17 ) ;
F_48 ( V_4 , ( V_496 | V_490 ) ,
0xFF ) ;
F_48 ( V_4 , ( V_496 | V_491 ) ,
0xFF ) ;
F_6 ( V_4 , V_336 , 4 , 8 ,
8 , V_332 ) ;
F_6 ( V_4 , V_337 , 4 , 8 ,
8 , V_332 ) ;
F_6 ( V_4 , V_336 , 4 , 0x10 ,
8 , V_333 ) ;
F_6 ( V_4 , V_337 , 4 , 0x10 ,
8 , V_333 ) ;
F_6 ( V_4 , V_336 , 10 , 0x20 ,
8 , V_334 ) ;
F_6 ( V_4 , V_337 , 10 , 0x20 ,
8 , V_334 ) ;
F_6 ( V_4 , V_338 , 10 , 0x20 ,
8 , V_335 ) ;
F_6 ( V_4 , V_339 , 10 , 0x20 ,
8 , V_335 ) ;
F_6 ( V_4 , V_336 , 6 , 0x40 ,
8 , & V_399 ) ;
F_6 ( V_4 , V_337 , 6 , 0x40 ,
8 , & V_399 ) ;
F_6 ( V_4 , V_338 , 6 , 0x40 ,
8 , & V_400 ) ;
F_6 ( V_4 , V_339 , 6 , 0x40 ,
8 , & V_400 ) ;
F_5 ( V_4 , 0x20 , V_347 ) ;
F_5 ( V_4 , 0x2a7 , V_347 ) ;
F_6 ( V_4 , V_304 ,
V_4 -> V_10 . V_261 , 0x106 , 16 ,
V_346 ) ;
F_5 ( V_4 , 0x22 , V_348 ) ;
F_5 ( V_4 , 0x2a9 , V_348 ) ;
F_5 ( V_4 , 0x24 , V_349 ) ;
F_5 ( V_4 , 0x2ab , V_349 ) ;
F_5 ( V_4 , 0x37 , V_351 ) ;
F_5 ( V_4 , 0x2ad , V_351 ) ;
F_38 ( V_4 , 0x27d , ( 0xff << 0 ) , ( V_453 << 0 ) ) ;
F_38 ( V_4 , 0x280 , ( 0xff << 0 ) , ( V_353 << 0 ) ) ;
F_38 ( V_4 , 0x283 , ( 0xff << 0 ) , ( V_354 << 0 ) ) ;
F_5 ( V_4 , 0x2b , V_355 ) ;
F_5 ( V_4 , 0x41 , V_355 ) ;
F_38 ( V_4 , 0x27 , ( 0x3f << 0 ) , ( V_356 << 0 ) ) ;
F_38 ( V_4 , 0x3d , ( 0x3f << 0 ) , ( V_356 << 0 ) ) ;
F_5 ( V_4 , 0x150 , 0x809c ) ;
} else {
F_38 ( V_4 , 0x1c , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_38 ( V_4 , 0x32 , ( 0x1 << 13 ) , ( 1 << 13 ) ) ;
F_5 ( V_4 , 0x2b , 0x84 ) ;
F_5 ( V_4 , 0x41 , 0x84 ) ;
if ( F_44 ( V_4 -> V_41 ) ) {
F_5 ( V_4 , 0x6b , 0x2b ) ;
F_5 ( V_4 , 0x6c , 0x2b ) ;
F_5 ( V_4 , 0x6d , 0x9 ) ;
F_5 ( V_4 , 0x6e , 0x9 ) ;
}
V_365 = V_497 - 4 ;
F_38 ( V_4 , 0x27 , ( 0x3f << 0 ) , ( V_365 << 0 ) ) ;
F_38 ( V_4 , 0x3d , ( 0x3f << 0 ) , ( V_365 << 0 ) ) ;
if ( F_44 ( V_4 -> V_41 ) ) {
F_38 ( V_4 , 0x1c , ( 0x1f << 0 ) , ( 0x1 << 0 ) ) ;
F_38 ( V_4 , 0x32 , ( 0x1f << 0 ) , ( 0x1 << 0 ) ) ;
F_38 ( V_4 , 0x1d , ( 0x1f << 0 ) , ( 0x1 << 0 ) ) ;
F_38 ( V_4 , 0x33 , ( 0x1f << 0 ) , ( 0x1 << 0 ) ) ;
}
F_5 ( V_4 , 0x150 , 0x809c ) ;
if ( V_4 -> V_258 )
if ( ( F_12 ( V_4 -> V_41 ) ) &&
( F_34 ( V_4 -> V_41 ) ) )
V_366 = 4 ;
else
V_366 = 5 ;
else if ( F_34 ( V_4 -> V_41 ) )
V_366 = 6 ;
else
V_366 = 7 ;
F_38 ( V_4 , 0x20 , ( 0x1f << 7 ) , ( V_366 << 7 ) ) ;
F_38 ( V_4 , 0x36 , ( 0x1f << 7 ) , ( V_366 << 7 ) ) ;
for ( V_299 = 0 ; V_299 < 4 ; V_299 ++ )
V_325 [ V_299 ] = ( V_366 << 8 ) | 0x7c ;
F_6 ( V_4 , 7 , 4 , 0x106 , 16 , V_325 ) ;
F_39 ( V_4 ) ;
if ( V_4 -> V_259 ) {
V_325 [ 0 ] = 0 ;
V_325 [ 1 ] = 1 ;
V_325 [ 2 ] = 1 ;
V_325 [ 3 ] = 1 ;
F_6 ( V_4 , 2 , 4 , 8 , 16 , V_325 ) ;
F_6 ( V_4 , 3 , 4 , 8 , 16 , V_325 ) ;
for ( V_299 = 0 ; V_299 < 4 ; V_299 ++ )
V_325 [ V_299 ] = ( V_366 << 8 ) | 0x74 ;
F_6 ( V_4 , 7 , 4 , 0x106 , 16 , V_325 ) ;
}
if ( F_24 ( V_4 -> V_10 . V_11 , 2 ) ) {
for ( V_299 = 0 ; V_299 < 21 ; V_299 ++ )
V_325 [ V_299 ] = 3 * V_299 ;
F_6 ( V_4 , 0 , 21 , 32 , 16 , V_325 ) ;
F_6 ( V_4 , 1 , 21 , 32 , 16 , V_325 ) ;
for ( V_299 = 0 ; V_299 < 21 ; V_299 ++ )
V_325 [ V_299 ] = ( T_2 ) V_299 ;
F_6 ( V_4 , 2 , 21 , 32 , 16 , V_325 ) ;
F_6 ( V_4 , 3 , 21 , 32 , 16 , V_325 ) ;
}
F_31 ( V_4 , V_498 ,
V_367 ,
V_371 ,
sizeof( V_367 ) /
sizeof( V_367 [ 0 ] ) ) ;
F_38 ( V_4 , 0x153 , ( 0xff << 8 ) , ( 90 << 8 ) ) ;
if ( F_12 ( V_4 -> V_41 ) )
F_38 ( V_4 ,
( V_14 + V_499 ) ,
0x7f , 0x4 ) ;
}
}
static void F_49 ( struct V_3 * V_4 )
{
T_4 V_500 [] = {
V_501 ,
V_502 ,
V_503 ,
V_369 ,
V_504 ,
V_505 ,
V_506
} ;
T_4 V_507 [] = { 8 , 6 , 6 , 2 , 4 , 60 , 1 } ;
T_4 V_508 [] = {
V_501 ,
V_506 ,
V_505 ,
V_504 ,
V_503 ,
V_502 ,
V_369
} ;
T_4 V_509 [] = { 8 , 6 , 2 , 4 , 4 , 6 , 1 } ;
T_4 V_510 [] = {
V_511 ,
V_512 ,
V_513 ,
V_514 ,
V_515 ,
V_516 ,
V_517 ,
V_301
} ;
T_4 V_518 [] = { 8 , 4 , 2 , 2 , 4 , 4 , 6 , 1 } ;
T_4 V_519 [] = {
V_520 ,
V_516 ,
V_515 ,
V_517 ,
V_514 ,
V_513 ,
V_512 ,
V_511 ,
V_301
} ;
T_4 V_521 [] = { 8 , 6 , 6 , 4 , 4 , 18 , 42 , 1 , 1 } ;
T_4 V_522 [] = {
V_520 ,
V_516 ,
V_515 ,
V_517 ,
V_514 ,
V_513 ,
V_523 ,
V_512 ,
V_301
} ;
T_4 V_524 [] = { 8 , 6 , 6 , 4 , 4 , 16 , 43 , 1 , 1 } ;
T_2 V_525 [] = { 0x10f , 0x10f } ;
V_109 V_526 , V_527 , V_528 ;
V_109 V_529 , V_530 , V_531 ;
T_1 V_532 , V_533 , V_534 ,
V_535 ;
T_4 V_536 = 0 ;
T_2 V_537 = 0x0002 ;
T_2 V_538 [] = { 0x8e , 0x96 , 0x96 , 0x96 } ;
T_2 V_539 [] = { 0x8f , 0x9f , 0x9f , 0x96 } ;
T_2 V_540 [] = { 0xa2 , 0xb4 , 0xb4 , 0x89 } ;
T_2 V_541 [] = { 0xa2 , 0xb4 , 0xb4 , 0x89 } ;
T_2 * V_542 ;
T_2 V_543 [] = { 0x02 , 0x02 , 0x02 , 0x02 } ;
T_2 V_544 [] = { 0x02 , 0x02 , 0x02 , 0x00 } ;
T_2 V_545 [] = { 0x02 , 0x02 , 0x02 , 0x00 } ;
T_2 * V_546 ;
T_2 V_547 [] = { 0xb4 , 0xb4 , 0xb4 , 0x24 } ;
T_2 V_548 [] = { 0x02 , 0x02 , 0x02 , 0x02 } ;
T_5 V_549 = 0x18d ;
T_5 V_550 = 20 ;
T_4 V_217 ;
T_4 V_219 ;
T_2 V_325 ;
T_2 V_551 = 0x20 ;
T_2 V_552 = 0x0 ;
T_2 V_553 = 0x77 ;
T_2 V_554 = 0x77 ;
T_2 V_555 = 0x77 ;
T_2 V_556 [] = { 0x77 , 0x11 , 0x11 } ;
T_2 V_557 [] = { 0x11 , 0x11 } ;
T_2 V_558 [] = { 0x11 , 0x11 } ;
T_2 V_559 = 0 ;
T_2 V_560 , V_561 ;
T_2 V_562 = 0 ;
T_2 V_563 = 0 ;
T_2 V_564 = 0 ;
T_2 V_565 = 0 ;
T_2 V_566 = 0 ;
T_2 V_567 = 0 ;
T_2 V_568 = 0 ;
T_2 V_569 = 0 ;
T_2 V_570 = 0 ;
T_2 V_571 = 0 ;
T_2 V_572 = 0 ;
T_2 V_573 = 0 ;
T_2 V_574 , V_575 , V_576 ;
T_2 V_577 = 0 ;
bool V_578 = false ;
T_2 V_357 ;
int V_579 ;
if ( F_28 ( V_4 -> V_41 ) )
F_50 ( V_4 , V_580 , 0 ) ;
else
F_50 ( V_4 , V_580 , 1 ) ;
if ( V_4 -> V_241 )
F_32 ( V_4 , true ) ;
F_37 ( V_4 , 0xb1 , V_581 | V_582 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_24 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_38 ( V_4 , 0x221 , ( 0x1 << 4 ) , ( 1 << 4 ) ) ;
F_38 ( V_4 , 0x160 , ( 0x7f << 0 ) , ( 32 << 0 ) ) ;
F_38 ( V_4 , 0x160 , ( 0x7f << 8 ) , ( 39 << 8 ) ) ;
F_38 ( V_4 , 0x161 , ( 0x7f << 0 ) , ( 46 << 0 ) ) ;
F_38 ( V_4 , 0x161 , ( 0x7f << 8 ) , ( 51 << 8 ) ) ;
F_38 ( V_4 , 0x162 , ( 0x7f << 0 ) , ( 55 << 0 ) ) ;
F_38 ( V_4 , 0x162 , ( 0x7f << 8 ) , ( 58 << 8 ) ) ;
F_38 ( V_4 , 0x163 , ( 0x7f << 0 ) , ( 60 << 0 ) ) ;
F_38 ( V_4 , 0x163 , ( 0x7f << 8 ) , ( 62 << 8 ) ) ;
F_38 ( V_4 , 0x164 , ( 0x7f << 0 ) , ( 62 << 0 ) ) ;
F_38 ( V_4 , 0x164 , ( 0x7f << 8 ) , ( 63 << 8 ) ) ;
F_38 ( V_4 , 0x165 , ( 0x7f << 0 ) , ( 63 << 0 ) ) ;
F_38 ( V_4 , 0x165 , ( 0x7f << 8 ) , ( 64 << 8 ) ) ;
F_38 ( V_4 , 0x166 , ( 0x7f << 0 ) , ( 64 << 0 ) ) ;
F_38 ( V_4 , 0x166 , ( 0x7f << 8 ) , ( 64 << 8 ) ) ;
F_38 ( V_4 , 0x167 , ( 0x7f << 0 ) , ( 64 << 0 ) ) ;
F_38 ( V_4 , 0x167 , ( 0x7f << 8 ) , ( 64 << 8 ) ) ;
}
if ( F_51 ( V_4 -> V_10 . V_11 , 8 ) ) {
F_5 ( V_4 , 0x23f , 0x1b0 ) ;
F_5 ( V_4 , 0x240 , 0x1b0 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 8 ) )
F_38 ( V_4 , 0xbd , ( 0xff << 0 ) , ( 114 << 0 ) ) ;
F_6 ( V_4 , V_583 , 1 , 0x00 , 16 ,
& V_537 ) ;
F_6 ( V_4 , V_583 , 1 , 0x10 , 16 ,
& V_537 ) ;
F_8 ( V_4 , V_584 ,
1 , 0 , 32 , & V_532 ) ;
V_532 = V_532 & 0xffffff ;
F_6 ( V_4 , V_584 ,
1 , 0 , 32 , & V_532 ) ;
F_6 ( V_4 , V_304 ,
2 , 0x15e , 16 ,
V_525 ) ;
F_6 ( V_4 , V_304 , 2 , 0x16e , 16 ,
V_525 ) ;
if ( F_52 ( V_4 ) )
F_31 ( V_4 , V_585 ,
V_522 ,
V_524 ,
sizeof
( V_522 ) /
sizeof
( V_522
[ 0 ] ) ) ;
F_38 ( V_4 , 0x299 , ( 0x3 << 14 ) , ( 0x1 << 14 ) ) ;
F_38 ( V_4 , 0x29d , ( 0x3 << 14 ) , ( 0x1 << 14 ) ) ;
V_571 = F_33 ( V_4 , 0x154 ) ;
V_572 = F_33 ( V_4 , 0x159 ) ;
V_573 = F_33 ( V_4 , 0x152 ) ;
if ( F_52 ( V_4 ) ) {
if ( ( ( V_4 -> V_10 . V_277 == 5 )
&& ( F_34 ( V_4 -> V_41 ) == 1 ) )
|| ( V_4 -> V_10 . V_277 == 7 )
|| ( V_4 -> V_10 . V_277 == 8 ) ) {
V_560 =
F_53 (
V_4 ,
V_586 ) ;
V_561 =
F_53 (
V_4 ,
V_587 ) ;
V_562 = V_560 ;
V_563 = V_561 ;
if ( ( V_4 -> V_10 . V_277 == 5 ) &&
( F_34 ( V_4 -> V_41 ) == 1 ) ) {
V_564 = V_560 ;
V_565 = V_561 ;
V_566 = 0xc ;
V_567 = 0xc ;
V_578 = true ;
} else if ( ( V_4 -> V_10 . V_277 == 7 )
|| ( V_4 -> V_10 . V_277 == 8 ) ) {
V_571 = 4 ;
V_573 = 1 ;
if ( F_12 ( V_4 -> V_41 ) ) {
V_564 = 0xc ;
V_565 = 0xc ;
V_566 = 0xa ;
V_567 = 0xa ;
} else {
V_564 = 0x14 ;
V_565 = 0x14 ;
V_566 = 0xf ;
V_567 = 0xf ;
}
V_578 = true ;
}
}
} else {
if ( V_4 -> V_10 . V_277 == 5 ) {
V_571 = 1 ;
V_572 = 3 ;
V_560 =
F_53 (
V_4 ,
V_586 ) ;
V_561 =
F_53 (
V_4 ,
V_587 ) ;
V_562 = V_560 ;
V_563 = V_561 ;
V_564 = 0x13 ;
V_565 = 0x11 ;
V_566 = 0x13 ;
V_567 = 0x11 ;
V_578 = true ;
}
}
if ( V_578 ) {
V_568 =
( V_562 << 8 ) |
( V_563 << 3 ) |
V_573 ;
V_569 =
( V_564 << 8 ) |
( V_565 << 3 ) |
V_571 ;
V_570 =
( V_566 << 8 ) |
( V_567 << 3 ) |
V_572 ;
for ( V_579 = 0 ; V_579 <= 1 ; V_579 ++ ) {
F_6 (
V_4 , V_304 ,
1 ,
0x152 + V_579 * 0x10 ,
16 ,
& V_568 ) ;
F_6 (
V_4 , V_304 ,
1 ,
0x153 + V_579 * 0x10 ,
16 ,
& V_569 ) ;
F_6 (
V_4 , V_304 ,
1 ,
0x154 + V_579 * 0x10 ,
16 ,
& V_569 ) ;
F_6 (
V_4 , V_304 ,
1 ,
0x155 + V_579 * 0x10 ,
16 ,
& V_570 ) ;
F_6 (
V_4 , V_304 ,
1 ,
0x156 + V_579 * 0x10 ,
16 ,
& V_570 ) ;
F_6 (
V_4 , V_304 ,
1 ,
0x157 + V_579 * 0x10 ,
16 ,
& V_570 ) ;
F_6 (
V_4 , V_304 ,
1 ,
0x158 + V_579 * 0x10 ,
16 ,
& V_570 ) ;
F_6 (
V_4 , V_304 ,
1 ,
0x159 + V_579 * 0x10 ,
16 ,
& V_570 ) ;
}
F_35 (
V_4 , ( 0x1 << 4 ) ,
1 , 0x3 , 0 ,
V_320 ) ;
}
F_5 ( V_4 , 0x32f , 0x3 ) ;
if ( ( V_4 -> V_10 . V_277 == 4 ) || ( V_4 -> V_10 . V_277 == 6 ) )
F_35 (
V_4 , ( 0x1 << 2 ) ,
1 , 0x3 , 0 ,
V_318 ) ;
if ( ( V_4 -> V_10 . V_277 == 3 ) || ( V_4 -> V_10 . V_277 == 4 ) ||
( V_4 -> V_10 . V_277 == 6 ) ) {
if ( ( V_4 -> V_61 -> V_69 >= 8 )
&& ( V_4 -> V_61 -> V_67 & V_588 ) )
V_559 = 1 ;
if ( V_559 ) {
F_48 ( V_4 , V_589 ,
0x5 ) ;
F_48 ( V_4 , V_590 ,
0x30 ) ;
F_48 ( V_4 , V_591 , 0x0 ) ;
F_54 ( V_4 ,
V_592 ,
0x1 ) ;
F_54 ( V_4 ,
V_593 ,
0x1 ) ;
V_574 = 0x1f ;
V_575 = 0x6f ;
V_576 = 0xaa ;
} else {
V_574 = 0x2b ;
V_575 = 0x7f ;
V_576 = 0xee ;
}
if ( F_12 ( V_4 -> V_41 ) ) {
for ( V_579 = 0 ; V_579 <= 1 ; V_579 ++ ) {
F_55 ( V_4 , V_594 , V_595 ,
V_579 , V_596 ,
V_574 ) ;
F_55 ( V_4 , V_594 , V_595 ,
V_579 , V_597 ,
V_575 ) ;
F_55 ( V_4 , V_594 , V_595 ,
V_579 ,
V_598 ,
V_576 ) ;
}
}
}
if ( F_52 ( V_4 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_4 -> V_10 . V_277 == 3 )
|| ( V_4 -> V_10 . V_277 == 4 )
|| ( V_4 -> V_10 . V_277 == 6 ) )
V_577 = 0x7f ;
for ( V_579 = 0 ; V_579 <= 1 ; V_579 ++ ) {
if ( V_577 != 0 )
F_55 (
V_4 , V_594 ,
V_595 , V_579 ,
V_599 ,
V_577 ) ;
}
if ( V_4 -> V_10 . V_277 == 5 ) {
for ( V_579 = 0 ; V_579 <= 1 ;
V_579 ++ ) {
F_55 ( V_4 , V_594 ,
V_595 , V_579 ,
V_597 ,
0x13 ) ;
F_55 ( V_4 , V_594 ,
V_595 , V_579 ,
V_596 ,
0x1f ) ;
F_55 (
V_4 , V_594 ,
V_595 , V_579 ,
V_598 ,
0xee ) ;
F_55 ( V_4 , V_594 ,
V_595 , V_579 ,
V_600 ,
0x8a ) ;
F_55 (
V_4 , V_594 ,
V_595 , V_579 ,
V_601 ,
0x3e ) ;
}
} else if ( ( V_4 -> V_10 . V_277 == 7 )
|| ( V_4 -> V_10 . V_277 == 8 ) ) {
if ( F_34 ( V_4 -> V_41 ) ==
0 ) {
F_55 ( V_4 , V_594 ,
V_595 , 0 ,
V_596 ,
0x14 ) ;
F_55 ( V_4 , V_594 ,
V_595 , 1 ,
V_596 ,
0x12 ) ;
} else {
F_55 ( V_4 , V_594 ,
V_595 , 0 ,
V_596 ,
0x16 ) ;
F_55 ( V_4 , V_594 ,
V_595 , 1 ,
V_596 ,
0x16 ) ;
}
}
} else {
V_357 = F_46 ( F_29 (
V_4 -> V_41 ) ) ;
if ( ( ( V_357 >= 5180 ) && ( V_357 <= 5230 ) )
|| ( ( V_357 >= 5745 ) && ( V_357 <= 5805 ) ) ) {
F_55 ( V_4 , V_594 , V_595 ,
0 , V_602 ,
0xff ) ;
F_55 ( V_4 , V_594 , V_595 ,
1 , V_602 ,
0xff ) ;
}
}
} else {
if ( V_4 -> V_10 . V_277 != 5 ) {
for ( V_579 = 0 ; V_579 <= 1 ; V_579 ++ ) {
F_55 ( V_4 , V_594 , V_595 ,
V_579 ,
V_603 ,
0x61 ) ;
F_55 ( V_4 , V_594 , V_595 ,
V_579 ,
V_599 , 0x70 ) ;
}
}
}
if ( V_4 -> V_10 . V_277 == 4 ) {
F_6 ( V_4 , V_583 , 1 ,
0x05 , 16 ,
& V_551 ) ;
F_6 ( V_4 , V_583 , 1 ,
0x15 , 16 ,
& V_551 ) ;
for ( V_579 = 0 ; V_579 <= 1 ; V_579 ++ ) {
F_55 ( V_4 , V_594 , V_595 , V_579 ,
V_604 , 0x0 ) ;
F_55 ( V_4 , V_594 , V_595 , V_579 ,
V_605 , 0x3f ) ;
F_55 ( V_4 , V_594 , V_595 , V_579 ,
V_606 , 0x3f ) ;
}
} else {
F_38 ( V_4 , 0xa6 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , 0x8f , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , 0xa7 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , 0xa6 , ( 0x1 << 0 ) , 0 ) ;
F_38 ( V_4 , 0x8f , ( 0x1 << 0 ) , ( 0x1 << 0 ) ) ;
F_38 ( V_4 , 0xa7 , ( 0x1 << 0 ) , 0 ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 0 ) , ( 0x1 << 0 ) ) ;
F_6 ( V_4 , V_583 , 1 ,
0x05 , 16 ,
& V_552 ) ;
F_6 ( V_4 , V_583 , 1 ,
0x15 , 16 ,
& V_552 ) ;
F_38 ( V_4 , 0xa6 , ( 0x1 << 2 ) , 0 ) ;
F_38 ( V_4 , 0x8f , ( 0x1 << 2 ) , 0 ) ;
F_38 ( V_4 , 0xa7 , ( 0x1 << 2 ) , 0 ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 2 ) , 0 ) ;
}
F_5 ( V_4 , 0x6a , 0x2 ) ;
F_6 ( V_4 , V_607 , 1 , 256 , 32 ,
& V_550 ) ;
F_6 ( V_4 , V_304 , 2 , 0x138 , 16 ,
& V_557 ) ;
F_6 ( V_4 , V_304 , 1 , 0x141 , 16 ,
& V_555 ) ;
F_6 ( V_4 , V_304 , 3 , 0x133 , 16 ,
& V_556 ) ;
F_6 ( V_4 , V_304 , 2 , 0x146 , 16 ,
& V_558 ) ;
F_6 ( V_4 , V_304 , 1 , 0x123 , 16 ,
& V_554 ) ;
F_6 ( V_4 , V_304 , 1 , 0x12A , 16 ,
& V_553 ) ;
if ( F_34 ( V_4 -> V_41 ) == 0 ) {
F_6 ( V_4 , V_607 , 1 , 3 ,
32 , & V_549 ) ;
F_6 ( V_4 , V_607 , 1 ,
127 , 32 , & V_549 ) ;
} else {
V_549 = V_608 [ 3 ] ;
F_6 ( V_4 , V_607 , 1 , 3 ,
32 , & V_549 ) ;
V_549 = V_608 [ 127 ] ;
F_6 ( V_4 , V_607 , 1 ,
127 , 32 , & V_549 ) ;
}
F_47 ( V_4 ) ;
V_217 =
( F_28 ( V_4 -> V_41 ) ) ? V_4 -> V_43 .
V_217 : V_4 -> V_42 . V_217 ;
if ( V_217 == 0 ) {
V_536 =
F_56 ( V_4 , 0 ) ;
if ( V_536 != V_609 ) {
V_538 [ 3 ] = 0x70 ;
V_539 [ 3 ] = 0x70 ;
V_543 [ 3 ] = 2 ;
} else {
V_538 [ 3 ] = 0x80 ;
V_539 [ 3 ] = 0x80 ;
V_543 [ 3 ] = 3 ;
}
} else if ( V_217 == 1 ) {
if ( V_536 != V_609 ) {
V_538 [ 3 ] = 0x7c ;
V_539 [ 3 ] = 0x7c ;
V_543 [ 3 ] = 2 ;
} else {
V_538 [ 3 ] = 0x8c ;
V_539 [ 3 ] = 0x8c ;
V_543 [ 3 ] = 1 ;
}
} else if ( V_217 == 2 ) {
if ( V_4 -> V_10 . V_610 == V_611 ) {
if ( ( V_4 -> V_10 . V_277 == 5 )
|| ( V_4 -> V_10 . V_277 == 7 )
|| ( V_4 -> V_10 . V_277 == 8 ) ) {
if ( V_536 ==
V_609 ) {
V_538 [ 3 ] =
0x8c ;
V_539 [ 3 ] =
0x8c ;
V_543 [ 3 ] = 0 ;
} else {
V_538 [ 3 ] =
0x96 ;
V_539 [ 3 ] =
0x96 ;
V_543 [ 3 ] = 0 ;
}
}
}
} else if ( V_217 == 3 ) {
if ( V_536 == V_609 ) {
V_538 [ 3 ] = 0x89 ;
V_539 [ 3 ] = 0x89 ;
V_543 [ 3 ] = 0 ;
}
} else if ( V_217 == 5 ) {
if ( V_536 != V_609 ) {
V_538 [ 3 ] = 0x80 ;
V_539 [ 3 ] = 0x80 ;
V_543 [ 3 ] = 3 ;
} else {
V_538 [ 3 ] = 0x70 ;
V_539 [ 3 ] = 0x70 ;
V_543 [ 3 ] = 2 ;
}
}
F_6 ( V_4 , V_583 , 4 , 0x08 , 16 ,
& V_538 ) ;
F_6 ( V_4 , V_583 , 4 , 0x18 , 16 ,
& V_539 ) ;
F_6 ( V_4 , V_583 , 4 , 0x0c , 16 ,
& V_543 ) ;
F_6 ( V_4 , V_583 , 4 , 0x1c , 16 ,
& V_543 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_5 ( V_4 , 0x23f , 0x1f8 ) ;
F_5 ( V_4 , 0x240 , 0x1f8 ) ;
F_8 ( V_4 , V_584 ,
1 , 0 , 32 , & V_532 ) ;
V_532 = V_532 & 0xffffff ;
F_6 ( V_4 , V_584 ,
1 , 0 , 32 , & V_532 ) ;
V_526 = 293 ;
V_527 = 435 ;
V_528 = 261 ;
V_529 = 366 ;
V_530 = 205 ;
V_531 = 32 ;
F_5 ( V_4 , 0x145 , V_526 ) ;
F_5 ( V_4 , 0x146 , V_527 ) ;
F_5 ( V_4 , 0x147 , V_528 ) ;
F_5 ( V_4 , 0x148 , V_529 ) ;
F_5 ( V_4 , 0x149 , V_530 ) ;
F_5 ( V_4 , 0x14a , V_531 ) ;
F_5 ( V_4 , 0x38 , 0xC ) ;
F_5 ( V_4 , 0x2ae , 0xC ) ;
F_31 ( V_4 , V_612 ,
V_510 ,
V_518 ,
sizeof( V_510 ) /
sizeof( V_510 [ 0 ] ) ) ;
if ( F_52 ( V_4 ) )
F_31 ( V_4 , V_585 ,
V_522 ,
V_524 ,
sizeof
( V_522 ) /
sizeof
( V_522
[ 0 ] ) ) ;
if ( ( V_4 -> V_61 -> V_613 != 0x3 ) &&
( V_4 -> V_61 -> V_613 != V_4 -> V_61 -> V_614 ) ) {
if ( F_52 ( V_4 ) ) {
V_521 [ 5 ] = 59 ;
V_521 [ 6 ] = 1 ;
V_519 [ 7 ] =
V_301 ;
}
F_31 (
V_4 , V_585 ,
V_519 ,
V_521 ,
sizeof( V_519 ) /
sizeof( V_519 [ 0 ] ) ) ;
}
if ( F_12 ( V_4 -> V_41 ) )
F_5 ( V_4 , 0x6a , 0x2 ) ;
else
F_5 ( V_4 , 0x6a , 0x9c40 ) ;
F_38 ( V_4 , 0x294 , ( 0xf << 8 ) , ( 7 << 8 ) ) ;
if ( F_34 ( V_4 -> V_41 ) == 0 ) {
F_6 ( V_4 , V_607 , 1 , 3 ,
32 , & V_549 ) ;
F_6 ( V_4 , V_607 , 1 ,
127 , 32 , & V_549 ) ;
} else {
V_549 = V_615 [ 3 ] ;
F_6 ( V_4 , V_607 , 1 , 3 ,
32 , & V_549 ) ;
V_549 = V_615 [ 127 ] ;
F_6 ( V_4 , V_607 , 1 ,
127 , 32 , & V_549 ) ;
}
F_47 ( V_4 ) ;
F_6 ( V_4 , V_583 , 1 , 0x00 , 16 ,
& V_537 ) ;
F_6 ( V_4 , V_583 , 1 , 0x10 , 16 ,
& V_537 ) ;
V_217 =
( F_28 ( V_4 -> V_41 ) ) ? V_4 -> V_43 .
V_217 : V_4 -> V_42 . V_217 ;
if ( V_217 == 0 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_542 = V_540 ;
V_546 = V_544 ;
} else {
V_542 = V_541 ;
V_546 = V_545 ;
}
V_536 =
F_56 ( V_4 , 0 ) ;
if ( V_536 != V_609 ) {
switch ( V_536 ) {
case V_616 :
V_542 [ 3 ] = 0x89 ;
V_546 [ 3 ] = 0 ;
break;
case V_617 :
V_542 [ 3 ] = 0x89 ;
V_546 [ 3 ] = 0 ;
break;
case V_618 :
V_542 [ 3 ] = 0x89 ;
V_546 [ 3 ] = 0 ;
break;
default:
break;
}
}
F_6 ( V_4 , V_583 , 4 ,
0x08 , 16 , V_542 ) ;
F_6 ( V_4 , V_583 , 4 ,
0x18 , 16 , V_542 ) ;
F_6 ( V_4 , V_583 , 4 ,
0x0c , 16 , V_546 ) ;
F_6 ( V_4 , V_583 , 4 ,
0x1c , 16 , V_546 ) ;
} else if ( V_217 == 1 ) {
F_6 ( V_4 , V_583 , 4 ,
0x08 , 16 , V_547 ) ;
F_6 ( V_4 , V_583 , 4 ,
0x18 , 16 , V_547 ) ;
F_6 ( V_4 , V_583 , 4 ,
0x0c , 16 , V_548 ) ;
F_6 ( V_4 , V_583 , 4 ,
0x1c , 16 , V_548 ) ;
} else if ( V_217 == 2 ) {
T_2 V_619 [] = { 0xa2 , 0xb4 , 0xb4 , 0x74 } ;
T_2 V_620 [] = { 0x02 , 0x02 , 0x02 , 0x04 } ;
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
V_536 =
F_56 ( V_4 , 0 ) ;
if ( V_536 != V_609 ) {
V_619 [ 3 ] = 0x8e ;
V_620 [ 3 ] = 0x03 ;
} else {
V_619 [ 3 ] = 0x94 ;
V_620 [ 3 ] = 0x03 ;
}
} else if ( F_24 ( V_4 -> V_10 . V_11 , 5 ) ) {
V_619 [ 3 ] = 0x84 ;
V_620 [ 3 ] = 0x02 ;
}
F_6 ( V_4 , V_583 , 4 ,
0x08 , 16 , V_619 ) ;
F_6 ( V_4 , V_583 , 4 ,
0x18 , 16 , V_619 ) ;
F_6 ( V_4 , V_583 , 4 ,
0x0c , 16 , V_620 ) ;
F_6 ( V_4 , V_583 , 4 ,
0x1c , 16 , V_620 ) ;
} else if ( V_217 == 3 ) {
V_536 =
F_56 ( V_4 , 0 ) ;
if ( ( F_2 ( V_4 -> V_10 . V_11 , 4 ) )
&& ( V_536 == V_609 ) ) {
T_2 V_621 [] = {
0xa2 , 0xb4 , 0xb4 , 0x270
} ;
T_2 V_622 [] = {
0x02 , 0x02 , 0x02 , 0x00
} ;
F_6 ( V_4 ,
V_583 , 4 ,
0x08 , 16 , V_621 ) ;
F_6 ( V_4 ,
V_583 , 4 ,
0x18 , 16 , V_621 ) ;
F_6 ( V_4 ,
V_583 , 4 ,
0x0c , 16 , V_622 ) ;
F_6 ( V_4 ,
V_583 , 4 ,
0x1c , 16 , V_622 ) ;
}
} else if ( ( V_217 == 4 ) || ( V_217 == 5 ) ) {
T_2 V_619 [] = { 0xa2 , 0xb4 , 0xb4 , 0x0 } ;
T_2 V_620 [] = { 0x02 , 0x02 , 0x02 , 0x0 } ;
T_2 V_623 [ 2 ] , V_624 [ 2 ] ;
V_536 =
F_56 ( V_4 , 0 ) ;
if ( V_536 != V_609 ) {
V_623 [ 0 ] = ( V_217 == 4 ) ? 0x8e : 0x89 ;
V_623 [ 1 ] = ( V_217 == 4 ) ? 0x96 : 0x89 ;
V_624 [ 0 ] = ( V_217 == 4 ) ? 2 : 0 ;
V_624 [ 1 ] = ( V_217 == 4 ) ? 2 : 0 ;
} else {
V_623 [ 0 ] = ( V_217 == 4 ) ? 0x89 : 0x74 ;
V_623 [ 1 ] = ( V_217 == 4 ) ? 0x8b : 0x70 ;
V_624 [ 0 ] = ( V_217 == 4 ) ? 2 : 0 ;
V_624 [ 1 ] = ( V_217 == 4 ) ? 2 : 0 ;
}
V_619 [ 3 ] = V_623 [ 0 ] ;
V_620 [ 3 ] = V_624 [ 0 ] ;
F_6 ( V_4 , V_583 , 4 ,
0x08 , 16 , V_619 ) ;
F_6 ( V_4 , V_583 , 4 ,
0x0c , 16 , V_620 ) ;
V_619 [ 3 ] = V_623 [ 1 ] ;
V_620 [ 3 ] = V_624 [ 1 ] ;
F_6 ( V_4 , V_583 , 4 ,
0x18 , 16 , V_619 ) ;
F_6 ( V_4 , V_583 , 4 ,
0x1c , 16 , V_620 ) ;
}
F_48 ( V_4 ,
( V_625 | V_490 ) ,
0x0 ) ;
F_48 ( V_4 ,
( V_625 | V_491 ) ,
0x0 ) ;
F_48 ( V_4 ,
( V_626 | V_490 ) ,
0x6 ) ;
F_48 ( V_4 ,
( V_626 | V_491 ) ,
0x6 ) ;
F_48 ( V_4 ,
( V_627 | V_490 ) ,
0x7 ) ;
F_48 ( V_4 ,
( V_627 | V_491 ) ,
0x7 ) ;
F_48 ( V_4 ,
( V_628 | V_490 ) ,
0x88 ) ;
F_48 ( V_4 ,
( V_628 | V_491 ) ,
0x88 ) ;
F_48 ( V_4 ,
( V_629 | V_490 ) ,
0x0 ) ;
F_48 ( V_4 ,
( V_629 | V_491 ) ,
0x0 ) ;
F_48 ( V_4 ,
( V_630 | V_490 ) ,
0x0 ) ;
F_48 ( V_4 ,
( V_630 | V_491 ) ,
0x0 ) ;
V_219 =
( F_28 ( V_4 -> V_41 ) ) ? V_4 -> V_43 .
V_219 : V_4 -> V_42 . V_219 ;
if ( V_219 == 7 ) {
F_41 ( V_4 , V_102 ) ;
F_41 ( V_4 , V_106 ) ;
}
F_42 ( V_4 , V_4 -> V_61 -> V_614 ) ;
if ( ( ( V_4 -> V_61 -> V_67 & V_631 ) &&
( F_28 ( V_4 -> V_41 ) ) ) ||
( ( ( V_4 -> V_61 -> V_67 & V_632 ) ||
( V_4 -> V_61 -> V_67 & V_633 ) ) &&
( F_12 ( V_4 -> V_41 ) ) ) ) {
V_534 = 0x00088888 ;
V_533 = 0x00088888 ;
V_535 = 0x00088888 ;
} else {
V_534 = 0x88888888 ;
V_533 = 0x88888888 ;
V_535 = 0x88888888 ;
}
F_6 ( V_4 , V_584 ,
1 , 1 , 32 , & V_534 ) ;
F_6 ( V_4 , V_584 ,
1 , 2 , 32 , & V_533 ) ;
F_6 ( V_4 , V_584 ,
1 , 3 , 32 , & V_535 ) ;
if ( F_24 ( V_4 -> V_10 . V_11 , 4 ) ) {
if ( F_28 ( V_4 -> V_41 ) ) {
F_48 ( V_4 ,
V_634 |
V_635 , 0x70 ) ;
F_48 ( V_4 ,
V_634 |
V_636 , 0x70 ) ;
}
}
if ( ! V_4 -> V_637 ) {
F_5 ( V_4 , 0x224 , 0x3eb ) ;
F_5 ( V_4 , 0x225 , 0x3eb ) ;
F_5 ( V_4 , 0x226 , 0x341 ) ;
F_5 ( V_4 , 0x227 , 0x341 ) ;
F_5 ( V_4 , 0x228 , 0x42b ) ;
F_5 ( V_4 , 0x229 , 0x42b ) ;
F_5 ( V_4 , 0x22a , 0x381 ) ;
F_5 ( V_4 , 0x22b , 0x381 ) ;
F_5 ( V_4 , 0x22c , 0x42b ) ;
F_5 ( V_4 , 0x22d , 0x42b ) ;
F_5 ( V_4 , 0x22e , 0x381 ) ;
F_5 ( V_4 , 0x22f , 0x381 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
if ( V_4 -> V_61 -> V_67 & V_638 )
F_57 ( V_4 -> V_61 -> V_78 , V_639 ,
V_640 ,
V_640 , V_641 ) ;
}
} else {
if ( V_4 -> V_61 -> V_67 & V_642 ||
( V_4 -> V_61 -> V_643 == 0x8b ) ) {
T_3 V_240 ;
T_4 V_644 [] = { 1 , 6 , 6 , 2 , 4 , 20 , 1 } ;
for ( V_240 = 0 ; V_240 < F_58 ( V_507 ) ; V_240 ++ )
V_507 [ V_240 ] = V_644 [ V_240 ] ;
}
if ( F_28 ( V_4 -> V_41 ) && V_4 -> V_65 ) {
F_59 ( V_4 , V_645 , 0xf7 ) ;
F_59 ( V_4 , V_646 , 0xf7 ) ;
} else {
F_54 ( V_4 , V_645 , 0x8 ) ;
F_54 ( V_4 , V_646 , 0x8 ) ;
}
V_325 = 0x000a ;
F_6 ( V_4 , 8 , 1 , 0 , 16 , & V_325 ) ;
F_6 ( V_4 , 8 , 1 , 0x10 , 16 , & V_325 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_325 = 0xcdaa ;
F_6 ( V_4 , 8 , 1 , 0x02 , 16 , & V_325 ) ;
F_6 ( V_4 , 8 , 1 , 0x12 , 16 , & V_325 ) ;
}
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) ) {
V_325 = 0x0000 ;
F_6 ( V_4 , 8 , 1 , 0x08 , 16 , & V_325 ) ;
F_6 ( V_4 , 8 , 1 , 0x18 , 16 , & V_325 ) ;
V_325 = 0x7aab ;
F_6 ( V_4 , 8 , 1 , 0x07 , 16 , & V_325 ) ;
F_6 ( V_4 , 8 , 1 , 0x17 , 16 , & V_325 ) ;
V_325 = 0x0800 ;
F_6 ( V_4 , 8 , 1 , 0x06 , 16 , & V_325 ) ;
F_6 ( V_4 , 8 , 1 , 0x16 , 16 , & V_325 ) ;
}
F_5 ( V_4 , 0xf8 , 0x02d8 ) ;
F_5 ( V_4 , 0xf9 , 0x0301 ) ;
F_5 ( V_4 , 0xfa , 0x02d8 ) ;
F_5 ( V_4 , 0xfb , 0x0301 ) ;
F_31 ( V_4 , V_585 , V_500 ,
V_507 ,
sizeof( V_500 ) /
sizeof( V_500 [ 0 ] ) ) ;
F_31 ( V_4 , V_612 , V_508 ,
V_509 ,
sizeof( V_508 ) /
sizeof( V_508 [ 0 ] ) ) ;
F_47 ( V_4 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) ) {
if ( F_3 ( V_4 , 0xa0 ) & V_647 )
F_57 ( V_4 -> V_61 -> V_78 , V_648 ,
V_649 ,
V_649 ,
V_641 ) ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 2 ) ) {
F_5 ( V_4 , 0x1e3 , 0x0 ) ;
F_5 ( V_4 , 0x1e4 , 0x0 ) ;
}
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) )
F_38 ( V_4 , 0x90 , ( 0x1 << 7 ) , 0 ) ;
V_526 = 293 ;
V_527 = 435 ;
V_528 = 261 ;
V_529 = 366 ;
V_530 = 205 ;
V_531 = 32 ;
F_5 ( V_4 , 0x145 , V_526 ) ;
F_5 ( V_4 , 0x146 , V_527 ) ;
F_5 ( V_4 , 0x147 , V_528 ) ;
F_5 ( V_4 , 0x148 , V_529 ) ;
F_5 ( V_4 , 0x149 , V_530 ) ;
F_5 ( V_4 , 0x14a , V_531 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_38 ( V_4 , 0x142 , ( 0xf << 12 ) , 0 ) ;
F_5 ( V_4 , 0x192 , 0xb5 ) ;
F_5 ( V_4 , 0x193 , 0xa4 ) ;
F_5 ( V_4 , 0x194 , 0x0 ) ;
}
if ( F_24 ( V_4 -> V_10 . V_11 , 2 ) )
F_38 ( V_4 , 0x221 ,
V_650 ,
V_650 ) ;
}
if ( V_4 -> V_241 )
F_32 ( V_4 , false ) ;
}
static void F_60 ( struct V_3 * V_4 )
{
int V_288 , type = 2 ;
T_2 V_289 = 0x2c5 ;
for ( V_288 = 0 ; V_288 < V_290 ; V_288 ++ )
F_5 ( V_4 , V_289 + V_288 ,
V_291 [ type ] [ V_288 ] ) ;
}
static void F_61 ( struct V_3 * V_4 , T_4 V_651 , T_2 * V_652 )
{
if ( V_651 == 0 ) {
V_652 [ 0 ] = F_3 ( V_4 , 0x2c ) ;
V_652 [ 1 ] = F_3 ( V_4 , 0x42 ) ;
} else {
F_5 ( V_4 , 0x2c , V_652 [ 0 ] ) ;
F_5 ( V_4 , 0x42 , V_652 [ 1 ] ) ;
}
}
static void F_62 ( struct V_3 * V_4 )
{
T_4 V_321 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_654 , 0x5 ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_655 , 0xe ) ;
if ( V_4 -> V_10 . V_277 != 5 )
F_63 ( V_4 , V_594 , V_653 ,
V_321 , V_656 , 0 ) ;
if ( ! F_24 ( V_4 -> V_10 . V_11 , 7 ) )
F_63 ( V_4 , V_594 , V_653 ,
V_321 , V_657 , 0x1 ) ;
else
F_63 ( V_4 , V_594 , V_653 ,
V_321 , V_657 , 0x31 ) ;
} else {
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_654 , 0x9 ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_655 , 0xc ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_657 , 0 ) ;
if ( V_4 -> V_10 . V_277 != 5 ) {
if ( ! F_24 ( V_4 -> V_10 . V_11 , 7 ) )
F_63 ( V_4 , V_594 ,
V_653 , V_321 ,
V_656 , 0x1 ) ;
else
F_63 ( V_4 , V_594 ,
V_653 , V_321 ,
V_656 , 0x31 ) ;
}
}
F_63 ( V_4 , V_594 , V_653 , V_321 , V_658 ,
0 ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 , V_659 ,
0 ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 , V_660 ,
0x3 ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 , V_661 ,
0x0 ) ;
}
} else {
F_64 ( V_4 , V_662 , V_663 ,
( F_12 ( V_4 -> V_41 ) ) ? 0x128 :
0x80 ) ;
F_64 ( V_4 , V_662 , V_664 , 0x0 ) ;
F_64 ( V_4 , V_662 , V_665 , 0x29 ) ;
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
F_65 ( V_4 , V_662 , V_653 , V_321 , V_658 ,
0x0 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 , V_659 ,
0x0 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 , V_660 ,
0x3 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 , V_666 ,
0x0 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 , V_661 ,
0x8 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 , V_667 ,
0x0 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 , V_668 ,
0x0 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_654 , 0x5 ) ;
if ( V_4 -> V_10 . V_277 != 5 )
F_65 ( V_4 , V_662 , V_653 ,
V_321 , V_656 , 0x0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 5 ) )
F_65 ( V_4 , V_662 , V_653 ,
V_321 , V_657 , 0x31 ) ;
else
F_65 ( V_4 , V_662 , V_653 ,
V_321 , V_657 , 0x11 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_655 , 0xe ) ;
} else {
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_654 , 0x9 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_656 , 0x31 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_657 , 0x0 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_655 , 0xc ) ;
}
}
}
}
static void
F_66 ( struct V_3 * V_4 , T_2 V_307 , T_2 V_308 ,
T_4 V_309 , T_4 V_310 )
{
T_4 V_312 ;
T_2 V_12 = 0 , V_669 = 0 , V_313 = 0 , V_314 = 0 , V_315 =
0 , V_316 = 0 ;
T_4 V_670 = 0 , V_317 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_315 = V_307 ;
for ( V_312 = 0 ; V_312 < 2 ; V_312 ++ ) {
switch ( V_307 ) {
case ( 0x1 << 1 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7a : 0x7d ;
V_316 = ( 0x1 << 0 ) ;
V_317 = 0 ;
break;
case ( 0x1 << 2 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7a : 0x7d ;
V_316 = ( 0x1 << 1 ) ;
V_317 = 1 ;
break;
case ( 0x1 << 3 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7a : 0x7d ;
V_316 = ( 0x1 << 2 ) ;
V_317 = 2 ;
break;
case ( 0x1 << 4 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7a : 0x7d ;
V_316 = ( 0x1 << 4 ) ;
V_317 = 4 ;
break;
case ( 0x1 << 5 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7a : 0x7d ;
V_316 = ( 0x1 << 5 ) ;
V_317 = 5 ;
break;
case ( 0x1 << 6 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7a : 0x7d ;
V_316 = ( 0x1 << 6 ) ;
V_317 = 6 ;
break;
case ( 0x1 << 7 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7a : 0x7d ;
V_316 = ( 0x1 << 7 ) ;
V_317 = 7 ;
break;
case ( 0x1 << 8 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7a : 0x7d ;
V_316 = ( 0x7 << 8 ) ;
V_317 = 8 ;
break;
case ( 0x1 << 11 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7a : 0x7d ;
V_316 = ( 0x7 << 13 ) ;
V_317 = 13 ;
break;
case ( 0x1 << 9 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0xf8 : 0xfa ;
V_316 = ( 0x7 << 0 ) ;
V_317 = 0 ;
break;
case ( 0x1 << 10 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0xf8 : 0xfa ;
V_316 = ( 0x7 << 4 ) ;
V_317 = 4 ;
break;
case ( 0x1 << 12 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7b : 0x7e ;
V_316 = ( 0xffff << 0 ) ;
V_317 = 0 ;
break;
case ( 0x1 << 13 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0x7c : 0x7f ;
V_316 = ( 0xffff << 0 ) ;
V_317 = 0 ;
break;
case ( 0x1 << 14 ) :
V_313 = ( V_312 == 0 ) ? 0xe7 : 0xec ;
V_314 = ( V_312 == 0 ) ? 0xf9 : 0xfb ;
V_316 = ( 0x3 << 6 ) ;
V_317 = 6 ;
break;
case ( 0x1 << 0 ) :
V_313 = ( V_312 == 0 ) ? 0xe5 : 0xe6 ;
V_314 = ( V_312 == 0 ) ? 0xf9 : 0xfb ;
V_316 = ( 0x1 << 15 ) ;
V_317 = 15 ;
break;
default:
V_12 = 0xffff ;
break;
}
if ( V_310 ) {
F_36 ( V_4 , V_313 , ~ V_315 ) ;
F_36 ( V_4 , V_314 , ~ V_316 ) ;
} else {
if ( ( V_309 == 0 )
|| ( V_309 & ( 1 << V_312 ) ) ) {
F_37 ( V_4 , V_313 , V_315 ) ;
if ( V_12 != 0xffff )
F_38 ( V_4 , V_314 ,
V_316 ,
( V_308 <<
V_317 ) ) ;
}
}
}
} else {
if ( V_310 ) {
F_36 ( V_4 , 0xec , ~ V_307 ) ;
V_308 = 0x0 ;
} else {
F_37 ( V_4 , 0xec , V_307 ) ;
}
for ( V_312 = 0 ; V_312 < 2 ; V_312 ++ ) {
switch ( V_307 ) {
case ( 0x1 << 1 ) :
case ( 0x1 << 9 ) :
case ( 0x1 << 12 ) :
case ( 0x1 << 13 ) :
case ( 0x1 << 14 ) :
V_12 = 0x78 ;
V_309 = 0x1 ;
break;
case ( 0x1 << 2 ) :
case ( 0x1 << 3 ) :
case ( 0x1 << 4 ) :
case ( 0x1 << 5 ) :
case ( 0x1 << 6 ) :
case ( 0x1 << 7 ) :
case ( 0x1 << 8 ) :
V_12 = ( V_312 == 0 ) ? 0x7a : 0x7d ;
break;
case ( 0x1 << 10 ) :
V_12 = ( V_312 == 0 ) ? 0x7b : 0x7e ;
break;
case ( 0x1 << 11 ) :
V_12 = ( V_312 == 0 ) ? 0x7c : 0x7f ;
break;
default:
V_12 = 0xffff ;
}
switch ( V_307 ) {
case ( 0x1 << 1 ) :
V_669 = ( 0x7 << 3 ) ;
V_670 = 3 ;
break;
case ( 0x1 << 9 ) :
V_669 = ( 0x1 << 2 ) ;
V_670 = 2 ;
break;
case ( 0x1 << 12 ) :
V_669 = ( 0x1 << 8 ) ;
V_670 = 8 ;
break;
case ( 0x1 << 13 ) :
V_669 = ( 0x1 << 9 ) ;
V_670 = 9 ;
break;
case ( 0x1 << 14 ) :
V_669 = ( 0xf << 12 ) ;
V_670 = 12 ;
break;
case ( 0x1 << 2 ) :
V_669 = ( 0x1 << 0 ) ;
V_670 = 0 ;
break;
case ( 0x1 << 3 ) :
V_669 = ( 0x1 << 1 ) ;
V_670 = 1 ;
break;
case ( 0x1 << 4 ) :
V_669 = ( 0x1 << 2 ) ;
V_670 = 2 ;
break;
case ( 0x1 << 5 ) :
V_669 = ( 0x3 << 4 ) ;
V_670 = 4 ;
break;
case ( 0x1 << 6 ) :
V_669 = ( 0x3 << 6 ) ;
V_670 = 6 ;
break;
case ( 0x1 << 7 ) :
V_669 = ( 0x1 << 8 ) ;
V_670 = 8 ;
break;
case ( 0x1 << 8 ) :
V_669 = ( 0x1 << 9 ) ;
V_670 = 9 ;
break;
case ( 0x1 << 10 ) :
V_669 = 0x1fff ;
V_670 = 0x0 ;
break;
case ( 0x1 << 11 ) :
V_669 = 0x1fff ;
V_670 = 0x0 ;
break;
default:
V_669 = 0x0 ;
V_670 = 0x0 ;
break;
}
if ( ( V_12 != 0xffff ) && ( V_309 & ( 1 << V_312 ) ) )
F_38 ( V_4 , V_12 , V_669 , ( V_308 << V_670 ) ) ;
}
F_37 ( V_4 , 0xec , ( 0x1 << 0 ) ) ;
F_37 ( V_4 , 0x78 , ( 0x1 << 0 ) ) ;
F_67 ( 1 ) ;
F_36 ( V_4 , 0xec , ~ ( 0x1 << 0 ) ) ;
}
}
static void F_68 ( struct V_3 * V_4 )
{
T_5 V_671 [ 4 ] ;
T_5 V_672 ;
if ( F_69 ( V_4 ) || F_70 ( V_4 ) || F_71 ( V_4 ) )
return;
if ( F_52 ( V_4 ) )
F_62 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_35 ( V_4 , ( 0x1 << 12 ) ,
0 , 0x3 , 0 ,
V_318 ) ;
else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_66 ( V_4 , ( 0x1 << 13 ) , 0 , 3 , 0 ) ;
F_72 ( V_4 ) ;
F_73 ( V_4 , 4000 , 0 , 0 , 0 , false ) ;
F_67 ( 20 ) ;
V_672 =
F_74 ( V_4 , ( T_4 ) V_673 , V_671 ,
1 ) ;
F_72 ( V_4 ) ;
F_75 ( V_4 , V_674 , 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_35 ( V_4 , ( 0x1 << 12 ) ,
0 , 0x3 , 1 ,
V_318 ) ;
else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_66 ( V_4 , ( 0x1 << 13 ) , 0 , 3 , 1 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_101 [ V_102 ] . V_675 =
( T_4 ) ( ( V_672 >> 24 ) & 0xff ) ;
V_4 -> V_101 [ V_102 ] . V_676 =
( T_4 ) ( ( V_672 >> 24 ) & 0xff ) ;
V_4 -> V_101 [ V_106 ] . V_675 =
( T_4 ) ( ( V_672 >> 8 ) & 0xff ) ;
V_4 -> V_101 [ V_106 ] . V_676 =
( T_4 ) ( ( V_672 >> 8 ) & 0xff ) ;
} else {
V_4 -> V_101 [ V_102 ] . V_675 =
( T_4 ) ( ( V_672 >> 24 ) & 0xff ) ;
V_4 -> V_101 [ V_106 ] . V_675 =
( T_4 ) ( ( V_672 >> 8 ) & 0xff ) ;
V_4 -> V_101 [ V_102 ] . V_676 =
( T_4 ) ( ( V_672 >> 16 ) & 0xff ) ;
V_4 -> V_101 [ V_106 ] . V_676 =
( T_4 ) ( ( V_672 ) & 0xff ) ;
}
}
static void F_76 ( struct V_3 * V_4 )
{
T_4 V_30 , V_677 , V_240 , V_678 ;
for ( V_30 = V_679 ; V_30 <= V_680 ; V_30 ++ )
V_4 -> V_681 [ V_30 ] = V_4 -> V_682 [ V_30 ] ;
for ( V_240 = 0 ; V_240 < 4 ; V_240 ++ ) {
V_677 = 0 ;
V_678 = 0 ;
switch ( V_240 ) {
case 0 :
if ( F_34 ( V_4 -> V_41 )
&& V_683 ) {
V_30 = V_684 ;
} else {
V_30 = ( F_34 ( V_4 -> V_41 ) ) ?
V_685 : V_686 ;
V_678 = 1 ;
}
break;
case 1 :
V_30 = ( F_34 ( V_4 -> V_41 ) ) ?
V_687 : V_688 ;
break;
case 2 :
V_30 = ( F_34 ( V_4 -> V_41 ) ) ?
V_689 : V_690 ;
break;
case 3 :
V_30 = ( F_34 ( V_4 -> V_41 ) ) ?
V_691 : V_692 ;
break;
}
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ] ;
V_30 = V_30 + V_678 ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ++ ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ++ ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ++ ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ++ ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ++ ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ++ ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ] ;
V_30 = V_30 + 1 - V_678 ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ] ;
V_4 -> V_681 [ 4 + 4 * ( V_677 ++ ) + V_240 ] =
V_4 -> V_682 [ V_30 ] ;
}
}
static void F_77 ( struct V_3 * V_4 )
{
T_1 V_30 ;
V_109 V_693 [ 2 ] , V_694 [ 2 ] , V_695 [ 2 ] ;
V_104 V_696 [ 2 ] ;
T_5 V_697 , V_698 , V_699 ;
T_4 V_536 ;
T_4 V_700 [ 2 ] ;
T_1 V_25 , V_26 , V_27 ;
T_1 V_325 [ 64 ] ;
T_4 V_321 ;
if ( F_78 ( V_4 -> V_61 -> V_701 , 11 ) || F_78 ( V_4 -> V_61 -> V_701 , 12 ) ) {
F_79 ( V_4 -> V_61 -> V_78 , V_702 , V_702 ) ;
( void ) F_80 ( V_4 -> V_703 , F_81 ( V_704 ) ) ;
F_67 ( 1 ) ;
}
if ( V_4 -> V_241 )
F_32 ( V_4 , true ) ;
F_37 ( V_4 , 0x122 , ( 0x1 << 0 ) ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_36 ( V_4 , 0x1e7 , ( T_2 ) ( ~ ( 0x1 << 15 ) ) ) ;
else
F_37 ( V_4 , 0x1e7 , ( 0x1 << 15 ) ) ;
if ( F_78 ( V_4 -> V_61 -> V_701 , 11 ) || F_78 ( V_4 -> V_61 -> V_701 , 12 ) )
F_79 ( V_4 -> V_61 -> V_78 , V_702 , 0 ) ;
if ( V_4 -> V_61 -> V_69 < 4 ) {
V_700 [ 0 ] = V_4 -> V_101 [ 0 ] . V_675 ;
V_700 [ 1 ] = V_4 -> V_101 [ 1 ] . V_675 ;
V_696 [ 0 ] = 13 * 4 ;
V_696 [ 1 ] = 13 * 4 ;
V_693 [ 0 ] = - 424 ;
V_693 [ 1 ] = - 424 ;
V_694 [ 0 ] = 5612 ;
V_694 [ 1 ] = 5612 ;
V_695 [ 1 ] = - 1393 ;
V_695 [ 0 ] = - 1393 ;
} else {
V_536 = F_56 ( V_4 , 0 ) ;
switch ( V_536 ) {
case V_609 :
V_700 [ 0 ] = V_4 -> V_101 [ 0 ] . V_675 ;
V_700 [ 1 ] = V_4 -> V_101 [ 1 ] . V_675 ;
V_696 [ 0 ] =
V_4 -> V_101 [ 0 ] . V_103 ;
V_696 [ 1 ] =
V_4 -> V_101 [ 1 ] . V_103 ;
V_693 [ 0 ] = V_4 -> V_101 [ 0 ] . V_108 ;
V_693 [ 1 ] = V_4 -> V_101 [ 1 ] . V_108 ;
V_694 [ 0 ] = V_4 -> V_101 [ 0 ] . V_112 ;
V_694 [ 1 ] = V_4 -> V_101 [ 1 ] . V_112 ;
V_695 [ 0 ] = V_4 -> V_101 [ 0 ] . V_115 ;
V_695 [ 1 ] = V_4 -> V_101 [ 1 ] . V_115 ;
break;
case V_616 :
V_700 [ 0 ] = V_4 -> V_101 [ 0 ] . V_676 ;
V_700 [ 1 ] = V_4 -> V_101 [ 1 ] . V_676 ;
V_696 [ 0 ] =
V_4 -> V_101 [ 0 ] . V_160 ;
V_696 [ 1 ] =
V_4 -> V_101 [ 1 ] . V_160 ;
V_693 [ 0 ] = V_4 -> V_101 [ 0 ] . V_163 ;
V_693 [ 1 ] = V_4 -> V_101 [ 1 ] . V_163 ;
V_694 [ 0 ] = V_4 -> V_101 [ 0 ] . V_166 ;
V_694 [ 1 ] = V_4 -> V_101 [ 1 ] . V_166 ;
V_695 [ 0 ] = V_4 -> V_101 [ 0 ] . V_169 ;
V_695 [ 1 ] = V_4 -> V_101 [ 1 ] . V_169 ;
break;
case V_617 :
V_700 [ 0 ] = V_4 -> V_101 [ 0 ] . V_676 ;
V_700 [ 1 ] = V_4 -> V_101 [ 1 ] . V_676 ;
V_696 [ 0 ] =
V_4 -> V_101 [ 0 ] . V_134 ;
V_696 [ 1 ] =
V_4 -> V_101 [ 1 ] . V_134 ;
V_693 [ 0 ] = V_4 -> V_101 [ 0 ] . V_137 ;
V_693 [ 1 ] = V_4 -> V_101 [ 1 ] . V_137 ;
V_694 [ 0 ] = V_4 -> V_101 [ 0 ] . V_140 ;
V_694 [ 1 ] = V_4 -> V_101 [ 1 ] . V_140 ;
V_695 [ 0 ] = V_4 -> V_101 [ 0 ] . V_143 ;
V_695 [ 1 ] = V_4 -> V_101 [ 1 ] . V_143 ;
break;
case V_618 :
V_700 [ 0 ] = V_4 -> V_101 [ 0 ] . V_676 ;
V_700 [ 1 ] = V_4 -> V_101 [ 1 ] . V_676 ;
V_696 [ 0 ] =
V_4 -> V_101 [ 0 ] . V_184 ;
V_696 [ 1 ] =
V_4 -> V_101 [ 1 ] . V_184 ;
V_693 [ 0 ] = V_4 -> V_101 [ 0 ] . V_187 ;
V_693 [ 1 ] = V_4 -> V_101 [ 1 ] . V_187 ;
V_694 [ 0 ] = V_4 -> V_101 [ 0 ] . V_190 ;
V_694 [ 1 ] = V_4 -> V_101 [ 1 ] . V_190 ;
V_695 [ 0 ] = V_4 -> V_101 [ 0 ] . V_193 ;
V_695 [ 1 ] = V_4 -> V_101 [ 1 ] . V_193 ;
break;
default:
V_700 [ 0 ] = V_4 -> V_101 [ 0 ] . V_675 ;
V_700 [ 1 ] = V_4 -> V_101 [ 1 ] . V_675 ;
V_696 [ 0 ] = 13 * 4 ;
V_696 [ 1 ] = 13 * 4 ;
V_693 [ 0 ] = - 424 ;
V_693 [ 1 ] = - 424 ;
V_694 [ 0 ] = 5612 ;
V_694 [ 1 ] = 5612 ;
V_695 [ 1 ] = - 1393 ;
V_695 [ 0 ] = - 1393 ;
break;
}
}
V_696 [ 0 ] = ( V_104 ) V_4 -> V_705 ;
V_696 [ 1 ] = ( V_104 ) V_4 -> V_705 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_4 -> V_42 . V_213 )
F_37 ( V_4 , 0x1e9 , ( 0x1 << 14 ) ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_321 = 0 ; V_321 <= 1 ; V_321 ++ ) {
if ( F_52 ( V_4 ) ) {
if ( F_12 ( V_4 -> V_41 ) )
F_63 ( V_4 , V_594 ,
V_653 , V_321 ,
V_655 ,
0xe ) ;
else
F_63 ( V_4 , V_594 ,
V_653 , V_321 ,
V_655 ,
0xc ) ;
}
}
} else {
if ( F_52 ( V_4 ) ) {
F_48 ( V_4 , V_706 |
V_635 ,
( F_28
( V_4 -> V_41 ) ) ?
0xc : 0xe ) ;
F_48 ( V_4 ,
V_706 |
V_636 ,
( F_28
( V_4 -> V_41 ) ) ?
0xc : 0xe ) ;
} else {
F_48 ( V_4 , V_706 |
V_635 , 0x11 ) ;
F_48 ( V_4 , V_706 |
V_636 , 0x11 ) ;
}
}
}
if ( F_78 ( V_4 -> V_61 -> V_701 , 11 ) || F_78 ( V_4 -> V_61 -> V_701 , 12 ) ) {
F_79 ( V_4 -> V_61 -> V_78 , V_702 , V_702 ) ;
( void ) F_80 ( V_4 -> V_703 , F_81 ( V_704 ) ) ;
F_67 ( 1 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_38 ( V_4 , 0x1e7 , ( 0x7f << 0 ) ,
( V_707 << 0 ) ) ;
else
F_38 ( V_4 , 0x1e7 , ( 0x7f << 0 ) ,
( V_708 << 0 ) ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_38 ( V_4 , 0x222 , ( 0xff << 0 ) ,
( V_707 << 0 ) ) ;
else if ( F_82 ( V_4 -> V_10 . V_11 , 1 ) )
F_38 ( V_4 , 0x222 , ( 0xff << 0 ) ,
( V_708 << 0 ) ) ;
if ( F_78 ( V_4 -> V_61 -> V_701 , 11 ) || F_78 ( V_4 -> V_61 -> V_701 , 12 ) )
F_79 ( V_4 -> V_61 -> V_78 , V_702 , 0 ) ;
F_5 ( V_4 , 0x1e8 , ( 0x3 << 8 ) | ( 240 << 0 ) ) ;
F_5 ( V_4 , 0x1e9 ,
( 1 << 15 ) | ( V_700 [ 0 ] << 0 ) | ( V_700 [ 1 ] << 8 ) ) ;
F_5 ( V_4 , 0x1ea ,
( V_696 [ 0 ] << 0 ) |
( V_696 [ 1 ] << 8 ) ) ;
V_26 = 64 ;
V_27 = 0 ;
for ( V_25 = V_709 ;
V_25 <= V_710 ; V_25 ++ ) {
for ( V_30 = 0 ; V_30 < V_26 ; V_30 ++ ) {
V_697 = 8 *
( 16 * V_694 [ V_25 - 26 ] + V_695 [ V_25 - 26 ] * V_30 ) ;
V_698 = 32768 + V_693 [ V_25 - 26 ] * V_30 ;
V_699 = F_83 ( ( ( 4 * V_697 + V_698 / 2 ) / V_698 ) , - 8 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_30 <=
( T_3 ) ( 31 - V_700 [ V_25 - 26 ] + 1 ) )
V_699 =
F_83 ( V_699 ,
V_696
[ V_25 - 26 ] + 1 ) ;
}
V_325 [ V_30 ] = ( T_1 ) V_699 ;
}
F_6 ( V_4 , V_25 , V_26 , V_27 , 32 ,
V_325 ) ;
}
F_76 ( V_4 ) ;
F_6 ( V_4 , V_709 , 84 , 64 , 8 ,
V_4 -> V_681 ) ;
F_6 ( V_4 , V_710 , 84 , 64 , 8 ,
V_4 -> V_681 ) ;
if ( V_4 -> V_241 )
F_32 ( V_4 , false ) ;
}
static T_1 * F_84 ( struct V_3 * V_4 )
{
T_1 * V_711 = NULL ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_4 -> V_10 . V_277 == 4 )
|| ( V_4 -> V_10 . V_277 == 6 ) )
V_711 =
V_712 ;
else if ( V_4 -> V_10 . V_277 == 3 )
V_711 =
V_713 ;
else if ( V_4 -> V_10 . V_277 == 5 )
V_711 =
V_714 ;
else if ( ( V_4 -> V_10 . V_277 == 7 )
|| ( V_4 -> V_10 . V_277 == 8 ) )
V_711 =
V_715 ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 6 ) ) {
V_711 = V_716 ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 5 ) ) {
V_711 = V_717 ;
} else {
V_711 = V_718 ;
}
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_4 -> V_10 . V_277 == 3 ) ||
( V_4 -> V_10 . V_277 == 4 ) ||
( V_4 -> V_10 . V_277 == 6 ) )
V_711 = V_719 ;
else if ( ( V_4 -> V_10 . V_277 == 7 )
|| ( V_4 -> V_10 . V_277 == 8 ) )
V_711 =
V_720 ;
} else {
V_711 = V_721 ;
}
}
return V_711 ;
}
static void F_85 ( struct V_3 * V_4 )
{
if ( F_12 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_722 == 0 )
return;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_86 ( V_4 , V_723 ,
V_724 ,
V_4 -> V_725 .
V_726 [ 0 ] ) ;
F_86 ( V_4 , V_727 ,
V_724 ,
V_4 -> V_725 .
V_726 [ 1 ] ) ;
} else {
F_86 ( V_4 ,
V_728 | V_490 ,
V_729 ,
V_4 -> V_725 .
V_726 [ 0 ] ) ;
F_86 ( V_4 ,
V_728 | V_491 ,
V_729 ,
V_4 -> V_725 .
V_726 [ 1 ] ) ;
}
F_5 ( V_4 , 0x1a6 ,
V_4 -> V_725 . V_730 [ 0 ] ) ;
F_5 ( V_4 , 0x1ac ,
V_4 -> V_725 . V_730 [ 1 ] ) ;
F_5 ( V_4 , 0x1b2 ,
V_4 -> V_725 . V_730 [ 2 ] ) ;
F_5 ( V_4 , 0x1b8 ,
V_4 -> V_725 . V_730 [ 3 ] ) ;
F_5 ( V_4 , 0x1a4 ,
V_4 -> V_725 . V_730 [ 4 ] ) ;
F_5 ( V_4 , 0x1aa ,
V_4 -> V_725 . V_730 [ 5 ] ) ;
F_5 ( V_4 , 0x1b0 ,
V_4 -> V_725 . V_730 [ 6 ] ) ;
F_5 ( V_4 , 0x1b6 ,
V_4 -> V_725 . V_730 [ 7 ] ) ;
F_5 ( V_4 , 0x1a5 ,
V_4 -> V_725 . V_730 [ 8 ] ) ;
F_5 ( V_4 , 0x1ab ,
V_4 -> V_725 . V_730 [ 9 ] ) ;
F_5 ( V_4 , 0x1b1 ,
V_4 -> V_725 . V_730 [ 10 ] ) ;
F_5 ( V_4 , 0x1b7 ,
V_4 -> V_725 . V_730 [ 11 ] ) ;
} else {
if ( V_4 -> V_731 == 0 )
return;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_86 ( V_4 , V_723 ,
V_724 ,
V_4 -> V_725 .
V_732 [ 0 ] ) ;
F_86 ( V_4 , V_727 ,
V_724 ,
V_4 -> V_725 .
V_732 [ 1 ] ) ;
} else {
F_86 ( V_4 ,
V_728 | V_490 ,
V_729 ,
V_4 -> V_725 .
V_732 [ 0 ] ) ;
F_86 ( V_4 ,
V_728 | V_491 ,
V_729 ,
V_4 -> V_725 .
V_732 [ 1 ] ) ;
}
F_5 ( V_4 , 0x1a6 ,
V_4 -> V_725 . V_733 [ 0 ] ) ;
F_5 ( V_4 , 0x1ac ,
V_4 -> V_725 . V_733 [ 1 ] ) ;
F_5 ( V_4 , 0x1b2 ,
V_4 -> V_725 . V_733 [ 2 ] ) ;
F_5 ( V_4 , 0x1b8 ,
V_4 -> V_725 . V_733 [ 3 ] ) ;
F_5 ( V_4 , 0x1a4 ,
V_4 -> V_725 . V_733 [ 4 ] ) ;
F_5 ( V_4 , 0x1aa ,
V_4 -> V_725 . V_733 [ 5 ] ) ;
F_5 ( V_4 , 0x1b0 ,
V_4 -> V_725 . V_733 [ 6 ] ) ;
F_5 ( V_4 , 0x1b6 ,
V_4 -> V_725 . V_733 [ 7 ] ) ;
F_5 ( V_4 , 0x1a5 ,
V_4 -> V_725 . V_733 [ 8 ] ) ;
F_5 ( V_4 , 0x1ab ,
V_4 -> V_725 . V_733 [ 9 ] ) ;
F_5 ( V_4 , 0x1b1 ,
V_4 -> V_725 . V_733 [ 10 ] ) ;
F_5 ( V_4 , 0x1b7 ,
V_4 -> V_725 . V_733 [ 11 ] ) ;
}
}
static void F_87 ( struct V_3 * V_4 )
{
T_2 V_734 [ 2 ] ;
V_4 -> V_735 [ 0 ] = V_4 -> V_736 [ 0 ] ;
V_4 -> V_735 [ 1 ] = V_4 -> V_736 [ 0 ] ;
F_88 ( V_4 , 1 , V_4 -> V_736 [ 0 ] , true ) ;
F_88 ( V_4 , 2 , V_4 -> V_736 [ 1 ] , true ) ;
F_8 ( V_4 , V_304 , 2 , 0x110 , 16 ,
V_734 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
V_734 [ 0 ] = ( V_734 [ 0 ] & 0xF000 ) | 0x0F40 ;
V_734 [ 1 ] = ( V_734 [ 1 ] & 0xF000 ) | 0x0F40 ;
} else {
V_734 [ 0 ] = ( V_734 [ 0 ] & 0xF000 ) | 0x0F60 ;
V_734 [ 1 ] = ( V_734 [ 1 ] & 0xF000 ) | 0x0F60 ;
}
F_6 ( V_4 , V_304 , 2 , 0x110 , 16 ,
V_734 ) ;
}
static void F_89 ( struct V_3 * V_4 )
{
bool V_737 = false ;
T_4 V_738 = 0 ;
T_4 V_739 = 10 ;
if ( V_4 -> V_740 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_4 -> V_10 . V_277 == 3 ) ||
( V_4 -> V_10 . V_277 == 4 ) ||
( V_4 -> V_10 . V_277 == 6 ) ) {
V_4 -> V_735 [ 0 ] =
V_739 ;
V_4 -> V_735 [ 1 ] =
V_739 ;
F_88 (
V_4 , 3 ,
V_739 ,
false ) ;
} else {
V_4 -> V_735 [ 0 ] =
V_738 ;
V_4 -> V_735 [ 1 ] =
V_738 ;
F_88 (
V_4 , 3 ,
V_738 ,
false ) ;
}
V_737 = true ;
} else if ( F_23 ( V_4 -> V_10 . V_11 , 5 ) ) {
F_90 ( V_4 , 11 , false ) ;
if ( V_4 -> V_61 -> V_614 != 3 ) {
V_4 -> V_735 [ 1 ] =
V_4 -> V_735 [ 0 ] ;
F_88 ( V_4 , 3 ,
V_4 ->
V_735 [ 0 ] ,
true ) ;
V_737 = true ;
}
} else if ( F_24 ( V_4 -> V_10 . V_11 , 5 ) ) {
if ( F_52 ( V_4 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_90 ( V_4 , 12 ,
false ) ;
} else {
V_4 -> V_735 [ 0 ] = 80 ;
V_4 -> V_735 [ 1 ] = 80 ;
F_88 ( V_4 , 3 , 80 ,
false ) ;
V_737 = true ;
}
} else {
F_87 ( V_4 ) ;
V_737 = true ;
}
} else if ( F_24 ( V_4 -> V_10 . V_11 , 6 ) ) {
if ( F_52 ( V_4 ) ) {
if ( F_12 ( V_4 -> V_41 ) )
F_90 ( V_4 , 12 ,
false ) ;
else
F_90 ( V_4 , 14 ,
false ) ;
} else {
F_87 ( V_4 ) ;
V_737 = true ;
}
}
} else {
F_90 ( V_4 , 10 , false ) ;
}
if ( V_737 )
F_8 ( V_4 , 15 , 1 , 87 , 16 ,
& V_4 -> V_741 ) ;
}
static void
F_91 ( struct V_3 * V_4 , T_4 V_307 , T_2 V_308 ,
T_4 V_742 )
{
T_2 V_669 ;
T_2 V_13 ;
T_4 V_321 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
if ( V_742 == V_743
&& V_321 == V_106 )
continue;
else if ( V_742 == V_744
&& V_321 == V_102 )
continue;
if ( F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_669 = ( 0x1 << 10 ) ;
V_13 = 1 << 10 ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x91 :
0x92 , V_669 , V_13 ) ;
}
if ( V_307 == V_745 ) {
F_5 ( V_4 , ( V_321 == V_102 ) ? 0x91 :
0x92 , 0 ) ;
F_92 ( V_4 ,
V_746 ) ;
} else if ( V_307 == V_747 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_669 = ( 0x1 << 6 ) | ( 0x1 << 7 ) ;
V_13 = V_308 << 6 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91 : 0x92 ,
V_669 , V_13 ) ;
F_37 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91 : 0x92 ,
( 0x1 << 10 ) ) ;
F_36 ( V_4 , 0x2ff , ( T_2 )
~ ( 0x3 << 14 ) ) ;
F_37 ( V_4 , 0x2ff , ( 0x1 << 13 ) ) ;
F_37 ( V_4 , 0x2ff , ( 0x1 << 0 ) ) ;
} else {
V_669 = ( 0x1 << 6 ) |
( 0x1 << 7 ) |
( 0x1 << 8 ) | ( 0x1 << 9 ) ;
V_13 = V_308 << 6 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91 : 0x92 ,
V_669 , V_13 ) ;
V_669 = ( 0x1 << 0 ) ;
V_13 = 1 << 0 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0xe7 : 0xec ,
V_669 , V_13 ) ;
V_669 = ( V_321 == V_102 ) ?
( 0x1 << 0 ) : ( 0x1 << 1 ) ;
V_13 = 1 << ( ( V_321 == V_102 ) ?
0 : 1 ) ;
F_38 ( V_4 , 0x78 , V_669 , V_13 ) ;
F_93 ( ( ( F_3 ( V_4 , 0x78 ) & V_13 )
!= 0 ) , 10000 ) ;
if ( F_94 ( F_3 ( V_4 , 0x78 ) & V_13 ,
L_1 ) )
return;
V_669 = ( 0x1 << 0 ) ;
V_13 = 0 << 0 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0xe7 : 0xec ,
V_669 , V_13 ) ;
}
} else if ( V_307 == V_748 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_669 = ( 0x1 << 4 ) | ( 0x1 << 5 ) ;
if ( F_28 ( V_4 -> V_41 ) )
V_13 = V_308 << 5 ;
else
V_13 = V_308 << 4 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91 : 0x92 ,
V_669 , V_13 ) ;
F_37 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91 : 0x92 ,
( 0x1 << 12 ) ) ;
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
V_669 = ( 0x1 << 5 ) ;
V_13 = V_308 << 5 ;
} else {
V_669 = ( 0x1 << 4 ) ;
V_13 = V_308 << 4 ;
}
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91 : 0x92 ,
V_669 , V_13 ) ;
}
} else if ( V_307 ==
V_749 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_28 ( V_4 -> V_41 ) ) {
V_669 = ( 0x1 << 0 ) ;
V_13 = V_308 << 0 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91
: 0x92 , V_669 , V_13 ) ;
V_669 = ( 0x1 << 2 ) ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91
: 0x92 , V_669 , 0 ) ;
} else {
V_669 = ( 0x1 << 2 ) ;
V_13 = V_308 << 2 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91
: 0x92 , V_669 , V_13 ) ;
V_669 = ( 0x1 << 0 ) ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91
: 0x92 , V_669 , 0 ) ;
}
V_669 = ( 0x1 << 11 ) ;
V_13 = 1 << 11 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91 : 0x92 ,
V_669 , V_13 ) ;
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
V_669 = ( 0x1 << 0 ) ;
V_13 = V_308 << 0 ;
} else {
V_669 = ( 0x1 << 2 ) ;
V_13 = V_308 << 2 ;
}
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91 : 0x92 ,
V_669 , V_13 ) ;
}
} else if ( V_307 ==
V_750 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_28 ( V_4 -> V_41 ) ) {
V_669 = ( 0x1 << 1 ) ;
V_13 = V_308 << 1 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91
: 0x92 , V_669 , V_13 ) ;
V_669 = ( 0x1 << 3 ) ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91
: 0x92 , V_669 , 0 ) ;
} else {
V_669 = ( 0x1 << 3 ) ;
V_13 = V_308 << 3 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91
: 0x92 , V_669 , V_13 ) ;
V_669 = ( 0x1 << 1 ) ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91
: 0x92 , V_669 , 0 ) ;
}
V_669 = ( 0x1 << 11 ) ;
V_13 = 1 << 11 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91 : 0x92 ,
V_669 , V_13 ) ;
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
V_669 = ( 0x1 << 1 ) ;
V_13 = V_308 << 1 ;
} else {
V_669 = ( 0x1 << 3 ) ;
V_13 = V_308 << 3 ;
}
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x91 : 0x92 ,
V_669 , V_13 ) ;
}
}
}
}
}
void
F_90 ( struct V_3 * V_4 , T_5 V_751 ,
bool V_752 )
{
int V_753 ;
T_3 V_321 ;
T_2 V_754 , V_755 ;
T_5 V_756 ;
T_5 V_757 ;
T_5 V_758 [ 2 ] ;
T_2 V_759 ;
T_2 V_760 [ 4 ] ;
T_1 V_761 ;
T_2 V_762 = 250 ;
T_3 V_763 ;
bool V_764 = false ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_763 = 2 ;
else
V_763 = 1 ;
if ( F_34 ( V_4 -> V_41 ) )
V_761 = 5000 ;
else
V_761 = 2500 ;
F_88 ( V_4 , 1 , V_4 -> V_736 [ 0 ] , true ) ;
F_88 ( V_4 , 2 , V_4 -> V_736 [ 1 ] , true ) ;
if ( V_4 -> V_241 )
F_32 ( V_4 , true ) ;
V_764 = V_4 -> V_241 ;
V_4 -> V_241 = false ;
V_760 [ 0 ] = F_3 ( V_4 , 0x91 ) ;
V_760 [ 1 ] = F_3 ( V_4 , 0x92 ) ;
V_760 [ 2 ] = F_3 ( V_4 , 0xe7 ) ;
V_760 [ 3 ] = F_3 ( V_4 , 0xec ) ;
F_91 ( V_4 , V_748 , 1 ,
V_743 |
V_744 ) ;
if ( ! V_752 ) {
F_91 ( V_4 ,
V_747 ,
0x2 , V_743 ) ;
F_91 ( V_4 ,
V_747 ,
0x8 , V_744 ) ;
} else {
F_91 ( V_4 ,
V_747 ,
0x1 , V_743 ) ;
F_91 ( V_4 ,
V_747 ,
0x7 , V_744 ) ;
}
V_759 = F_3 ( V_4 , 0x01 ) ;
F_38 ( V_4 , 0x01 , ( 0x1 << 15 ) , 0 ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_754 ) ;
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
V_757 = ( T_5 ) V_4 -> V_736 [ V_321 ] ;
for ( V_753 = 0 ; V_753 < 2 ;
V_753 ++ ) {
F_73 ( V_4 , V_761 , V_762 , 0 , 0 ,
false ) ;
if ( V_321 == V_102 )
V_755 = V_754 & 0xff00 ;
else
V_755 = V_754 & 0x00ff ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_755 ) ;
F_6 ( V_4 , 15 , 1 , 95 , 16 , & V_755 ) ;
F_67 ( 50 ) ;
F_95 ( V_4 , V_758 ,
V_765 ) ;
V_4 -> V_766 = 0 ;
F_72 ( V_4 ) ;
V_756 = ( V_751 * 4 ) - V_758 [ V_321 ] ;
V_757 -= V_763 * V_756 ;
if ( V_757 < 0 )
V_757 = 0 ;
else if ( V_757 > 127 )
V_757 = 127 ;
if ( F_28 ( V_4 -> V_41 ) ) {
if ( F_24 ( V_4 -> V_10 . V_11 , 4 ) &&
( V_4 -> V_43 . V_215 == 3 ) ) {
if ( V_757 < 30 )
V_757 = 30 ;
}
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 5 ) &&
( V_4 -> V_42 . V_215 == 3 ) ) {
if ( V_757 < 50 )
V_757 = 50 ;
}
}
F_88 ( V_4 , ( 1 << V_321 ) ,
( T_4 ) V_757 , true ) ;
}
V_4 -> V_735 [ V_321 ] = ( T_4 ) V_757 ;
if ( V_752 ) {
T_2 V_767 ;
T_2 V_768 ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_768 ) ;
F_73 ( V_4 , V_761 , V_762 , 0 , 0 ,
false ) ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_768 ) ;
F_6 ( V_4 , 15 , 1 , 95 , 16 , & V_768 ) ;
F_67 ( 100 ) ;
F_95 ( V_4 , V_758 ,
V_765 ) ;
F_8 ( V_4 , 7 , 1 , ( 0x110 + V_321 ) , 16 ,
& V_767 ) ;
F_96 ( 4000 ) ;
V_4 -> V_766 = 0 ;
F_72 ( V_4 ) ;
}
}
F_88 ( V_4 , 1 , V_4 -> V_735 [ 0 ] , true ) ;
F_88 ( V_4 , 2 , V_4 -> V_735 [ 1 ] , true ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_4 -> V_741 ) ;
F_5 ( V_4 , 0x01 , V_759 ) ;
F_5 ( V_4 , 0x91 , V_760 [ 0 ] ) ;
F_5 ( V_4 , 0x92 , V_760 [ 1 ] ) ;
F_5 ( V_4 , 0xe7 , V_760 [ 2 ] ) ;
F_5 ( V_4 , 0xec , V_760 [ 3 ] ) ;
V_4 -> V_241 = V_764 ;
if ( V_4 -> V_241 )
F_32 ( V_4 , false ) ;
}
static void F_97 ( struct V_3 * V_4 )
{
void * V_29 ;
int V_579 ;
T_2 * V_769 = NULL ;
if ( V_4 -> V_241 )
F_32 ( V_4 , true ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
F_98 ( V_4 , 0 ,
& V_4 -> V_770 .
V_771 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_769 =
V_4 -> V_770 . V_772 ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_770 . V_772 [ 0 ] =
F_53 ( V_4 ,
V_773 |
V_635 ) ;
V_4 -> V_770 . V_772 [ 1 ] =
F_53 ( V_4 ,
V_774 |
V_635 ) ;
V_4 -> V_770 . V_772 [ 2 ] =
F_53 ( V_4 ,
V_773 |
V_636 ) ;
V_4 -> V_770 . V_772 [ 3 ] =
F_53 ( V_4 ,
V_774 |
V_636 ) ;
V_4 -> V_770 . V_772 [ 4 ] =
F_53 ( V_4 ,
V_775 |
V_635 ) ;
V_4 -> V_770 . V_772 [ 5 ] =
F_53 ( V_4 ,
V_776 |
V_635 ) ;
V_4 -> V_770 . V_772 [ 6 ] =
F_53 ( V_4 ,
V_775 |
V_636 ) ;
V_4 -> V_770 . V_772 [ 7 ] =
F_53 ( V_4 ,
V_776 |
V_636 ) ;
} else {
V_4 -> V_770 . V_772 [ 0 ] =
F_53 ( V_4 , V_777 ) ;
V_4 -> V_770 . V_772 [ 1 ] =
F_53 ( V_4 , V_778 ) ;
V_4 -> V_770 . V_772 [ 2 ] =
F_53 ( V_4 , V_779 ) ;
V_4 -> V_770 . V_772 [ 3 ] =
F_53 ( V_4 , V_780 ) ;
}
V_4 -> V_781 = V_4 -> V_41 ;
V_29 = V_4 -> V_770 . V_782 ;
} else {
F_98 ( V_4 , 0 ,
& V_4 -> V_770 .
V_783 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_769 =
V_4 -> V_770 . V_784 ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_770 . V_784 [ 0 ] =
F_53 ( V_4 ,
V_773 |
V_635 ) ;
V_4 -> V_770 . V_784 [ 1 ] =
F_53 ( V_4 ,
V_774 |
V_635 ) ;
V_4 -> V_770 . V_784 [ 2 ] =
F_53 ( V_4 ,
V_773 |
V_636 ) ;
V_4 -> V_770 . V_784 [ 3 ] =
F_53 ( V_4 ,
V_774 |
V_636 ) ;
V_4 -> V_770 . V_784 [ 4 ] =
F_53 ( V_4 ,
V_775 |
V_635 ) ;
V_4 -> V_770 . V_784 [ 5 ] =
F_53 ( V_4 ,
V_776 |
V_635 ) ;
V_4 -> V_770 . V_784 [ 6 ] =
F_53 ( V_4 ,
V_775 |
V_636 ) ;
V_4 -> V_770 . V_784 [ 7 ] =
F_53 ( V_4 ,
V_776 |
V_636 ) ;
} else {
V_4 -> V_770 . V_784 [ 0 ] =
F_53 ( V_4 , V_777 ) ;
V_4 -> V_770 . V_784 [ 1 ] =
F_53 ( V_4 , V_778 ) ;
V_4 -> V_770 . V_784 [ 2 ] =
F_53 ( V_4 , V_779 ) ;
V_4 -> V_770 . V_784 [ 3 ] =
F_53 ( V_4 , V_780 ) ;
}
V_4 -> V_785 = V_4 -> V_41 ;
V_29 = V_4 -> V_770 . V_786 ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_579 = 0 ; V_579 <= 1 ; V_579 ++ ) {
V_769 [ 2 * V_579 ] =
F_99 ( V_4 , V_594 , V_653 , V_579 ,
V_787 ) ;
V_769 [ 2 * V_579 + 1 ] =
F_99 ( V_4 , V_594 , V_653 , V_579 ,
V_788 ) ;
V_769 [ 2 * V_579 + 4 ] =
F_99 ( V_4 , V_594 , V_653 , V_579 ,
V_789 ) ;
V_769 [ 2 * V_579 + 5 ] =
F_99 ( V_4 , V_594 , V_653 , V_579 ,
V_790 ) ;
}
}
F_8 ( V_4 , V_791 , 8 , 80 , 16 , V_29 ) ;
if ( V_4 -> V_241 )
F_32 ( V_4 , false ) ;
}
static void F_100 ( struct V_3 * V_4 )
{
struct V_792 V_793 ;
F_8 ( V_4 , 15 , 4 , 0x50 , 16 , & V_793 ) ;
F_101 ( V_4 -> V_61 -> V_78 , V_794 , V_793 . V_795 ) ;
F_101 ( V_4 -> V_61 -> V_78 , V_794 + 2 , V_793 . V_694 ) ;
F_101 ( V_4 -> V_61 -> V_78 , V_794 + 4 , V_793 . V_693 ) ;
F_101 ( V_4 -> V_61 -> V_78 , V_794 + 6 , V_793 . V_695 ) ;
}
static void F_102 ( struct V_3 * V_4 )
{
T_2 * V_796 ;
T_2 V_797 [ 4 ] ;
T_2 * V_29 ;
int V_579 ;
T_2 * V_769 = NULL ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_781 == 0 )
return;
V_29 = V_4 -> V_770 . V_782 ;
V_796 = & V_4 -> V_770 . V_782 [ 5 ] ;
} else {
if ( V_4 -> V_785 == 0 )
return;
V_29 = V_4 -> V_770 . V_786 ;
V_796 = & V_4 -> V_770 . V_786 [ 5 ] ;
}
F_6 ( V_4 , V_791 , 4 , 80 , 16 , V_29 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_797 [ 0 ] = V_29 [ 0 ] ;
V_797 [ 1 ] = V_29 [ 1 ] ;
V_797 [ 2 ] = V_29 [ 2 ] ;
V_797 [ 3 ] = V_29 [ 3 ] ;
} else {
V_797 [ 0 ] = 0 ;
V_797 [ 1 ] = 0 ;
V_797 [ 2 ] = 0 ;
V_797 [ 3 ] = 0 ;
}
F_6 ( V_4 , V_791 , 4 , 88 , 16 ,
V_797 ) ;
F_6 ( V_4 , V_791 , 2 , 85 , 16 , V_796 ) ;
F_6 ( V_4 , V_791 , 2 , 93 , 16 , V_796 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) )
F_100 ( V_4 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_769 =
V_4 -> V_770 . V_772 ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_48 ( V_4 ,
V_773 |
V_635 ,
V_4 -> V_770 .
V_772 [ 0 ] ) ;
F_48 ( V_4 ,
V_774 |
V_635 ,
V_4 -> V_770 .
V_772 [ 1 ] ) ;
F_48 ( V_4 ,
V_773 |
V_636 ,
V_4 -> V_770 .
V_772 [ 2 ] ) ;
F_48 ( V_4 ,
V_774 |
V_636 ,
V_4 -> V_770 .
V_772 [ 3 ] ) ;
F_48 ( V_4 ,
V_775 |
V_635 ,
V_4 -> V_770 .
V_772 [ 4 ] ) ;
F_48 ( V_4 ,
V_776 |
V_635 ,
V_4 -> V_770 .
V_772 [ 5 ] ) ;
F_48 ( V_4 ,
V_775 |
V_636 ,
V_4 -> V_770 .
V_772 [ 6 ] ) ;
F_48 ( V_4 ,
V_776 |
V_636 ,
V_4 -> V_770 .
V_772 [ 7 ] ) ;
} else {
F_48 ( V_4 , V_777 ,
V_4 -> V_770 .
V_772 [ 0 ] ) ;
F_48 ( V_4 , V_778 ,
V_4 -> V_770 .
V_772 [ 1 ] ) ;
F_48 ( V_4 , V_779 ,
V_4 -> V_770 .
V_772 [ 2 ] ) ;
F_48 ( V_4 , V_780 ,
V_4 -> V_770 .
V_772 [ 3 ] ) ;
}
F_98 ( V_4 , 1 ,
& V_4 -> V_770 .
V_771 ) ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_769 =
V_4 -> V_770 . V_784 ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_48 ( V_4 ,
V_773 |
V_635 ,
V_4 -> V_770 .
V_784 [ 0 ] ) ;
F_48 ( V_4 ,
V_774 |
V_635 ,
V_4 -> V_770 .
V_784 [ 1 ] ) ;
F_48 ( V_4 ,
V_773 |
V_636 ,
V_4 -> V_770 .
V_784 [ 2 ] ) ;
F_48 ( V_4 ,
V_774 |
V_636 ,
V_4 -> V_770 .
V_784 [ 3 ] ) ;
F_48 ( V_4 ,
V_775 |
V_635 ,
V_4 -> V_770 .
V_784 [ 4 ] ) ;
F_48 ( V_4 ,
V_776 |
V_635 ,
V_4 -> V_770 .
V_784 [ 5 ] ) ;
F_48 ( V_4 ,
V_775 |
V_636 ,
V_4 -> V_770 .
V_784 [ 6 ] ) ;
F_48 ( V_4 ,
V_776 |
V_636 ,
V_4 -> V_770 .
V_784 [ 7 ] ) ;
} else {
F_48 ( V_4 , V_777 ,
V_4 -> V_770 .
V_784 [ 0 ] ) ;
F_48 ( V_4 , V_778 ,
V_4 -> V_770 .
V_784 [ 1 ] ) ;
F_48 ( V_4 , V_779 ,
V_4 -> V_770 .
V_784 [ 2 ] ) ;
F_48 ( V_4 , V_780 ,
V_4 -> V_770 .
V_784 [ 3 ] ) ;
}
F_98 ( V_4 , 1 ,
& V_4 -> V_770 .
V_783 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_579 = 0 ; V_579 <= 1 ; V_579 ++ ) {
F_63 ( V_4 , V_594 , V_653 , V_579 ,
V_787 ,
V_769 [ 2 * V_579 ] ) ;
F_63 ( V_4 , V_594 , V_653 , V_579 ,
V_788 ,
V_769 [ 2 * V_579 + 1 ] ) ;
F_63 ( V_4 , V_594 , V_653 , V_579 ,
V_789 ,
V_769 [ 2 * V_579 + 4 ] ) ;
F_63 ( V_4 , V_594 , V_653 , V_579 ,
V_790 ,
V_769 [ 2 * V_579 + 5 ] ) ;
}
}
}
static void F_103 ( struct V_3 * V_4 )
{
T_1 V_30 ;
T_2 V_798 [ 7 ] ;
T_1 V_799 , V_800 , V_801 ;
V_104 V_802 , V_803 ;
V_104 V_804 , V_805 ;
T_1 V_25 , V_26 , V_27 ;
T_1 V_325 [ 128 ] ;
if ( V_4 -> V_241 )
F_32 ( V_4 , true ) ;
F_8 ( V_4 , 15 , 7 , 80 , 16 , V_798 ) ;
V_26 = 128 ;
V_27 = 320 ;
for ( V_25 = V_709 ;
V_25 <= V_710 ; V_25 ++ ) {
V_799 =
( V_25 ==
26 ) ? ( ( ( T_1 ) ( V_798 [ 0 ] & 0x3ff ) ) << 10 ) |
( V_798 [ 1 ] & 0x3ff )
: ( ( ( T_1 ) ( V_798 [ 2 ] & 0x3ff ) ) << 10 ) |
( V_798 [ 3 ] & 0x3ff ) ;
for ( V_30 = 0 ; V_30 < V_26 ; V_30 ++ )
V_325 [ V_30 ] = V_799 ;
F_6 ( V_4 , V_25 , V_26 , V_27 , 32 ,
V_325 ) ;
}
V_27 = 448 ;
for ( V_25 = V_709 ;
V_25 <= V_710 ; V_25 ++ ) {
V_800 =
( T_1 ) ( ( V_25 == 26 ) ? V_798 [ 5 ] : V_798 [ 6 ] ) ;
V_802 = ( V_104 ) ( ( V_800 >> 8 ) & 0xff ) ;
V_803 = ( V_104 ) ( ( V_800 ) & 0xff ) ;
for ( V_30 = 0 ; V_30 < V_26 ; V_30 ++ ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_804 = V_802 ;
V_805 = V_803 ;
} else {
V_804 = ( V_104 ) ( ( V_802 *
V_806 [ V_30 ] +
128 ) >> 8 ) ;
V_805 =
( V_104 ) ( ( V_803 *
V_806 [ V_30 ] +
128 ) >> 8 ) ;
}
V_801 = ( T_1 ) ( ( V_804 & 0xff ) << 8 ) ;
V_801 |= ( T_1 ) ( V_805 & 0xff ) ;
V_325 [ V_30 ] = V_801 ;
}
F_6 ( V_4 , V_25 , V_26 , V_27 , 32 ,
V_325 ) ;
}
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) ) {
F_101 ( V_4 -> V_61 -> V_78 , V_807 , 0xFFFF ) ;
F_101 ( V_4 -> V_61 -> V_78 , V_808 , 0xFFFF ) ;
}
if ( V_4 -> V_241 )
F_32 ( V_4 , false ) ;
}
static void F_104 ( struct V_3 * V_4 )
{
T_4 V_809 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_34 ( V_4 -> V_41 ) )
V_809 = 3 ;
else
V_809 = 1 ;
if ( F_52 ( V_4 ) ) {
if ( F_34 ( V_4 -> V_41 ) )
V_809 = 5 ;
else
V_809 = 4 ;
}
F_5 ( V_4 , 0xe8 ,
( V_809 << 0 ) |
( V_809 << 3 ) |
( V_809 << 6 ) | ( V_809 << 9 ) ) ;
if ( F_52 ( V_4 ) ) {
if ( F_34 ( V_4 -> V_41 ) )
V_809 = 4 ;
else
V_809 = 1 ;
F_5 ( V_4 , 0xe9 ,
( V_809 << 0 ) |
( V_809 << 3 ) |
( V_809 << 6 ) | ( V_809 << 9 ) ) ;
}
}
}
static void
F_105 ( struct V_3 * V_4 , T_2 V_810 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( F_29 ( V_4 -> V_41 ) == 11 ) &&
F_34 ( V_4 -> V_41 ) ) {
if ( ! V_4 -> V_811 ) {
F_48 ( V_4 ,
( V_812 |
V_490 ) ,
( ( V_4 -> V_813 +
V_810 ) | 0x80 ) ) ;
V_4 -> V_811 = true ;
}
} else {
if ( V_4 -> V_811 ) {
F_48 ( V_4 ,
( V_812 |
V_490 ) ,
( V_4 -> V_813 | 0x80 ) ) ;
V_4 -> V_811 = false ;
}
}
}
}
static void
F_106 ( struct V_3 * V_4 , int V_814 ,
int * V_815 , T_1 * V_816 )
{
int V_240 ;
T_1 V_20 ;
int V_817 ;
int V_818 =
F_34 ( V_4 -> V_41 ) ?
V_819 : V_820 ;
if ( V_4 -> V_821 ) {
for ( V_240 = 0 ; V_240 < V_4 -> V_822 . V_823 ; V_240 ++ ) {
V_817 = V_4 -> V_822 . V_817 [ V_240 ] ;
V_20 = ( V_817 >= 0 ) ?
( ( V_817 *
2 ) + 1 ) : ( V_818 + ( V_817 * 2 ) + 1 ) ;
F_6 (
V_4 , V_607 , 1 ,
V_20 , 32 ,
& V_4 -> V_822 . V_824 [ V_240 ] ) ;
}
V_4 -> V_822 . V_823 = 0 ;
V_4 -> V_821 = false ;
}
if ( ( V_816 != NULL ) && ( V_815 != NULL ) ) {
V_4 -> V_822 . V_823 = 0 ;
for ( V_240 = 0 ; V_240 < V_814 ; V_240 ++ ) {
V_817 = V_815 [ V_240 ] ;
V_20 = ( V_817 >= 0 ) ?
( ( V_817 * 2 ) + 1 ) :
( V_818 + ( V_817 * 2 ) + 1 ) ;
V_4 -> V_822 . V_817 [ V_240 ] = V_817 ;
F_8 ( V_4 , V_607 , 1 ,
V_20 , 32 ,
& V_4 -> V_822 .
V_824 [ V_240 ] ) ;
F_6 ( V_4 , V_607 , 1 ,
V_20 , 32 , & V_816 [ V_240 ] ) ;
V_4 -> V_822 . V_823 ++ ;
}
V_4 -> V_821 = true ;
}
}
static void F_107 ( struct V_3 * V_4 , T_4 V_825 )
{
T_2 V_325 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( ( F_29 ( V_4 -> V_41 ) == 11 ) &&
F_34 ( V_4 -> V_41 ) ) {
if ( ! V_4 -> V_826 ) {
V_325 = F_3 ( V_4 , 0x27d ) ;
V_4 -> V_827 [ 0 ] = V_325 & 0xff ;
V_325 &= 0xff00 ;
V_325 |= ( T_2 ) V_825 ;
F_5 ( V_4 , 0x27d , V_325 ) ;
V_325 = F_3 ( V_4 , 0x280 ) ;
V_4 -> V_827 [ 1 ] = V_325 & 0xff ;
V_325 &= 0xff00 ;
V_325 |= ( T_2 ) V_825 ;
F_5 ( V_4 , 0x280 , V_325 ) ;
V_325 = F_3 ( V_4 , 0x283 ) ;
V_4 -> V_827 [ 2 ] = V_325 & 0xff ;
V_325 &= 0xff00 ;
V_325 |= ( T_2 ) V_825 ;
F_5 ( V_4 , 0x283 , V_325 ) ;
V_4 -> V_826 = true ;
}
} else {
if ( V_4 -> V_826 ) {
V_325 = F_3 ( V_4 , 0x27d ) ;
V_325 &= 0xff00 ;
V_325 |= V_4 -> V_827 [ 0 ] ;
F_5 ( V_4 , 0x27d , V_325 ) ;
V_325 = F_3 ( V_4 , 0x280 ) ;
V_325 &= 0xff00 ;
V_325 |= V_4 -> V_827 [ 1 ] ;
F_5 ( V_4 , 0x280 , V_325 ) ;
V_325 = F_3 ( V_4 , 0x283 ) ;
V_325 &= 0xff00 ;
V_325 |= V_4 -> V_827 [ 2 ] ;
F_5 ( V_4 , 0x283 , V_325 ) ;
V_4 -> V_826 = false ;
}
}
}
}
static void F_108 ( struct V_3 * V_4 )
{
T_2 V_828 = 0 ;
int V_829 [] = { 57 , 58 } ;
T_1 V_830 [] = { 0x3ff , 0x3ff } ;
bool V_831 = false ;
T_3 V_832 = 0 ;
T_1 V_833 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_4 -> V_241 )
F_32 ( V_4 , true ) ;
V_828 = F_29 ( V_4 -> V_41 ) ;
if ( V_4 -> V_242 ) {
F_105 (
V_4 ,
V_834 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_828 == 11 )
&& F_34 ( V_4 -> V_41 ) )
F_106 (
V_4 , 2 ,
V_829 ,
V_830 ) ;
else
F_106 ( V_4 , 0 ,
NULL ,
NULL ) ;
}
F_107 ( V_4 ,
V_835 ) ;
}
if ( ( V_4 -> V_246 )
&& F_12 ( V_4 -> V_41 ) ) {
if ( F_34 ( V_4 -> V_41 ) ) {
switch ( V_828 ) {
case 3 :
V_829 [ 0 ] = 57 ;
V_829 [ 1 ] = 58 ;
V_830 [ 0 ] = 0x22f ;
V_830 [ 1 ] = 0x25f ;
V_831 = true ;
break;
case 4 :
V_829 [ 0 ] = 41 ;
V_829 [ 1 ] = 42 ;
V_830 [ 0 ] = 0x22f ;
V_830 [ 1 ] = 0x25f ;
V_831 = true ;
break;
case 5 :
V_829 [ 0 ] = 25 ;
V_829 [ 1 ] = 26 ;
V_830 [ 0 ] = 0x24f ;
V_830 [ 1 ] = 0x25f ;
V_831 = true ;
break;
case 6 :
V_829 [ 0 ] = 9 ;
V_829 [ 1 ] = 10 ;
V_830 [ 0 ] = 0x22f ;
V_830 [ 1 ] = 0x24f ;
V_831 = true ;
break;
case 7 :
V_829 [ 0 ] = 121 ;
V_829 [ 1 ] = 122 ;
V_830 [ 0 ] = 0x18f ;
V_830 [ 1 ] = 0x24f ;
V_831 = true ;
break;
case 8 :
V_829 [ 0 ] = 105 ;
V_829 [ 1 ] = 106 ;
V_830 [ 0 ] = 0x22f ;
V_830 [ 1 ] = 0x25f ;
V_831 = true ;
break;
case 9 :
V_829 [ 0 ] = 89 ;
V_829 [ 1 ] = 90 ;
V_830 [ 0 ] = 0x22f ;
V_830 [ 1 ] = 0x24f ;
V_831 = true ;
break;
case 10 :
V_829 [ 0 ] = 73 ;
V_829 [ 1 ] = 74 ;
V_830 [ 0 ] = 0x22f ;
V_830 [ 1 ] = 0x24f ;
V_831 = true ;
break;
default:
V_831 = false ;
break;
}
}
if ( V_831 ) {
V_832 = sizeof( V_829 ) /
sizeof( V_829 [ 0 ] ) ;
F_106 (
V_4 ,
V_832 ,
V_829 ,
V_830 ) ;
V_833 = 0 ;
} else {
F_106 ( V_4 , 0 , NULL ,
NULL ) ;
}
}
if ( ( V_4 -> V_244 ) &&
( F_28 ( V_4 -> V_41 ) ) ) {
switch ( V_828 ) {
case 54 :
V_829 [ 0 ] = 32 ;
V_830 [ 0 ] = 0x25f ;
break;
case 38 :
case 102 :
case 118 :
V_829 [ 0 ] = 0 ;
V_830 [ 0 ] = 0x0 ;
break;
case 134 :
V_829 [ 0 ] = 32 ;
V_830 [ 0 ] = 0x21f ;
break;
case 151 :
V_829 [ 0 ] = 16 ;
V_830 [ 0 ] = 0x23f ;
break;
case 153 :
case 161 :
V_829 [ 0 ] = 48 ;
V_830 [ 0 ] = 0x23f ;
break;
default:
V_829 [ 0 ] = 0 ;
V_830 [ 0 ] = 0x0 ;
break;
}
if ( V_829 [ 0 ]
&& V_830 [ 0 ] )
F_106 (
V_4 , 1 ,
V_829 ,
V_830 ) ;
else
F_106 ( V_4 , 0 , NULL ,
NULL ) ;
}
if ( V_4 -> V_241 )
F_32 ( V_4 , false ) ;
}
}
void V_267 ( struct V_3 * V_4 )
{
T_2 V_13 ;
T_2 V_836 [ 2 ] ;
struct V_837 V_838 ;
T_4 V_839 ;
bool V_840 = false ;
T_3 V_321 ;
T_1 V_841 ;
bool V_842 = false ;
V_321 = 0 ;
if ( ! ( V_4 -> V_843 & V_844 ) )
V_4 -> V_843 |= V_845 ;
if ( ( F_109 ( V_4 ) ) && ( F_2 ( V_4 -> V_10 . V_11 , 5 ) ) &&
( ( V_4 -> V_61 -> V_846 == V_847 ) ||
( V_4 -> V_61 -> V_846 == V_848 ) ) ) {
if ( ( V_4 -> V_61 -> V_486 & V_487 ) &&
( F_12 ( V_4 -> V_41 ) ) )
F_110 ( V_4 -> V_61 -> V_849 ,
F_111 ( struct V_850 , V_851 ) ,
0x40 , 0x40 ) ;
}
if ( ( V_4 -> V_246 ) && F_12 ( V_4 -> V_41 ) &&
F_34 ( V_4 -> V_41 ) ) {
V_841 = F_80 ( V_4 -> V_703 ,
F_81 ( V_852 ) ) ;
F_112 ( V_4 -> V_703 , F_81 ( V_852 ) ,
~ ( V_853 | V_854 ) ) ;
F_113 ( V_4 -> V_703 , F_81 ( V_852 ) ,
V_841 ) ;
}
V_4 -> V_740 =
( F_52 ( V_4 ) ||
( F_2 ( V_4 -> V_10 . V_11 , 7 ) ||
( F_2 ( V_4 -> V_10 . V_11 , 5 )
&& V_4 -> V_61 -> V_67 & V_855 ) ) ) ;
V_4 -> V_856 = false ;
V_4 -> V_857 = 0 ;
F_11 ( V_4 ) ;
V_4 -> V_826 = false ;
V_4 -> V_821 = false ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_5 ( V_4 , 0xe7 , 0 ) ;
F_5 ( V_4 , 0xec , 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_5 ( V_4 , 0x342 , 0 ) ;
F_5 ( V_4 , 0x343 , 0 ) ;
F_5 ( V_4 , 0x346 , 0 ) ;
F_5 ( V_4 , 0x347 , 0 ) ;
}
F_5 ( V_4 , 0xe5 , 0 ) ;
F_5 ( V_4 , 0xe6 , 0 ) ;
} else {
F_5 ( V_4 , 0xec , 0 ) ;
}
F_5 ( V_4 , 0x91 , 0 ) ;
F_5 ( V_4 , 0x92 , 0 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 6 ) ) {
F_5 ( V_4 , 0x93 , 0 ) ;
F_5 ( V_4 , 0x94 , 0 ) ;
}
F_36 ( V_4 , 0xa1 , ~ 3 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_5 ( V_4 , 0x8f , 0 ) ;
F_5 ( V_4 , 0xa5 , 0 ) ;
} else {
F_5 ( V_4 , 0xa5 , 0 ) ;
}
if ( F_24 ( V_4 -> V_10 . V_11 , 2 ) )
F_38 ( V_4 , 0xdc , 0x00ff , 0x3b ) ;
else if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) )
F_38 ( V_4 , 0xdc , 0x00ff , 0x40 ) ;
F_5 ( V_4 , 0x203 , 32 ) ;
F_5 ( V_4 , 0x201 , 32 ) ;
if ( V_4 -> V_61 -> V_67 & V_642 )
F_5 ( V_4 , 0x20d , 160 ) ;
else
F_5 ( V_4 , 0x20d , 184 ) ;
F_5 ( V_4 , 0x13a , 200 ) ;
F_5 ( V_4 , 0x70 , 80 ) ;
F_5 ( V_4 , 0x1ff , 48 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 8 ) )
F_26 ( V_4 , V_4 -> V_247 ) ;
F_114 ( V_4 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) ) {
F_5 ( V_4 , 0x180 , 0xaa8 ) ;
F_5 ( V_4 , 0x181 , 0x9a4 ) ;
}
if ( F_52 ( V_4 ) ) {
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 1 ) << 0 ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x298 :
0x29c , ( 0x1ff << 7 ) ,
( V_4 -> V_858 [ V_321 ] ) << 7 ) ;
}
F_27 ( V_4 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 5 ) ) {
F_60 ( V_4 ) ;
}
F_49 ( V_4 ) ;
F_115 ( V_4 -> V_61 -> V_78 , V_859 ) ;
V_13 = F_3 ( V_4 , 0x01 ) ;
F_5 ( V_4 , 0x01 , V_13 | V_860 ) ;
F_5 ( V_4 , 0x01 , V_13 & ( ~ V_860 ) ) ;
F_115 ( V_4 -> V_61 -> V_78 , V_861 ) ;
F_116 ( V_4 -> V_61 -> V_78 , V_859 ) ;
F_117 ( V_4 , V_861 ) ;
F_92 ( V_4 , V_585 ) ;
F_92 ( V_4 , V_746 ) ;
F_117 ( V_4 , V_859 ) ;
F_50 ( V_4 , 0 , 0 ) ;
F_61 ( V_4 , 0 , V_836 ) ;
if ( F_12 ( V_4 -> V_41 ) )
F_4 ( V_4 ) ;
V_839 = V_4 -> V_63 ;
F_118 ( V_4 , V_66 ) ;
F_119 ( V_4 ) ;
F_68 ( V_4 ) ;
F_77 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
T_1 * V_711 = NULL ;
T_2 V_30 ;
V_109 V_274 = 0 ;
V_109 V_275 = 0 ;
T_5 V_276 ;
if ( F_52 ( V_4 ) ) {
V_711 = F_84 ( V_4 ) ;
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
if ( F_24 ( V_4 -> V_10 . V_11 , 3 ) )
V_711 =
V_862 ;
else if ( F_24 ( V_4 -> V_10 . V_11 , 4 ) )
V_711 =
( V_4 -> V_43 . V_215 ==
3 ) ?
V_863 :
V_864 ;
else
V_711 =
V_865 ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_4 -> V_10 . V_277 == 5 )
V_711 =
V_866 ;
else if ( V_4 -> V_10 . V_277 == 3 )
V_711 =
V_867 ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 5 ) &&
( V_4 -> V_42 . V_215 == 3 ) )
V_711 =
V_868 ;
else
V_711 =
V_869 ;
}
}
}
F_6 ( V_4 , V_709 , 128 ,
192 , 32 , V_711 ) ;
F_6 ( V_4 , V_710 , 128 ,
192 , 32 , V_711 ) ;
V_4 -> V_870 = ( T_2 ) ( ( * V_711 >> 16 ) & 0x7000 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_30 = 0 ; V_30 < 128 ; V_30 ++ ) {
V_274 = ( V_711 [ V_30 ] >> 24 ) & 0xf ;
V_275 = ( V_711 [ V_30 ] >> 19 ) & 0x1f ;
V_276 = F_25 ( V_4 , V_274 ,
V_275 ) ;
F_6 (
V_4 ,
V_709 ,
1 , 576 + V_30 , 32 ,
& V_276 ) ;
F_6 (
V_4 ,
V_710 ,
1 , 576 + V_30 , 32 ,
& V_276 ) ;
}
} else {
for ( V_30 = 0 ; V_30 < 128 ; V_30 ++ ) {
V_274 = ( V_711 [ V_30 ] >> 24 ) & 0xf ;
if ( F_12 ( V_4 -> V_41 ) )
V_276 = ( V_109 )
V_871
[ V_274 ] ;
else
V_276 = ( V_109 )
V_872
[ V_274 ] ;
F_6 (
V_4 ,
V_709 ,
1 , 576 + V_30 , 32 ,
& V_276 ) ;
F_6 (
V_4 ,
V_710 ,
1 , 576 + V_30 , 32 ,
& V_276 ) ;
}
}
} else {
F_6 ( V_4 , V_709 , 128 ,
192 , 32 , V_873 ) ;
F_6 ( V_4 , V_710 , 128 ,
192 , 32 , V_873 ) ;
}
if ( V_4 -> V_61 -> V_874 != 0x3 )
F_120 ( (struct V_1 * ) V_4 ,
V_4 -> V_61 -> V_874 ) ;
if ( F_121 ( V_4 ) )
F_122 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_842 = ( F_12 ( V_4 -> V_41 ) ) ?
( V_4 -> V_722 == 0 ) :
( V_4 -> V_731 == 0 ) ;
if ( V_842 )
F_123 ( V_4 ) ;
else
F_85 ( V_4 ) ;
} else {
F_123 ( V_4 ) ;
}
if ( ! F_69 ( V_4 ) )
V_840 = ( F_12 ( V_4 -> V_41 ) ) ?
( V_4 -> V_781 == 0 ) :
( V_4 -> V_785 == 0 ) ;
if ( ! V_4 -> V_875 )
V_840 = false ;
if ( V_840 ) {
V_838 = F_124 ( V_4 ) ;
if ( V_4 -> V_876 == V_877 )
F_125 ( (struct V_1 * ) V_4 ,
true ) ;
if ( V_4 -> V_252 != V_253 ) {
F_123 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_736 [ 0 ] =
V_4 -> V_262 [ V_102 ]
.
V_878 ;
V_4 -> V_736 [ 1 ] =
V_4 -> V_262 [ V_106 ]
.
V_878 ;
F_89 ( V_4 ) ;
V_838 =
F_124 ( V_4 ) ;
}
if ( F_126
( V_4 , V_838 , true ,
false ) == 0 ) {
if ( F_127
( V_4 , V_838 , 2 ,
false ) == 0 )
F_97 ( V_4 ) ;
}
} else if ( V_4 -> V_254 ==
V_255 ) {
F_128 ( (struct V_1 * ) V_4 ,
V_879 ) ;
}
} else {
F_102 ( V_4 ) ;
}
F_103 ( V_4 ) ;
F_118 ( V_4 , V_839 ) ;
F_14 ( V_4 , V_4 -> V_61 -> V_62 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) && F_51 ( V_4 -> V_10 . V_11 , 6 ) )
F_5 ( V_4 , 0x70 , 50 ) ;
F_104 ( V_4 ) ;
F_108 ( V_4 ) ;
}
static void F_129 ( struct V_3 * V_4 )
{
T_2 V_13 ;
F_115 ( V_4 -> V_61 -> V_78 , V_859 ) ;
V_13 = F_3 ( V_4 , 0x01 ) ;
F_5 ( V_4 , 0x01 , V_13 | V_860 ) ;
F_67 ( 1 ) ;
F_5 ( V_4 , 0x01 , V_13 & ( ~ V_860 ) ) ;
F_115 ( V_4 -> V_61 -> V_78 , V_861 ) ;
F_92 ( V_4 , V_746 ) ;
}
void F_117 ( struct V_3 * V_4 , bool V_880 )
{
T_2 V_881 ;
if ( ! V_880 ) {
V_4 -> V_882 = F_3 ( V_4 , 0x91 ) ;
V_4 -> V_883 = F_3 ( V_4 , 0x92 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_881 = 0x1480 ;
else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
V_881 =
F_28 ( V_4 -> V_41 ) ? 0x600 : 0x480 ;
else
V_881 =
F_28 ( V_4 -> V_41 ) ? 0x180 : 0x120 ;
F_5 ( V_4 , 0x91 , V_881 ) ;
F_5 ( V_4 , 0x92 , V_881 ) ;
} else {
F_5 ( V_4 , 0x91 , V_4 -> V_882 ) ;
F_5 ( V_4 , 0x92 , V_4 -> V_883 ) ;
}
}
void F_114 ( struct V_3 * V_4 )
{
T_2 V_884 =
( V_885 | V_886 ) ;
bool V_887 = false ;
if ( V_4 -> V_249 == V_888 ) {
V_884 = V_885 ;
V_887 = true ;
if ( F_51 ( V_4 -> V_10 . V_11 , 2 ) )
F_36 ( V_4 , 0xa0 , ~ 0x20 ) ;
} else if ( V_4 -> V_249 == V_889 ) {
V_884 = V_886 ;
V_887 = true ;
if ( F_51 ( V_4 -> V_10 . V_11 , 2 ) )
F_37 ( V_4 , 0xa0 , 0x20 ) ;
}
F_38 ( V_4 , 0xa2 , ( ( 0xf << 0 ) | ( 0xf << 4 ) ) , V_884 ) ;
if ( V_887 ) {
V_4 -> V_252 = V_890 ;
F_37 ( V_4 , 0xa1 , V_891 ) ;
} else {
V_4 -> V_252 = V_253 ;
F_36 ( V_4 , 0xa1 , ~ V_891 ) ;
}
}
void F_120 ( struct V_1 * V_2 , T_4 V_892 )
{
T_2 V_325 ;
T_2 V_893 [ 16 ] ;
T_3 V_240 ;
struct V_3 * V_4 = (struct V_3 * ) V_2 ;
T_2 V_894 ;
bool V_895 ;
V_4 -> V_61 -> V_874 = V_892 ;
if ( ! V_4 -> V_61 -> V_896 )
return;
V_895 = ( 0 == ( F_80 ( V_4 -> V_703 , F_81 ( V_704 ) ) &
V_897 ) ) ;
if ( ! V_895 )
F_130 ( V_4 -> V_61 -> V_78 ) ;
if ( V_4 -> V_241 )
F_32 ( V_4 , true ) ;
V_325 = F_3 ( V_4 , 0xa2 ) ;
V_325 &= ~ ( 0xf << 4 ) ;
V_325 |= ( ( T_2 ) ( V_892 & 0x3 ) ) << 4 ;
F_5 ( V_4 , 0xa2 , V_325 ) ;
if ( ( V_892 & 0x3 ) != 0x3 ) {
F_5 ( V_4 , 0x20e , 1 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_4 -> V_898 == - 1 ) {
F_8 ( V_4 , V_304 ,
F_58 ( V_893 ) , 80 ,
16 , V_893 ) ;
for ( V_240 = 0 ; V_240 < F_58 ( V_893 ) ; V_240 ++ ) {
if ( V_893 [ V_240 ] ==
V_523 ) {
V_4 -> V_898 = ( T_4 ) V_240 ;
V_894 =
V_520 ;
F_6 (
V_4 ,
V_304 ,
1 , V_240 ,
16 ,
& V_894 ) ;
break;
} else if ( V_893 [ V_240 ] ==
V_301 )
break;
}
}
}
} else {
F_5 ( V_4 , 0x20e , 30 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_4 -> V_898 != - 1 ) {
V_894 = V_523 ;
F_6 ( V_4 , V_304 ,
1 , V_4 -> V_898 ,
16 , & V_894 ) ;
V_4 -> V_898 = - 1 ;
}
}
}
F_92 ( V_4 , V_746 ) ;
if ( V_4 -> V_241 )
F_32 ( V_4 , false ) ;
if ( ! V_895 )
F_131 ( V_4 -> V_61 -> V_78 ) ;
}
T_4 F_132 ( struct V_1 * V_2 )
{
T_2 V_325 , V_899 ;
struct V_3 * V_4 = (struct V_3 * ) V_2 ;
V_325 = F_3 ( V_4 , 0xa2 ) ;
V_899 = ( V_325 >> 4 ) & 0xf ;
return ( T_4 ) V_899 ;
}
bool F_133 ( struct V_3 * V_4 )
{
return F_52 ( V_4 ) ;
}
void V_269 ( struct V_3 * V_4 )
{
}
static void F_134 ( struct V_3 * V_4 )
{
F_36 ( V_4 , 0x78 , ~ V_900 ) ;
F_36 ( V_4 , 0x78 , V_901 ) ;
F_37 ( V_4 , 0x78 , ~ V_901 ) ;
F_37 ( V_4 , 0x78 , V_900 ) ;
}
static void F_135 ( struct V_3 * V_4 )
{
struct V_902 * V_903 = NULL ;
if ( F_24 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_903 = V_904 ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 8 )
|| F_24 ( V_4 -> V_10 . V_11 , 9 ) ) {
switch ( V_4 -> V_10 . V_277 ) {
case 5 :
if ( V_4 -> V_10 . V_905 == 0x0 )
V_903 = V_906 ;
else if ( V_4 -> V_10 . V_905 == 0x1 )
V_903 = V_907 ;
else
break;
case 7 :
V_903 = V_908 ;
break;
case 8 :
V_903 = V_909 ;
break;
default:
break;
}
}
F_136 ( V_4 , V_903 ) ;
}
static T_2 F_137 ( struct V_3 * V_4 )
{
T_2 V_910 = 0 ;
int V_240 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_4 -> V_10 . V_277 == 5 ) {
F_36 ( V_4 , 0x342 , ~ ( 0x1 << 1 ) ) ;
F_67 ( 10 ) ;
F_86 ( V_4 , V_911 , 0x1 , 0x1 ) ;
F_86 ( V_4 , V_912 , 0x2 ,
0x1 ) ;
}
F_86 ( V_4 , V_913 , 0x1 , 0x1 ) ;
F_67 ( 10 ) ;
F_86 ( V_4 , V_913 , 0x3 , 0x3 ) ;
for ( V_240 = 0 ; V_240 < V_914 ; V_240 ++ ) {
V_910 = F_53 ( V_4 , V_915 ) ;
if ( V_910 & 0x1 )
break;
F_67 ( 100 ) ;
}
if ( F_94 ( V_240 == V_914 ,
L_2 ) )
return 0 ;
F_86 ( V_4 , V_913 , 0x2 , 0x0 ) ;
V_910 = F_53 ( V_4 , V_915 ) & 0x3e ;
F_86 ( V_4 , V_913 , 0x1 , 0x0 ) ;
if ( V_4 -> V_10 . V_277 == 5 ) {
F_86 ( V_4 , V_911 , 0x1 , 0x0 ) ;
F_86 ( V_4 , V_912 , 0x2 ,
0x0 ) ;
}
if ( ( V_4 -> V_10 . V_277 <= 4 ) || ( V_4 -> V_10 . V_277 == 6 ) ) {
F_86 ( V_4 , V_916 , 0x3c ,
V_910 ) ;
F_86 ( V_4 , V_917 , 0xf0 ,
V_910 << 2 ) ;
}
} else if ( F_24 ( V_4 -> V_10 . V_11 , 3 ) ) {
T_2 V_918 ;
V_918 =
F_53 (
V_4 ,
V_919 |
V_920 ) ;
F_48 ( V_4 , V_919 | V_920 ,
V_918 | 0x7 ) ;
F_67 ( 10 ) ;
F_48 ( V_4 , V_921 | V_920 ,
0x1 ) ;
F_67 ( 10 ) ;
F_48 ( V_4 , V_921 | V_920 ,
0x9 ) ;
for ( V_240 = 0 ; V_240 < V_914 ; V_240 ++ ) {
V_910 = F_53 (
V_4 ,
V_922 |
V_920 ) ;
if ( V_910 & 0x80 )
break;
F_67 ( 100 ) ;
}
if ( F_94 ( V_240 == V_914 ,
L_3 ) )
return 0 ;
F_48 ( V_4 , V_921 | V_920 ,
0x1 ) ;
V_910 =
F_53 ( V_4 ,
V_922 |
V_920 ) ;
F_48 ( V_4 , V_921 | V_920 ,
0x0 ) ;
F_48 ( V_4 , V_919 | V_920 ,
V_918 ) ;
return V_910 & 0x1f ;
}
return V_910 & 0x3e ;
}
static T_2 F_138 ( struct V_3 * V_4 )
{
T_2 V_923 ;
int V_240 ;
bool V_924 ;
V_924 = ( ( V_4 -> V_10 . V_277 == 3 )
|| ( V_4 -> V_10 . V_277 == 4 )
|| ( V_4 -> V_10 . V_277 == 6 ) ) ;
V_923 = 0 ;
if ( V_924 ) {
F_48 ( V_4 , V_925 , 0x61 ) ;
F_48 ( V_4 , V_926 , 0xc0 ) ;
} else {
F_48 ( V_4 , V_927 , 0x61 ) ;
F_48 ( V_4 , V_926 , 0xe9 ) ;
}
F_48 ( V_4 , V_928 , 0x6e ) ;
F_48 ( V_4 , V_929 , 0x55 ) ;
for ( V_240 = 0 ; V_240 < V_914 ; V_240 ++ ) {
V_923 = F_53 ( V_4 , V_930 ) ;
if ( V_923 & 0x2 )
break;
F_67 ( 500 ) ;
}
F_48 ( V_4 , V_929 , 0x15 ) ;
V_923 = 0 ;
if ( V_924 ) {
F_48 ( V_4 , V_925 , 0x69 ) ;
F_48 ( V_4 , V_926 , 0xb0 ) ;
} else {
F_48 ( V_4 , V_927 , 0x69 ) ;
F_48 ( V_4 , V_926 , 0xd5 ) ;
}
F_48 ( V_4 , V_928 , 0x6e ) ;
F_48 ( V_4 , V_929 , 0x55 ) ;
for ( V_240 = 0 ; V_240 < V_914 ; V_240 ++ ) {
V_923 = F_53 ( V_4 , V_930 ) ;
if ( V_923 & 0x2 )
break;
F_67 ( 500 ) ;
}
F_48 ( V_4 , V_929 , 0x15 ) ;
V_923 = 0 ;
if ( V_924 ) {
F_48 ( V_4 , V_925 , 0x73 ) ;
F_48 ( V_4 , V_928 , 0x28 ) ;
F_48 ( V_4 , V_926 , 0xb0 ) ;
} else {
F_48 ( V_4 , V_927 , 0x73 ) ;
F_48 ( V_4 , V_928 , 0x6e ) ;
F_48 ( V_4 , V_926 , 0x99 ) ;
}
F_48 ( V_4 , V_929 , 0x55 ) ;
for ( V_240 = 0 ; V_240 < V_914 ; V_240 ++ ) {
V_923 = F_53 ( V_4 , V_930 ) ;
if ( V_923 & 0x2 )
break;
F_67 ( 500 ) ;
}
if ( F_94 ( ! ( V_923 & 0x2 ) , L_4 ) )
return 0 ;
F_48 ( V_4 , V_929 , 0x15 ) ;
return V_923 ;
}
static void F_139 ( struct V_3 * V_4 )
{
F_86 ( V_4 , V_931 , 0x1 , 0x1 ) ;
F_86 ( V_4 , V_932 , 0x78 , 0x78 ) ;
F_86 ( V_4 , V_933 , 0x80 , 0x80 ) ;
F_96 ( 2 ) ;
F_86 ( V_4 , V_932 , 0x78 , 0x0 ) ;
F_86 ( V_4 , V_933 , 0x80 , 0x0 ) ;
if ( V_4 -> V_40 ) {
F_137 ( V_4 ) ;
F_138 ( V_4 ) ;
}
F_86 ( V_4 , V_934 , 0x8 , 0x0 ) ;
}
static void F_140 ( struct V_3 * V_4 )
{
const struct V_935 * V_936 = NULL ;
const struct V_935 * V_937 = NULL ;
const struct V_935 * V_938 = NULL ;
if ( F_24 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_936 = V_939 ;
V_937 = V_940 ;
V_938 = V_941 ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_936 = V_942 ;
V_937 = V_943 ;
V_938 = V_944 ;
} else {
switch ( V_4 -> V_10 . V_277 ) {
case 5 :
V_936 = V_945 ;
V_937 = V_946 ;
V_938 = V_947 ;
break;
case 6 :
V_936 = V_948 ;
V_937 = V_949 ;
V_938 = V_950 ;
break;
case 7 :
case 9 :
V_936 = V_951 ;
V_937 = V_952 ;
V_938 = V_953 ;
break;
case 8 :
V_936 = V_954 ;
V_937 = V_955 ;
V_938 = V_956 ;
break;
case 11 :
V_936 = V_957 ;
V_937 = V_958 ;
V_938 = V_959 ;
break;
default:
break;
}
}
F_141 ( V_4 , V_936 , ( T_2 ) V_920 ) ;
F_141 ( V_4 , V_937 , ( T_2 ) V_635 ) ;
F_141 ( V_4 , V_937 , ( T_2 ) V_636 ) ;
F_141 ( V_4 , V_938 , ( T_2 ) V_490 ) ;
F_141 ( V_4 , V_938 , ( T_2 ) V_491 ) ;
}
static void F_142 ( struct V_3 * V_4 )
{
F_86 ( V_4 , V_960 , 0xb , 0xb ) ;
F_86 ( V_4 , V_961 , 0x2 , 0x2 ) ;
F_86 ( V_4 , V_962 , 0x2 , 0x2 ) ;
F_67 ( 1000 ) ;
F_86 ( V_4 , V_962 , 0x2 , 0x0 ) ;
if ( ( V_4 -> V_61 -> V_67 & V_963 )
|| ( V_4 -> V_61 -> V_67 & V_964 ) )
F_86 ( V_4 , V_919 , 0xf4 , 0x0 ) ;
else
F_86 ( V_4 , V_919 , 0xfc , 0x0 ) ;
F_86 ( V_4 , V_965 , 0x1 , 0x0 ) ;
if ( V_4 -> V_40 )
F_137 ( V_4 ) ;
}
static void F_143 ( struct V_3 * V_4 )
{
F_36 ( V_4 , 0x78 , ~ V_966 ) ;
F_37 ( V_4 , 0x78 , V_900 | V_901 ) ;
F_37 ( V_4 , 0x78 , V_966 ) ;
}
static void F_144 ( struct V_3 * V_4 )
{
F_141 ( V_4 , V_967 , V_968 ) ;
}
static void F_145 ( struct V_3 * V_4 )
{
F_59 ( V_4 , V_969 ,
~ ( V_970 | V_971 ) ) ;
if ( ( ( V_4 -> V_61 -> V_69 >= 4 )
&& ! ( V_4 -> V_61 -> V_67 & V_972 ) )
|| ( ( V_4 -> V_61 -> V_69 < 4 ) ) ) {
F_59 ( V_4 , V_973 , 0x7F ) ;
F_59 ( V_4 , V_974 , 0x7F ) ;
}
F_86 ( V_4 , V_975 , 0x3F , 0x2C ) ;
F_48 ( V_4 , V_976 , 0x3C ) ;
F_59 ( V_4 , V_976 ,
~ ( V_977 | V_978 ) ) ;
F_54 ( V_4 , V_979 , V_980 ) ;
F_54 ( V_4 , V_976 , V_978 ) ;
F_67 ( 1000 ) ;
F_54 ( V_4 , V_976 , V_977 ) ;
F_93 ( ( ( F_53 ( V_4 , V_981 ) &
V_982 ) != V_982 ) , 2000 ) ;
if ( F_94 ( ( F_53 ( V_4 , V_981 ) &
V_982 ) != V_982 ,
L_5 ) )
return;
F_59 ( V_4 , V_979 ,
~ ( V_980 ) ) ;
F_146 ( (struct V_1 * ) V_4 , V_4 -> V_41 ) ;
F_48 ( V_4 , V_983 , 9 ) ;
F_48 ( V_4 , V_984 , 9 ) ;
F_48 ( V_4 , V_985 , 0x83 ) ;
F_48 ( V_4 , V_986 , 0x83 ) ;
F_86 ( V_4 , V_987 ,
V_988 , V_989 ) ;
F_86 ( V_4 , V_990 ,
V_988 , V_989 ) ;
if ( V_4 -> V_258 ) {
F_59 ( V_4 , V_991 ,
~ ( V_992 ) ) ;
F_59 ( V_4 , V_993 ,
~ ( V_992 ) ) ;
} else {
F_54 ( V_4 , V_991 ,
V_992 ) ;
F_54 ( V_4 , V_993 ,
V_992 ) ;
}
F_67 ( 2 ) ;
}
void F_147 ( struct V_3 * V_4 , bool V_994 )
{
if ( V_994 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ! V_4 -> V_260 ) {
F_134 ( V_4 ) ;
F_135 ( V_4 ) ;
F_139 ( V_4 ) ;
}
F_146 ( (struct V_1 * ) V_4 ,
V_4 -> V_41 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_134 ( V_4 ) ;
F_140 ( V_4 ) ;
F_142 ( V_4 ) ;
F_146 ( (struct V_1 * ) V_4 ,
V_4 -> V_41 ) ;
} else {
F_143 ( V_4 ) ;
F_144 ( V_4 ) ;
F_145 ( V_4 ) ;
}
V_4 -> V_260 = true ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 )
&& F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_36 ( V_4 , 0x78 , ~ V_900 ) ;
F_86 ( V_4 , V_961 , 0x2 , 0x0 ) ;
F_48 ( V_4 ,
V_995 |
V_635 , 0 ) ;
F_48 ( V_4 ,
V_996 |
V_635 , 0 ) ;
F_48 ( V_4 ,
V_997 |
V_635 , 0 ) ;
F_48 ( V_4 ,
V_998 |
V_635 , 0 ) ;
F_86 ( V_4 ,
V_999 |
V_635 , 0xf0 , 0 ) ;
F_48 ( V_4 ,
V_1000 |
V_635 , 0 ) ;
F_48 ( V_4 ,
V_995 |
V_636 , 0 ) ;
F_48 ( V_4 ,
V_996 |
V_636 , 0 ) ;
F_48 ( V_4 ,
V_997 |
V_636 , 0 ) ;
F_48 ( V_4 ,
V_998 |
V_636 , 0 ) ;
F_86 ( V_4 ,
V_999 |
V_636 , 0xf0 , 0 ) ;
F_48 ( V_4 ,
V_1000 |
V_636 , 0 ) ;
V_4 -> V_260 = false ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 8 ) ) {
F_36 ( V_4 , 0x78 , ~ V_900 ) ;
V_4 -> V_260 = false ;
}
}
}
static bool
F_148 ( struct V_3 * V_4 , T_3 V_1001 , int * V_1002 ,
const struct V_1003 * * V_1004 ,
const struct V_1005 * * V_1006 ,
const struct V_1007 * * V_1008 ,
const struct V_1009 * * V_1010 )
{
T_3 V_240 ;
const struct V_1003 * V_1011 = NULL ;
const struct V_1005 * V_1012 = NULL ;
const struct V_1007 * V_1013 = NULL ;
T_1 V_26 = 0 ;
int V_357 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_24 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1011 = V_1014 ;
V_26 = F_58 ( V_1014 ) ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 8 )
|| F_24 ( V_4 -> V_10 . V_11 , 9 ) ) {
switch ( V_4 -> V_10 . V_277 ) {
case 5 :
if ( V_4 -> V_10 . V_905 == 0x0 ) {
V_1013 =
V_1015 ;
V_26 = F_58 (
V_1015 ) ;
} else if ( V_4 -> V_10 . V_905 == 0x1 ) {
V_1013 =
V_1016 ;
V_26 = F_58 (
V_1016 ) ;
}
break;
case 7 :
V_1011 =
V_1017 ;
V_26 = F_58 (
V_1017 ) ;
break;
case 8 :
V_1011 =
V_1018 ;
V_26 = F_58 (
V_1018 ) ;
break;
default:
break;
}
} else if ( F_24 ( V_4 -> V_10 . V_11 , 16 ) ) {
V_1011 = V_1018 ;
V_26 = F_58 ( V_1018 ) ;
} else {
goto V_1019;
}
for ( V_240 = 0 ; V_240 < V_26 ; V_240 ++ ) {
if ( V_4 -> V_10 . V_277 == 5 ) {
if ( V_1013 [ V_240 ] . V_1020 == V_1001 )
break;
} else {
if ( V_1011 [ V_240 ] . V_1020 == V_1001 )
break;
}
}
if ( V_240 >= V_26 )
goto V_1019;
if ( V_4 -> V_10 . V_277 == 5 ) {
* V_1008 = & V_1013 [ V_240 ] ;
V_357 = V_1013 [ V_240 ] . V_357 ;
} else {
* V_1004 = & V_1011 [ V_240 ] ;
V_357 = V_1011 [ V_240 ] . V_357 ;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( F_24 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_1012 = V_1021 ;
V_26 = F_58 ( V_1021 ) ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_1012 = V_1022 ;
V_26 = F_58 ( V_1022 ) ;
} else if ( F_24 ( V_4 -> V_10 . V_11 , 5 )
|| F_24 ( V_4 -> V_10 . V_11 , 6 ) ) {
switch ( V_4 -> V_10 . V_277 ) {
case 5 :
V_1012 = V_1023 ;
V_26 = F_58 ( V_1023 ) ;
break;
case 6 :
V_1012 = V_1024 ;
V_26 = F_58 ( V_1024 ) ;
break;
case 7 :
case 9 :
V_1012 = V_1025 ;
V_26 =
F_58 ( V_1025 ) ;
break;
case 8 :
V_1012 = V_1026 ;
V_26 = F_58 ( V_1026 ) ;
break;
case 11 :
V_1012 = V_1027 ;
V_26 = F_58 (
V_1027 ) ;
break;
default:
break;
}
}
for ( V_240 = 0 ; V_240 < V_26 ; V_240 ++ ) {
if ( V_1012 [ V_240 ] . V_1020 == V_1001 )
break;
}
if ( V_240 >= V_26 )
goto V_1019;
* V_1006 = & V_1012 [ V_240 ] ;
V_357 = V_1012 [ V_240 ] . V_357 ;
} else {
for ( V_240 = 0 ; V_240 < F_58 ( V_1009 ) ; V_240 ++ )
if ( V_1009 [ V_240 ] . V_1020 == V_1001 )
break;
if ( V_240 >= F_58 ( V_1009 ) )
goto V_1019;
* V_1010 = & V_1009 [ V_240 ] ;
V_357 = V_1009 [ V_240 ] . V_357 ;
}
* V_1002 = V_357 ;
return true ;
V_1019:
* V_1002 = V_609 ;
return false ;
}
T_4 F_56 ( struct V_3 * V_4 , T_3 V_1001 )
{
int V_357 ;
const struct V_1003 * V_1004 = NULL ;
const struct V_1005 * V_1006 = NULL ;
const struct V_1007 * V_1008 = NULL ;
const struct V_1009 * V_1010 = NULL ;
if ( V_1001 == 0 )
V_1001 = F_29 ( V_4 -> V_41 ) ;
F_148 ( V_4 , V_1001 , & V_357 , & V_1004 , & V_1006 , & V_1008 , & V_1010 ) ;
if ( F_12 ( V_4 -> V_41 ) )
return V_609 ;
if ( ( V_357 >= V_1028 ) && ( V_357 < V_1029 ) )
return V_616 ;
else if ( ( V_357 >= V_1029 ) && ( V_357 < V_1030 ) )
return V_617 ;
else
return V_618 ;
}
static void
F_149 ( struct V_3 * V_4 ,
const struct V_1009 * V_1031 )
{
F_48 ( V_4 , V_1032 , V_1031 -> V_1033 ) ;
F_48 ( V_4 , V_1034 , V_1031 -> V_1035 ) ;
F_48 ( V_4 , V_1036 , V_1031 -> V_1037 ) ;
F_48 ( V_4 , V_1038 , V_1031 -> V_1039 ) ;
F_150 ( V_4 ) ;
F_48 ( V_4 , V_1040 , V_1031 -> V_1041 ) ;
F_48 ( V_4 , V_1042 , V_1031 -> V_1043 ) ;
F_48 ( V_4 , V_1044 , V_1031 -> V_1045 ) ;
F_48 ( V_4 , V_1046 , V_1031 -> V_1047 ) ;
F_150 ( V_4 ) ;
F_48 ( V_4 , V_1048 , V_1031 -> V_1049 ) ;
F_48 ( V_4 , V_1050 , V_1031 -> V_1051 ) ;
F_48 ( V_4 , V_1052 , V_1031 -> V_1053 ) ;
F_48 ( V_4 , V_1054 , V_1031 -> V_1055 ) ;
F_150 ( V_4 ) ;
F_48 ( V_4 , V_1056 ,
V_1031 -> V_1057 ) ;
F_48 ( V_4 , V_1058 ,
V_1031 -> V_1059 ) ;
F_48 ( V_4 , V_1060 , V_1031 -> V_1061 ) ;
F_48 ( V_4 , V_1062 ,
V_1031 -> V_1063 ) ;
F_150 ( V_4 ) ;
F_48 ( V_4 , V_1064 ,
V_1031 -> V_1065 ) ;
F_48 ( V_4 , V_1066 ,
V_1031 -> V_1067 ) ;
F_48 ( V_4 , V_1068 ,
V_1031 -> V_1069 ) ;
F_48 ( V_4 , V_1070 , V_1031 -> V_1071 ) ;
F_150 ( V_4 ) ;
F_48 ( V_4 , V_1072 ,
V_1031 -> V_1073 ) ;
F_48 ( V_4 , V_1074 ,
V_1031 -> V_1075 ) ;
F_67 ( 50 ) ;
F_48 ( V_4 , V_1076 , 0x05 ) ;
F_48 ( V_4 , V_1076 , 0x45 ) ;
F_150 ( V_4 ) ;
F_48 ( V_4 , V_1076 , 0x65 ) ;
F_67 ( 300 ) ;
}
static void
F_151 ( struct V_3 * V_4 ,
const struct V_1005 * V_1031 )
{
const struct V_935 * V_936 = NULL ;
F_48 ( V_4 ,
V_1077 | V_920 ,
V_1031 -> V_1078 ) ;
F_48 ( V_4 , V_1079 | V_920 ,
V_1031 -> V_1080 ) ;
F_48 ( V_4 , V_1081 | V_920 ,
V_1031 -> V_1082 ) ;
F_48 ( V_4 , V_1083 | V_920 ,
V_1031 -> V_1084 ) ;
F_48 ( V_4 , V_1085 | V_920 ,
V_1031 -> V_1086 ) ;
F_48 ( V_4 , V_1087 | V_920 ,
V_1031 -> V_1088 ) ;
F_48 ( V_4 , V_1089 | V_920 ,
V_1031 -> V_1090 ) ;
F_48 ( V_4 , V_1091 | V_920 ,
V_1031 -> V_1092 ) ;
F_48 ( V_4 , V_1093 | V_920 ,
V_1031 -> V_1094 ) ;
F_48 ( V_4 , V_1095 | V_920 ,
V_1031 -> V_1096 ) ;
F_48 ( V_4 , V_1097 | V_920 ,
V_1031 -> V_1098 ) ;
F_48 ( V_4 , V_1099 | V_920 ,
V_1031 -> V_1100 ) ;
F_48 ( V_4 , V_1101 | V_920 ,
V_1031 -> V_1102 ) ;
F_48 ( V_4 , V_1103 | V_920 ,
V_1031 -> V_1104 ) ;
F_48 ( V_4 , V_1105 | V_920 ,
V_1031 -> V_1106 ) ;
F_48 ( V_4 , V_1107 | V_920 ,
V_1031 -> V_1108 ) ;
F_48 ( V_4 , V_1109 | V_920 ,
V_1031 -> V_1110 ) ;
F_48 ( V_4 ,
V_1111 | V_490 ,
V_1031 -> V_1112 ) ;
F_48 ( V_4 , V_1113 | V_490 ,
V_1031 -> V_1114 ) ;
F_48 ( V_4 , V_1115 | V_635 ,
V_1031 -> V_1116 ) ;
F_48 ( V_4 , V_1117 | V_635 ,
V_1031 -> V_1118 ) ;
F_48 ( V_4 , V_995 | V_635 ,
V_1031 -> V_1119 ) ;
F_48 ( V_4 , V_996 | V_635 ,
V_1031 -> V_1120 ) ;
F_48 ( V_4 , V_997 | V_635 ,
V_1031 -> V_1121 ) ;
F_48 ( V_4 , V_998 | V_635 ,
V_1031 -> V_1122 ) ;
F_48 ( V_4 , V_999 | V_635 ,
V_1031 -> V_1123 ) ;
F_48 ( V_4 , V_1000 | V_635 ,
V_1031 -> V_1124 ) ;
F_48 ( V_4 ,
V_1111 | V_491 ,
V_1031 -> V_1125 ) ;
F_48 ( V_4 , V_1113 | V_491 ,
V_1031 -> V_1126 ) ;
F_48 ( V_4 , V_1115 | V_636 ,
V_1031 -> V_1127 ) ;
F_48 ( V_4 , V_1117 | V_636 ,
V_1031 -> V_1128 ) ;
F_48 ( V_4 , V_995 | V_636 ,
V_1031 -> V_1129 ) ;
F_48 ( V_4 , V_996 | V_636 ,
V_1031 -> V_1130 ) ;
F_48 ( V_4 , V_997 | V_636 ,
V_1031 -> V_1131 ) ;
F_48 ( V_4 , V_998 | V_636 ,
V_1031 -> V_1132 ) ;
F_48 ( V_4 , V_999 | V_636 ,
V_1031 -> V_1133 ) ;
F_48 ( V_4 , V_1000 | V_636 ,
V_1031 -> V_1134 ) ;
if ( F_24 ( V_4 -> V_10 . V_11 , 3 ) )
V_936 = V_939 ;
else if ( F_24 ( V_4 -> V_10 . V_11 , 4 ) )
V_936 = V_942 ;
else {
switch ( V_4 -> V_10 . V_277 ) {
case 5 :
V_936 = V_945 ;
break;
case 6 :
V_936 = V_948 ;
break;
case 7 :
case 9 :
V_936 = V_951 ;
break;
case 8 :
V_936 = V_954 ;
break;
case 11 :
V_936 = V_957 ;
break;
}
}
if ( F_12 ( V_4 -> V_41 ) )
F_48 ( V_4 , V_1135 |
V_920 ,
( T_2 ) V_936 [ 0x49 - 2 ] . V_1136 ) ;
else
F_48 ( V_4 , V_1135 |
V_920 ,
( T_2 ) V_936 [ 0x49 - 2 ] . V_1137 ) ;
if ( V_4 -> V_61 -> V_67 & V_632 ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_48 ( V_4 , V_1087 |
V_920 , 0x1f ) ;
F_48 ( V_4 , V_1089 |
V_920 , 0x1f ) ;
F_48 ( V_4 ,
V_1093 |
V_920 , 0xb ) ;
F_48 ( V_4 ,
V_1135 |
V_920 , 0x14 ) ;
}
}
if ( ( V_4 -> V_61 -> V_67 & V_633 ) &&
( F_12 ( V_4 -> V_41 ) ) ) {
F_48 ( V_4 ,
V_1087 | V_920 ,
0x1f ) ;
F_48 ( V_4 ,
V_1089 | V_920 ,
0x1f ) ;
F_48 ( V_4 ,
V_1093 | V_920 ,
0xb ) ;
F_48 ( V_4 , V_1135 | V_920 ,
0x20 ) ;
}
if ( V_4 -> V_61 -> V_67 & V_631 ) {
if ( F_28 ( V_4 -> V_41 ) ) {
F_48 ( V_4 , V_1087 |
V_920 , 0x1f ) ;
F_48 ( V_4 , V_1089 |
V_920 , 0x1f ) ;
F_48 ( V_4 , V_1093 |
V_920 , 0x5 ) ;
F_48 ( V_4 , V_1135 |
V_920 , 0xc ) ;
}
}
if ( F_52 ( V_4 ) && F_12 ( V_4 -> V_41 ) ) {
T_2 V_1138 ;
T_2 V_1139 ;
T_2 V_1140 ;
T_2 V_1141 ;
T_2 V_1142 , V_1143 ;
T_3 V_321 ;
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 5 ) ) {
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1144 , 0xcc ) ;
V_1142 = 0x25 ;
V_1143 = 0x20 ;
if ( ( V_4 -> V_61 -> V_1145 ==
V_1146 )
|| ( V_4 -> V_61 -> V_1145 ==
V_1147 ) ) {
if ( V_4 -> V_61 -> V_846 ==
V_1148 ) {
V_1142 = 0x2a ;
V_1143 = 0x38 ;
}
}
V_1138 = 0x4 ;
V_1140 = 0x03 ;
V_1139 = 0x77 ;
V_1141 = 0x65 ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1149 , V_1142 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1150 , V_1142 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1151 , V_1143 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1152 ,
V_1138 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1153 ,
V_1140 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1154 ,
V_1139 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1155 ,
V_1141 ) ;
} else {
V_1142 = ( V_4 -> V_292 == V_293 ) ?
0x40 : 0x20 ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1149 , V_1142 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1150 , V_1142 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1151 , 0x30 ) ;
}
F_65 ( V_4 , V_662 , V_653 , V_321 , V_1156 ,
0xee ) ;
}
}
if ( F_52 ( V_4 ) && F_24 ( V_4 -> V_10 . V_11 , 6 )
&& F_28 ( V_4 -> V_41 ) ) {
T_2 V_1157 ;
T_2 V_1158 ;
T_2 V_1159 ;
T_2 V_1160 ;
T_2 V_357 , V_1161 , V_1143 ;
T_3 V_321 ;
V_357 = F_46 ( F_29 ( V_4 -> V_41 ) ) ;
if ( V_357 < 5150 ) {
V_1157 = 0xa ;
V_1158 = 0x77 ;
V_1159 = 0xf ;
V_1160 = 0xf ;
} else if ( V_357 < 5340 ) {
V_1157 = 0x8 ;
V_1158 = 0x77 ;
V_1159 = 0xfb ;
V_1160 = 0xf ;
} else if ( V_357 < 5650 ) {
V_1157 = 0x0 ;
V_1158 = 0x77 ;
V_1159 = 0xb ;
V_1160 = 0xf ;
} else {
V_1157 = 0x0 ;
V_1158 = 0x77 ;
if ( V_357 != 5825 )
V_1159 = - ( int ) ( V_357 - 18 ) / 36 + 168 ;
else
V_1159 = 6 ;
V_1160 = 0xf ;
}
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1162 , V_1157 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1163 , V_1158 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1164 , V_1159 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1165 , V_1160 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1166 , 0x30 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1167 , 0xee ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1168 , 0x3 ) ;
V_1143 = 0x30 ;
if ( ( V_4 -> V_61 -> V_1145 == V_1146 ) ||
( V_4 -> V_61 -> V_1145 == V_1147 ) ) {
if ( V_4 -> V_61 -> V_846 == V_1148 )
V_1143 = 0x35 ;
}
V_1161 = ( V_4 -> V_1169 == 0 ) ? 0x30 : V_4 -> V_1169 ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1170 , V_1161 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1171 , V_1161 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1172 , V_1143 ) ;
}
}
F_67 ( 50 ) ;
F_152 ( V_4 ) ;
}
void F_152 ( struct V_3 * V_4 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_86 ( V_4 , V_1173 , 0x01 , 0x0 ) ;
F_86 ( V_4 , V_932 , 0x04 , 0x0 ) ;
F_86 ( V_4 , V_932 , 0x04 ,
( 1 << 2 ) ) ;
F_86 ( V_4 , V_1173 , 0x01 , 0x01 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_48 ( V_4 , V_1174 , 0x0 ) ;
F_48 ( V_4 , V_1175 , 0x38 ) ;
F_48 ( V_4 , V_1175 , 0x18 ) ;
F_48 ( V_4 , V_1175 , 0x38 ) ;
F_48 ( V_4 , V_1175 , 0x39 ) ;
}
F_67 ( 300 ) ;
}
static void
F_153 (
struct V_3 * V_4 ,
const struct V_1003 * V_1031 ,
const struct V_1007 *
V_1176 )
{
int V_579 ;
T_2 V_1177 = 0 ;
T_2 V_1178 = 0 ;
if ( V_4 -> V_10 . V_277 == 5 ) {
F_48 ( V_4 ,
V_1179 ,
V_1176 -> V_1180 ) ;
F_48 ( V_4 , V_1181 ,
V_1176 -> V_1182 ) ;
F_48 ( V_4 , V_1183 ,
V_1176 -> V_1184 ) ;
F_48 ( V_4 , V_1185 ,
V_1176 -> V_1186 ) ;
F_48 ( V_4 , V_1187 ,
V_1176 -> V_1188 ) ;
F_48 ( V_4 , V_1189 ,
V_1176 -> V_1190 ) ;
F_48 ( V_4 , V_1191 ,
V_1176 -> V_1192 ) ;
F_48 ( V_4 , V_1193 , V_1176 -> V_1194 ) ;
F_48 ( V_4 , V_1195 , V_1176 -> V_1196 ) ;
F_48 ( V_4 ,
V_1197 , V_1176 -> V_1198 ) ;
F_48 ( V_4 ,
V_1199 ,
V_1176 -> V_1200 ) ;
F_48 ( V_4 , V_1201 ,
V_1176 -> V_1202 ) ;
F_48 ( V_4 ,
V_1203 ,
V_1176 -> V_1204 ) ;
F_48 ( V_4 ,
V_1205 ,
V_1176 -> V_1206 ) ;
F_48 ( V_4 , V_1207 ,
V_1176 -> V_1208 ) ;
F_48 ( V_4 ,
V_1209 ,
V_1176 -> V_1210 ) ;
F_48 ( V_4 ,
V_1211 ,
V_1176 -> V_1212 ) ;
F_48 ( V_4 , V_1213 ,
V_1176 -> V_1214 ) ;
} else {
F_48 ( V_4 ,
V_1179 ,
V_1031 -> V_1180 ) ;
F_48 ( V_4 , V_1181 ,
V_1031 -> V_1182 ) ;
F_48 ( V_4 , V_1183 ,
V_1031 -> V_1184 ) ;
F_48 ( V_4 , V_1185 ,
V_1031 -> V_1186 ) ;
F_48 ( V_4 , V_1187 ,
V_1031 -> V_1188 ) ;
F_48 ( V_4 , V_1189 ,
V_1031 -> V_1190 ) ;
F_48 ( V_4 , V_1191 , V_1031 -> V_1192 ) ;
F_48 ( V_4 , V_1193 , V_1031 -> V_1194 ) ;
F_48 ( V_4 , V_1195 , V_1031 -> V_1196 ) ;
F_48 ( V_4 , V_1197 , V_1031 -> V_1198 ) ;
F_48 ( V_4 ,
V_1199 ,
V_1031 -> V_1200 ) ;
F_48 ( V_4 , V_1215 ,
V_1031 -> V_1216 ) ;
F_48 ( V_4 , V_1201 ,
V_1031 -> V_1202 ) ;
F_48 ( V_4 , V_1217 ,
V_1031 -> V_1218 ) ;
F_48 ( V_4 ,
V_1203 ,
V_1031 -> V_1204 ) ;
F_48 ( V_4 ,
V_1205 ,
V_1031 -> V_1206 ) ;
F_48 ( V_4 , V_1219 ,
V_1031 -> V_1220 ) ;
F_48 ( V_4 , V_1221 ,
V_1031 -> V_1222 ) ;
F_48 ( V_4 , V_1223 ,
V_1031 -> V_1224 ) ;
F_48 ( V_4 , V_1207 ,
V_1031 -> V_1208 ) ;
F_48 ( V_4 , V_1225 ,
V_1031 -> V_1226 ) ;
F_48 ( V_4 ,
V_1209 ,
V_1031 -> V_1210 ) ;
F_48 ( V_4 ,
V_1211 ,
V_1031 -> V_1212 ) ;
F_48 ( V_4 , V_1227 ,
V_1031 -> V_1228 ) ;
F_48 ( V_4 , V_1229 ,
V_1031 -> V_1230 ) ;
F_48 ( V_4 , V_1231 ,
V_1031 -> V_1232 ) ;
F_48 ( V_4 , V_1213 ,
V_1031 -> V_1214 ) ;
F_48 ( V_4 , V_1233 ,
V_1031 -> V_1234 ) ;
}
if ( ( V_4 -> V_10 . V_277 <= 4 ) || ( V_4 -> V_10 . V_277 == 6 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_48 ( V_4 , V_1185 ,
0x3f ) ;
F_48 ( V_4 , V_1191 , 0x3f ) ;
F_48 ( V_4 , V_1189 ,
0x8 ) ;
F_48 ( V_4 , V_1187 ,
0x8 ) ;
} else {
F_48 ( V_4 , V_1185 ,
0x1f ) ;
F_48 ( V_4 , V_1191 , 0x3f ) ;
F_48 ( V_4 , V_1189 ,
0x8 ) ;
F_48 ( V_4 , V_1187 ,
0x8 ) ;
}
} else if ( ( V_4 -> V_10 . V_277 == 5 ) || ( V_4 -> V_10 . V_277 == 7 ) ||
( V_4 -> V_10 . V_277 == 8 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_48 ( V_4 , V_1185 ,
0x1b ) ;
F_48 ( V_4 , V_1191 , 0x30 ) ;
F_48 ( V_4 , V_1189 ,
0xa ) ;
F_48 ( V_4 , V_1187 ,
0xa ) ;
} else {
F_48 ( V_4 , V_1185 ,
0x1f ) ;
F_48 ( V_4 , V_1191 , 0x3f ) ;
F_48 ( V_4 , V_1189 ,
0x8 ) ;
F_48 ( V_4 , V_1187 ,
0x8 ) ;
}
}
if ( F_12 ( V_4 -> V_41 ) ) {
if ( F_52 ( V_4 ) ) {
if ( V_4 -> V_10 . V_277 == 3 )
V_1177 = 0x6b ;
if ( V_4 -> V_10 . V_277 == 5 )
V_1178 = 0x73 ;
} else {
if ( V_4 -> V_10 . V_277 != 5 ) {
V_1178 = 0x3 ;
V_1177 = 0x61 ;
}
}
for ( V_579 = 0 ; V_579 <= 1 ; V_579 ++ ) {
if ( V_1177 != 0 )
F_55 ( V_4 , V_594 , V_595 , V_579 ,
V_603 ,
V_1177 ) ;
if ( V_1178 != 0 )
F_55 ( V_4 , V_594 , V_595 , V_579 ,
V_1235 ,
V_1178 ) ;
}
}
F_67 ( 50 ) ;
F_152 ( V_4 ) ;
}
static void
F_154 ( struct V_3 * V_4 , T_2 V_1236 ,
const struct V_1237 * V_1031 )
{
T_2 V_13 ;
V_13 = F_3 ( V_4 , 0x09 ) & V_361 ;
if ( F_28 ( V_1236 ) && ! V_13 ) {
V_13 = F_155 ( V_4 -> V_703 , F_81 ( V_1238 ) ) ;
F_156 ( V_4 -> V_703 , F_81 ( V_1238 ) ,
( V_13 | V_1239 ) ) ;
F_37 ( V_4 , ( V_14 + V_1240 ) ,
( V_860 | V_1241 ) ) ;
F_156 ( V_4 -> V_703 , F_81 ( V_1238 ) , V_13 ) ;
F_37 ( V_4 , 0x09 , V_361 ) ;
} else if ( ! F_28 ( V_1236 ) && V_13 ) {
F_36 ( V_4 , 0x09 , ~ V_361 ) ;
V_13 = F_155 ( V_4 -> V_703 , F_81 ( V_1238 ) ) ;
F_156 ( V_4 -> V_703 , F_81 ( V_1238 ) ,
( V_13 | V_1239 ) ) ;
F_36 ( V_4 , ( V_14 + V_1240 ) ,
( T_2 ) ( ~ ( V_860 | V_1241 ) ) ) ;
F_156 ( V_4 -> V_703 , F_81 ( V_1238 ) , V_13 ) ;
}
F_5 ( V_4 , 0x1ce , V_1031 -> V_1242 ) ;
F_5 ( V_4 , 0x1cf , V_1031 -> V_1243 ) ;
F_5 ( V_4 , 0x1d0 , V_1031 -> V_1244 ) ;
F_5 ( V_4 , 0x1d1 , V_1031 -> V_1245 ) ;
F_5 ( V_4 , 0x1d2 , V_1031 -> V_1246 ) ;
F_5 ( V_4 , 0x1d3 , V_1031 -> V_1247 ) ;
if ( F_29 ( V_4 -> V_41 ) == 14 ) {
F_50 ( V_4 , V_1248 , 0 ) ;
F_37 ( V_4 , V_14 + V_1249 , 0x800 ) ;
} else {
F_50 ( V_4 , V_1248 ,
V_1248 ) ;
if ( F_12 ( V_1236 ) )
F_36 ( V_4 , V_14 + V_1249 , ~ 0x840 ) ;
}
if ( V_4 -> V_63 == V_66 )
F_119 ( V_4 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) )
F_39 ( V_4 ) ;
F_104 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 )
&& ( V_4 -> V_1250 != V_1251 ) ) {
T_4 V_1252 = 0 ;
V_13 = F_29 ( V_1236 ) ;
if ( ! F_34 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_13 == 13 ) || ( V_13 == 14 ) || ( V_13 == 153 ) )
V_1252 = 1 ;
} else if ( ( ( V_13 >= 5 ) && ( V_13 <= 8 ) ) || ( V_13 == 13 )
|| ( V_13 == 14 ) ) {
V_1252 = 1 ;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_13 == 54 )
V_1252 = 1 ;
} else {
if ( V_4 -> V_244 &&
( ( V_13 == 38 ) || ( V_13 == 102 )
|| ( V_13 == 118 ) ) )
V_1252 = 1 ;
}
if ( V_4 -> V_1250 == V_1253 )
V_1252 = 1 ;
F_157 ( V_4 -> V_61 -> V_78 , false ) ;
F_158 ( V_4 -> V_61 -> V_849 , V_1252 ) ;
F_157 ( V_4 -> V_61 -> V_78 , true ) ;
if ( ( V_4 -> V_61 -> V_1145 == V_1146 ) ||
( V_4 -> V_61 -> V_1145 == V_1147 ) ) {
if ( V_1252 == 1 ) {
F_156 ( V_4 -> V_703 ,
F_81 ( V_1254 ) ,
0x5341 ) ;
F_156 ( V_4 -> V_703 ,
F_81 ( V_1255 ) , 0x8 ) ;
} else {
F_156 ( V_4 -> V_703 ,
F_81 ( V_1254 ) ,
0x8889 ) ;
F_156 ( V_4 -> V_703 ,
F_81 ( V_1255 ) , 0x8 ) ;
}
}
F_159 ( V_4 -> V_61 -> V_78 ) ;
F_38 ( V_4 , 0x01 , ( 0x1 << 15 ) ,
( ( V_1252 > 0 ) ? ( 0x1 << 15 ) : 0 ) ) ;
F_129 ( V_4 ) ;
V_4 -> V_1256 = ( V_1252 > 0 ) ;
}
if ( F_23 ( V_4 -> V_10 . V_11 , 7 ) )
F_5 ( V_4 , 0x17e , 0x3830 ) ;
F_108 ( V_4 ) ;
}
void V_271 ( struct V_3 * V_4 , T_2 V_1236 )
{
int V_357 ;
const struct V_1003 * V_1004 = NULL ;
const struct V_1005 * V_1006 = NULL ;
const struct V_1007 * V_1008 = NULL ;
const struct V_1009 * V_1010 = NULL ;
if ( ! F_148
( V_4 , F_29 ( V_1236 ) , & V_357 , & V_1004 , & V_1006 , & V_1008 , & V_1010 ) )
return;
F_160 ( (struct V_1 * ) V_4 , V_1236 ) ;
if ( F_161 ( V_1236 ) != V_4 -> V_292 )
F_162 ( V_4 -> V_61 -> V_78 , F_161 ( V_1236 ) ) ;
if ( F_34 ( V_1236 ) ) {
if ( F_163 ( V_1236 ) ) {
F_37 ( V_4 , 0xa0 , V_1257 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_37 ( V_4 , 0x310 , V_1258 ) ;
} else {
F_36 ( V_4 , 0xa0 , ~ V_1257 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_36 ( V_4 , 0x310 ,
( ~ V_1258 & 0xffff ) ) ;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_4 -> V_10 . V_277 <= 4 )
|| ( V_4 -> V_10 . V_277 == 6 ) ) {
F_86 ( V_4 , V_1259 ,
0x2 ,
( F_28 ( V_1236 ) ? ( 1 << 1 )
: 0 ) ) ;
F_86 ( V_4 , V_1260 ,
0x2 ,
( F_28 ( V_1236 ) ? ( 1 << 1 )
: 0 ) ) ;
}
F_153 ( V_4 , V_1004 , V_1008 ) ;
F_154 ( V_4 , V_1236 ,
( V_4 -> V_10 . V_277 == 5 ) ?
( const struct V_1237 * ) & ( V_1008 -> V_1242 ) :
( const struct V_1237 * ) & ( V_1004 -> V_1242 ) ) ;
} else {
F_86 ( V_4 ,
V_960 | V_920 ,
0x4 ,
( F_28 ( V_1236 ) ? ( 0x1 << 2 ) : 0 ) ) ;
F_151 ( V_4 , V_1006 ) ;
F_154 ( V_4 , V_1236 ,
( const struct V_1237 * ) & ( V_1006 -> V_1242 ) ) ;
}
} else {
F_86 ( V_4 , V_969 , 0x70 ,
( F_28 ( V_1236 ) ? ( 0x02 << 4 )
: ( 0x05 << 4 ) ) ) ;
F_149 ( V_4 , V_1010 ) ;
F_154 ( V_4 , V_1236 ,
( const struct V_1237 * )
& ( V_1010 -> V_1242 ) ) ;
}
}
void F_125 ( struct V_1 * V_1261 , bool V_1262 )
{
struct V_3 * V_4 = (struct V_3 * ) V_1261 ;
T_2 V_669 = 0xfc00 ;
T_1 V_1263 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
return;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
T_2 V_1264 = 0x211 , V_1265 = 0x222 , V_1266 = 0x144 , V_1267 = 0x188 ;
if ( V_1262 == false )
return;
if ( V_4 -> V_42 . V_39 == 0 ) {
F_6 ( V_4 , V_45 ,
1 , 0x02 , 16 , & V_1264 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x03 , 16 , & V_1265 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x08 , 16 , & V_1266 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x0C , 16 , & V_1267 ) ;
}
if ( V_4 -> V_43 . V_39 == 0 ) {
F_6 ( V_4 , V_45 ,
1 , 0x12 , 16 , & V_1264 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x13 , 16 , & V_1265 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x18 , 16 , & V_1266 ) ;
F_6 ( V_4 , V_45 ,
1 , 0x1C , 16 , & V_1267 ) ;
}
} else {
F_5 ( V_4 , 0xc8 , 0x0 ) ;
F_5 ( V_4 , 0xc9 , 0x0 ) ;
F_164 ( V_4 -> V_61 -> V_849 , V_669 , V_669 , V_1268 ) ;
V_1263 = F_80 ( V_4 -> V_703 , F_81 ( V_704 ) ) ;
V_1263 &= ~ V_1269 ;
F_113 ( V_4 -> V_703 , F_81 ( V_704 ) , V_1263 ) ;
F_165 ( V_4 -> V_703 , F_81 ( V_1270 ) , V_669 ) ;
F_166 ( V_4 -> V_703 , F_81 ( V_1271 ) , ~ V_669 ) ;
if ( V_1262 ) {
F_5 ( V_4 , 0xf8 , 0x02d8 ) ;
F_5 ( V_4 , 0xf9 , 0x0301 ) ;
F_5 ( V_4 , 0xfa , 0x02d8 ) ;
F_5 ( V_4 , 0xfb , 0x0301 ) ;
}
}
}
T_2 F_50 ( struct V_3 * V_4 , T_2 V_669 , T_2 V_13 )
{
T_2 V_1272 , V_1273 ;
bool V_1274 = false ;
if ( F_78 ( V_4 -> V_61 -> V_701 , 16 ) ) {
V_1274 = ( F_80 ( V_4 -> V_703 , F_81 ( V_704 ) ) &
V_897 ) ? false : true ;
if ( ! V_1274 )
F_130 ( V_4 -> V_61 -> V_78 ) ;
}
V_1272 = F_3 ( V_4 , 0xb0 ) & ( 0x7 << 0 ) ;
V_1273 = ( V_1272 & ( ~ V_669 ) ) | ( V_13 & V_669 ) ;
F_38 ( V_4 , 0xb0 , ( 0x7 << 0 ) , V_1273 ) ;
if ( F_78 ( V_4 -> V_61 -> V_701 , 16 ) && ! V_1274 )
F_131 ( V_4 -> V_61 -> V_78 ) ;
return V_1273 ;
}
void F_92 ( struct V_3 * V_4 , T_4 V_294 )
{
T_2 V_1275 , V_1276 ;
T_2 V_1277 ;
switch ( V_294 ) {
case V_585 :
V_1275 = V_1278 ;
V_1276 = V_1279 ;
break;
case V_612 :
V_1275 = V_1280 ;
V_1276 = V_1281 ;
break;
case V_746 :
V_1275 = V_1282 ;
V_1276 = V_1283 ;
break;
case V_1284 :
V_1275 = V_1285 ;
V_1276 = V_1286 ;
break;
case V_1287 :
V_1275 = V_1288 ;
V_1276 = V_1289 ;
break;
case V_498 :
V_1275 = V_1290 ;
V_1276 = V_1291 ;
break;
default:
return;
}
V_1277 = F_3 ( V_4 , 0xa1 ) ;
F_37 ( V_4 , 0xa1 ,
( V_891 |
V_1292 ) ) ;
F_37 ( V_4 , 0xa3 , V_1275 ) ;
F_93 ( ( F_3 ( V_4 , 0xa4 ) & V_1276 ) , 200000 ) ;
F_5 ( V_4 , 0xa1 , V_1277 ) ;
F_94 ( F_3 ( V_4 , 0xa4 ) & V_1276 , L_6 ) ;
}
static void
F_167 ( struct V_3 * V_4 , T_2 V_294 , T_2 V_308 ,
T_4 V_309 , T_4 V_310 )
{
T_2 V_1293 = 0 , V_1294 = 0 ;
T_2 V_1295 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
switch ( V_294 ) {
case V_1296 :
F_35 (
V_4 , ( 0x1 << 5 ) ,
V_308 , V_309 , V_310 ,
V_319 ) ;
F_35 (
V_4 , ( 0x1 << 4 ) , V_308 ,
V_309 , V_310 ,
V_319 ) ;
F_35 (
V_4 , ( 0x1 << 3 ) , V_308 ,
V_309 , V_310 ,
V_319 ) ;
break;
case V_1297 :
F_35 (
V_4 , ( 0x1 << 2 ) ,
V_308 , V_309 , V_310 ,
V_319 ) ;
F_35 (
V_4 , ( 0x1 << 1 ) , V_308 ,
V_309 , V_310 ,
V_319 ) ;
F_35 (
V_4 , ( 0x1 << 0 ) , V_308 ,
V_309 , V_310 ,
V_319 ) ;
F_35 (
V_4 , ( 0x1 << 1 ) , V_308 ,
V_309 , V_310 ,
V_320 ) ;
F_35 (
V_4 , ( 0x1 << 11 ) , 0 ,
V_309 , V_310 ,
V_319 ) ;
break;
case V_1298 :
F_35 (
V_4 , ( 0x1 << 2 ) ,
V_308 , V_309 , V_310 ,
V_318 ) ;
F_35 (
V_4 , ( 0x1 << 1 ) , V_308 ,
V_309 , V_310 ,
V_319 ) ;
F_35 (
V_4 , ( 0x1 << 0 ) , V_308 ,
V_309 , V_310 ,
V_320 ) ;
F_35 (
V_4 , ( 0x1 << 2 ) , V_308 ,
V_309 , V_310 ,
V_320 ) ;
F_35 (
V_4 , ( 0x1 << 11 ) , 1 ,
V_309 , V_310 ,
V_319 ) ;
break;
case V_1299 :
V_1293 = V_308 & 0x000ff ;
V_1294 = V_308 & 0x0ff00 ;
V_1294 = V_1294 >> 8 ;
F_35 (
V_4 , ( 0x1 << 11 ) ,
V_1293 , V_309 ,
V_310 ,
V_318 ) ;
F_35 (
V_4 , ( 0x3 << 13 ) ,
V_1294 , V_309 ,
V_310 ,
V_318 ) ;
break;
case V_1300 :
V_1295 = V_308 & 0x7fff ;
V_1294 = V_308 & 0x8000 ;
V_1294 = V_1294 >> 14 ;
F_35 (
V_4 , ( 0x1 << 12 ) ,
V_1295 , V_309 , V_310 ,
V_318 ) ;
F_35 (
V_4 , ( 0x1 << 13 ) ,
V_1294 , V_309 ,
V_310 ,
V_318 ) ;
break;
}
}
}
static void
F_168 ( struct V_3 * V_4 , T_2 V_1301 , V_104 V_20 ,
T_4 V_1302 , T_4 V_1303 , T_4 V_1304 )
{
T_2 V_1305 ;
V_20 = ( V_20 > V_1306 ) ?
V_1306 : V_20 ;
V_20 = ( V_20 < ( - V_1306 - 1 ) ) ?
- V_1306 - 1 : V_20 ;
V_1305 = ( ( V_1301 & 0x3f ) << 8 ) | ( V_20 & 0x3f ) ;
if ( ( ( V_1302 == V_743 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1308 ) && ( V_1304 == V_1309 ) )
F_5 ( V_4 , 0x1a6 , V_1305 ) ;
if ( ( ( V_1302 == V_743 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1310 ) && ( V_1304 == V_1309 ) )
F_5 ( V_4 , 0x1ac , V_1305 ) ;
if ( ( ( V_1302 == V_744 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1308 ) && ( V_1304 == V_1309 ) )
F_5 ( V_4 , 0x1b2 , V_1305 ) ;
if ( ( ( V_1302 == V_744 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1310 ) && ( V_1304 == V_1309 ) )
F_5 ( V_4 , 0x1b8 , V_1305 ) ;
if ( ( ( V_1302 == V_743 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1308 ) && ( V_1304 == V_1311 ) )
F_5 ( V_4 , 0x1a4 , V_1305 ) ;
if ( ( ( V_1302 == V_743 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1310 ) && ( V_1304 == V_1311 ) )
F_5 ( V_4 , 0x1aa , V_1305 ) ;
if ( ( ( V_1302 == V_744 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1308 ) && ( V_1304 == V_1311 ) )
F_5 ( V_4 , 0x1b0 , V_1305 ) ;
if ( ( ( V_1302 == V_744 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1310 ) && ( V_1304 == V_1311 ) )
F_5 ( V_4 , 0x1b6 , V_1305 ) ;
if ( ( ( V_1302 == V_743 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1308 ) && ( V_1304 == V_1312 ) )
F_5 ( V_4 , 0x1a5 , V_1305 ) ;
if ( ( ( V_1302 == V_743 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1310 ) && ( V_1304 == V_1312 ) )
F_5 ( V_4 , 0x1ab , V_1305 ) ;
if ( ( ( V_1302 == V_744 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1308 ) && ( V_1304 == V_1312 ) )
F_5 ( V_4 , 0x1b1 , V_1305 ) ;
if ( ( ( V_1302 == V_744 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1310 ) && ( V_1304 == V_1312 ) )
F_5 ( V_4 , 0x1b7 , V_1305 ) ;
if ( ( ( V_1302 == V_743 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1308 ) && ( V_1304 == V_1313 ) )
F_5 ( V_4 , 0x1a7 , V_1305 ) ;
if ( ( ( V_1302 == V_743 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1310 ) && ( V_1304 == V_1313 ) )
F_5 ( V_4 , 0x1ad , V_1305 ) ;
if ( ( ( V_1302 == V_744 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1308 ) && ( V_1304 == V_1313 ) )
F_5 ( V_4 , 0x1b3 , V_1305 ) ;
if ( ( ( V_1302 == V_744 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1310 ) && ( V_1304 == V_1313 ) )
F_5 ( V_4 , 0x1b9 , V_1305 ) ;
if ( ( ( V_1302 == V_743 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1308 ) && ( V_1304 == V_1314 ) )
F_5 ( V_4 , 0x1a8 , V_1305 ) ;
if ( ( ( V_1302 == V_743 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1310 ) && ( V_1304 == V_1314 ) )
F_5 ( V_4 , 0x1ae , V_1305 ) ;
if ( ( ( V_1302 == V_744 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1308 ) && ( V_1304 == V_1314 ) )
F_5 ( V_4 , 0x1b4 , V_1305 ) ;
if ( ( ( V_1302 == V_744 ) ||
( V_1302 == V_1307 ) ) &&
( V_1303 == V_1310 ) && ( V_1304 == V_1314 ) )
F_5 ( V_4 , 0x1ba , V_1305 ) ;
if ( ( ( V_1302 == V_743 ) ||
( V_1302 == V_1307 ) ) &&
( V_1304 == V_673 ) )
F_5 ( V_4 , 0x1a9 , V_1305 ) ;
if ( ( ( V_1302 == V_744 ) ||
( V_1302 == V_1307 ) ) &&
( V_1304 == V_673 ) )
F_5 ( V_4 , 0x1b5 , V_1305 ) ;
if ( ( ( V_1302 == V_743 ) ||
( V_1302 == V_1307 ) ) &&
( V_1304 == V_1315 ) )
F_5 ( V_4 , 0x1af , V_1305 ) ;
if ( ( ( V_1302 == V_744 ) ||
( V_1302 == V_1307 ) ) &&
( V_1304 == V_1315 ) )
F_5 ( V_4 , 0x1bb , V_1305 ) ;
}
static void F_169 ( struct V_3 * V_4 , T_4 V_321 )
{
if ( F_52 ( V_4 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_48 ( V_4 ,
( ( V_321 == V_102 ) ?
V_1316 :
V_1317 ) ,
( F_28 ( V_4 -> V_41 ) ?
0xc : 0xe ) ) ;
else
F_48 ( V_4 ,
V_706 |
( ( V_321 == V_102 ) ?
V_635 : V_636 ) ,
( F_28 ( V_4 -> V_41 ) ?
0xc : 0xe ) ) ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_48 ( V_4 ,
( ( V_321 == V_102 ) ?
V_1316 :
V_1317 ) ,
0x11 ) ;
if ( V_4 -> V_10 . V_610 == V_611 )
F_48 ( V_4 ,
V_911 , 0x1 ) ;
} else {
F_48 ( V_4 ,
V_706 |
( ( V_321 == V_102 ) ?
V_635 : V_636 ) ,
0x11 ) ;
}
}
}
void F_75 ( struct V_3 * V_4 , T_4 V_742 , T_4 V_1304 )
{
T_2 V_669 , V_13 ;
T_2 V_1318 , V_1319 , V_1320 ,
V_1321 ;
T_2 V_1322 , V_1323 , V_1324 ,
V_1325 ;
T_2 V_1326 , V_1327 , V_1328 ;
T_2 V_1329 , V_1330 ;
T_4 V_321 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_742 == V_674 ) {
F_38 ( V_4 , 0x8f , ( 0x1 << 9 ) , 0 ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 9 ) , 0 ) ;
F_38 ( V_4 , 0xa6 , ( 0x3 << 8 ) , 0 ) ;
F_38 ( V_4 , 0xa7 , ( 0x3 << 8 ) , 0 ) ;
F_38 ( V_4 , 0xe5 , ( 0x1 << 5 ) , 0 ) ;
F_38 ( V_4 , 0xe6 , ( 0x1 << 5 ) , 0 ) ;
V_669 = ( 0x1 << 2 ) |
( 0x1 << 3 ) | ( 0x1 << 4 ) | ( 0x1 << 5 ) ;
F_38 ( V_4 , 0xf9 , V_669 , 0 ) ;
F_38 ( V_4 , 0xfb , V_669 , 0 ) ;
} else {
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
if ( V_742 == V_743
&& V_321 == V_106 )
continue;
else if ( V_742 == V_744
&& V_321 == V_102 )
continue;
F_38 ( V_4 , ( V_321 == V_102 ) ?
0x8f : 0xa5 , ( 0x1 << 9 ) , 1 << 9 ) ;
if ( V_1304 == V_1311 ||
V_1304 == V_1312 ||
V_1304 == V_1309 ) {
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0xa6 : 0xa7 ,
( 0x3 << 8 ) , 0 ) ;
V_669 = ( 0x1 << 2 ) |
( 0x1 << 3 ) |
( 0x1 << 4 ) | ( 0x1 << 5 ) ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0xf9 : 0xfb ,
V_669 , 0 ) ;
if ( V_1304 == V_1311 ) {
if ( F_28 (
V_4 -> V_41 ) ) {
V_669 = ( 0x1 << 2 ) ;
V_13 = 1 << 2 ;
} else {
V_669 = ( 0x1 << 3 ) ;
V_13 = 1 << 3 ;
}
} else if ( V_1304 ==
V_1312 ) {
V_669 = ( 0x1 << 4 ) ;
V_13 = 1 << 4 ;
} else {
V_669 = ( 0x1 << 5 ) ;
V_13 = 1 << 5 ;
}
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0xf9 : 0xfb ,
V_669 , V_13 ) ;
V_669 = ( 0x1 << 5 ) ;
V_13 = 1 << 5 ;
F_38 ( V_4 , ( V_321 == V_102 ) ?
0xe5 : 0xe6 , V_669 , V_13 ) ;
} else {
if ( V_1304 == V_1313 ) {
V_669 = ( 0x3 << 8 ) ;
V_13 = 1 << 8 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0xa6
: 0xa7 , V_669 , V_13 ) ;
V_669 = ( 0x3 << 10 ) ;
V_13 = 1 << 10 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0xa6
: 0xa7 , V_669 , V_13 ) ;
} else if ( V_1304 ==
V_1314 ) {
V_669 = ( 0x3 << 8 ) ;
V_13 = 2 << 8 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0xa6
: 0xa7 , V_669 , V_13 ) ;
V_669 = ( 0x3 << 10 ) ;
V_13 = 2 << 10 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0xa6
: 0xa7 , V_669 , V_13 ) ;
} else {
V_669 = ( 0x3 << 8 ) ;
V_13 = 3 << 8 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0xa6
: 0xa7 , V_669 , V_13 ) ;
V_669 = ( 0x3 << 10 ) ;
V_13 = 3 << 10 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0xa6
: 0xa7 , V_669 , V_13 ) ;
F_169 ( V_4 , V_321 ) ;
V_1318 = 1 << 9 ;
F_38 ( V_4 ,
( V_321 ==
V_102 ) ? 0x8f
: 0xa5 , ( 0x1 << 9 ) ,
V_1318 ) ;
}
}
}
}
} else {
if ( ( V_1304 == V_1311 ) ||
( V_1304 == V_1312 ) ||
( V_1304 == V_1309 ) )
V_13 = 0x0 ;
else if ( V_1304 == V_1313 )
V_13 = 0x1 ;
else if ( V_1304 == V_1314 )
V_13 = 0x2 ;
else
V_13 = 0x3 ;
V_669 = ( ( 0x3 << 12 ) | ( 0x3 << 14 ) ) ;
V_13 = ( V_13 << 12 ) | ( V_13 << 14 ) ;
F_38 ( V_4 , 0xa6 , V_669 , V_13 ) ;
F_38 ( V_4 , 0xa7 , V_669 , V_13 ) ;
if ( ( V_1304 == V_1311 ) ||
( V_1304 == V_1312 ) ||
( V_1304 == V_1309 ) ) {
if ( V_1304 == V_1311 )
V_13 = 0x1 ;
if ( V_1304 == V_1312 )
V_13 = 0x2 ;
if ( V_1304 == V_1309 )
V_13 = 0x3 ;
V_669 = ( 0x3 << 4 ) ;
V_13 = ( V_13 << 4 ) ;
F_38 ( V_4 , 0x7a , V_669 , V_13 ) ;
F_38 ( V_4 , 0x7d , V_669 , V_13 ) ;
}
if ( V_742 == V_674 ) {
V_1318 = 0 ;
V_1319 = 0 ;
V_1320 = 0 ;
V_1322 = 0 ;
V_1323 = 0 ;
V_1324 = 0 ;
V_1325 = 0 ;
V_1321 = 0 ;
} else {
V_1318 = 1 ;
V_1319 = 1 ;
V_1320 = V_742 ;
V_1322 = 1 ;
V_1323 = 1 ;
V_1324 = 1 ;
V_1325 = 1 ;
V_1321 = 1 ;
}
V_1326 = ( ( 0x1 << 12 ) | ( 0x1 << 13 ) ) ;
V_1318 = ( V_1318 <<
12 ) | ( V_1318 << 13 ) ;
F_38 ( V_4 , 0xa5 , V_1326 ,
V_1318 ) ;
if ( ( V_1304 == V_1311 ) ||
( V_1304 == V_1312 ) ||
( V_1304 == V_1309 ) ) {
V_1327 = ( ( 0x1 << 8 ) | ( 0x7 << 3 ) ) ;
V_1329 = ( V_1319 << 8 ) |
( V_1320 << 3 ) ;
V_1328 = ( ( 0x1 << 5 ) |
( 0x1 << 12 ) |
( 0x1 << 1 ) | ( 0x1 << 0 ) ) ;
V_1330 = ( V_1322 <<
5 ) |
( V_1323 << 12 ) |
( V_1324 << 1 ) |
( V_1325 << 0 ) ;
F_38 ( V_4 , 0x78 , V_1327 , V_1329 ) ;
F_38 ( V_4 , 0xec , V_1328 , V_1330 ) ;
F_38 ( V_4 , 0x78 , ( 0x1 << 0 ) , ( V_1321 << 0 ) ) ;
F_67 ( 20 ) ;
F_38 ( V_4 , 0xec , ( 0x1 << 0 ) , 0 ) ;
}
}
}
int
F_74 ( struct V_3 * V_4 , T_4 V_1304 , T_5 * V_671 ,
T_4 V_1331 )
{
V_109 V_1332 , V_1333 ;
T_2 V_1334 = 0 ;
T_2 V_1335 = 0 ;
T_2 V_1336 = 0 ;
T_2 V_1337 = 0 ;
T_2 V_1338 = 0 ;
T_2 V_1339 = 0 ;
T_2 V_1340 = 0 ;
T_2 V_1341 = 0 ;
T_2 V_1342 = 0 ;
T_2 V_1343 = 0 ;
T_2 V_1344 = 0 ;
T_2 V_1345 = 0 ;
V_104 V_1346 [ 4 ] ;
T_4 V_299 = 0 , V_1347 = 0 ;
T_5 V_1348 ;
T_2 V_1349 ;
V_1334 = F_3 ( V_4 , 0xa6 ) ;
V_1335 = F_3 ( V_4 , 0xa7 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_1340 = F_3 ( V_4 , 0xf9 ) ;
V_1341 = F_3 ( V_4 , 0xfb ) ;
V_1336 = F_3 ( V_4 , 0x8f ) ;
V_1337 = F_3 ( V_4 , 0xa5 ) ;
V_1338 = F_3 ( V_4 , 0xe5 ) ;
V_1339 = F_3 ( V_4 , 0xe6 ) ;
} else {
V_1336 = F_3 ( V_4 , 0xa5 ) ;
V_1342 = F_3 ( V_4 , 0x78 ) ;
V_1343 = F_3 ( V_4 , 0xec ) ;
V_1344 = F_3 ( V_4 , 0x7a ) ;
V_1345 = F_3 ( V_4 , 0x7d ) ;
}
F_75 ( V_4 , V_1307 , V_1304 ) ;
V_1349 = F_3 ( V_4 , 0xca ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) )
F_5 ( V_4 , 0xca , 5 ) ;
for ( V_299 = 0 ; V_299 < 4 ; V_299 ++ )
V_671 [ V_299 ] = 0 ;
for ( V_1347 = 0 ; V_1347 < V_1331 ; V_1347 ++ ) {
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) ) {
V_1332 = F_3 ( V_4 , 0x1c9 ) ;
V_1333 = F_3 ( V_4 , 0x1ca ) ;
} else {
V_1332 = F_3 ( V_4 , 0x219 ) ;
V_1333 = F_3 ( V_4 , 0x21a ) ;
}
V_299 = 0 ;
V_1346 [ V_299 ++ ] = ( ( V_104 ) ( ( V_1332 & 0x3f ) << 2 ) ) >> 2 ;
V_1346 [ V_299 ++ ] = ( ( V_104 ) ( ( ( V_1332 >> 8 ) & 0x3f ) << 2 ) ) >> 2 ;
V_1346 [ V_299 ++ ] = ( ( V_104 ) ( ( V_1333 & 0x3f ) << 2 ) ) >> 2 ;
V_1346 [ V_299 ++ ] = ( ( V_104 ) ( ( ( V_1333 >> 8 ) & 0x3f ) << 2 ) ) >> 2 ;
for ( V_299 = 0 ; V_299 < 4 ; V_299 ++ )
V_671 [ V_299 ] += V_1346 [ V_299 ] ;
}
V_1348 = V_671 [ 3 ] & 0xff ;
V_1348 |= ( V_671 [ 2 ] & 0xff ) << 8 ;
V_1348 |= ( V_671 [ 1 ] & 0xff ) << 16 ;
V_1348 |= ( V_671 [ 0 ] & 0xff ) << 24 ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) )
F_5 ( V_4 , 0xca , V_1349 ) ;
F_5 ( V_4 , 0xa6 , V_1334 ) ;
F_5 ( V_4 , 0xa7 , V_1335 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_5 ( V_4 , 0xf9 , V_1340 ) ;
F_5 ( V_4 , 0xfb , V_1341 ) ;
F_5 ( V_4 , 0x8f , V_1336 ) ;
F_5 ( V_4 , 0xa5 , V_1337 ) ;
F_5 ( V_4 , 0xe5 , V_1338 ) ;
F_5 ( V_4 , 0xe6 , V_1339 ) ;
} else {
F_5 ( V_4 , 0xa5 , V_1336 ) ;
F_5 ( V_4 , 0x78 , V_1342 ) ;
F_5 ( V_4 , 0xec , V_1343 ) ;
F_5 ( V_4 , 0x7a , V_1344 ) ;
F_5 ( V_4 , 0x7d , V_1345 ) ;
}
return V_1348 ;
}
V_109 F_170 ( struct V_3 * V_4 )
{
T_2 V_1350 , V_1351 ;
T_2 V_1352 , V_1353 ;
T_2 V_1354 ;
T_2 V_1355 ;
T_2 V_1334 ;
T_2 V_1335 ;
T_2 V_1356 ;
T_2 V_1337 ;
T_2 V_1357 ;
T_2 V_1358 ;
T_5 V_1359 [ 4 ] ;
T_5 V_1360 [ 4 ] ;
T_2 V_1361 ;
V_109 V_20 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
T_2 V_1362 , V_1363 , V_1364 , V_1365 ;
T_2 V_1366 , V_1367 ;
T_2 V_1368 , V_1369 ;
T_5 V_1370 ;
T_2 V_1371 , V_1372 ;
T_2 V_1373 , V_1374 ;
T_2 V_1375 ;
T_2 V_1376 ;
V_1361 =
F_53 ( V_4 , V_916 ) ;
V_1334 = F_3 ( V_4 , 0xa6 ) ;
V_1335 = F_3 ( V_4 , 0xa7 ) ;
V_1356 = F_3 ( V_4 , 0x8f ) ;
V_1337 = F_3 ( V_4 , 0xa5 ) ;
V_1375 = F_3 ( V_4 , 0x1ae ) ;
V_1371 = F_3 ( V_4 , 0x346 ) ;
V_1372 = F_3 ( V_4 , 0x347 ) ;
V_1373 = F_3 ( V_4 , 0x344 ) ;
V_1374 = F_3 ( V_4 , 0x345 ) ;
F_8 ( V_4 , V_583 , 1 , 0x0A , 16 ,
& V_1364 ) ;
F_8 ( V_4 , V_583 , 1 , 0x0E , 16 ,
& V_1365 ) ;
F_8 ( V_4 , V_583 , 1 , 0x02 , 16 ,
& V_1366 ) ;
F_8 ( V_4 , V_583 , 1 , 0x03 , 16 ,
& V_1367 ) ;
F_5 ( V_4 , 0x1ae , 0x0 ) ;
V_1368 = 0x0 ;
V_1369 = 0x20 ;
F_6 ( V_4 , V_583 , 1 , 0x02 , 16 ,
& V_1368 ) ;
F_6 ( V_4 , V_583 , 1 , 0x03 , 16 ,
& V_1369 ) ;
V_1376 = V_1361 & 0x1c ;
F_48 ( V_4 , V_916 ,
V_1376 | 0x01 ) ;
F_35 ( V_4 , ( 0x1 << 1 ) ,
1 , 0 , 0 ,
V_320 ) ;
F_38 ( V_4 , 0xa6 , ( 0x1 << 7 ) , 0 ) ;
F_38 ( V_4 , 0xa7 , ( 0x1 << 7 ) , 0 ) ;
F_38 ( V_4 , 0x8f , ( 0x1 << 7 ) , ( 0x1 << 7 ) ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 7 ) , ( 0x1 << 7 ) ) ;
F_38 ( V_4 , 0xa6 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , 0xa7 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , 0x8f , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_67 ( 5 ) ;
F_38 ( V_4 , 0xa6 , ( 0x1 << 2 ) , 0 ) ;
F_38 ( V_4 , 0xa7 , ( 0x1 << 2 ) , 0 ) ;
F_38 ( V_4 , 0xa6 , ( 0x1 << 3 ) , 0 ) ;
F_38 ( V_4 , 0xa7 , ( 0x1 << 3 ) , 0 ) ;
F_38 ( V_4 , 0x8f , ( 0x1 << 3 ) , ( 0x1 << 3 ) ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 3 ) , ( 0x1 << 3 ) ) ;
F_38 ( V_4 , 0xa6 , ( 0x1 << 6 ) , 0 ) ;
F_38 ( V_4 , 0xa7 , ( 0x1 << 6 ) , 0 ) ;
F_38 ( V_4 , 0x8f , ( 0x1 << 6 ) , ( 0x1 << 6 ) ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 6 ) , ( 0x1 << 6 ) ) ;
V_1362 = 0xA3 ;
V_1363 = 0x0 ;
F_6 ( V_4 , V_583 , 1 , 0x0A , 16 ,
& V_1362 ) ;
F_6 ( V_4 , V_583 , 1 , 0x0E , 16 ,
& V_1363 ) ;
F_67 ( 3 ) ;
F_74 ( V_4 , V_1314 , V_1359 , 1 ) ;
F_48 ( V_4 , V_916 ,
V_1376 | 0x03 ) ;
F_67 ( 5 ) ;
F_74 ( V_4 , V_1314 , V_1360 , 1 ) ;
V_1363 = 0x7 ;
if ( V_1359 [ 1 ] + V_1360 [ 1 ] < - 30 ) {
V_1362 = 0x45 ;
V_1370 = 263 ;
} else if ( V_1359 [ 1 ] + V_1360 [ 1 ] < - 9 ) {
V_1362 = 0x200 ;
V_1370 = 467 ;
} else if ( V_1359 [ 1 ] + V_1360 [ 1 ] < 11 ) {
V_1362 = 0x266 ;
V_1370 = 634 ;
} else {
V_1362 = 0x2D5 ;
V_1370 = 816 ;
}
F_6 ( V_4 , V_583 , 1 , 0x0A , 16 ,
& V_1362 ) ;
F_6 ( V_4 , V_583 , 1 , 0x0E , 16 ,
& V_1363 ) ;
F_67 ( 3 ) ;
F_74 ( V_4 , V_1314 , V_1360 , 1 ) ;
F_48 ( V_4 , V_916 ,
V_1376 | 0x01 ) ;
F_67 ( 5 ) ;
F_74 ( V_4 , V_1314 , V_1359 , 1 ) ;
F_48 ( V_4 , V_916 ,
V_1361 ) ;
F_5 ( V_4 , 0xa6 , V_1334 ) ;
F_5 ( V_4 , 0xa7 , V_1335 ) ;
F_5 ( V_4 , 0x8f , V_1356 ) ;
F_5 ( V_4 , 0xa5 , V_1337 ) ;
F_5 ( V_4 , 0x1ae , V_1375 ) ;
F_5 ( V_4 , 0x346 , V_1371 ) ;
F_5 ( V_4 , 0x347 , V_1372 ) ;
F_5 ( V_4 , 0x344 , V_1373 ) ;
F_5 ( V_4 , 0x345 , V_1373 ) ;
F_6 ( V_4 , V_583 , 1 , 0x0A , 16 ,
& V_1364 ) ;
F_6 ( V_4 , V_583 , 1 , 0x0E , 16 ,
& V_1365 ) ;
F_6 ( V_4 , V_583 , 1 , 0x02 , 16 ,
& V_1366 ) ;
F_6 ( V_4 , V_583 , 1 , 0x03 , 16 ,
& V_1367 ) ;
V_1359 [ 0 ] = ( 179 * ( V_1359 [ 1 ] + V_1360 [ 1 ] )
+ 82 * ( V_1370 ) - 28861 +
128 ) / 256 ;
V_20 = ( V_109 ) V_4 -> V_230 ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_1361 =
F_53 ( V_4 , V_1377 ) ;
V_1334 = F_3 ( V_4 , 0xa6 ) ;
V_1335 = F_3 ( V_4 , 0xa7 ) ;
V_1356 = F_3 ( V_4 , 0x8f ) ;
V_1337 = F_3 ( V_4 , 0xa5 ) ;
V_1358 = F_3 ( V_4 , 0xca ) ;
F_48 ( V_4 , V_1377 , 0x01 ) ;
F_74 ( V_4 , V_1314 , V_1359 , 1 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 7 ) )
F_48 ( V_4 , V_1377 , 0x05 ) ;
F_74 ( V_4 , V_1314 , V_1360 , 1 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_48 ( V_4 , V_916 , 0x01 ) ;
else
F_48 ( V_4 , V_1377 , 0x01 ) ;
V_1359 [ 0 ] =
( 126 * ( V_1359 [ 1 ] + V_1360 [ 1 ] ) + 3987 ) / 64 ;
F_48 ( V_4 , V_1377 ,
V_1361 ) ;
F_5 ( V_4 , 0xca , V_1358 ) ;
F_5 ( V_4 , 0xa6 , V_1334 ) ;
F_5 ( V_4 , 0xa7 , V_1335 ) ;
F_5 ( V_4 , 0x8f , V_1356 ) ;
F_5 ( V_4 , 0xa5 , V_1337 ) ;
V_20 = ( V_109 ) V_4 -> V_230 ;
} else {
V_1354 =
F_53 ( V_4 , V_1378 ) ;
V_1355 =
F_53 ( V_4 , V_1379 ) ;
V_1350 =
F_53 ( V_4 , V_1380 ) ;
V_1351 =
F_53 ( V_4 , V_1381 ) ;
V_1352 =
F_53 ( V_4 , V_1382 ) ;
V_1353 =
F_53 ( V_4 , V_1383 ) ;
V_1357 = F_53 ( V_4 , V_1384 ) ;
V_1334 = F_3 ( V_4 , 0xa6 ) ;
V_1335 = F_3 ( V_4 , 0xa7 ) ;
V_1356 = F_3 ( V_4 , 0xa5 ) ;
V_1358 = F_3 ( V_4 , 0xca ) ;
F_48 ( V_4 , V_1380 , 0x01 ) ;
F_48 ( V_4 , V_1382 , 0x01 ) ;
F_48 ( V_4 , V_1381 , 0x08 ) ;
F_48 ( V_4 , V_1383 , 0x08 ) ;
F_48 ( V_4 , V_1378 , 0x04 ) ;
F_48 ( V_4 , V_1379 , 0x04 ) ;
F_48 ( V_4 , V_1384 , 0x00 ) ;
F_74 ( V_4 , V_1314 , V_1359 , 1 ) ;
F_171 ( V_4 , V_1385 , 0x80 ) ;
F_74 ( V_4 , V_1314 , V_1359 , 1 ) ;
F_171 ( V_4 , V_1385 , 0x80 ) ;
F_74 ( V_4 , V_1314 , V_1360 , 1 ) ;
F_171 ( V_4 , V_1385 , 0x80 ) ;
V_1359 [ 0 ] = ( V_1359 [ 0 ] + V_1360 [ 0 ] ) ;
V_1359 [ 1 ] = ( V_1359 [ 1 ] + V_1360 [ 1 ] ) ;
V_1359 [ 2 ] = ( V_1359 [ 2 ] + V_1360 [ 2 ] ) ;
V_1359 [ 3 ] = ( V_1359 [ 3 ] + V_1360 [ 3 ] ) ;
V_1359 [ 0 ] =
( V_1359 [ 0 ] + V_1359 [ 1 ] + V_1359 [ 2 ] +
V_1359 [ 3 ] ) ;
V_1359 [ 0 ] =
( V_1359 [ 0 ] +
( 8 * 32 ) ) * ( 950 - 350 ) / 63 + ( 350 * 8 ) ;
V_1359 [ 0 ] = ( V_1359 [ 0 ] - ( 8 * 420 ) ) / 38 ;
F_48 ( V_4 , V_1378 ,
V_1354 ) ;
F_48 ( V_4 , V_1379 ,
V_1355 ) ;
F_48 ( V_4 , V_1380 ,
V_1350 ) ;
F_48 ( V_4 , V_1382 ,
V_1352 ) ;
F_48 ( V_4 , V_1381 ,
V_1351 ) ;
F_48 ( V_4 , V_1383 ,
V_1353 ) ;
F_48 ( V_4 , V_1384 , V_1357 ) ;
F_5 ( V_4 , 0xca , V_1358 ) ;
F_5 ( V_4 , 0xa6 , V_1334 ) ;
F_5 ( V_4 , 0xa7 , V_1335 ) ;
F_5 ( V_4 , 0xa5 , V_1356 ) ;
}
return ( V_109 ) V_1359 [ 0 ] + V_20 ;
}
static void
F_172 ( struct V_3 * V_4 , T_4 V_1304 , T_4 * V_1386 )
{
T_4 V_321 ;
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
if ( V_1304 == V_1309 ) {
if ( V_321 == V_102 ) {
F_86 ( V_4 ,
V_1387 ,
V_1388 ,
V_1386 [ 2 *
V_321 ] <<
V_1389 ) ;
F_86 ( V_4 ,
V_1390 ,
V_1391 ,
V_1386 [ 2 * V_321 +
1 ] <<
V_1392 ) ;
} else {
F_86 ( V_4 ,
V_1393 ,
V_1388 ,
V_1386 [ 2 *
V_321 ] <<
V_1389 ) ;
F_86 ( V_4 ,
V_1394 ,
V_1391 ,
V_1386 [ 2 * V_321 +
1 ] <<
V_1392 ) ;
}
} else {
if ( V_321 == V_102 )
F_86 ( V_4 ,
V_1390 ,
V_1395 ,
V_1386 [ 2 *
V_321 ] <<
V_1396 ) ;
else
F_86 ( V_4 ,
V_1394 ,
V_1395 ,
V_1386 [ 2 *
V_321 ] <<
V_1396 ) ;
}
}
}
static void F_173 ( struct V_3 * V_4 )
{
T_2 V_1397 ;
T_2 V_1398 [ 2 ] ;
T_2 V_1399 [] = { 0xffff , 0xffff } ;
T_5 V_1400 ;
T_4 V_1401 , V_1402 ;
T_4 V_1403 = 0 ;
T_4 V_1404 ;
T_5 V_1405 [ 8 ] [ 4 ] = {
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 }
} ;
T_5 V_1406 [ 4 ] = { 0 , 0 , 0 , 0 } ;
T_5 V_1407 = V_1408 , V_1409 ;
T_5 V_1410 [ 4 ] ;
T_5 V_1411 [ 4 ] = { 0 , 0 , 0 , 0 } ;
T_5 V_1412 ;
T_4 V_1413 ;
T_4 V_321 ;
T_4 V_1414 ;
T_4 V_1304 ;
T_2 V_1415 , V_1416 ;
T_2 V_1417 , V_1418 ;
T_2 V_1419 , V_1420 ;
T_2 V_1421 , V_1422 ;
T_2 V_1423 , V_1424 ;
T_2 V_1425 ;
T_2 V_1426 , V_1427 ;
T_2 V_1428 , V_1429 ;
T_4 V_1430 ;
T_2 V_1431 , V_1432 ;
T_2 V_1433 , V_1434 ;
T_2 V_1435 , V_1436 ;
T_2 V_1437 , V_1438 ;
V_1431 =
V_1432 =
V_1433 =
V_1434 =
V_1435 =
V_1436 =
V_1437 =
V_1438 = 0 ;
V_1397 = F_50 ( V_4 , 0 , 0 ) ;
F_50 ( V_4 , ( 0x7 << 0 ) , 4 ) ;
F_61 ( V_4 , 0 , V_1398 ) ;
F_61 ( V_4 , 1 , V_1399 ) ;
V_1415 = F_3 ( V_4 , 0x91 ) ;
V_1416 = F_3 ( V_4 , 0x92 ) ;
V_1417 = F_3 ( V_4 , 0x8f ) ;
V_1418 = F_3 ( V_4 , 0xa5 ) ;
V_1419 = F_3 ( V_4 , 0xa6 ) ;
V_1420 = F_3 ( V_4 , 0xa7 ) ;
V_1421 = F_3 ( V_4 , 0xe7 ) ;
V_1422 = F_3 ( V_4 , 0xec ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1431 = F_3 ( V_4 , 0x342 ) ;
V_1432 = F_3 ( V_4 , 0x343 ) ;
V_1433 = F_3 ( V_4 , 0x346 ) ;
V_1434 = F_3 ( V_4 , 0x347 ) ;
}
V_1423 = F_3 ( V_4 , 0xe5 ) ;
V_1424 = F_3 ( V_4 , 0xe6 ) ;
V_1425 = F_3 ( V_4 , 0x78 ) ;
V_1426 = F_3 ( V_4 , 0xf9 ) ;
V_1427 = F_3 ( V_4 , 0xfb ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1435 = F_3 ( V_4 , 0x340 ) ;
V_1436 = F_3 ( V_4 , 0x341 ) ;
V_1437 = F_3 ( V_4 , 0x344 ) ;
V_1438 = F_3 ( V_4 , 0x345 ) ;
}
V_1428 = F_3 ( V_4 , 0x7a ) ;
V_1429 = F_3 ( V_4 , 0x7d ) ;
F_91 ( V_4 , V_745 , 0 ,
V_1439 ) ;
F_91 ( V_4 , V_747 , 1 ,
V_1439 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_167 (
V_4 ,
V_1296 ,
0 , 0 , 0 ) ;
else
F_66 ( V_4 , ( 0x1 << 0 ) , 0 , 0 , 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_167 (
V_4 ,
V_1297 ,
1 , 0 , 0 ) ;
else
F_66 ( V_4 , ( 0x1 << 1 ) , 1 , 0 , 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_35 ( V_4 , ( 0x1 << 7 ) ,
1 , 0 , 0 ,
V_318 ) ;
F_35 ( V_4 , ( 0x1 << 6 ) , 1 , 0 , 0 ,
V_318 ) ;
} else {
F_66 ( V_4 , ( 0x1 << 7 ) , 1 , 0 , 0 ) ;
F_66 ( V_4 , ( 0x1 << 6 ) , 1 , 0 , 0 ) ;
}
if ( F_28 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_35 (
V_4 , ( 0x1 << 5 ) ,
0 , 0 , 0 ,
V_318 ) ;
F_35 (
V_4 , ( 0x1 << 4 ) , 1 , 0 ,
0 ,
V_318 ) ;
} else {
F_66 ( V_4 , ( 0x1 << 5 ) , 0 , 0 , 0 ) ;
F_66 ( V_4 , ( 0x1 << 4 ) , 1 , 0 , 0 ) ;
}
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_35 (
V_4 , ( 0x1 << 4 ) ,
0 , 0 , 0 ,
V_318 ) ;
F_35 (
V_4 , ( 0x1 << 5 ) , 1 , 0 ,
0 ,
V_318 ) ;
} else {
F_66 ( V_4 , ( 0x1 << 4 ) , 0 , 0 , 0 ) ;
F_66 ( V_4 , ( 0x1 << 5 ) , 1 , 0 , 0 ) ;
}
}
V_1430 = F_132 (
(struct V_1 * ) V_4 ) ;
V_1413 = 8 ;
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
if ( ( V_1430 & ( 1 << V_321 ) ) == 0 )
continue;
F_168 ( V_4 , 0x0 , 0x0 ,
V_321 ==
V_102 ?
V_743 :
V_744 ,
V_1308 , V_1309 ) ;
F_168 ( V_4 , 0x0 , 0x0 ,
V_321 ==
V_102 ?
V_743 :
V_744 ,
V_1310 , V_1309 ) ;
for ( V_1401 = 0 ; V_1401 < V_1413 ; V_1401 ++ ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_86 ( V_4 , ( V_321 == V_102 ) ?
V_723 :
V_727 ,
V_724 , V_1401 ) ;
else
F_86 ( V_4 , V_728 |
( ( V_321 ==
V_102 ) ? V_490 :
V_491 ) ,
V_729 ,
V_1401 << V_1440 ) ;
F_74 ( V_4 , V_1309 ,
& V_1405 [ V_1401 ] [ 0 ] ,
V_1441 ) ;
}
for ( V_1404 = 0 ; V_1404 < 4 ; V_1404 ++ ) {
if ( ( V_321 == V_1404 / 2 ) &&
( V_1404 % 2 == 0 ) ) {
V_1407 = V_1408 ;
V_1402 = 0 ;
V_1412 =
V_1306 *
V_1441 + 1 ;
for ( V_1401 = 0 ; V_1401 < V_1413 ; V_1401 ++ ) {
V_1409 =
V_1405 [ V_1401 ] [ V_1404 ] *
V_1405 [ V_1401 ] [ V_1404 ] +
V_1405 [ V_1401 ] [ V_1404 +
1 ] *
V_1405 [ V_1401 ] [ V_1404 +
1 ] ;
if ( V_1409 < V_1407 ) {
V_1407 = V_1409 ;
V_1402 = V_1401 ;
}
if ( V_1405 [ V_1401 ] [ V_1404 ] <
V_1412 )
V_1412 =
V_1405 [ V_1401 ]
[ V_1404 ] ;
}
V_1403 = V_1402 ;
V_1411 [ V_1404 ] = V_1412 ;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_86 ( V_4 , ( V_321 == V_102 ) ?
V_723 :
V_727 ,
V_724 , V_1403 ) ;
else
F_86 ( V_4 , V_728 |
( ( V_321 ==
V_102 ) ? V_490 :
V_491 ) , V_729 ,
V_1403 << V_1440 ) ;
for ( V_1404 = 0 ; V_1404 < 4 ; V_1404 ++ ) {
if ( V_321 == V_1404 / 2 ) {
V_1410 [ V_1404 ] =
( V_1442 *
V_1441 ) -
V_1405 [ V_1403 ] [ V_1404 ] ;
if ( V_1410 [ V_1404 ] < 0 ) {
V_1410 [ V_1404 ] =
abs ( V_1410
[ V_1404 ] ) ;
V_1410 [ V_1404 ] +=
( V_1441 / 2 ) ;
V_1410 [ V_1404 ] /=
V_1441 ;
V_1410 [ V_1404 ] =
- V_1410 [
V_1404 ] ;
} else {
V_1410 [ V_1404 ] +=
( V_1441 / 2 ) ;
V_1410 [ V_1404 ] /=
V_1441 ;
}
if ( V_1411 [ V_1404 ] ==
V_1306 * V_1441 )
V_1410 [ V_1404 ] =
( V_1442 -
V_1306 - 1 ) ;
F_168 (
V_4 , 0x0 ,
( V_104 )
V_1410
[ V_1404 ] ,
( V_1404 / 2 == 0 ) ?
V_743 :
V_744 ,
( V_1404 % 2 == 0 ) ?
V_1308 : V_1310 ,
V_1309 ) ;
}
}
}
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
if ( ( V_1430 & ( 1 << V_321 ) ) == 0 )
continue;
for ( V_1414 = 0 ; V_1414 < 2 ; V_1414 ++ ) {
if ( V_1414 == 0 ) {
V_1304 = V_1311 ;
V_1400 = V_1443 ;
} else {
V_1304 = V_1312 ;
V_1400 = V_1444 ;
}
F_168 ( V_4 , 0x0 , 0x0 ,
V_321 ==
V_102 ?
V_743
:
V_744 ,
V_1308 , V_1304 ) ;
F_168 ( V_4 , 0x0 , 0x0 ,
V_321 ==
V_102 ?
V_743
:
V_744 ,
V_1310 , V_1304 ) ;
F_74 ( V_4 , V_1304 , V_1406 ,
V_1441 ) ;
for ( V_1404 = 0 ; V_1404 < 4 ; V_1404 ++ ) {
if ( V_321 == V_1404 / 2 ) {
V_1410 [ V_1404 ] =
( V_1400 *
V_1441 ) -
V_1406 [ V_1404 ] ;
if ( V_1410 [ V_1404 ] <
0 ) {
V_1410 [ V_1404 ]
= abs (
V_1410
[ V_1404 ] ) ;
V_1410 [ V_1404 ]
+= ( V_1441
/ 2 ) ;
V_1410 [ V_1404 ]
/= V_1441 ;
V_1410 [ V_1404 ]
= - V_1410
[ V_1404 ] ;
} else {
V_1410 [ V_1404 ]
+= ( V_1441
/ 2 ) ;
V_1410 [ V_1404 ]
/= V_1441 ;
}
F_168 (
V_4 , 0x0 ,
( V_104 )
V_1410
[ V_321 *
2 ] ,
( V_321 == V_102 ) ?
V_743 :
V_744 ,
( V_1404 % 2 == 0 ) ?
V_1308 :
V_1310 ,
V_1304 ) ;
}
}
}
}
F_5 ( V_4 , 0x91 , V_1415 ) ;
F_5 ( V_4 , 0x92 , V_1416 ) ;
F_92 ( V_4 , V_746 ) ;
F_38 ( V_4 , 0xe7 , ( 0x1 << 0 ) , 1 << 0 ) ;
F_38 ( V_4 , 0x78 , ( 0x1 << 0 ) , 1 << 0 ) ;
F_38 ( V_4 , 0xe7 , ( 0x1 << 0 ) , 0 ) ;
F_38 ( V_4 , 0xec , ( 0x1 << 0 ) , 1 << 0 ) ;
F_38 ( V_4 , 0x78 , ( 0x1 << 1 ) , 1 << 1 ) ;
F_38 ( V_4 , 0xec , ( 0x1 << 0 ) , 0 ) ;
F_5 ( V_4 , 0x8f , V_1417 ) ;
F_5 ( V_4 , 0xa5 , V_1418 ) ;
F_5 ( V_4 , 0xa6 , V_1419 ) ;
F_5 ( V_4 , 0xa7 , V_1420 ) ;
F_5 ( V_4 , 0xe7 , V_1421 ) ;
F_5 ( V_4 , 0xec , V_1422 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_5 ( V_4 , 0x342 , V_1431 ) ;
F_5 ( V_4 , 0x343 , V_1432 ) ;
F_5 ( V_4 , 0x346 , V_1433 ) ;
F_5 ( V_4 , 0x347 , V_1434 ) ;
}
F_5 ( V_4 , 0xe5 , V_1423 ) ;
F_5 ( V_4 , 0xe6 , V_1424 ) ;
F_5 ( V_4 , 0x78 , V_1425 ) ;
F_5 ( V_4 , 0xf9 , V_1426 ) ;
F_5 ( V_4 , 0xfb , V_1427 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_5 ( V_4 , 0x340 , V_1435 ) ;
F_5 ( V_4 , 0x341 , V_1436 ) ;
F_5 ( V_4 , 0x344 , V_1437 ) ;
F_5 ( V_4 , 0x345 , V_1438 ) ;
}
F_5 ( V_4 , 0x7a , V_1428 ) ;
F_5 ( V_4 , 0x7d , V_1429 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_4 -> V_725 . V_726 [ 0 ] =
F_53 ( V_4 , V_723 ) ;
V_4 -> V_725 . V_726 [ 1 ] =
F_53 ( V_4 , V_727 ) ;
} else {
V_4 -> V_725 . V_726 [ 0 ] =
F_53 ( V_4 ,
V_728 |
V_490 ) ;
V_4 -> V_725 . V_726 [ 1 ] =
F_53 ( V_4 ,
V_728 |
V_491 ) ;
}
V_4 -> V_725 . V_730 [ 0 ] =
F_3 ( V_4 , 0x1a6 ) ;
V_4 -> V_725 . V_730 [ 1 ] =
F_3 ( V_4 , 0x1ac ) ;
V_4 -> V_725 . V_730 [ 2 ] =
F_3 ( V_4 , 0x1b2 ) ;
V_4 -> V_725 . V_730 [ 3 ] =
F_3 ( V_4 , 0x1b8 ) ;
V_4 -> V_725 . V_730 [ 4 ] =
F_3 ( V_4 , 0x1a4 ) ;
V_4 -> V_725 . V_730 [ 5 ] =
F_3 ( V_4 , 0x1aa ) ;
V_4 -> V_725 . V_730 [ 6 ] =
F_3 ( V_4 , 0x1b0 ) ;
V_4 -> V_725 . V_730 [ 7 ] =
F_3 ( V_4 , 0x1b6 ) ;
V_4 -> V_725 . V_730 [ 8 ] =
F_3 ( V_4 , 0x1a5 ) ;
V_4 -> V_725 . V_730 [ 9 ] =
F_3 ( V_4 , 0x1ab ) ;
V_4 -> V_725 . V_730 [ 10 ] =
F_3 ( V_4 , 0x1b1 ) ;
V_4 -> V_725 . V_730 [ 11 ] =
F_3 ( V_4 , 0x1b7 ) ;
V_4 -> V_722 = V_4 -> V_41 ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_4 -> V_725 . V_732 [ 0 ] =
F_53 ( V_4 , V_723 ) ;
V_4 -> V_725 . V_732 [ 1 ] =
F_53 ( V_4 , V_727 ) ;
} else {
V_4 -> V_725 . V_732 [ 0 ] =
F_53 ( V_4 ,
V_728 |
V_490 ) ;
V_4 -> V_725 . V_732 [ 1 ] =
F_53 ( V_4 ,
V_728 |
V_491 ) ;
}
V_4 -> V_725 . V_733 [ 0 ] =
F_3 ( V_4 , 0x1a6 ) ;
V_4 -> V_725 . V_733 [ 1 ] =
F_3 ( V_4 , 0x1ac ) ;
V_4 -> V_725 . V_733 [ 2 ] =
F_3 ( V_4 , 0x1b2 ) ;
V_4 -> V_725 . V_733 [ 3 ] =
F_3 ( V_4 , 0x1b8 ) ;
V_4 -> V_725 . V_733 [ 4 ] =
F_3 ( V_4 , 0x1a4 ) ;
V_4 -> V_725 . V_733 [ 5 ] =
F_3 ( V_4 , 0x1aa ) ;
V_4 -> V_725 . V_733 [ 6 ] =
F_3 ( V_4 , 0x1b0 ) ;
V_4 -> V_725 . V_733 [ 7 ] =
F_3 ( V_4 , 0x1b6 ) ;
V_4 -> V_725 . V_733 [ 8 ] =
F_3 ( V_4 , 0x1a5 ) ;
V_4 -> V_725 . V_733 [ 9 ] =
F_3 ( V_4 , 0x1ab ) ;
V_4 -> V_725 . V_733 [ 10 ] =
F_3 ( V_4 , 0x1b1 ) ;
V_4 -> V_725 . V_733 [ 11 ] =
F_3 ( V_4 , 0x1b7 ) ;
V_4 -> V_731 = V_4 -> V_41 ;
}
F_50 ( V_4 , ( 0x7 << 0 ) , V_1397 ) ;
F_61 ( V_4 , 1 , V_1398 ) ;
}
static void F_174 ( struct V_3 * V_4 , T_4 V_1304 )
{
T_5 V_1400 ;
T_2 V_1397 ;
T_2 V_1398 [ 2 ] ;
T_2 V_1445 [ 2 ] , V_1446 [ 2 ] ;
T_2 V_1447 [ 2 ] , V_1448 [ 2 ] ;
T_2 V_881 ;
T_2 V_1399 [] = { 0xffff , 0xffff } ;
T_2 V_1449 , V_1450 , V_1451 ;
T_4 V_1401 , V_1402 , V_1452 [ 4 ] ;
T_4 V_1403 [ 4 ] = { 0 , 0 , 0 , 0 } ;
T_4 V_1404 , V_299 ;
T_5 V_1405 [ 4 ] [ 4 ] = {
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 } ,
{ 0 , 0 , 0 , 0 }
} ;
T_5 V_1453 [ 4 ] [ 2 ] = {
{ 0 , 0 } ,
{ 0 , 0 } ,
{ 0 , 0 } ,
{ 0 , 0 }
} ;
T_5 V_1407 , V_1409 ;
T_5 V_1410 [ 4 ] ;
T_5 V_1411 [ 4 ] = { 0 , 0 , 0 , 0 } ;
T_5 V_1412 ;
switch ( V_1304 ) {
case V_1309 :
V_1400 = V_1442 ;
break;
case V_1311 :
V_1400 = V_497 ;
break;
case V_1312 :
V_1400 = V_1454 ;
break;
default:
return;
break;
}
V_1397 = F_50 ( V_4 , 0 , 0 ) ;
F_50 ( V_4 , ( 0x7 << 0 ) , 4 ) ;
F_61 ( V_4 , 0 , V_1398 ) ;
F_61 ( V_4 , 1 , V_1399 ) ;
V_1449 = ( V_1304 == V_1309 ) ? 0x6 : 0x4 ;
V_881 =
F_28 ( V_4 -> V_41 ) ? 0x140 : 0x110 ;
V_1447 [ 0 ] = F_3 ( V_4 , 0x91 ) ;
V_1448 [ 0 ] = F_53 ( V_4 , V_1455 ) ;
F_5 ( V_4 , 0x91 , V_881 ) ;
F_48 ( V_4 , V_1455 , V_1449 ) ;
V_1447 [ 1 ] = F_3 ( V_4 , 0x92 ) ;
V_1448 [ 1 ] = F_53 ( V_4 , V_1456 ) ;
F_5 ( V_4 , 0x92 , V_881 ) ;
F_48 ( V_4 , V_1456 , V_1449 ) ;
V_1450 = V_1457 | V_1458 |
V_1459 ;
V_1446 [ 0 ] =
F_53 ( V_4 , V_1460 ) & V_1450 ;
V_1446 [ 1 ] =
F_53 ( V_4 , V_1461 ) & V_1450 ;
F_86 ( V_4 , V_1460 , V_1450 , 0 ) ;
F_86 ( V_4 , V_1461 , V_1450 , 0 ) ;
V_1451 = V_1462 | V_1463 |
V_1464 ;
V_1445 [ 0 ] =
F_53 ( V_4 , V_1465 ) & V_1451 ;
V_1445 [ 1 ] =
F_53 ( V_4 , V_1466 ) & V_1451 ;
F_75 ( V_4 , V_1307 , V_1304 ) ;
F_168 ( V_4 , 0x0 , 0x0 , V_1307 ,
V_1308 , V_1304 ) ;
F_168 ( V_4 , 0x0 , 0x0 , V_1307 ,
V_1310 , V_1304 ) ;
for ( V_1401 = 0 ; V_1401 < 4 ; V_1401 ++ ) {
V_1452 [ 0 ] = V_1452 [ 1 ] = V_1452 [ 2 ] = V_1452 [ 3 ] = V_1401 ;
if ( V_1304 != V_1312 )
F_172 ( V_4 , V_1304 , V_1452 ) ;
F_74 ( V_4 , V_1304 , & V_1405 [ V_1401 ] [ 0 ] ,
V_1441 ) ;
if ( ( V_1304 == V_1311 )
|| ( V_1304 == V_1312 ) ) {
for ( V_299 = 0 ; V_299 < 2 ; V_299 ++ )
V_1453 [ V_1401 ] [ V_299 ] =
F_175 ( V_1405 [ V_1401 ] [ V_299 * 2 + 0 ] ,
V_1405 [ V_1401 ] [ V_299 * 2 + 1 ] ) ;
}
}
for ( V_1404 = 0 ; V_1404 < 4 ; V_1404 ++ ) {
V_1407 = V_1408 ;
V_1402 = 0 ;
V_1412 = V_1306 * V_1441 + 1 ;
for ( V_1401 = 0 ; V_1401 < 4 ; V_1401 ++ ) {
V_1409 = abs ( ( ( V_1304 == V_1309 ) ?
V_1405 [ V_1401 ] [ V_1404 ] :
V_1453 [ V_1401 ] [ V_1404 / 2 ] ) -
( V_1400 * V_1441 ) ) ;
if ( V_1409 < V_1407 ) {
V_1407 = V_1409 ;
V_1402 = V_1401 ;
}
if ( V_1405 [ V_1401 ] [ V_1404 ] < V_1412 )
V_1412 = V_1405 [ V_1401 ] [ V_1404 ] ;
}
V_1403 [ V_1404 ] = V_1402 ;
V_1411 [ V_1404 ] = V_1412 ;
}
if ( V_1304 != V_1312 )
F_172 ( V_4 , V_1304 , V_1403 ) ;
for ( V_1404 = 0 ; V_1404 < 4 ; V_1404 ++ ) {
V_1410 [ V_1404 ] =
( V_1400 * V_1441 ) -
V_1405 [ V_1403 [ V_1404 ] ] [ V_1404 ] ;
if ( V_1410 [ V_1404 ] < 0 ) {
V_1410 [ V_1404 ] =
abs ( V_1410 [ V_1404 ] ) ;
V_1410 [ V_1404 ] +=
( V_1441 / 2 ) ;
V_1410 [ V_1404 ] /= V_1441 ;
V_1410 [ V_1404 ] =
- V_1410 [ V_1404 ] ;
} else {
V_1410 [ V_1404 ] +=
( V_1441 / 2 ) ;
V_1410 [ V_1404 ] /= V_1441 ;
}
if ( V_1411 [ V_1404 ] ==
V_1306 * V_1441 )
V_1410 [ V_1404 ] =
( V_1400 - V_1306 - 1 ) ;
F_168 ( V_4 , 0x0 ,
( V_104 )
V_1410 [ V_1404 ] ,
( V_1404 / 2 ==
0 ) ? V_743 :
V_744 ,
( V_1404 % 2 ==
0 ) ? V_1308 : V_1310 ,
V_1304 ) ;
}
F_86 ( V_4 , V_1460 , V_1450 , V_1446 [ 0 ] ) ;
F_86 ( V_4 , V_1461 , V_1450 , V_1446 [ 1 ] ) ;
if ( V_1445 [ 0 ] == V_1462 )
F_75 ( V_4 , V_743 ,
V_1309 ) ;
else if ( V_1445 [ 0 ] == V_1463 )
F_75 ( V_4 , V_743 ,
V_1311 ) ;
else if ( V_1445 [ 0 ] == V_1464 )
F_75 ( V_4 , V_743 ,
V_1312 ) ;
else
F_75 ( V_4 , V_743 ,
V_1312 ) ;
if ( V_1445 [ 1 ] == V_1462 )
F_75 ( V_4 , V_744 ,
V_1309 ) ;
else if ( V_1445 [ 1 ] == V_1463 )
F_75 ( V_4 , V_744 ,
V_1311 ) ;
else if ( V_1445 [ 1 ] == V_1464 )
F_75 ( V_4 , V_744 ,
V_1312 ) ;
else
F_75 ( V_4 , V_744 ,
V_1312 ) ;
F_75 ( V_4 , V_674 , V_1304 ) ;
F_5 ( V_4 , 0x91 , V_1447 [ 0 ] ) ;
F_48 ( V_4 , V_1455 , V_1448 [ 0 ] ) ;
F_5 ( V_4 , 0x92 , V_1447 [ 1 ] ) ;
F_48 ( V_4 , V_1456 , V_1448 [ 1 ] ) ;
F_50 ( V_4 , ( 0x7 << 0 ) , V_1397 ) ;
F_61 ( V_4 , 1 , V_1398 ) ;
F_129 ( V_4 ) ;
}
void F_123 ( struct V_3 * V_4 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_173 ( V_4 ) ;
} else {
F_174 ( V_4 , V_1309 ) ;
F_174 ( V_4 , V_1311 ) ;
F_174 ( V_4 , V_1312 ) ;
}
}
int
F_176 ( struct V_3 * V_4 , struct V_1467 * V_1468 )
{
V_109 V_1469 , V_1470 , V_1471 ;
V_109 V_1472 , V_1473 ;
V_1469 = 0 ;
V_1470 = V_1468 -> V_1474 & V_1475 ;
V_1471 = ( V_1468 -> V_1474 & V_1476 ) >> 8 ;
if ( V_1470 > 127 )
V_1470 -= 256 ;
if ( V_1471 > 127 )
V_1471 -= 256 ;
V_1472 = V_1468 -> V_1477 & 0x00ff ;
V_1473 = V_1468 -> V_1478 & 0x00ff ;
if ( V_1473 > 127 )
V_1473 -= 256 ;
if ( ( ( V_1470 == 16 ) || ( V_1470 == 32 ) ) ) {
V_1470 = V_1471 ;
V_1471 = V_1473 ;
}
if ( V_4 -> V_61 -> V_1479 == V_1480 )
V_1469 = ( V_1470 > V_1471 ) ? V_1470 : V_1471 ;
else if ( V_4 -> V_61 -> V_1479 == V_1481 )
V_1469 = ( V_1470 < V_1471 ) ? V_1470 : V_1471 ;
else if ( V_4 -> V_61 -> V_1479 == V_1482 )
V_1469 = ( V_1470 + V_1471 ) >> 1 ;
return V_1469 ;
}
static void
F_177 ( struct V_3 * V_4 , struct V_1483 * V_1484 ,
T_2 V_1485 )
{
T_2 V_1486 ;
T_1 * V_1487 = NULL ;
V_1487 = F_178 ( sizeof( T_1 ) * V_1485 , V_1488 ) ;
if ( V_1487 == NULL )
return;
if ( V_4 -> V_241 )
F_32 ( V_4 , true ) ;
for ( V_1486 = 0 ; V_1486 < V_1485 ; V_1486 ++ )
V_1487 [ V_1486 ] = ( ( ( ( unsigned int ) V_1484 [ V_1486 ] . V_240 ) & 0x3ff ) << 10 ) |
( ( ( unsigned int ) V_1484 [ V_1486 ] . V_1489 ) & 0x3ff ) ;
F_6 ( V_4 , V_1490 , V_1485 , 0 , 32 ,
V_1487 ) ;
F_179 ( V_1487 ) ;
if ( V_4 -> V_241 )
F_32 ( V_4 , false ) ;
}
static T_2
F_180 ( struct V_3 * V_4 , T_1 V_1491 , T_2 V_1492 ,
T_4 V_1493 )
{
T_4 V_1494 , V_1495 ;
T_2 V_1485 , V_1486 , V_1496 ;
T_5 V_1497 = 0 , V_1498 = 0 ;
T_1 V_26 ;
struct V_1483 * V_1484 = NULL ;
V_1495 = F_34 ( V_4 -> V_41 ) ;
V_1494 = ( V_1495 == 1 ) ? 40 : 20 ;
V_26 = ( V_1494 << 3 ) ;
if ( V_1493 == 1 ) {
V_1496 = F_3 ( V_4 , 0x01 ) ;
V_1496 = ( V_1496 >> 15 ) & 1 ;
V_1494 = ( V_1496 == 1 ) ? 82 : 80 ;
V_1494 = ( V_1495 == 1 ) ? ( V_1494 << 1 ) : V_1494 ;
V_26 = ( V_1494 << 1 ) ;
}
V_1484 = F_178 ( sizeof( struct V_1483 ) * V_26 , V_1488 ) ;
if ( V_1484 == NULL )
return 0 ;
V_1485 = ( T_2 ) V_26 ;
V_1498 = ( ( V_1491 * 36 ) / V_1494 ) / 100 ;
V_1497 = 0 ;
for ( V_1486 = 0 ; V_1486 < V_1485 ; V_1486 ++ ) {
V_1484 [ V_1486 ] = F_181 ( V_1497 ) ;
V_1497 += V_1498 ;
V_1484 [ V_1486 ] . V_1489 = ( T_5 ) FLOAT ( V_1484 [ V_1486 ] . V_1489 * V_1492 ) ;
V_1484 [ V_1486 ] . V_240 = ( T_5 ) FLOAT ( V_1484 [ V_1486 ] . V_240 * V_1492 ) ;
}
F_177 ( V_4 , V_1484 , V_1485 ) ;
F_179 ( V_1484 ) ;
return V_1485 ;
}
static void
F_182 ( struct V_3 * V_4 , T_2 V_1485 , T_2 V_1499 ,
T_2 V_1500 , T_4 V_1501 , T_4 V_1493 ,
bool V_1502 )
{
T_2 V_1503 ;
T_4 V_1494 , V_1504 ;
T_2 V_1277 ;
T_2 V_1505 , V_1506 , V_1507 ,
V_1508 ;
if ( V_4 -> V_241 )
F_32 ( V_4 , true ) ;
V_1494 = 20 ;
if ( F_34 ( V_4 -> V_41 ) )
V_1494 = 40 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1505 = F_3 ( V_4 , 0x342 ) & ( 0x1 << 7 ) ;
V_1506 = F_3 ( V_4 , 0x343 ) & ( 0x1 << 7 ) ;
if ( V_1505 | V_1506 ) {
V_1507 = F_3 ( V_4 , 0x340 ) &
( 0x7 << 8 ) ;
V_1508 = F_3 ( V_4 , 0x341 ) &
( 0x7 << 8 ) ;
} else {
F_35 (
V_4 ,
( 0x1 << 7 ) ,
F_33
( V_4 ,
0 ) , 0 , 0 ,
V_319 ) ;
V_4 -> V_1509 = true ;
V_1507 = F_3 ( V_4 , 0x340 ) &
( 0x7 << 8 ) ;
V_1508 = F_3 ( V_4 , 0x341 ) &
( 0x7 << 8 ) ;
}
}
if ( ( V_4 -> V_766 & V_1510 ) == 0 ) {
F_8 ( V_4 , V_791 , 1 , 87 , 16 ,
& V_1503 ) ;
V_4 -> V_766 =
V_1510 | ( V_1503 & V_1511 ) ;
}
if ( V_1502 ) {
V_1503 = ( V_1494 == 20 ) ? 100 : 71 ;
V_1503 = ( V_1503 << 8 ) + V_1503 ;
F_6 ( V_4 , V_791 , 1 , 87 , 16 ,
& V_1503 ) ;
}
if ( V_4 -> V_241 )
F_32 ( V_4 , false ) ;
F_5 ( V_4 , 0xc6 , V_1485 - 1 ) ;
if ( V_1499 != 0xffff )
F_5 ( V_4 , 0xc4 , V_1499 - 1 ) ;
else
F_5 ( V_4 , 0xc4 , V_1499 ) ;
F_5 ( V_4 , 0xc5 , V_1500 ) ;
V_1277 = F_3 ( V_4 , 0xa1 ) ;
F_37 ( V_4 , 0xa1 , V_891 ) ;
if ( V_1501 ) {
F_36 ( V_4 , 0xc2 , 0x7FFF ) ;
F_37 ( V_4 , 0xc2 , 0x8000 ) ;
} else {
V_1504 = ( V_1493 == 1 ) ? 0x5 : 0x1 ;
F_5 ( V_4 , 0xc3 , V_1504 ) ;
}
F_93 ( ( ( F_3 ( V_4 , 0xa4 ) & 0x1 ) == 1 ) , 1000 ) ;
F_5 ( V_4 , 0xa1 , V_1277 ) ;
}
int
F_73 ( struct V_3 * V_4 , T_1 V_1491 , T_2 V_1492 ,
T_4 V_1501 , T_4 V_1493 , bool V_1502 )
{
T_2 V_1485 ;
T_2 V_1499 = 0xffff ;
T_2 V_1500 = 0 ;
V_1485 = F_180 ( V_4 , V_1491 , V_1492 ,
V_1493 ) ;
if ( V_1485 == 0 )
return - V_1512 ;
F_182 ( V_4 , V_1485 , V_1499 , V_1500 , V_1501 ,
V_1493 , V_1502 ) ;
return 0 ;
}
void F_72 ( struct V_3 * V_4 )
{
T_2 V_1513 ;
T_2 V_1503 ;
if ( V_4 -> V_241 )
F_32 ( V_4 , true ) ;
V_1513 = F_3 ( V_4 , 0xc7 ) ;
if ( V_1513 & 0x1 )
F_37 ( V_4 , 0xc3 , V_1514 ) ;
else if ( V_1513 & 0x2 )
F_36 ( V_4 , 0xc2 ,
( T_2 ) ~ V_1515 ) ;
F_36 ( V_4 , 0xc3 , ( T_2 ) ~ ( 0x1 << 2 ) ) ;
if ( ( V_4 -> V_766 & V_1510 ) != 0 ) {
V_1503 = V_4 -> V_766 & V_1511 ;
F_6 ( V_4 , V_791 , 1 , 87 , 16 ,
& V_1503 ) ;
V_4 -> V_766 = 0 ;
}
if ( F_24 ( V_4 -> V_10 . V_11 , 7 ) || F_2 ( V_4 -> V_10 . V_11 , 8 ) ) {
if ( V_4 -> V_1509 ) {
F_35 (
V_4 ,
( 0x1 << 7 ) ,
0 , 0 , 1 ,
V_319 ) ;
V_4 -> V_1509 = false ;
}
}
if ( V_4 -> V_241 )
F_32 ( V_4 , false ) ;
}
static T_1 * F_183 ( struct V_3 * V_4 )
{
T_1 * V_711 = NULL ;
T_3 V_1516 = V_4 -> V_10 . V_11 ;
if ( F_52 ( V_4 ) ) {
V_711 =
F_84 ( V_4 ) ;
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
if ( F_24 ( V_1516 , 3 ) )
V_711 = V_862 ;
else if ( F_24 ( V_1516 , 4 ) )
V_711 =
( V_4 -> V_43 . V_215 == 3 ) ?
V_863 :
V_864 ;
else
V_711 = V_865 ;
} else {
if ( F_2 ( V_1516 , 7 ) ) {
if ( V_4 -> V_10 . V_277 == 3 )
V_711 =
V_867 ;
else if ( V_4 -> V_10 . V_277 == 5 )
V_711 =
V_866 ;
} else {
if ( F_2 ( V_1516 , 5 ) &&
( V_4 -> V_42 . V_215 == 3 ) )
V_711 =
V_868 ;
else
V_711 =
V_869 ;
}
}
}
return V_711 ;
}
struct V_837 F_124 ( struct V_3 * V_4 )
{
T_2 V_1517 [ 2 ] , V_1518 [ 2 ] ;
T_4 V_1519 ;
struct V_837 V_838 ;
T_1 * V_711 = NULL ;
if ( V_4 -> V_63 == V_66 ) {
if ( V_4 -> V_241 )
F_32 ( V_4 , true ) ;
F_8 ( V_4 , V_304 , 2 , 0x110 , 16 ,
V_1518 ) ;
if ( V_4 -> V_241 )
F_32 ( V_4 , false ) ;
for ( V_1519 = 0 ; V_1519 < 2 ; V_1519 ++ ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_838 . V_1520 [ V_1519 ] =
V_1518 [ V_1519 ] & 0x0007 ;
V_838 . V_1521 [ V_1519 ] =
( ( V_1518 [ V_1519 ] & 0x00F8 ) >> 3 ) ;
V_838 . V_1522 [ V_1519 ] =
( ( V_1518 [ V_1519 ] & 0x0F00 ) >> 8 ) ;
V_838 . V_1523 [ V_1519 ] =
( ( V_1518 [ V_1519 ] & 0x7000 ) >> 12 ) ;
V_838 . V_1524 [ V_1519 ] =
( ( V_1518 [ V_1519 ] & 0x8000 ) >> 15 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_838 . V_1520 [ V_1519 ] =
V_1518 [ V_1519 ] & 0x000F ;
V_838 . V_1521 [ V_1519 ] =
( ( V_1518 [ V_1519 ] & 0x00F0 ) >> 4 ) ;
V_838 . V_1522 [ V_1519 ] =
( ( V_1518 [ V_1519 ] & 0x0F00 ) >> 8 ) ;
V_838 . V_1523 [ V_1519 ] =
( ( V_1518 [ V_1519 ] & 0x7000 ) >> 12 ) ;
} else {
V_838 . V_1520 [ V_1519 ] =
V_1518 [ V_1519 ] & 0x0003 ;
V_838 . V_1521 [ V_1519 ] =
( ( V_1518 [ V_1519 ] & 0x000C ) >> 2 ) ;
V_838 . V_1522 [ V_1519 ] =
( ( V_1518 [ V_1519 ] & 0x0070 ) >> 4 ) ;
V_838 . V_1523 [ V_1519 ] =
( ( V_1518 [ V_1519 ] & 0x0380 ) >> 7 ) ;
}
}
} else {
T_3 V_1516 = V_4 -> V_10 . V_11 ;
V_1517 [ 0 ] = ( F_3 ( V_4 , 0x1ed ) >> 8 ) & 0x7f ;
V_1517 [ 1 ] = ( F_3 ( V_4 , 0x1ee ) >> 8 ) & 0x7f ;
for ( V_1519 = 0 ; V_1519 < 2 ; V_1519 ++ ) {
if ( F_2 ( V_1516 , 3 ) ) {
V_711 =
F_183 ( V_4 ) ;
if ( F_2 ( V_1516 , 7 ) ) {
V_838 . V_1520 [ V_1519 ] =
( V_711
[ V_1517 [ V_1519 ] ]
>> 16 ) & 0x7 ;
V_838 . V_1521 [ V_1519 ] =
( V_711
[ V_1517 [ V_1519 ] ]
>> 19 ) & 0x1f ;
V_838 . V_1522 [ V_1519 ] =
( V_711
[ V_1517 [ V_1519 ] ]
>> 24 ) & 0xf ;
V_838 . V_1523 [ V_1519 ] =
( V_711
[ V_1517 [ V_1519 ] ]
>> 28 ) & 0x7 ;
V_838 . V_1524 [ V_1519 ] =
( V_711
[ V_1517 [ V_1519 ] ]
>> 31 ) & 0x1 ;
} else {
V_838 . V_1520 [ V_1519 ] =
( V_711
[ V_1517 [ V_1519 ] ]
>> 16 ) & 0xf ;
V_838 . V_1521 [ V_1519 ] =
( V_711
[ V_1517 [ V_1519 ] ]
>> 20 ) & 0xf ;
V_838 . V_1522 [ V_1519 ] =
( V_711
[ V_1517 [ V_1519 ] ]
>> 24 ) & 0xf ;
V_838 . V_1523 [ V_1519 ] =
( V_711
[ V_1517 [ V_1519 ] ]
>> 28 ) & 0x7 ;
}
} else {
V_838 . V_1520 [ V_1519 ] =
( V_873 [ V_1517 [ V_1519 ] ] >>
16 ) & 0x3 ;
V_838 . V_1521 [ V_1519 ] =
( V_873 [ V_1517 [ V_1519 ] ] >>
18 ) & 0x3 ;
V_838 . V_1522 [ V_1519 ] =
( V_873 [ V_1517 [ V_1519 ] ] >>
20 ) & 0x7 ;
V_838 . V_1523 [ V_1519 ] =
( V_873 [ V_1517 [ V_1519 ] ] >>
23 ) & 0x7 ;
}
}
}
return V_838 ;
}
static void
F_184 ( struct V_3 * V_4 , T_2 V_1519 ,
struct V_837 V_838 ,
struct V_1525 * V_1526 )
{
T_4 V_1527 ;
int V_30 ;
T_2 V_1528 ;
T_4 V_1529 = ( F_28 ( V_4 -> V_41 ) ? 1 : 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1526 -> V_1524 = V_838 . V_1524 [ V_1519 ] ;
V_1526 -> V_1523 = V_838 . V_1523 [ V_1519 ] ;
V_1526 -> V_1522 = V_838 . V_1522 [ V_1519 ] ;
V_1526 -> V_1521 = V_838 . V_1521 [ V_1519 ] ;
V_1526 -> V_1520 = V_838 . V_1520 [ V_1519 ] ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1526 -> V_1530 =
( ( V_1526 -> V_1524 << 15 ) | ( V_1526 -> V_1523 << 12 ) |
( V_1526 -> V_1522 << 8 ) |
( V_1526 -> V_1521 << 3 ) | ( V_1526 -> V_1520 ) ) ;
else
V_1526 -> V_1530 =
( ( V_1526 -> V_1523 << 12 ) | ( V_1526 -> V_1522 << 8 ) |
( V_1526 -> V_1521 << 4 ) | ( V_1526 -> V_1520 ) ) ;
V_1526 -> V_1531 [ 0 ] = 0x79 ;
V_1526 -> V_1531 [ 1 ] = 0x79 ;
V_1526 -> V_1531 [ 2 ] = 0x79 ;
V_1526 -> V_1531 [ 3 ] = 0x79 ;
V_1526 -> V_1531 [ 4 ] = 0x79 ;
} else {
V_1528 = ( ( V_838 . V_1521 [ V_1519 ] << 0 ) |
( V_838 . V_1522 [ V_1519 ] << 4 ) |
( V_838 . V_1523 [ V_1519 ] << 8 ) ) ;
V_30 = - 1 ;
for ( V_1527 = 0 ; V_1527 < V_1532 ; V_1527 ++ ) {
if ( V_1533 [ V_1529 ] [ V_1527 ] [ 0 ] ==
V_1528 ) {
V_30 = V_1527 ;
break;
}
}
V_1526 -> V_1523 = V_1533 [ V_1529 ] [ V_1527 ] [ 1 ] ;
V_1526 -> V_1522 = V_1533 [ V_1529 ] [ V_1527 ] [ 2 ] ;
V_1526 -> V_1521 = V_1533 [ V_1529 ] [ V_1527 ] [ 3 ] ;
V_1526 -> V_1530 = ( ( V_1526 -> V_1523 << 7 ) | ( V_1526 -> V_1522 << 4 ) |
( V_1526 -> V_1521 << 2 ) ) ;
V_1526 -> V_1531 [ 0 ] = V_1533 [ V_1529 ] [ V_1527 ] [ 4 ] ;
V_1526 -> V_1531 [ 1 ] = V_1533 [ V_1529 ] [ V_1527 ] [ 5 ] ;
V_1526 -> V_1531 [ 2 ] = V_1533 [ V_1529 ] [ V_1527 ] [ 6 ] ;
V_1526 -> V_1531 [ 3 ] = V_1533 [ V_1529 ] [ V_1527 ] [ 7 ] ;
}
}
static void F_185 ( struct V_3 * V_4 )
{
T_2 V_1534 , V_321 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_321 = 0 ; V_321 <= 1 ; V_321 ++ ) {
V_4 -> V_1535 [ ( V_321 * 11 ) + 0 ] =
F_99 ( V_4 , V_594 , V_653 , V_321 ,
V_654 ) ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 1 ] =
F_99 ( V_4 , V_594 , V_653 , V_321 ,
V_658 ) ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 2 ] =
F_99 ( V_4 , V_594 , V_653 , V_321 ,
V_659 ) ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 3 ] =
F_99 ( V_4 , V_594 , V_653 , V_321 ,
V_660 ) ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 4 ] = 0 ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 5 ] =
F_99 ( V_4 , V_594 , V_653 , V_321 ,
V_655 ) ;
if ( V_4 -> V_10 . V_277 != 5 )
V_4 -> V_1535 [ ( V_321 * 11 ) + 6 ] =
F_99 ( V_4 , V_594 , V_653 ,
V_321 ,
V_656 ) ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 7 ] =
F_99 ( V_4 , V_594 , V_653 , V_321 , V_657 ) ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 8 ] =
F_99 ( V_4 , V_594 , V_653 , V_321 ,
V_661 ) ;
if ( F_28 ( V_4 -> V_41 ) ) {
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_654 , 0x0a ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_658 , 0x43 ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_659 , 0x55 ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_660 , 0x00 ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_657 , 0x00 ) ;
if ( V_4 -> V_740 ) {
F_63 ( V_4 , V_594 , V_653 ,
V_321 , V_655 , 0x4 ) ;
if ( ! ( V_4 ->
V_856 ) )
F_63 ( V_4 , V_594 ,
V_653 , V_321 ,
V_656 , 0x31 ) ;
else
F_63 ( V_4 , V_594 ,
V_653 , V_321 ,
V_656 , 0x21 ) ;
}
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_661 , 0x00 ) ;
} else {
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_654 , 0x06 ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_658 , 0x43 ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_659 , 0x55 ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_660 , 0x00 ) ;
if ( V_4 -> V_10 . V_277 != 5 )
F_63 ( V_4 , V_594 , V_653 ,
V_321 , V_656 , 0x00 ) ;
if ( V_4 -> V_740 ) {
F_63 ( V_4 , V_594 , V_653 ,
V_321 , V_655 ,
0x06 ) ;
if ( ! ( V_4 ->
V_856 ) )
F_63 ( V_4 , V_594 ,
V_653 , V_321 ,
V_657 , 0x31 ) ;
else
F_63 ( V_4 , V_594 ,
V_653 , V_321 ,
V_657 , 0x21 ) ;
}
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_661 , 0x00 ) ;
}
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
for ( V_321 = 0 ; V_321 <= 1 ; V_321 ++ ) {
V_1534 =
( V_321 ==
V_102 ) ? V_635 : V_636 ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 0 ] =
F_53 ( V_4 ,
V_1536 |
V_1534 ) ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 1 ] =
F_53 ( V_4 ,
V_1537 |
V_1534 ) ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 2 ] =
F_53 ( V_4 ,
V_1538 |
V_1534 ) ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 3 ] =
F_53 (
V_4 ,
V_1539 |
V_1534 ) ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 4 ] =
F_53 ( V_4 ,
V_1540 |
V_1534 ) ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 5 ] =
F_53 ( V_4 ,
V_706 |
V_1534 ) ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 6 ] =
F_53 ( V_4 ,
V_1541 | V_1534 ) ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 7 ] =
F_53 ( V_4 ,
V_1542 | V_1534 ) ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 8 ] =
F_53 ( V_4 ,
V_1543 |
V_1534 ) ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 9 ] =
F_53 ( V_4 ,
V_1544 |
V_1534 ) ;
V_4 -> V_1535 [ ( V_321 * 11 ) + 10 ] =
F_53 ( V_4 ,
V_1545 |
V_1534 ) ;
if ( F_28 ( V_4 -> V_41 ) ) {
F_48 ( V_4 ,
V_1536 |
V_1534 , 0x0a ) ;
F_48 ( V_4 ,
V_1537 |
V_1534 , 0x40 ) ;
F_48 ( V_4 ,
V_1538 |
V_1534 , 0x55 ) ;
F_48 ( V_4 ,
V_1539 |
V_1534 , 0x00 ) ;
F_48 ( V_4 ,
V_1540 |
V_1534 , 0x00 ) ;
if ( F_52 ( V_4 ) ) {
F_48 (
V_4 ,
V_706
| V_1534 , 0x4 ) ;
F_48 ( V_4 ,
V_1541 |
V_1534 , 0x1 ) ;
} else {
F_48 (
V_4 ,
V_706
| V_1534 , 0x00 ) ;
F_48 ( V_4 ,
V_1541 |
V_1534 , 0x2f ) ;
}
F_48 ( V_4 ,
V_1542 | V_1534 ,
0x00 ) ;
F_48 ( V_4 ,
V_1543 |
V_1534 , 0x00 ) ;
F_48 ( V_4 ,
V_1544 |
V_1534 , 0x00 ) ;
F_48 ( V_4 ,
V_1545 |
V_1534 , 0x00 ) ;
} else {
F_48 ( V_4 ,
V_1536 |
V_1534 , 0x06 ) ;
F_48 ( V_4 ,
V_1537 |
V_1534 , 0x40 ) ;
F_48 ( V_4 ,
V_1538 |
V_1534 , 0x55 ) ;
F_48 ( V_4 ,
V_1539 |
V_1534 , 0x00 ) ;
F_48 ( V_4 ,
V_1540 |
V_1534 , 0x00 ) ;
F_48 ( V_4 ,
V_1541 | V_1534 ,
0x00 ) ;
if ( F_52 ( V_4 ) ) {
F_48 (
V_4 ,
V_706
| V_1534 , 0x06 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 5 ) )
F_48 (
V_4 ,
V_1542
| V_1534 ,
0x11 ) ;
else
F_48 (
V_4 ,
V_1542
| V_1534 ,
0x1 ) ;
} else {
F_48 (
V_4 ,
V_706
| V_1534 , 0x00 ) ;
F_48 ( V_4 ,
V_1542 |
V_1534 , 0x20 ) ;
}
F_48 ( V_4 ,
V_1543 |
V_1534 , 0x00 ) ;
F_48 ( V_4 ,
V_1544 |
V_1534 , 0x00 ) ;
F_48 ( V_4 ,
V_1545 |
V_1534 , 0x00 ) ;
}
}
} else {
V_4 -> V_1535 [ 0 ] =
F_53 ( V_4 , V_1380 ) ;
F_48 ( V_4 , V_1380 , 0x29 ) ;
V_4 -> V_1535 [ 1 ] =
F_53 ( V_4 , V_1381 ) ;
F_48 ( V_4 , V_1381 , 0x54 ) ;
V_4 -> V_1535 [ 2 ] =
F_53 ( V_4 , V_1382 ) ;
F_48 ( V_4 , V_1382 , 0x29 ) ;
V_4 -> V_1535 [ 3 ] =
F_53 ( V_4 , V_1383 ) ;
F_48 ( V_4 , V_1383 , 0x54 ) ;
V_4 -> V_1535 [ 4 ] =
F_53 ( V_4 , V_1378 ) ;
V_4 -> V_1535 [ 5 ] =
F_53 ( V_4 , V_1379 ) ;
if ( ( F_3 ( V_4 , 0x09 ) & V_361 ) ==
0 ) {
F_48 ( V_4 , V_1378 , 0x04 ) ;
F_48 ( V_4 , V_1379 , 0x04 ) ;
} else {
F_48 ( V_4 , V_1378 , 0x20 ) ;
F_48 ( V_4 , V_1379 , 0x20 ) ;
}
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) ) {
F_54 ( V_4 , V_779 , 0x20 ) ;
F_54 ( V_4 , V_780 , 0x20 ) ;
} else {
F_59 ( V_4 , V_779 , 0xdf ) ;
F_59 ( V_4 , V_780 , 0xdf ) ;
}
}
}
static void F_186 ( struct V_3 * V_4 )
{
T_2 V_1534 , V_321 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_321 = 0 ; V_321 <= 1 ; V_321 ++ ) {
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_654 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
0 ] ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 , V_658 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
1 ] ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 , V_659 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
2 ] ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 , V_660 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
3 ] ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 , V_655 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
5 ] ) ;
if ( V_4 -> V_10 . V_277 != 5 )
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_656 ,
V_4 -> V_1535
[ ( V_321 * 11 ) + 6 ] ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 , V_657 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
7 ] ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 , V_661 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
8 ] ) ;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
for ( V_321 = 0 ; V_321 <= 1 ; V_321 ++ ) {
V_1534 = ( V_321 == V_102 ) ?
V_635 : V_636 ;
F_48 ( V_4 ,
V_1536 | V_1534 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
0 ] ) ;
F_48 ( V_4 ,
V_1537 | V_1534 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
1 ] ) ;
F_48 ( V_4 ,
V_1538 | V_1534 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
2 ] ) ;
F_48 ( V_4 , V_1539 | V_1534 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
3 ] ) ;
F_48 ( V_4 ,
V_1540 | V_1534 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
4 ] ) ;
F_48 ( V_4 ,
V_706 | V_1534 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
5 ] ) ;
F_48 ( V_4 , V_1541 | V_1534 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
6 ] ) ;
F_48 ( V_4 , V_1542 | V_1534 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
7 ] ) ;
F_48 ( V_4 ,
V_1543 | V_1534 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
8 ] ) ;
F_48 ( V_4 ,
V_1544 | V_1534 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
9 ] ) ;
F_48 ( V_4 ,
V_1545 | V_1534 ,
V_4 ->
V_1535 [ ( V_321 * 11 ) +
10 ] ) ;
}
} else {
F_48 ( V_4 , V_1380 ,
V_4 -> V_1535 [ 0 ] ) ;
F_48 ( V_4 , V_1381 ,
V_4 -> V_1535 [ 1 ] ) ;
F_48 ( V_4 , V_1382 ,
V_4 -> V_1535 [ 2 ] ) ;
F_48 ( V_4 , V_1383 ,
V_4 -> V_1535 [ 3 ] ) ;
F_48 ( V_4 , V_1378 ,
V_4 -> V_1535 [ 4 ] ) ;
F_48 ( V_4 , V_1379 ,
V_4 -> V_1535 [ 5 ] ) ;
}
}
static void F_187 ( struct V_3 * V_4 )
{
T_2 V_13 , V_669 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_4 -> V_1546 [ 0 ] = F_3 ( V_4 , 0xa6 ) ;
V_4 -> V_1546 [ 1 ] = F_3 ( V_4 , 0xa7 ) ;
V_669 = ( ( 0x3 << 8 ) | ( 0x3 << 10 ) ) ;
V_13 = ( 0x2 << 8 ) ;
V_13 |= ( 0x2 << 10 ) ;
F_38 ( V_4 , 0xa6 , V_669 , V_13 ) ;
F_38 ( V_4 , 0xa7 , V_669 , V_13 ) ;
V_13 = F_3 ( V_4 , 0x8f ) ;
V_4 -> V_1546 [ 2 ] = V_13 ;
V_13 |= ( ( 0x1 << 9 ) | ( 0x1 << 10 ) ) ;
F_5 ( V_4 , 0x8f , V_13 ) ;
V_13 = F_3 ( V_4 , 0xa5 ) ;
V_4 -> V_1546 [ 3 ] = V_13 ;
V_13 |= ( ( 0x1 << 9 ) | ( 0x1 << 10 ) ) ;
F_5 ( V_4 , 0xa5 , V_13 ) ;
V_4 -> V_1546 [ 4 ] = F_3 ( V_4 , 0x01 ) ;
F_38 ( V_4 , 0x01 , ( 0x1 << 15 ) , 0 ) ;
F_8 ( V_4 , V_583 , 1 , 3 , 16 ,
& V_13 ) ;
V_4 -> V_1546 [ 5 ] = V_13 ;
V_13 = 0 ;
F_6 ( V_4 , V_583 , 1 , 3 , 16 ,
& V_13 ) ;
F_8 ( V_4 , V_583 , 1 , 19 , 16 ,
& V_13 ) ;
V_4 -> V_1546 [ 6 ] = V_13 ;
V_13 = 0 ;
F_6 ( V_4 , V_583 , 1 , 19 , 16 ,
& V_13 ) ;
V_4 -> V_1546 [ 7 ] = F_3 ( V_4 , 0x91 ) ;
V_4 -> V_1546 [ 8 ] = F_3 ( V_4 , 0x92 ) ;
if ( ! ( V_4 -> V_740 ) )
F_91 (
V_4 ,
V_748 ,
1 ,
V_743
|
V_744 ) ;
else
F_91 (
V_4 ,
V_748 ,
0 ,
V_743
|
V_744 ) ;
F_91 ( V_4 ,
V_747 ,
0x2 , V_743 ) ;
F_91 ( V_4 ,
V_747 ,
0x8 , V_744 ) ;
V_4 -> V_1546 [ 9 ] = F_3 ( V_4 , 0x297 ) ;
V_4 -> V_1546 [ 10 ] = F_3 ( V_4 , 0x29b ) ;
F_38 ( V_4 , ( 0 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
F_38 ( V_4 , ( 1 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
if ( F_24 ( V_4 -> V_10 . V_11 , 7 )
|| F_2 ( V_4 -> V_10 . V_11 , 8 ) )
F_35 (
V_4 , ( 0x1 << 7 ) ,
F_33
( V_4 ,
0 ) , 0 , 0 ,
V_319 ) ;
if ( V_4 -> V_740
&& ! ( V_4 -> V_856 ) ) {
if ( F_24 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_86 ( V_4 , V_1547 , 1 << 4 ,
1 << 4 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
F_86 (
V_4 ,
V_1205 ,
1 , 0 ) ;
F_86 (
V_4 ,
V_1211 ,
1 , 0 ) ;
} else {
F_86 (
V_4 ,
V_1548 ,
1 , 0 ) ;
F_86 (
V_4 ,
V_1549 ,
1 , 0 ) ;
}
} else if ( F_2 ( V_4 -> V_10 . V_11 , 8 ) ) {
F_35 (
V_4 ,
( 0x1 << 3 ) , 0 ,
0x3 , 0 ,
V_318 ) ;
}
}
} else {
V_4 -> V_1546 [ 0 ] = F_3 ( V_4 , 0xa6 ) ;
V_4 -> V_1546 [ 1 ] = F_3 ( V_4 , 0xa7 ) ;
V_669 = ( ( 0x3 << 12 ) | ( 0x3 << 14 ) ) ;
V_13 = ( 0x2 << 12 ) ;
V_13 |= ( 0x2 << 14 ) ;
F_38 ( V_4 , 0xa6 , V_669 , V_13 ) ;
F_38 ( V_4 , 0xa7 , V_669 , V_13 ) ;
V_13 = F_3 ( V_4 , 0xa5 ) ;
V_4 -> V_1546 [ 2 ] = V_13 ;
V_13 |= ( ( 0x1 << 12 ) | ( 0x1 << 13 ) ) ;
F_5 ( V_4 , 0xa5 , V_13 ) ;
F_8 ( V_4 , V_583 , 1 , 2 , 16 ,
& V_13 ) ;
V_4 -> V_1546 [ 3 ] = V_13 ;
V_13 |= 0x2000 ;
F_6 ( V_4 , V_583 , 1 , 2 , 16 ,
& V_13 ) ;
F_8 ( V_4 , V_583 , 1 , 18 , 16 ,
& V_13 ) ;
V_4 -> V_1546 [ 4 ] = V_13 ;
V_13 |= 0x2000 ;
F_6 ( V_4 , V_583 , 1 , 18 , 16 ,
& V_13 ) ;
V_4 -> V_1546 [ 5 ] = F_3 ( V_4 , 0x91 ) ;
V_4 -> V_1546 [ 6 ] = F_3 ( V_4 , 0x92 ) ;
V_13 = F_28 ( V_4 -> V_41 ) ? 0x180 : 0x120 ;
F_5 ( V_4 , 0x91 , V_13 ) ;
F_5 ( V_4 , 0x92 , V_13 ) ;
}
}
static void F_188 ( struct V_3 * V_4 )
{
T_2 V_669 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_5 ( V_4 , 0xa6 , V_4 -> V_1546 [ 0 ] ) ;
F_5 ( V_4 , 0xa7 , V_4 -> V_1546 [ 1 ] ) ;
F_5 ( V_4 , 0x8f , V_4 -> V_1546 [ 2 ] ) ;
F_5 ( V_4 , 0xa5 , V_4 -> V_1546 [ 3 ] ) ;
F_5 ( V_4 , 0x01 , V_4 -> V_1546 [ 4 ] ) ;
F_6 ( V_4 , V_583 , 1 , 3 , 16 ,
& V_4 -> V_1546 [ 5 ] ) ;
F_6 ( V_4 , V_583 , 1 , 19 , 16 ,
& V_4 -> V_1546 [ 6 ] ) ;
F_5 ( V_4 , 0x91 , V_4 -> V_1546 [ 7 ] ) ;
F_5 ( V_4 , 0x92 , V_4 -> V_1546 [ 8 ] ) ;
F_5 ( V_4 , 0x297 , V_4 -> V_1546 [ 9 ] ) ;
F_5 ( V_4 , 0x29b , V_4 -> V_1546 [ 10 ] ) ;
if ( F_24 ( V_4 -> V_10 . V_11 , 7 )
|| F_2 ( V_4 -> V_10 . V_11 , 8 ) )
F_35 (
V_4 , ( 0x1 << 7 ) , 0 , 0 ,
1 ,
V_319 ) ;
F_129 ( V_4 ) ;
if ( V_4 -> V_740
&& ! ( V_4 -> V_856 ) ) {
if ( F_24 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_86 (
V_4 ,
V_1205 ,
1 , 1 ) ;
F_86 (
V_4 ,
V_1211 ,
1 , 1 ) ;
} else {
F_86 (
V_4 ,
V_1548 ,
1 , 1 ) ;
F_86 (
V_4 ,
V_1549 ,
1 , 1 ) ;
}
F_86 ( V_4 , V_1547 , 1 << 4 ,
0 ) ;
} else if ( F_2 ( V_4 -> V_10 . V_11 , 8 ) ) {
F_35 (
V_4 ,
( 0x1 << 3 ) , 0 ,
0x3 , 1 ,
V_318 ) ;
}
}
} else {
V_669 = ( ( 0x3 << 12 ) | ( 0x3 << 14 ) ) ;
F_38 ( V_4 , 0xa6 , V_669 , V_4 -> V_1546 [ 0 ] ) ;
F_38 ( V_4 , 0xa7 , V_669 , V_4 -> V_1546 [ 1 ] ) ;
F_5 ( V_4 , 0xa5 , V_4 -> V_1546 [ 2 ] ) ;
F_6 ( V_4 , V_583 , 1 , 2 , 16 ,
& V_4 -> V_1546 [ 3 ] ) ;
F_6 ( V_4 , V_583 , 1 , 18 , 16 ,
& V_4 -> V_1546 [ 4 ] ) ;
F_5 ( V_4 , 0x91 , V_4 -> V_1546 [ 5 ] ) ;
F_5 ( V_4 , 0x92 , V_4 -> V_1546 [ 6 ] ) ;
}
}
void
F_95 ( struct V_3 * V_4 , T_5 * V_1550 , T_4 V_1485 )
{
T_2 V_1551 ;
T_5 V_1552 , V_1553 [ 2 ] ;
T_5 V_700 [ 2 ] ;
T_5 V_671 [ 4 ] ;
T_5 V_1554 [ 2 ] ;
T_4 V_1555 ;
V_1551 = F_3 ( V_4 , 0x1e9 ) ;
V_1552 = ( T_5 ) ( V_1551 & 0x3f ) ;
V_700 [ 0 ] = ( V_1552 <= 31 ) ? V_1552 : ( V_1552 - 64 ) ;
V_1552 = ( T_5 ) ( ( V_1551 >> 8 ) & 0x3f ) ;
V_700 [ 1 ] = ( V_1552 <= 31 ) ? V_1552 : ( V_1552 - 64 ) ;
V_1555 =
F_28 ( V_4 -> V_41 ) ?
( T_4 ) V_1315 : ( T_4 ) V_673 ;
F_74 ( V_4 , V_1555 , V_671 , V_1485 ) ;
V_1554 [ 0 ] = V_671 [ 0 ] / ( ( T_5 ) V_1485 ) ;
V_1554 [ 1 ] = V_671 [ 2 ] / ( ( T_5 ) V_1485 ) ;
V_1553 [ 0 ] = V_700 [ 0 ] - V_1554 [ 0 ] + 64 ;
V_1553 [ 1 ] = V_700 [ 1 ] - V_1554 [ 1 ] + 64 ;
if ( V_1553 [ 0 ] < 0 )
V_1553 [ 0 ] = 0 ;
else if ( V_1553 [ 0 ] > 63 )
V_1553 [ 0 ] = 63 ;
if ( V_1553 [ 1 ] < 0 )
V_1553 [ 1 ] = 0 ;
else if ( V_1553 [ 1 ] > 63 )
V_1553 [ 1 ] = 63 ;
F_8 ( V_4 , V_709 , 1 ,
( T_1 ) V_1553 [ 0 ] , 32 , & V_1550 [ 0 ] ) ;
F_8 ( V_4 , V_710 , 1 ,
( T_1 ) V_1553 [ 1 ] , 32 , & V_1550 [ 1 ] ) ;
}
static void F_189 ( struct V_3 * V_4 , T_2 V_321 )
{
int V_263 ;
T_1 V_1556 ;
T_2 V_1557 ;
T_2 V_1558 ;
struct V_1559 V_1560 [] = {
{ 3 , 0 } , { 4 , 0 } , { 6 , 0 } , { 9 , 0 } , { 13 , 0 } , { 18 , 0 } ,
{ 25 , 0 } , { 25 , 1 } , { 25 , 2 } , { 25 , 3 } , { 25 , 4 } , { 25 , 5 } ,
{ 25 , 6 } , { 25 , 7 } , { 35 , 7 } , { 50 , 7 } , { 71 , 7 } , { 100 , 7 }
} ;
struct V_1559 V_1561 [] = {
{ 3 , 0 } , { 4 , 0 } , { 6 , 0 } , { 9 , 0 } , { 13 , 0 } , { 18 , 0 } ,
{ 25 , 0 } , { 35 , 0 } , { 50 , 0 } , { 71 , 0 } , { 100 , 0 } , { 100 , 1 } ,
{ 100 , 2 } , { 100 , 3 } , { 100 , 4 } , { 100 , 5 } , { 100 , 6 } , { 100 , 7 }
} ;
V_1557 = ( V_321 == V_102 ) ?
( ( V_4 -> V_741 >> 8 ) & 0xff ) :
( V_4 -> V_741 & 0xff ) ;
for ( V_263 = 0 ; V_263 < 18 ; V_263 ++ ) {
V_1556 = V_1560 [ V_263 ] . V_1562 * V_1557 ;
V_1556 /= 100 ;
V_1558 =
( ( V_1556 & 0xff ) << 8 ) | V_1560 [ V_263 ] . V_1563 ;
F_6 ( V_4 , V_791 , 1 , V_263 , 16 ,
& V_1558 ) ;
V_1556 = V_1561 [ V_263 ] . V_1562 * V_1557 ;
V_1556 /= 100 ;
V_1558 =
( ( V_1556 & 0xff ) << 8 ) | V_1561 [ V_263 ] . V_1563 ;
F_6 ( V_4 , V_791 , 1 , V_263 + 32 ,
16 , & V_1558 ) ;
}
}
static T_4 F_190 ( struct V_3 * V_4 , T_4 V_321 )
{
T_2 V_1564 ;
V_1564 = F_3 ( V_4 , ( ( V_321 == V_102 ) ? 0x1ed : 0x1ee ) ) ;
V_1564 = ( V_1564 & ( 0x7f << 8 ) ) >> 8 ;
return ( T_4 ) V_1564 ;
}
static void
F_191 ( struct V_3 * V_4 , T_4 V_1565 , T_4 V_1566 )
{
F_38 ( V_4 , 0x1e7 , ( 0x7f << 0 ) , V_1565 ) ;
if ( F_82 ( V_4 -> V_10 . V_11 , 1 ) )
F_38 ( V_4 , 0x222 , ( 0xff << 0 ) , V_1566 ) ;
}
static T_2 F_192 ( struct V_3 * V_4 )
{
T_2 V_754 ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_754 ) ;
return V_754 ;
}
static void F_193 ( struct V_3 * V_4 , T_4 V_1567 , T_4 V_1568 )
{
T_2 V_754 = ( T_2 ) ( ( V_1567 << 8 ) | V_1568 ) ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_754 ) ;
F_6 ( V_4 , 15 , 1 , 95 , 16 , & V_754 ) ;
}
static void
F_194 ( struct V_3 * V_4 ,
struct V_1569 * V_1570 , T_4 V_321 )
{
T_5 V_1571 ;
T_4 V_1572 ;
T_2 V_1573 = 0 ;
V_1572 = V_321 ^ 0x1 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_24 ( V_4 -> V_10 . V_11 , 7 )
|| F_2 ( V_4 -> V_10 . V_11 , 8 ) )
F_35 (
V_4 , ( 0x1 << 7 ) ,
F_33
( V_4 ,
0 ) , 0 , 0 ,
V_319 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_277 == 5 )
V_1573 = ( V_321 == 0 ) ? 0x20 : 0x00 ;
else if ( ( V_4 -> V_10 . V_277 == 7 )
|| ( V_4 -> V_10 . V_277 == 8 ) )
V_1573 = 0x00 ;
else if ( ( V_4 -> V_10 . V_277 <= 4 )
|| ( V_4 -> V_10 . V_277 == 6 ) )
V_1573 = 0x00 ;
} else {
if ( ( V_4 -> V_10 . V_277 == 4 ) ||
( V_4 -> V_10 . V_277 == 6 ) )
V_1573 = 0x50 ;
else if ( ( V_4 -> V_10 . V_277 == 3 )
|| ( V_4 -> V_10 . V_277 == 7 )
|| ( V_4 -> V_10 . V_277 == 8 ) )
V_1573 = 0x0 ;
}
F_35 ( V_4 , ( 0x1 << 11 ) ,
V_1573 , ( 1 << V_321 ) , 0 ,
V_318 ) ;
F_167 (
V_4 ,
V_1298 ,
1 , ( 1 << V_321 ) , 0 ) ;
F_167 (
V_4 ,
V_1298 ,
0 , ( 1 << V_1572 ) , 0 ) ;
F_35 ( V_4 , ( 0x1 << 3 ) ,
0 , 0x3 , 0 ,
V_318 ) ;
F_35 ( V_4 , ( 0x1 << 2 ) , 1 ,
( 1 << V_321 ) , 0 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 0 ) , 0 ,
( 1 << V_321 ) , 0 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 1 ) , 1 ,
( 1 << V_321 ) , 0 ,
V_320 ) ;
F_35 ( V_4 , ( 0x1 << 8 ) , 0 ,
( 1 << V_321 ) , 0 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 9 ) , 1 ,
( 1 << V_321 ) , 0 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 10 ) , 0 ,
( 1 << V_321 ) , 0 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 3 ) , 1 ,
( 1 << V_321 ) , 0 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 5 ) ,
0 , ( 1 << V_321 ) , 0 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 4 ) , 0 ,
( 1 << V_321 ) , 0 ,
V_319 ) ;
V_1570 -> V_1574 [ V_321 ] = F_3 ( V_4 , ( V_321 == V_102 ) ?
0xa6 : 0xa7 ) ;
V_1570 -> V_1575 [ V_321 ] =
F_3 ( V_4 , ( V_321 == V_102 ) ? 0x8f : 0xa5 ) ;
V_1570 -> V_1574 [ V_1572 ] =
F_3 ( V_4 , ( V_321 == V_102 ) ? 0xa7 : 0xa6 ) ;
V_1570 -> V_1575 [ V_1572 ] =
F_3 ( V_4 , ( V_321 == V_102 ) ? 0xa5 : 0x8f ) ;
F_38 ( V_4 , ( ( V_321 == V_102 ) ? 0xa6 : 0xa7 ) ,
( 0x1 << 2 ) , 0 ) ;
F_38 ( V_4 , ( ( V_321 == V_102 ) ? 0x8f :
0xa5 ) , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , ( ( V_321 == V_102 ) ? 0xa7 : 0xa6 ) ,
( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
F_38 ( V_4 , ( ( V_321 == V_102 ) ? 0xa5 :
0x8f ) , ( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
V_1570 -> V_1576 [ V_321 ] =
F_99 ( V_4 , V_594 , V_653 , V_321 ,
V_1577 ) ;
V_1570 -> V_1578 [ V_321 ] =
F_99 ( V_4 , V_594 , V_653 , V_321 ,
V_1579 ) ;
V_1570 -> V_1576 [ V_1572 ] =
F_99 ( V_4 , V_594 , V_653 , V_1572 ,
V_1577 ) ;
V_1570 -> V_1578 [ V_1572 ] =
F_99 ( V_4 , V_594 , V_653 , V_1572 ,
V_1579 ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_1577 , 0xc ) ;
if ( ( V_4 -> V_10 . V_277 == 3 ) ||
( V_4 -> V_10 . V_277 == 4 ) ||
( V_4 -> V_10 . V_277 == 6 ) )
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_1579 , 0xf0 ) ;
else if ( V_4 -> V_10 . V_277 == 5 )
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_1579 ,
( V_321 == 0 ) ? 0xf7 : 0xf2 ) ;
else if ( ( V_4 -> V_10 . V_277 == 7 )
|| ( V_4 -> V_10 . V_277 == 8 ) )
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_1579 , 0xf0 ) ;
F_63 ( V_4 , V_594 , V_653 , V_1572 ,
V_1577 , 0x0 ) ;
F_63 ( V_4 , V_594 , V_653 , V_1572 ,
V_1579 , 0xff ) ;
} else {
V_1570 -> V_1576 [ V_321 ] =
F_99 ( V_4 , V_594 , V_653 , V_321 ,
V_1580 ) ;
V_1570 -> V_1578 [ V_321 ] =
F_99 ( V_4 , V_594 , V_653 , V_321 ,
V_1581 ) ;
V_1570 -> V_1576 [ V_1572 ] =
F_99 ( V_4 , V_594 , V_653 , V_1572 ,
V_1580 ) ;
V_1570 -> V_1578 [ V_1572 ] =
F_99 ( V_4 , V_594 , V_653 , V_1572 ,
V_1581 ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_1580 , 0xc ) ;
if ( ( V_4 -> V_10 . V_277 == 7 )
|| ( V_4 -> V_10 . V_277 == 8 ) )
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_1581 , 0xf4 ) ;
else
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_1581 , 0xf0 ) ;
F_63 ( V_4 , V_594 , V_653 , V_1572 ,
V_1580 , 0x0 ) ;
F_63 ( V_4 , V_594 , V_653 , V_1572 ,
V_1581 , 0xff ) ;
}
V_1571 = 4000 ;
F_73 ( V_4 , V_1571 , 181 , 0 , 0 , false ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( V_1582 ) << 0 ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 1 ) << 13 ) ;
F_38 ( V_4 , ( V_1572 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( V_1583 ) << 0 ) ;
F_38 ( V_4 , ( V_1572 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
} else {
F_66 ( V_4 , ( 0x1 << 12 ) , 0 , 0x3 , 0 ) ;
F_66 ( V_4 , ( 0x1 << 3 ) , 1 , 0 , 0 ) ;
F_66 ( V_4 , ( 0x1 << 0 ) , 0 , 0x3 , 0 ) ;
F_66 ( V_4 , ( 0x1 << 2 ) , 1 , 0x3 , 0 ) ;
F_66 ( V_4 , ( 0x1 << 1 ) , 1 , 0x3 , 0 ) ;
V_1570 -> V_1574 [ V_321 ] = F_3 ( V_4 , ( V_321 == V_102 ) ?
0xa6 : 0xa7 ) ;
V_1570 -> V_1575 [ V_321 ] =
F_3 ( V_4 , ( V_321 == V_102 ) ? 0x8f : 0xa5 ) ;
F_38 ( V_4 , ( ( V_321 == V_102 ) ? 0xa6 : 0xa7 ) ,
( 0x1 << 0 ) | ( 0x1 << 1 ) | ( 0x1 << 2 ) , 0 ) ;
F_38 ( V_4 , ( ( V_321 == V_102 ) ? 0x8f :
0xa5 ) ,
( 0x1 << 0 ) |
( 0x1 << 1 ) |
( 0x1 << 2 ) , ( 0x1 << 0 ) | ( 0x1 << 1 ) | ( 0x1 << 2 ) ) ;
V_1570 -> V_1584 [ V_321 ] =
F_195 ( V_4 , V_662 , V_1585 , V_321 , V_1586 ) ;
F_65 ( V_4 , V_662 , V_1585 , V_321 , V_1586 , 0x2b ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
V_1570 -> V_1587 [ V_321 ] =
F_195 ( V_4 , V_662 , V_1585 , V_321 ,
V_1588 ) ;
V_1570 -> V_1589 [ V_321 ] =
F_195 ( V_4 , V_662 , V_653 , V_321 ,
V_1590 ) ;
F_65 ( V_4 , V_662 , V_1585 , V_321 , V_1588 ,
0x03 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1590 , 0x04 ) ;
} else {
V_1570 -> V_1587 [ V_321 ] =
F_195 ( V_4 , V_662 , V_1585 , V_321 ,
V_1591 ) ;
V_1570 -> V_1589 [ V_321 ] =
F_195 ( V_4 , V_662 , V_653 , V_321 ,
V_1592 ) ;
F_65 ( V_4 , V_662 , V_1585 , V_321 , V_1591 ,
0x03 ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1592 , 0x04 ) ;
}
V_1571 = 4000 ;
F_73 ( V_4 , V_1571 , 181 , 0 , 0 , false ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 1 ) << 0 ) ;
F_38 ( V_4 , ( V_1572 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
F_66 ( V_4 , ( 0x1 << 3 ) , 0 , 0x3 , 0 ) ;
}
}
static void
F_196 ( struct V_3 * V_4 ,
struct V_1569 * V_1570 )
{
T_4 V_321 ;
F_72 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
if ( F_12 ( V_4 -> V_41 ) ) {
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_1577 , 0 ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_1579 ,
V_1570 -> V_1578 [ V_321 ] ) ;
} else {
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_1580 , 0 ) ;
F_63 ( V_4 , V_594 , V_653 , V_321 ,
V_1581 ,
V_1570 -> V_1578 [ V_321 ] ) ;
}
}
if ( ( V_4 -> V_10 . V_277 == 4 ) || ( V_4 -> V_10 . V_277 == 6 ) )
F_35 (
V_4 , ( 0x1 << 2 ) ,
1 , 0x3 , 0 ,
V_318 ) ;
else
F_35 (
V_4 , ( 0x1 << 2 ) ,
0 , 0x3 , 1 ,
V_318 ) ;
F_35 ( V_4 , ( 0x1 << 1 ) ,
0 , 0x3 , 1 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 0 ) , 0 , 0x3 , 1 ,
V_320 ) ;
F_35 ( V_4 , ( 0x1 << 2 ) , 0 , 0x3 , 1 ,
V_320 ) ;
F_35 ( V_4 , ( 0x1 << 11 ) , 1 , 0x3 , 1 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 3 ) , 0 , 0x3 , 1 ,
V_318 ) ;
F_35 ( V_4 , ( 0x1 << 11 ) , 0 , 0x3 , 1 ,
V_318 ) ;
F_35 ( V_4 , ( 0x1 << 12 ) , 0 , 0x3 , 1 ,
V_318 ) ;
F_35 ( V_4 , ( 0x1 << 2 ) , 1 , 0x3 , 1 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 0 ) , 0 , 0x3 , 1 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 1 ) , 1 , 0x3 , 1 ,
V_320 ) ;
F_35 ( V_4 , ( 0x1 << 8 ) , 0 , 0x3 , 1 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 9 ) , 1 , 0x3 , 1 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 10 ) , 0 , 0x3 , 1 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 3 ) , 1 , 0x3 , 1 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 5 ) , 0 , 0x3 , 1 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 4 ) , 0 , 0x3 , 1 ,
V_319 ) ;
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
F_5 ( V_4 , ( V_321 == V_102 ) ?
0xa6 : 0xa7 , V_1570 -> V_1574 [ V_321 ] ) ;
F_5 ( V_4 , ( V_321 == V_102 ) ? 0x8f :
0xa5 , V_1570 -> V_1575 [ V_321 ] ) ;
}
F_193 ( V_4 , ( V_1570 -> V_1593 >> 8 ) & 0xff ,
( V_1570 -> V_1593 & 0xff ) ) ;
if ( F_24 ( V_4 -> V_10 . V_11 , 7 )
|| F_2 ( V_4 -> V_10 . V_11 , 8 ) )
F_35 (
V_4 , ( 0x1 << 7 ) , 0 , 0 ,
1 ,
V_319 ) ;
} else {
F_66 ( V_4 , ( 0x1 << 12 ) , 0 , 0x3 , 1 ) ;
F_66 ( V_4 , ( 0x1 << 13 ) , 0 , 0x3 , 1 ) ;
F_66 ( V_4 , ( 0x1 << 0 ) , 0 , 0x3 , 1 ) ;
F_66 ( V_4 , ( 0x1 << 2 ) , 0 , 0x3 , 1 ) ;
F_66 ( V_4 , ( 0x1 << 1 ) , 0 , 0x3 , 1 ) ;
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
F_65 ( V_4 , V_662 , V_1585 , V_321 , V_1586 ,
V_1570 -> V_1584 [ V_321 ] ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
F_65 ( V_4 , V_662 , V_1585 , V_321 ,
V_1588 , V_1570 -> V_1587 [ V_321 ] ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1590 ,
V_1570 -> V_1589 [ V_321 ] ) ;
} else {
F_65 ( V_4 , V_662 , V_1585 , V_321 ,
V_1591 , V_1570 -> V_1587 [ V_321 ] ) ;
F_65 ( V_4 , V_662 , V_653 , V_321 ,
V_1592 ,
V_1570 -> V_1589 [ V_321 ] ) ;
}
F_5 ( V_4 , ( V_321 == V_102 ) ?
0xa6 : 0xa7 , V_1570 -> V_1574 [ V_321 ] ) ;
F_5 ( V_4 , ( V_321 == V_102 ) ? 0x8f :
0xa5 , V_1570 -> V_1575 [ V_321 ] ) ;
}
F_193 ( V_4 , ( V_1570 -> V_1593 >> 8 ) & 0xff ,
( V_1570 -> V_1593 & 0xff ) ) ;
F_66 ( V_4 , ( 0x1 << 3 ) , 0 , 0x3 , 1 ) ;
}
}
static void
F_197 ( struct V_3 * V_4 , T_4 V_321 , T_1 V_1594 , T_1 V_1595 ,
T_1 V_1596 )
{
T_1 * V_1597 , * V_1598 , * V_1599 , V_1600 ;
V_1600 = V_1596 - V_1595 + 1 ;
V_1597 = F_178 ( 2 * sizeof( T_1 ) * V_1601 , V_1488 ) ;
if ( NULL == V_1597 )
return;
V_1598 = V_1597 ;
V_1599 = V_1597 + V_1601 ;
F_8 ( V_4 ,
( V_321 ==
V_102 ? V_1602 :
V_1603 ) ,
V_1601 , 0 , 32 , V_1598 ) ;
do {
T_1 V_1604 , V_1605 ;
T_5 V_1606 , V_1607 , V_1608 , V_1609 , V_1610 ;
V_1604 = V_1596 - F_175 ( V_1596 , ( V_1594 >> 1 ) ) ;
V_1605 = F_198 ( T_1 , V_1601 - 1 ,
V_1596 + ( V_1594 >> 1 ) ) ;
V_1606 = V_1605 - V_1604 + 1 ;
V_1609 = 0 ;
V_1610 = 0 ;
do {
F_199 ( V_1598 [ V_1605 ] , & V_1607 ,
& V_1608 ) ;
V_1609 += V_1607 ;
V_1610 += V_1608 ;
} while ( V_1605 -- != V_1604 );
V_1609 /= V_1606 ;
V_1610 /= V_1606 ;
V_1599 [ V_1596 ] = ( ( T_1 ) V_1610 << 13 ) | ( ( T_1 ) V_1609 & 0x1fff ) ;
} while ( V_1596 -- != V_1595 );
F_6 ( V_4 ,
( V_321 ==
V_102 ) ? V_1602 :
V_1603 , V_1600 , V_1595 , 32 , V_1599 ) ;
F_179 ( V_1597 ) ;
}
static void
F_200 ( struct V_3 * V_4 , struct V_1611 * V_1612 ,
enum V_1613 V_1614 , T_4 V_321 )
{
T_2 V_1604 , V_1605 , V_1606 ;
T_2 V_1607 , V_1608 ;
bool V_1609 ;
T_4 V_1610 , V_1615 [ 2 ] ;
T_1 V_1616 = 0 ;
struct V_837 V_1617 ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) )
return;
V_1610 = ( V_321 == V_102 ) ? 1 : 0 ;
V_1609 = ( ( V_1614 == V_1618 )
|| ( V_1614 == V_1619 ) ) ? true : false ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1617 = F_124 ( V_4 ) ;
if ( F_12 ( V_4 -> V_41 ) )
V_1608 = ( ( V_1617 . V_1524 [ V_321 ] << 15 ) |
( V_1617 . V_1523 [ V_321 ] << 12 ) |
( V_1617 . V_1522 [ V_321 ] << 8 ) |
( V_1612 -> V_1620 . V_1521 [ V_321 ] << 3 ) |
( V_1617 . V_1520 [ V_321 ] ) ) ;
else
V_1608 = ( ( V_1617 . V_1524 [ V_321 ] << 15 ) |
( V_1617 . V_1523 [ V_321 ] << 12 ) |
( V_1612 -> V_1620 . V_1522 [ V_321 ] << 8 ) |
( V_1617 . V_1521 [ V_321 ] << 3 ) | ( V_1617 . V_1520 [ V_321 ] ) ) ;
F_167 (
V_4 ,
V_1300 ,
V_1608 , ( 1 << V_321 ) , 0 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_4 -> V_10 . V_277 <= 4 )
|| ( V_4 -> V_10 . V_277 == 6 ) )
V_1615 [ V_321 ] = ( V_4 -> V_292 == V_293 ) ?
60 : 79 ;
else
V_1615 [ V_321 ] = ( V_4 -> V_292 == V_293 ) ?
45 : 64 ;
} else {
V_1615 [ V_321 ] = ( V_4 -> V_292 == V_293 ) ? 75 : 107 ;
}
V_1615 [ V_1610 ] = 0 ;
F_193 ( V_4 , V_1615 [ 0 ] , V_1615 [ 1 ] ) ;
V_1605 = 63 ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_4 -> V_10 . V_277 == 4 )
|| ( V_4 -> V_10 . V_277 == 6 ) ) {
V_1604 = 30 ;
V_1606 = 30 ;
} else {
V_1604 = 25 ;
V_1606 = 25 ;
}
} else {
if ( ( V_4 -> V_10 . V_277 == 5 )
|| ( V_4 -> V_10 . V_277 == 7 )
|| ( V_4 -> V_10 . V_277 == 8 ) ) {
V_1604 = 25 ;
V_1606 = 25 ;
} else {
V_1604 = 35 ;
V_1606 = 35 ;
}
}
if ( V_1614 == V_1618 ) {
if ( ( V_4 -> V_10 . V_277 == 5 )
&& ( F_12 ( V_4 -> V_41 ) ) )
V_1604 = 55 ;
else if ( ( ( V_4 -> V_10 . V_277 == 7 ) &&
( F_12 ( V_4 -> V_41 ) ) ) ||
( ( V_4 -> V_10 . V_277 == 8 ) &&
( F_12 ( V_4 -> V_41 ) ) ) )
V_1604 = 60 ;
else
V_1604 = 63 ;
} else if ( ( V_1614 != V_1621 ) && ( V_1614 != V_1619 ) ) {
V_1604 = 35 ;
V_1606 = 35 ;
}
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 1 ) << 0 ) ;
F_38 ( V_4 , ( V_1610 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 1 ) << 13 ) ;
F_38 ( V_4 , ( V_1610 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
F_5 ( V_4 , 0x2a1 , 0x80 ) ;
F_5 ( V_4 , 0x2a2 , 0x100 ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 4 ) , ( 11 ) << 4 ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 8 ) , ( 11 ) << 8 ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 0 ) , ( 0x3 ) << 0 ) ;
F_5 ( V_4 , 0x2e5 , 0x20 ) ;
F_38 ( V_4 , 0x2a0 , ( 0x3f << 0 ) , ( V_1606 ) << 0 ) ;
F_38 ( V_4 , 0x29f , ( 0x3f << 0 ) , ( V_1604 ) << 0 ) ;
F_38 ( V_4 , 0x29f , ( 0x3f << 8 ) , ( V_1605 ) << 8 ) ;
F_35 ( V_4 , ( 0x1 << 3 ) ,
1 , ( ( V_321 == 0 ) ? 1 : 2 ) , 0 ,
V_318 ) ;
F_35 ( V_4 , ( 0x1 << 3 ) ,
0 , ( ( V_321 == 0 ) ? 2 : 1 ) , 0 ,
V_318 ) ;
F_5 ( V_4 , 0x2be , 1 ) ;
F_93 ( F_3 ( V_4 , 0x2be ) , 10 * 1000 * 1000 ) ;
F_35 ( V_4 , ( 0x1 << 3 ) ,
0 , 0x3 , 0 ,
V_318 ) ;
F_6 ( V_4 ,
( V_321 ==
V_102 ) ? V_1602
: V_1603 , 1 , V_1606 ,
32 , & V_1616 ) ;
if ( V_1614 != V_1618 ) {
if ( F_28 ( V_4 -> V_41 ) )
F_197 ( V_4 , V_321 , 5 , 0 , 35 ) ;
}
F_167 (
V_4 ,
V_1300 ,
V_1608 , ( 1 << V_321 ) , 1 ) ;
} else {
if ( V_1612 ) {
if ( V_1612 -> V_1622 ) {
V_1607 = 15 - ( ( V_1612 -> V_263 ) >> 3 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) )
V_1608 = 0x00f7 | ( V_1607 << 8 ) ;
else
if ( F_24 ( V_4 -> V_10 . V_11 , 5 ) )
V_1608 = 0x10f7 | ( V_1607 << 8 ) ;
else
V_1608 = 0x50f7 | ( V_1607 << 8 ) ;
} else {
V_1608 = 0x70f7 | ( V_1607 << 8 ) ;
}
F_66 ( V_4 ,
( 0x1 << 13 ) ,
V_1608 ,
( 1 << V_321 ) , 0 ) ;
} else {
F_66 ( V_4 ,
( 0x1 << 13 ) ,
0x5bf7 ,
( 1 << V_321 ) , 0 ) ;
}
}
if ( F_12 ( V_4 -> V_41 ) )
V_1615 [ V_321 ] = ( V_4 -> V_292 == V_293 ) ? 45 : 64 ;
else
V_1615 [ V_321 ] = ( V_4 -> V_292 == V_293 ) ? 75 : 107 ;
V_1615 [ V_1610 ] = 0 ;
F_193 ( V_4 , V_1615 [ 0 ] , V_1615 [ 1 ] ) ;
V_1605 = 63 ;
if ( V_1614 == V_1621 ) {
V_1604 = 25 ;
V_1606 = 25 ;
} else if ( V_1614 == V_1619 ) {
V_1604 = 25 ;
V_1606 = 25 ;
} else if ( V_1614 == V_1618 ) {
V_1604 = 63 ;
V_1606 = 25 ;
} else {
V_1604 = 25 ;
V_1606 = 25 ;
}
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 1 ) << 0 ) ;
F_38 ( V_4 , ( V_1610 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 1 ) << 13 ) ;
F_38 ( V_4 , ( V_1610 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
F_5 ( V_4 , 0x2a1 , 0x20 ) ;
F_5 ( V_4 , 0x2a2 , 0x60 ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0xf << 4 ) , ( 9 ) << 4 ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0xf << 8 ) , ( 9 ) << 8 ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0xf << 0 ) , ( 0x2 ) << 0 ) ;
F_5 ( V_4 , 0x2e5 , 0x20 ) ;
} else {
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 11 ) , ( 1 ) << 11 ) ;
F_38 ( V_4 , ( V_1610 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 11 ) , ( 0 ) << 11 ) ;
F_5 ( V_4 , 0x2a1 , 0x80 ) ;
F_5 ( V_4 , 0x2a2 , 0x600 ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 4 ) , ( 0 ) << 4 ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 8 ) , ( 0 ) << 8 ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x7 << 0 ) , ( 0x3 ) << 0 ) ;
F_38 ( V_4 , 0x2a0 , ( 0x3f << 8 ) , ( 0x20 ) << 8 ) ;
}
F_38 ( V_4 , 0x2a0 , ( 0x3f << 0 ) , ( V_1606 ) << 0 ) ;
F_38 ( V_4 , 0x29f , ( 0x3f << 0 ) , ( V_1604 ) << 0 ) ;
F_38 ( V_4 , 0x29f , ( 0x3f << 8 ) , ( V_1605 ) << 8 ) ;
F_66 ( V_4 , ( 0x1 << 3 ) , 1 , 0x3 , 0 ) ;
F_5 ( V_4 , 0x2be , 1 ) ;
F_93 ( F_3 ( V_4 , 0x2be ) , 10 * 1000 * 1000 ) ;
F_66 ( V_4 , ( 0x1 << 3 ) , 0 , 0x3 , 0 ) ;
F_6 ( V_4 ,
( V_321 ==
V_102 ) ? V_1602
: V_1603 , 1 , V_1606 ,
32 , & V_1616 ) ;
if ( V_1614 != V_1618 )
F_197 ( V_4 , V_321 , 5 , 0 , 40 ) ;
}
}
static T_4 F_201 ( struct V_3 * V_4 , T_4 V_1623 , T_4 V_321 )
{
int V_1604 ;
int V_1605 ;
bool V_1606 ;
struct V_1611 V_1607 ;
bool V_1608 = false ;
bool V_1609 = true ;
T_5 V_1610 , V_1616 ;
T_1 V_1617 ;
int V_1624 ;
bool V_1625 = false ;
int V_1626 ;
T_4 V_1627 = 0 ;
T_4 V_1628 ;
T_4 * V_1629 = NULL ;
V_1607 . V_1622 = true ;
V_1626 = V_1623 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1605 = 20 ;
V_1604 = 1 ;
if ( F_12 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_277 == 5 ) {
V_1629 = V_1630 ;
V_1627 =
sizeof( V_1630 ) /
sizeof( V_1630
[ 0 ] ) - 1 ;
} else if ( ( V_4 -> V_10 . V_277 == 7 )
|| ( V_4 -> V_10 . V_277 == 8 ) ) {
V_1629 = V_1631 ;
V_1627 =
sizeof( V_1631 ) /
sizeof( V_1631
[ 0 ] ) - 1 ;
} else {
V_1629 = V_1632 ;
V_1627 = sizeof( V_1632 ) /
sizeof( V_1632 [ 0 ] ) -
1 ;
}
} else {
V_1629 = V_1633 ;
V_1627 = sizeof( V_1633 ) /
sizeof( V_1633 [ 0 ] ) - 1 ;
}
V_1628 = 0 ;
for ( V_1624 = 0 ; V_1624 < V_1605 ; V_1624 ++ ) {
if ( F_12 ( V_4 -> V_41 ) )
V_1607 . V_1620 . V_1521 [ V_321 ] =
( T_2 ) V_1629 [ V_1626 ] ;
else
V_1607 . V_1620 . V_1522 [ V_321 ] =
( T_2 ) V_1629 [ V_1626 ] ;
F_200 ( V_4 , & V_1607 , V_1618 , V_321 ) ;
F_8 ( V_4 ,
( V_321 ==
V_102 ?
V_1602 :
V_1603 ) , 1 ,
63 , 32 , & V_1617 ) ;
F_199 ( V_1617 , & V_1610 , & V_1616 ) ;
V_1606 = ( ( V_1610 == 4095 ) || ( V_1610 == - 4096 ) ||
( V_1616 == 4095 ) || ( V_1616 == - 4096 ) ) ;
if ( ! V_1609 && ( V_1606 != V_1608 ) ) {
if ( ! V_1606 )
V_1626 -= ( T_4 ) V_1604 ;
V_1625 = true ;
break;
}
if ( V_1606 )
V_1626 += ( T_4 ) V_1604 ;
else
V_1626 -= ( T_4 ) V_1604 ;
if ( ( V_1626 < V_1628 ) || ( V_1626 > V_1627 ) ) {
if ( V_1626 < V_1628 )
V_1626 = V_1628 ;
else
V_1626 = V_1627 ;
V_1625 = true ;
break;
}
V_1609 = false ;
V_1608 = V_1606 ;
}
} else {
V_1605 = 10 ;
V_1604 = 8 ;
for ( V_1624 = 0 ; V_1624 < V_1605 ; V_1624 ++ ) {
V_1607 . V_263 = ( T_4 ) V_1626 ;
F_200 ( V_4 , & V_1607 , V_1618 , V_321 ) ;
F_8 ( V_4 ,
( V_321 ==
V_102 ?
V_1602 :
V_1603 ) , 1 ,
63 , 32 , & V_1617 ) ;
F_199 ( V_1617 , & V_1610 , & V_1616 ) ;
V_1606 = ( ( V_1610 == 4095 ) || ( V_1610 == - 4096 ) ||
( V_1616 == 4095 ) || ( V_1616 == - 4096 ) ) ;
if ( ! V_1609 && ( V_1606 != V_1608 ) ) {
if ( ! V_1606 )
V_1626 -= ( T_4 ) V_1604 ;
V_1625 = true ;
break;
}
if ( V_1606 )
V_1626 += ( T_4 ) V_1604 ;
else
V_1626 -= ( T_4 ) V_1604 ;
if ( ( V_1626 < 0 ) || ( V_1626 > 127 ) ) {
if ( V_1626 < 0 )
V_1626 = 0 ;
else
V_1626 = 127 ;
V_1625 = true ;
break;
}
V_1609 = false ;
V_1608 = V_1606 ;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
return ( T_4 ) V_1629 [ V_1626 ] ;
else
return ( T_4 ) V_1626 ;
}
static void F_202 ( struct V_3 * V_4 , bool V_1634 )
{
struct V_1611 V_1635 [ 2 ] ;
struct V_1569 V_1636 ;
bool V_1637 ;
T_4 V_1638 ;
T_4 V_1639 ;
V_109 V_1640 , V_1641 , V_1642 ;
T_2 V_1643 ;
V_109 V_1644 , V_1645 , V_1646 ;
V_1645 = 0 ;
V_1646 = 0 ;
V_1641 = 0 ;
V_1642 = 0 ;
V_1640 = 0 ;
if ( V_4 -> V_1647 == 1 )
return;
V_1637 = ( 0 == ( F_80 ( V_4 -> V_703 , F_81 ( V_704 ) ) &
V_897 ) ) ;
if ( ! V_1637 )
F_130 ( V_4 -> V_61 -> V_78 ) ;
F_32 ( V_4 , true ) ;
V_4 -> V_1648 = false ;
for ( V_1639 = 0 ; V_1639 < V_4 -> V_10 . V_261 ; V_1639 ++ )
V_4 -> V_1649 [ V_1639 ] =
F_190 ( V_4 , V_1639 ) ;
V_4 -> V_1650 = V_4 -> V_61 -> V_1651 ;
V_4 -> V_1652 ++ ;
V_1638 = V_4 -> V_63 ;
F_118 ( V_4 , V_66 ) ;
F_6 ( V_4 , V_1653 , 64 , 0 , 32 ,
V_1654 ) ;
F_6 ( V_4 , V_1655 , 64 , 0 , 32 ,
V_1654 ) ;
V_1643 = F_3 ( V_4 , 0x01 ) ;
F_38 ( V_4 , 0x01 , ( 0x1 << 15 ) , 0 ) ;
for ( V_1639 = 0 ; V_1639 < V_4 -> V_10 . V_261 ; V_1639 ++ ) {
T_5 V_240 , V_13 = 0 ;
for ( V_240 = 0 ; V_240 < 64 ; V_240 ++ )
F_6 ( V_4 ,
( ( V_1639 ==
V_102 ) ?
V_1602 :
V_1603 ) , 1 ,
V_240 , 32 , & V_13 ) ;
}
F_30 ( V_4 ) ;
V_1636 . V_1593 = F_192 ( V_4 ) ;
for ( V_1639 = 0 ; V_1639 < V_4 -> V_10 . V_261 ; V_1639 ++ ) {
F_194 ( V_4 , & V_1636 , V_1639 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
if ( ( V_4 -> V_10 . V_277 == 3 )
|| ( V_4 -> V_10 . V_277 == 4 )
|| ( V_4 -> V_10 . V_277 == 6 ) ) {
V_4 -> V_1656 [ V_1639 ] =
23 ;
} else if ( V_4 -> V_10 . V_277 == 5 ) {
V_4 -> V_1656 [ V_1639 ] =
0 ;
V_4 -> V_1656 [ V_1639 ] =
F_201 (
V_4 ,
V_4 ->
V_1656
[ V_1639 ] ,
V_1639 ) ;
} else if ( ( V_4 -> V_10 . V_277 == 7 )
|| ( V_4 -> V_10 . V_277 == 8 ) ) {
V_4 -> V_1656 [ V_1639 ] =
0 ;
V_4 -> V_1656 [ V_1639 ] =
F_201 (
V_4 ,
V_4 ->
V_1656
[ V_1639 ] ,
V_1639 ) ;
}
V_1635 [ V_1639 ] . V_1620 . V_1521 [ V_1639 ] =
V_4 -> V_1656 [ V_1639 ] ;
} else {
V_4 -> V_1656 [ V_1639 ] = 0 ;
V_4 -> V_1656 [ V_1639 ] =
F_201 (
V_4 ,
V_4 ->
V_1656
[ V_1639 ] , V_1639 ) ;
V_1635 [ V_1639 ] . V_1620 . V_1522 [ V_1639 ] =
V_4 -> V_1656 [ V_1639 ] ;
}
} else {
V_1635 [ V_1639 ] . V_1622 = true ;
V_1635 [ V_1639 ] . V_263 = 16 ;
V_1635 [ V_1639 ] . V_263 =
F_201 ( V_4 , V_1635 [ V_1639 ] . V_263 ,
V_1639 ) ;
V_4 -> V_1656 [ V_1639 ] =
15 - ( ( V_1635 [ V_1639 ] . V_263 ) >> 3 ) ;
}
switch ( V_4 -> V_1657 ) {
case 0 :
F_200 ( V_4 , & V_1635 [ V_1639 ] , V_1621 , V_1639 ) ;
break;
case 1 :
F_200 ( V_4 , & V_1635 [ V_1639 ] , V_1619 , V_1639 ) ;
break;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_196 ( V_4 , & V_1636 ) ;
}
if ( F_23 ( V_4 -> V_10 . V_11 , 7 ) )
F_196 ( V_4 , & V_1636 ) ;
for ( V_1639 = 0 ; V_1639 < V_4 -> V_10 . V_261 ; V_1639 ++ ) {
int V_1658 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( F_12 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_277 == 3 )
V_1658 = - 2 ;
else if ( V_4 -> V_10 . V_277 == 5 )
V_1658 = 3 ;
else
V_1658 = - 1 ;
} else {
V_1658 = 2 ;
}
if ( F_12 ( V_4 -> V_41 ) ) {
V_1642 = V_1635 [ V_1639 ] . V_1620 . V_1521 [ V_1639 ] ;
V_1644 = 0 ;
if ( ( V_4 -> V_10 . V_277 == 3 ) ||
( V_4 -> V_10 . V_277 == 4 ) ||
( V_4 -> V_10 . V_277 == 6 ) ) {
V_1646 = - (
V_278
[ V_1642 ] + 1 ) / 2 ;
V_1644 = - 1 ;
} else if ( V_4 -> V_10 . V_277 == 5 ) {
V_1646 = - (
V_279
[ V_1642 ] + 1 ) / 2 ;
} else if ( ( V_4 -> V_10 . V_277 == 7 ) ||
( V_4 -> V_10 . V_277 == 8 ) ) {
V_1646 = - (
V_280
[ V_1642 ] + 1 ) / 2 ;
}
} else {
V_1641 = V_1635 [ V_1639 ] . V_1620 . V_1522 [ V_1639 ] ;
if ( ( V_4 -> V_10 . V_277 == 3 ) ||
( V_4 -> V_10 . V_277 == 4 ) ||
( V_4 -> V_10 . V_277 == 6 ) )
V_1645 =
- ( V_281
[ V_1641 ]
+ 1 ) / 2 ;
else if ( ( V_4 -> V_10 . V_277 == 7 )
|| ( V_4 -> V_10 . V_277 == 8 ) )
V_1645 = - (
V_282
[ V_1641 ] + 1 ) / 2 ;
V_1644 = - 9 ;
}
if ( F_12 ( V_4 -> V_41 ) )
V_1640 =
- 60 + 27 + V_1658 + V_1646 +
V_1644 ;
else
V_1640 =
- 60 + 27 + V_1658 + V_1645 +
V_1644 ;
F_38 ( V_4 , ( V_1639 == V_102 ) ? 0x298 :
0x29c , ( 0x1ff << 7 ) , ( V_1640 ) << 7 ) ;
V_4 -> V_858 [ V_1639 ] = V_1640 ;
} else {
if ( F_23 ( V_4 -> V_10 . V_11 , 5 ) )
V_1658 = 4 ;
else
V_1658 = 2 ;
V_1641 = 15 - ( ( V_1635 [ V_1639 ] . V_263 ) >> 3 ) ;
if ( F_12 ( V_4 -> V_41 ) ) {
V_1645 =
- ( V_871 [
V_1641 ] +
1 ) / 2 ;
V_1644 = 0 ;
} else {
V_1645 =
- ( V_872 [
V_1641 ] +
1 ) / 2 ;
V_1644 = - 9 ;
}
V_1640 = - 60 + 27 + V_1658 + V_1645 + V_1644 ;
F_38 ( V_4 , ( V_1639 == V_102 ) ? 0x298 :
0x29c , ( 0x1ff << 7 ) , ( V_1640 ) << 7 ) ;
V_4 -> V_858 [ V_1639 ] = V_1640 ;
}
}
F_38 ( V_4 , ( 0 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( V_1582 ) << 0 ) ;
F_38 ( V_4 , ( 1 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( V_1582 ) << 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ) {
F_38 ( V_4 , ( 0 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
F_38 ( V_4 , ( 1 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 13 ) , ( 0 ) << 13 ) ;
} else {
F_38 ( V_4 , ( 0 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 11 ) , ( 0 ) << 11 ) ;
F_38 ( V_4 , ( 1 == V_102 ) ? 0x2a3 :
0x2a4 , ( 0x1 << 11 ) , ( 0 ) << 11 ) ;
}
V_4 -> V_1659 = V_1582 ;
F_5 ( V_4 , 0x01 , V_1643 ) ;
F_27 ( V_4 ) ;
F_118 ( V_4 , V_1638 ) ;
if ( V_1638 == V_66 ) {
F_88 ( V_4 , ( 1 << 0 ) ,
( V_104 ) ( V_4 -> V_262 [ 0 ] .
V_878 ) , false ) ;
F_88 ( V_4 , ( 1 << 1 ) ,
( V_104 ) ( V_4 -> V_262 [ 1 ] .
V_878 ) , false ) ;
}
F_32 ( V_4 , false ) ;
if ( ! V_1637 )
F_131 ( V_4 -> V_61 -> V_78 ) ;
}
void F_203 ( struct V_3 * V_4 , T_4 V_1660 )
{
struct V_837 V_838 ;
T_4 V_839 ;
bool V_1661 = true ;
bool V_1662 = false ;
bool V_1663 ;
if ( F_71 ( V_4 ) )
return;
if ( V_1660 == V_1664 )
V_1661 = ( V_4 -> V_41 != V_4 -> V_1665 ) ;
else if ( V_1660 == V_1666 )
V_1661 = false ;
if ( V_4 -> V_1667 != V_1664 )
V_1661 =
( V_4 -> V_1667 ==
V_1668 ) ? true : false ;
if ( ( V_4 -> V_254 > V_1669 ) ) {
if ( V_4 -> V_1665 != V_4 -> V_41 )
F_122 ( V_4 ) ;
}
if ( ( V_4 -> V_254 == V_1670 ) )
F_101 ( V_4 -> V_61 -> V_78 , V_1671 , 10000 ) ;
F_130 ( V_4 -> V_61 -> V_78 ) ;
F_204 ( (struct V_1 * ) V_4 ) ;
if ( ( V_4 -> V_254 == V_255 ) ||
( V_4 -> V_254 == V_1669 ) ) {
V_4 -> V_736 [ 0 ] =
( T_4 ) ( ( F_3 ( V_4 , 0x1ed ) >> 8 ) & 0x7f ) ;
V_4 -> V_736 [ 1 ] =
( T_4 ) ( ( F_3 ( V_4 , 0x1ee ) >> 8 ) & 0x7f ) ;
if ( V_4 -> V_63 != V_66 ) {
F_8 ( V_4 , V_304 , 2 ,
0x110 , 16 ,
V_4 -> V_1672 ) ;
} else {
V_4 -> V_1672 [ 0 ] = 0 ;
V_4 -> V_1672 [ 1 ] = 0 ;
}
}
V_838 = F_124 ( V_4 ) ;
V_839 = V_4 -> V_63 ;
F_118 ( V_4 , V_66 ) ;
if ( V_4 -> V_876 == V_877 )
F_125 ( (struct V_1 * ) V_4 , true ) ;
V_1663 = ( V_4 -> V_254 != V_255 ) ;
if ( ! V_1663 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_89 ( V_4 ) ;
V_4 -> V_1673 = F_124 ( V_4 ) ;
V_1662 = true ;
V_838 = V_4 -> V_1673 ;
}
if ( 0 ==
F_126 ( V_4 , V_838 , V_1661 ,
V_1663 ) ) {
if ( F_52 ( V_4 ) )
F_202 ( V_4 , true ) ;
F_205 ( (struct V_1 * ) V_4 ) ;
F_131 ( V_4 -> V_61 -> V_78 ) ;
F_101 ( V_4 -> V_61 -> V_78 , V_1671 ,
10000 ) ;
F_130 ( V_4 -> V_61 -> V_78 ) ;
F_204 ( (struct V_1 * ) V_4 ) ;
if ( 0 == F_127 ( V_4 , V_838 ,
( V_4 -> V_1674 ||
( V_4 -> V_1667 ==
V_1668 ) ) ? 2 : 0 , false ) ) {
F_97 ( V_4 ) ;
F_103 ( V_4 ) ;
V_4 -> V_1675 = V_4 -> V_61 -> V_1651 ;
}
}
if ( V_1660 != V_1664 )
F_123 ( V_4 ) ;
if ( V_4 -> V_1674
|| ( V_4 -> V_1667 == V_1668 ) ) {
V_4 -> V_1674 = false ;
F_68 ( V_4 ) ;
F_77 ( V_4 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_152 ( V_4 ) ;
} else {
switch ( V_4 -> V_254 ) {
case V_1669 :
V_4 -> V_1675 = V_4 -> V_61 -> V_1651 ;
V_4 -> V_1665 = V_4 -> V_41 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_89 ( V_4 ) ;
V_4 -> V_1673 = F_124 ( V_4 ) ;
V_4 -> V_254 ++ ;
break;
case V_1676 :
case V_1677 :
case V_1678 :
case V_1679 :
case V_1680 :
case V_1681 :
if ( ( V_4 -> V_1682 & 0x10 ) != 0 )
V_4 -> V_1683 = true ;
if ( F_126
( V_4 , V_4 -> V_1673 , V_1661 ,
true ) != 0 ) {
F_206 ( V_4 ) ;
break;
}
if ( F_51 ( V_4 -> V_10 . V_11 , 2 ) &&
( V_4 -> V_254 ==
V_1680 ) )
V_4 -> V_254 += 2 ;
else
V_4 -> V_254 ++ ;
break;
case V_1684 :
if ( ( V_4 -> V_1682 & 0x2 ) != 0 )
V_4 -> V_1683 = true ;
if ( F_52 ( V_4 ) )
F_202 ( V_4 , true ) ;
V_4 -> V_254 ++ ;
break;
case V_1670 :
if ( ( V_4 -> V_1682 & 0x1 ) != 0 )
V_4 -> V_1683 = true ;
if ( F_127 ( V_4 , V_838 ,
( V_4 -> V_1674 ||
( V_4 -> V_1667 ==
V_1668 ) ) ? 2 : 0 ,
false ) == 0 )
F_97 ( V_4 ) ;
V_4 -> V_254 ++ ;
break;
case V_1685 :
if ( ( V_4 -> V_1682 & 0x4 ) != 0 )
V_4 -> V_1683 = true ;
F_103 ( V_4 ) ;
F_123 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_152 ( V_4 ) ;
V_1662 = true ;
if ( V_4 -> V_1674 )
V_4 -> V_254 ++ ;
else
F_206 ( V_4 ) ;
break;
case V_1686 :
if ( ( V_4 -> V_1682 & 0x8 ) != 0 )
V_4 -> V_1683 = true ;
if ( V_4 -> V_1674 ) {
V_4 -> V_1674 = false ;
F_68 ( V_4 ) ;
F_77 ( V_4 ) ;
}
F_206 ( V_4 ) ;
break;
default:
F_206 ( V_4 ) ;
break;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( V_1662 ) {
if ( V_839 != V_66 ) {
F_88 ( V_4 , 1 ,
V_4 ->
V_736
[ 0 ] , false ) ;
F_88 ( V_4 , 2 ,
V_4 ->
V_736
[ 1 ] , false ) ;
V_4 -> V_262 [ 0 ] . V_263 = - 1 ;
V_4 -> V_262 [ 1 ] . V_263 = - 1 ;
} else {
F_88 ( V_4 , ( 1 << 0 ) ,
( V_104 ) ( V_4 ->
V_262
[ 0 ] .
V_878 ) ,
false ) ;
F_88 ( V_4 , ( 1 << 1 ) ,
( V_104 ) ( V_4 ->
V_262
[ 1 ] .
V_878 ) ,
false ) ;
}
}
}
F_118 ( V_4 , V_839 ) ;
F_205 ( (struct V_1 * ) V_4 ) ;
F_131 ( V_4 -> V_61 -> V_78 ) ;
}
int
F_126 ( struct V_3 * V_4 , struct V_837 V_838 ,
bool V_1661 , bool V_1663 )
{
T_2 V_13 ;
T_2 V_893 [ 11 ] ;
T_4 V_1687 ;
T_2 V_1688 ;
T_4 V_1689 , V_1690 ;
T_2 V_1519 , V_1691 ;
T_2 V_1692 = 0 ;
T_4 V_1494 ;
T_2 V_1492 ;
T_2 V_1571 ;
T_2 V_1693 [ 2 ] ;
T_2 V_1530 [ 2 ] ;
struct V_1525 V_1694 [ 2 ] ;
T_1 V_26 ;
void * V_29 ;
bool V_1695 [ 2 ] ;
T_4 V_1696 = 0 ;
int V_1697 = 0 ;
bool V_764 = false ;
T_2 V_1698 [] = {
0x0300 , 0x0500 , 0x0700 , 0x0900 , 0x0d00 , 0x1100 , 0x1900 , 0x1901 ,
0x1902 ,
0x1903 , 0x1904 , 0x1905 , 0x1906 , 0x1907 , 0x2407 , 0x3207 , 0x4607 ,
0x6407
} ;
T_2 V_1699 [] = {
0x0200 , 0x0300 , 0x0600 , 0x0900 , 0x0d00 , 0x1100 , 0x1900 , 0x2400 ,
0x3200 ,
0x4600 , 0x6400 , 0x6401 , 0x6402 , 0x6403 , 0x6404 , 0x6405 , 0x6406 ,
0x6407
} ;
T_2 V_1700 [] = {
0x0200 , 0x0300 , 0x0400 , 0x0700 , 0x0900 , 0x0c00 , 0x1200 , 0x1201 ,
0x1202 ,
0x1203 , 0x1204 , 0x1205 , 0x1206 , 0x1207 , 0x1907 , 0x2307 , 0x3207 ,
0x4707
} ;
T_2 V_1701 [] = {
0x0100 , 0x0200 , 0x0400 , 0x0700 , 0x0900 , 0x0c00 , 0x1200 , 0x1900 ,
0x2300 ,
0x3200 , 0x4700 , 0x4701 , 0x4702 , 0x4703 , 0x4704 , 0x4705 , 0x4706 ,
0x4707
} ;
T_2 V_1702 [] = {
0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 ,
0x0000
} ;
T_2 V_1703 [] = {
0x8123 , 0x8264 , 0x8086 , 0x8245 , 0x8056 ,
0x9123 , 0x9264 , 0x9086 , 0x9245 , 0x9056
} ;
T_2 V_1704 [] = {
0x8101 , 0x8253 , 0x8053 , 0x8234 , 0x8034 ,
0x9101 , 0x9253 , 0x9053 , 0x9234 , 0x9034
} ;
T_2 V_1705 [] = {
0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 ,
0x0000 , 0x0000 , 0x0000 , 0x0000 , 0x0000 ,
0x0000
} ;
T_2 V_1706 [] = {
0x8434 , 0x8334 , 0x8084 , 0x8267 , 0x8056 , 0x8234 ,
0x9434 , 0x9334 , 0x9084 , 0x9267 , 0x9056 , 0x9234
} ;
T_2 V_1707 [] = {
0x8423 , 0x8323 , 0x8073 , 0x8256 , 0x8045 , 0x8223 ,
0x9423 , 0x9323 , 0x9073 , 0x9256 , 0x9045 , 0x9223
} ;
F_32 ( V_4 , true ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_764 = V_4 -> V_241 ;
V_4 -> V_241 = false ;
}
if ( F_34 ( V_4 -> V_41 ) )
V_1494 = 40 ;
else
V_1494 = 20 ;
F_8 ( V_4 , V_304 , 2 , 0x110 , 16 , V_1693 ) ;
for ( V_1519 = 0 ; V_1519 <= 1 ; V_1519 ++ ) {
F_184 ( V_4 , V_1519 , V_838 ,
& V_1694 [ V_1519 ] ) ;
V_1530 [ V_1519 ] = V_1694 [ V_1519 ] . V_1530 ;
}
F_6 ( V_4 , V_304 , 2 , 0x110 , 16 , V_1530 ) ;
F_185 ( V_4 ) ;
F_187 ( V_4 ) ;
V_1695 [ 0 ] = V_1695 [ 1 ] = false ;
if ( ! ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ||
( F_24 ( V_4 -> V_10 . V_11 , 5 ) && F_52 ( V_4 )
&& ( F_12 ( V_4 -> V_41 ) ) ) ) ) {
if ( V_1494 == 40 ) {
V_29 = V_1700 ;
V_26 = F_58 ( V_1700 ) ;
} else {
V_29 = V_1698 ;
V_26 = F_58 ( V_1698 ) ;
}
F_6 ( V_4 , V_791 , V_26 , 0 ,
16 , V_29 ) ;
if ( V_1494 == 40 ) {
V_29 = V_1701 ;
V_26 = F_58 ( V_1701 ) ;
} else {
V_29 = V_1699 ;
V_26 = F_58 ( V_1699 ) ;
}
F_6 ( V_4 , V_791 , V_26 , 32 ,
16 , V_29 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_5 ( V_4 , 0xc2 , 0x8ad9 ) ;
else
F_5 ( V_4 , 0xc2 , 0x8aa9 ) ;
V_1492 = 250 ;
V_1571 = ( V_1494 == 20 ) ? 2500 : 5000 ;
if ( V_4 -> V_254 > V_1676 ) {
F_182 ( V_4 , V_1494 * 8 , 0xffff , 0 , 1 , 0 , false ) ;
V_1697 = 0 ;
} else {
V_1697 =
F_73 ( V_4 , V_1571 , V_1492 , 1 , 0 ,
false ) ;
}
if ( V_1697 == 0 ) {
if ( V_4 -> V_254 > V_1676 ) {
V_29 = V_4 -> V_1708 ;
V_26 = F_58 ( V_4 -> V_1708 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) )
V_26 -= 2 ;
} else {
if ( ( ! V_1661 ) && ( V_4 -> V_1709 ) ) {
V_29 = V_4 -> V_1710 ;
V_26 = F_58 ( V_4 -> V_1710 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) )
V_26 -= 2 ;
} else {
V_1661 = true ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_29 =
V_1705 ;
V_26 = F_58 (
V_1705 ) ;
} else {
V_29 = V_1702 ;
V_26 = F_58 (
V_1702 ) ;
}
}
}
F_6 ( V_4 , V_791 , V_26 , 64 ,
16 , V_29 ) ;
if ( V_1661 ) {
V_1690 = ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) ?
F_58 (
V_1706 ) :
F_58 ( V_1703 ) ;
} else {
V_1690 = ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) ?
F_58 (
V_1707 ) :
F_58 ( V_1704 ) ;
}
if ( V_1663 ) {
V_1687 = V_4 -> V_1711 ;
if ( ( V_1687 + V_4 -> V_256 ) < V_1690 )
V_1689 = V_1687 + V_4 -> V_256 ;
else
V_1689 = V_1690 ;
} else {
V_1687 = 0 ;
V_1689 = V_1690 ;
}
for (; V_1687 < V_1689 ; V_1687 ++ ) {
if ( V_1661 ) {
V_1688 = ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) ?
V_1706
[ V_1687 ] :
V_1703 [ V_1687 ] ;
} else {
V_1688 = ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) ?
V_1707 [
V_1687 ]
: V_1704 [ V_1687 ] ;
}
V_1519 = ( ( V_1688 & 0x3000 ) >> 12 ) ;
V_1691 = ( ( V_1688 & 0x0F00 ) >> 8 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 6 ) ||
( F_24 ( V_4 -> V_10 . V_11 , 5 ) &&
F_52 ( V_4 )
&& ( F_12 ( V_4 -> V_41 ) ) ) ) {
if ( ! V_1695 [ V_1519 ] ) {
F_189 (
V_4 ,
V_1519 ) ;
V_1695 [ V_1519 ] = true ;
}
}
V_13 =
( V_1694 [ V_1519 ] .
V_1531 [ V_1691 ] << 8 ) | V_1712 ;
F_5 ( V_4 , 0xc1 , V_13 ) ;
if ( ( V_1691 == 1 ) || ( V_1691 == 3 )
|| ( V_1691 == 4 ) ) {
F_8 ( V_4 , V_791 ,
1 , 69 + V_1519 , 16 ,
V_893 ) ;
V_1692 = V_893 [ 0 ] ;
V_893 [ 0 ] = 0 ;
F_6 ( V_4 ,
V_791 , 1 ,
69 + V_1519 , 16 ,
V_893 ) ;
}
F_5 ( V_4 , 0xc0 , V_1688 ) ;
F_93 ( ( ( F_3 ( V_4 , 0xc0 ) & 0xc000 ) != 0 ) ,
20000 ) ;
if ( F_94 ( F_3 ( V_4 , 0xc0 ) & 0xc000 ,
L_7 ) )
return - V_1713 ;
F_8 ( V_4 , V_791 ,
V_26 , 96 , 16 , V_893 ) ;
F_6 ( V_4 , V_791 ,
V_26 , 64 , 16 , V_893 ) ;
if ( ( V_1691 == 1 ) || ( V_1691 == 3 )
|| ( V_1691 == 4 ) ) {
V_893 [ 0 ] = V_1692 ;
}
}
if ( V_1663 ) {
V_4 -> V_1711 = V_1689 ;
if ( V_4 -> V_1711 >= V_1690 )
V_4 -> V_1711 = 0 ;
}
V_1696 =
( F_51 ( V_4 -> V_10 . V_11 , 2 ) ) ?
V_1680 : V_1681 ;
if ( ! V_1663
|| ( V_4 -> V_254 == V_1696 ) ) {
F_8 ( V_4 , V_791 , 4 , 96 ,
16 , V_893 ) ;
F_6 ( V_4 , V_791 , 4 , 80 ,
16 , V_893 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) ) {
V_893 [ 0 ] = 0 ;
V_893 [ 1 ] = 0 ;
V_893 [ 2 ] = 0 ;
V_893 [ 3 ] = 0 ;
}
F_6 ( V_4 , V_791 , 4 , 88 ,
16 , V_893 ) ;
F_8 ( V_4 , V_791 , 2 , 101 ,
16 , V_893 ) ;
F_6 ( V_4 , V_791 , 2 , 85 ,
16 , V_893 ) ;
F_6 ( V_4 , V_791 , 2 , 93 ,
16 , V_893 ) ;
V_26 = F_58 ( V_4 -> V_1710 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) )
V_26 -= 2 ;
F_8 ( V_4 , V_791 ,
V_26 , 96 , 16 ,
V_4 -> V_1710 ) ;
V_4 -> V_1709 = true ;
V_4 -> V_1665 = V_4 -> V_41 ;
} else {
V_26 = F_58 ( V_4 -> V_1708 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 3 ) )
V_26 -= 2 ;
F_8 ( V_4 , V_791 ,
V_26 , 96 , 16 ,
V_4 -> V_1708 ) ;
}
F_72 ( V_4 ) ;
F_5 ( V_4 , 0xc2 , 0x0000 ) ;
}
F_188 ( V_4 ) ;
F_6 ( V_4 , V_304 , 2 , 0x110 , 16 ,
V_1693 ) ;
F_186 ( V_4 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) ) {
if ( ! V_1663
|| ( V_4 -> V_254 == V_1696 ) )
F_100 ( V_4 ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) )
V_4 -> V_241 = V_764 ;
F_32 ( V_4 , false ) ;
return V_1697 ;
}
static void F_207 ( struct V_3 * V_4 )
{
T_2 V_893 [ 7 ] ;
if ( ( V_4 -> V_1665 == V_4 -> V_41 ) &&
( V_4 -> V_1709 ) ) {
F_8 ( V_4 , V_791 ,
F_58 ( V_893 ) , 80 , 16 , V_893 ) ;
if ( ( V_4 -> V_1710 [ 0 ] != V_893 [ 0 ] ) ||
( V_4 -> V_1710 [ 1 ] != V_893 [ 1 ] ) ||
( V_4 -> V_1710 [ 2 ] != V_893 [ 2 ] ) ||
( V_4 -> V_1710 [ 3 ] != V_893 [ 3 ] ) ) {
F_6 ( V_4 , V_791 , 4 , 80 ,
16 , V_4 -> V_1710 ) ;
V_893 [ 0 ] = 0 ;
V_893 [ 1 ] = 0 ;
V_893 [ 2 ] = 0 ;
V_893 [ 3 ] = 0 ;
F_6 ( V_4 , V_791 , 4 , 88 ,
16 , V_893 ) ;
F_6 ( V_4 , V_791 , 2 , 85 ,
16 ,
& V_4 -> V_1710 [ 5 ] ) ;
F_6 ( V_4 , V_791 , 2 , 93 ,
16 ,
& V_4 -> V_1710 [ 5 ] ) ;
}
}
}
void
F_98 ( struct V_3 * V_4 , T_4 V_651 ,
struct V_792 * V_1714 )
{
if ( V_651 ) {
F_5 ( V_4 , 0x9a , V_1714 -> V_795 ) ;
F_5 ( V_4 , 0x9b , V_1714 -> V_694 ) ;
F_5 ( V_4 , 0x9c , V_1714 -> V_693 ) ;
F_5 ( V_4 , 0x9d , V_1714 -> V_695 ) ;
} else {
V_1714 -> V_795 = F_3 ( V_4 , 0x9a ) ;
V_1714 -> V_694 = F_3 ( V_4 , 0x9b ) ;
V_1714 -> V_693 = F_3 ( V_4 , 0x9c ) ;
V_1714 -> V_695 = F_3 ( V_4 , 0x9d ) ;
}
}
void
F_208 ( struct V_3 * V_4 , struct V_1715 * V_1716 ,
T_2 V_1485 , T_4 V_1717 , T_4 V_1718 )
{
T_4 V_321 ;
F_5 ( V_4 , 0x12b , V_1485 ) ;
F_38 ( V_4 , 0x12a , ( 0xff << 0 ) , ( V_1717 << 0 ) ) ;
F_38 ( V_4 , 0x129 , V_1719 ,
( V_1718 ) ? V_1719 : 0 ) ;
F_38 ( V_4 , 0x129 , V_1720 , V_1720 ) ;
F_93 ( ( ( F_3 ( V_4 , 0x129 ) & V_1720 ) != 0 ) ,
10000 ) ;
if ( F_94 ( F_3 ( V_4 , 0x129 ) & V_1720 ,
L_8 ) )
return;
if ( ( F_3 ( V_4 , 0x129 ) & V_1720 ) == 0 ) {
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
V_1716 [ V_321 ] . V_1721 =
( F_3 ( V_4 ,
F_209 ( V_321 ) ) << 16 )
| F_3 ( V_4 , F_210 ( V_321 ) ) ;
V_1716 [ V_321 ] . V_1722 =
( F_3 ( V_4 ,
F_211 ( V_321 ) ) << 16 )
| F_3 ( V_4 , F_212 ( V_321 ) ) ;
V_1716 [ V_321 ] . V_1723 =
( F_3 ( V_4 ,
F_213 ( V_321 ) ) << 16 ) |
F_3 ( V_4 , F_214 ( V_321 ) ) ;
}
}
}
static void F_215 ( struct V_3 * V_4 , T_4 V_309 )
{
T_4 V_1724 ;
struct V_1715 V_1716 [ V_1725 ] ;
struct V_792 V_1726 , V_1727 ;
T_5 V_1728 = 0 ;
T_1 V_1729 = 0 , V_1730 = 0 ;
V_109 V_1731 , V_1732 , V_1733 , V_1734 ;
T_5 V_1735 , V_1736 , V_1552 ;
int V_1697 = 0 ;
T_3 V_1737 = 0 ;
if ( V_309 == 0x0 )
return;
F_98 ( V_4 , 0 , & V_1726 ) ;
V_1727 . V_795 = V_1727 . V_694 = V_1727 . V_693 = V_1727 . V_695 = 0x0 ;
F_98 ( V_4 , 1 , & V_1727 ) ;
V_1738:
F_208 ( V_4 , V_1716 , 0x4000 , 32 , 0 ) ;
V_1727 = V_1726 ;
for ( V_1724 = 0 ; V_1724 < V_4 -> V_10 . V_261 ; V_1724 ++ ) {
if ( ( V_1724 == V_102 ) && ( V_309 & 0x1 ) ) {
V_1728 = V_1716 [ V_1724 ] . V_1723 ;
V_1729 = V_1716 [ V_1724 ] . V_1721 ;
V_1730 = V_1716 [ V_1724 ] . V_1722 ;
} else if ( ( V_1724 == V_106 ) && ( V_309 & 0x2 ) ) {
V_1728 = V_1716 [ V_1724 ] . V_1723 ;
V_1729 = V_1716 [ V_1724 ] . V_1721 ;
V_1730 = V_1716 [ V_1724 ] . V_1722 ;
} else {
continue;
}
if ( ( V_1729 + V_1730 ) < V_1739 ) {
V_1697 = - V_1512 ;
break;
}
V_1731 = F_216 ( V_1728 ) ;
V_1732 = F_216 ( V_1730 ) ;
V_1734 = 10 - ( 30 - V_1731 ) ;
if ( V_1734 >= 0 ) {
V_1735 = ( - ( V_1728 << ( 30 - V_1731 ) ) + ( V_1729 >> ( 1 + V_1734 ) ) ) ;
V_1552 = ( T_5 ) ( V_1729 >> V_1734 ) ;
if ( V_1552 == 0 ) {
V_1697 = - V_1512 ;
break;
}
} else {
V_1735 = ( - ( V_1728 << ( 30 - V_1731 ) ) + ( V_1729 << ( - 1 - V_1734 ) ) ) ;
V_1552 = ( T_5 ) ( V_1729 << - V_1734 ) ;
if ( V_1552 == 0 ) {
V_1697 = - V_1512 ;
break;
}
}
V_1735 /= V_1552 ;
V_1733 = V_1732 - 31 + 20 ;
if ( V_1733 >= 0 ) {
V_1736 = ( V_1730 << ( 31 - V_1732 ) ) ;
V_1552 = ( T_5 ) ( V_1729 >> V_1733 ) ;
if ( V_1552 == 0 ) {
V_1697 = - V_1512 ;
break;
}
} else {
V_1736 = ( V_1730 << ( 31 - V_1732 ) ) ;
V_1552 = ( T_5 ) ( V_1729 << - V_1733 ) ;
if ( V_1552 == 0 ) {
V_1697 = - V_1512 ;
break;
}
}
V_1736 /= V_1552 ;
V_1736 -= V_1735 * V_1735 ;
V_1736 = ( T_5 ) F_217 ( ( unsigned long ) V_1736 ) ;
V_1736 -= ( 1 << 10 ) ;
if ( ( V_1724 == V_102 ) && ( V_309 & 0x1 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_1727 . V_795 = ( V_109 ) V_1735 & 0x3ff ;
V_1727 . V_694 = ( V_109 ) V_1736 & 0x3ff ;
} else {
V_1727 . V_795 = ( V_109 ) V_1736 & 0x3ff ;
V_1727 . V_694 = ( V_109 ) V_1735 & 0x3ff ;
}
}
if ( ( V_1724 == V_106 ) && ( V_309 & 0x2 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_1727 . V_693 = ( V_109 ) V_1735 & 0x3ff ;
V_1727 . V_695 = ( V_109 ) V_1736 & 0x3ff ;
} else {
V_1727 . V_693 = ( V_109 ) V_1736 & 0x3ff ;
V_1727 . V_695 = ( V_109 ) V_1735 & 0x3ff ;
}
}
}
if ( V_1697 != 0 ) {
F_218 ( V_1740 L_9 , V_1741 ,
V_1737 ) ;
if ( V_1737 < V_1742 ) {
V_1737 ++ ;
goto V_1738;
}
V_1727 = V_1726 ;
}
F_98 ( V_4 , 1 , & V_1727 ) ;
}
static void F_219 ( struct V_3 * V_4 , T_4 V_1743 )
{
T_2 V_1744 ;
T_2 V_1745 = 0 ;
T_2 V_1746 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_1743 == V_102 ) {
if ( F_28 ( V_4 -> V_41 ) ) {
V_4 -> V_1535 [ 0 ] =
F_53 ( V_4 ,
V_1747 ) ;
V_4 -> V_1535 [ 1 ] =
F_53 ( V_4 ,
V_1748 ) ;
F_48 ( V_4 ,
V_1747 ,
0x3 ) ;
F_48 ( V_4 ,
V_1748 ,
0xaf ) ;
} else {
V_4 -> V_1535 [ 0 ] =
F_53 ( V_4 ,
V_1749 ) ;
V_4 -> V_1535 [ 1 ] =
F_53 ( V_4 ,
V_1750 ) ;
F_48 (
V_4 ,
V_1749 ,
0x3 ) ;
F_48 (
V_4 ,
V_1750 ,
0x7f ) ;
}
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
V_4 -> V_1535 [ 0 ] =
F_53 ( V_4 ,
V_1751 ) ;
V_4 -> V_1535 [ 1 ] =
F_53 ( V_4 ,
V_1752 ) ;
F_48 (
V_4 ,
V_1751 ,
0x3 ) ;
F_48 (
V_4 ,
V_1752 ,
0xaf ) ;
} else {
V_4 -> V_1535 [ 0 ] =
F_53 ( V_4 ,
V_1753 ) ;
V_4 -> V_1535 [ 1 ] =
F_53 ( V_4 ,
V_1754 ) ;
F_48 ( V_4 ,
V_1753 ,
0x3 ) ;
F_48 ( V_4 ,
V_1754 ,
0x7f ) ;
}
}
} else {
if ( V_1743 == V_102 ) {
V_4 -> V_1535 [ 0 ] =
F_53 ( V_4 ,
V_1755 |
V_636 ) ;
V_4 -> V_1535 [ 1 ] =
F_53 ( V_4 ,
V_1756 |
V_490 ) ;
if ( V_4 -> V_10 . V_277 >= 5 ) {
V_4 -> V_1535 [ 2 ] =
F_53 ( V_4 ,
V_1757 |
V_490 ) ;
V_4 -> V_1535 [ 3 ] =
F_53 ( V_4 ,
V_1758 |
V_636 ) ;
}
if ( F_28 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_277 >= 5 ) {
V_4 -> V_1535 [ 4 ] =
F_53 ( V_4 ,
V_1759
| V_490 ) ;
F_48 (
V_4 ,
V_1759
| V_490 , 0x40 ) ;
F_48 ( V_4 ,
V_1758 |
V_636 , V_1746 ) ;
F_48 ( V_4 ,
V_1757 |
V_490 , V_1746 ) ;
} else {
V_4 -> V_1535 [ 4 ] =
F_53 ( V_4 ,
V_1111
| V_490 ) ;
V_1744 =
( V_4 -> V_1535
[ 2 ] & 0xF0 ) >> 8 ;
V_1744 =
( V_1744 <= 0x7 ) ? 0xF : 0 ;
F_86 ( V_4 ,
V_1111 |
V_490 , 0xF0 ,
( V_1744 << 8 ) ) ;
}
F_48 ( V_4 ,
V_1755 |
V_636 , 0x9 ) ;
F_48 ( V_4 ,
V_1756 |
V_490 , 0x9 ) ;
} else {
if ( V_4 -> V_10 . V_277 >= 5 ) {
V_4 -> V_1535 [ 4 ] =
F_53 (
V_4 ,
V_1760
| V_490 ) ;
F_48 (
V_4 ,
V_1760
| V_490 , 0x40 ) ;
F_48 (
V_4 ,
V_1758
|
V_636 , V_1745 ) ;
F_48 (
V_4 ,
V_1757
|
V_490 , V_1745 ) ;
} else {
V_4 -> V_1535 [ 4 ] =
F_53 (
V_4 ,
V_1113
| V_490 ) ;
V_1744 =
( V_4 ->
V_1535 [ 2 ] &
0xF0 ) >> 8 ;
V_1744 =
( V_1744 <= 0x7 ) ? 0xF : 0 ;
F_86 ( V_4 ,
V_1113 |
V_490 , 0xF0 ,
( V_1744 << 8 ) ) ;
}
F_48 ( V_4 ,
V_1755 |
V_636 , 0x6 ) ;
F_48 ( V_4 ,
V_1756 |
V_490 , 0x6 ) ;
}
} else {
V_4 -> V_1535 [ 0 ] =
F_53 ( V_4 ,
V_1755 |
V_635 ) ;
V_4 -> V_1535 [ 1 ] =
F_53 ( V_4 ,
V_1756 |
V_491 ) ;
if ( V_4 -> V_10 . V_277 >= 5 ) {
V_4 -> V_1535 [ 2 ] =
F_53 ( V_4 ,
V_1757 |
V_491 ) ;
V_4 -> V_1535 [ 3 ] =
F_53 ( V_4 ,
V_1758 |
V_635 ) ;
}
if ( F_28 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_277 >= 5 ) {
V_4 -> V_1535 [ 4 ] =
F_53 (
V_4 ,
V_1759
| V_491 ) ;
F_48 (
V_4 ,
V_1759 |
V_491 , 0x40 ) ;
F_48 (
V_4 ,
V_1758
|
V_635 , V_1746 ) ;
F_48 (
V_4 ,
V_1757
|
V_491 , V_1746 ) ;
} else {
V_4 -> V_1535 [ 4 ] =
F_53 (
V_4 ,
V_1111
| V_491 ) ;
V_1744 =
( V_4 ->
V_1535 [ 2 ] &
0xF0 ) >> 8 ;
V_1744 =
( V_1744 <= 0x7 ) ? 0xF : 0 ;
F_86 ( V_4 ,
V_1111 |
V_491 , 0xF0 ,
( V_1744 << 8 ) ) ;
}
F_48 ( V_4 ,
V_1755 |
V_635 , 0x9 ) ;
F_48 ( V_4 ,
V_1756 |
V_491 , 0x9 ) ;
} else {
if ( V_4 -> V_10 . V_277 >= 5 ) {
V_4 -> V_1535 [ 4 ] =
F_53 (
V_4 ,
V_1760
| V_491 ) ;
F_48 (
V_4 ,
V_1760
| V_491 , 0x40 ) ;
F_48 (
V_4 ,
V_1758
|
V_635 , V_1745 ) ;
F_48 (
V_4 ,
V_1757
|
V_491 , V_1745 ) ;
} else {
V_4 -> V_1535 [ 4 ] =
F_53 (
V_4 ,
V_1113
| V_491 ) ;
V_1744 =
( V_4 ->
V_1535 [ 2 ] &
0xF0 ) >> 8 ;
V_1744 =
( V_1744 <= 0x7 ) ? 0xF : 0 ;
F_86 ( V_4 ,
V_1113 |
V_491 , 0xF0 ,
( V_1744 << 8 ) ) ;
}
F_48 ( V_4 ,
V_1755 |
V_635 , 0x6 ) ;
F_48 ( V_4 ,
V_1756 |
V_491 , 0x6 ) ;
}
}
}
}
static void F_220 ( struct V_3 * V_4 , T_4 V_1743 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_1743 == V_102 ) {
if ( F_28 ( V_4 -> V_41 ) ) {
F_48 (
V_4 ,
V_1747 ,
V_4 ->
V_1535 [ 0 ] ) ;
F_48 (
V_4 ,
V_1748 ,
V_4 ->
V_1535 [ 1 ] ) ;
} else {
F_48 (
V_4 ,
V_1749 ,
V_4 ->
V_1535 [ 0 ] ) ;
F_48 (
V_4 ,
V_1750 ,
V_4 ->
V_1535 [ 1 ] ) ;
}
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
F_48 (
V_4 ,
V_1751 ,
V_4 ->
V_1535 [ 0 ] ) ;
F_48 (
V_4 ,
V_1752 ,
V_4 ->
V_1535 [ 1 ] ) ;
} else {
F_48 (
V_4 ,
V_1753 ,
V_4 ->
V_1535 [ 0 ] ) ;
F_48 (
V_4 ,
V_1754 ,
V_4 ->
V_1535 [ 1 ] ) ;
}
}
} else {
if ( V_1743 == V_102 ) {
F_48 ( V_4 ,
V_1755 |
V_636 ,
V_4 -> V_1535 [ 0 ] ) ;
F_48 ( V_4 ,
V_1756 |
V_490 ,
V_4 -> V_1535 [ 1 ] ) ;
if ( V_4 -> V_10 . V_277 >= 5 ) {
F_48 ( V_4 ,
V_1757 |
V_490 ,
V_4 ->
V_1535 [ 2 ] ) ;
F_48 ( V_4 ,
V_1758 |
V_636 ,
V_4 ->
V_1535 [ 3 ] ) ;
}
if ( F_28 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_277 >= 5 )
F_48 (
V_4 ,
V_1759
| V_490 ,
V_4 ->
V_1535
[ 4 ] ) ;
else
F_48 (
V_4 ,
V_1111
| V_490 ,
V_4 ->
V_1535
[ 4 ] ) ;
} else {
if ( V_4 -> V_10 . V_277 >= 5 )
F_48 (
V_4 ,
V_1760
| V_490 ,
V_4 ->
V_1535
[ 4 ] ) ;
else
F_48 (
V_4 ,
V_1113
| V_490 ,
V_4 ->
V_1535
[ 4 ] ) ;
}
} else {
F_48 ( V_4 ,
V_1755 |
V_635 ,
V_4 -> V_1535 [ 0 ] ) ;
F_48 ( V_4 ,
V_1756 |
V_491 ,
V_4 -> V_1535 [ 1 ] ) ;
if ( V_4 -> V_10 . V_277 >= 5 ) {
F_48 ( V_4 ,
V_1757 |
V_491 ,
V_4 ->
V_1535 [ 2 ] ) ;
F_48 ( V_4 ,
V_1758 |
V_635 ,
V_4 ->
V_1535 [ 3 ] ) ;
}
if ( F_28 ( V_4 -> V_41 ) ) {
if ( V_4 -> V_10 . V_277 >= 5 )
F_48 (
V_4 ,
V_1759
| V_491 ,
V_4 ->
V_1535
[ 4 ] ) ;
else
F_48 (
V_4 ,
V_1111
| V_491 ,
V_4 ->
V_1535
[ 4 ] ) ;
} else {
if ( V_4 -> V_10 . V_277 >= 5 )
F_48 (
V_4 ,
V_1760
| V_491 ,
V_4 ->
V_1535
[ 4 ] ) ;
else
F_48 (
V_4 ,
V_1113
| V_491 ,
V_4 ->
V_1535
[ 4 ] ) ;
}
}
}
}
static void F_221 ( struct V_3 * V_4 , T_4 V_1743 )
{
T_4 V_1761 ;
T_2 V_1762 , V_1763 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1761 = V_1743 ;
else
V_1761 = ( V_1743 == V_102 ) ? 1 : 0 ;
V_4 -> V_1546 [ 0 ] = F_3 ( V_4 , 0xa2 ) ;
V_4 -> V_1546 [ 1 ] =
F_3 ( V_4 , ( V_1743 == V_102 ) ? 0xa6 : 0xa7 ) ;
V_4 -> V_1546 [ 2 ] =
F_3 ( V_4 , ( V_1743 == V_102 ) ? 0x8f : 0xa5 ) ;
V_4 -> V_1546 [ 3 ] = F_3 ( V_4 , 0x91 ) ;
V_4 -> V_1546 [ 4 ] = F_3 ( V_4 , 0x92 ) ;
V_4 -> V_1546 [ 5 ] = F_3 ( V_4 , 0x7a ) ;
V_4 -> V_1546 [ 6 ] = F_3 ( V_4 , 0x7d ) ;
V_4 -> V_1546 [ 7 ] = F_3 ( V_4 , 0xe7 ) ;
V_4 -> V_1546 [ 8 ] = F_3 ( V_4 , 0xec ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_4 -> V_1546 [ 11 ] = F_3 ( V_4 , 0x342 ) ;
V_4 -> V_1546 [ 12 ] = F_3 ( V_4 , 0x343 ) ;
V_4 -> V_1546 [ 13 ] = F_3 ( V_4 , 0x346 ) ;
V_4 -> V_1546 [ 14 ] = F_3 ( V_4 , 0x347 ) ;
}
V_4 -> V_1546 [ 9 ] = F_3 ( V_4 , 0x297 ) ;
V_4 -> V_1546 [ 10 ] = F_3 ( V_4 , 0x29b ) ;
F_38 ( V_4 , ( 0 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
F_38 ( V_4 , ( 1 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 0 ) , ( 0 ) << 0 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_38 ( V_4 , 0xa2 , ( 0xf << 0 ) , ( 1 << V_1761 ) << 0 ) ;
F_38 ( V_4 , 0xa2 , ( 0xf << 12 ) , ( 1 << ( 1 - V_1743 ) ) << 12 ) ;
} else {
F_38 ( V_4 , 0xa2 , ( 0xf << 12 ) , ( 1 << V_1761 ) << 12 ) ;
F_38 ( V_4 , 0xa2 , ( 0xf << 0 ) , ( 1 << V_1761 ) << 0 ) ;
F_38 ( V_4 , 0xa2 , ( 0xf << 4 ) , ( 1 << V_1743 ) << 4 ) ;
F_38 ( V_4 , 0xa2 , ( 0xf << 8 ) , ( 1 << V_1743 ) << 8 ) ;
}
F_38 ( V_4 , ( ( V_1743 == V_102 ) ? 0xa6 : 0xa7 ) , ( 0x1 << 2 ) , 0 ) ;
F_38 ( V_4 , ( V_1743 == V_102 ) ? 0x8f : 0xa5 ,
( 0x1 << 2 ) , ( 0x1 << 2 ) ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_38 ( V_4 , ( ( V_1743 == V_102 ) ? 0xa6 : 0xa7 ) ,
( 0x1 << 0 ) | ( 0x1 << 1 ) , 0 ) ;
F_38 ( V_4 , ( V_1743 == V_102 ) ?
0x8f : 0xa5 ,
( 0x1 << 0 ) | ( 0x1 << 1 ) , ( 0x1 << 0 ) | ( 0x1 << 1 ) ) ;
}
F_91 ( V_4 , V_748 , 0 ,
V_743 |
V_744 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_35 ( V_4 , ( 0x1 << 3 ) ,
0 , 0 , 0 ,
V_318 ) ;
F_35 ( V_4 , ( 0x1 << 9 ) , 0 , 0 , 0 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 10 ) , 1 , 0 , 0 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 0 ) , 1 , 0 , 0 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 1 ) , 1 , 0 , 0 ,
V_320 ) ;
F_35 ( V_4 , ( 0x1 << 11 ) , 0 , 0 , 0 ,
V_319 ) ;
if ( F_34 ( V_4 -> V_41 ) )
F_35 (
V_4 ,
( 0x1 << 7 ) ,
2 , 0 , 0 ,
V_319 ) ;
else
F_35 (
V_4 ,
( 0x1 << 7 ) ,
0 , 0 , 0 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 7 ) ,
0 , 0 , 0 ,
V_319 ) ;
F_35 ( V_4 , ( 0x1 << 5 ) , 0 , 0 , 0 ,
V_319 ) ;
} else {
F_66 ( V_4 , ( 0x1 << 3 ) , 0 , 3 , 0 ) ;
}
F_92 ( V_4 , V_585 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_91 ( V_4 ,
V_747 ,
0x1 , V_1743 + 1 ) ;
} else {
if ( V_1743 == V_102 ) {
V_1762 = 0x1 ;
V_1763 = 0x8 ;
} else {
V_1762 = 0x4 ;
V_1763 = 0x2 ;
}
F_91 ( V_4 ,
V_747 ,
V_1762 , V_1743 + 1 ) ;
F_91 ( V_4 ,
V_747 ,
V_1763 , V_1761 + 1 ) ;
}
}
static void F_222 ( struct V_3 * V_4 , T_4 V_1743 )
{
F_5 ( V_4 , 0xa2 , V_4 -> V_1546 [ 0 ] ) ;
F_5 ( V_4 , ( V_1743 == V_102 ) ? 0xa6 : 0xa7 ,
V_4 -> V_1546 [ 1 ] ) ;
F_5 ( V_4 , ( V_1743 == V_102 ) ? 0x8f : 0xa5 ,
V_4 -> V_1546 [ 2 ] ) ;
F_5 ( V_4 , 0x91 , V_4 -> V_1546 [ 3 ] ) ;
F_5 ( V_4 , 0x92 , V_4 -> V_1546 [ 4 ] ) ;
F_5 ( V_4 , 0x7a , V_4 -> V_1546 [ 5 ] ) ;
F_5 ( V_4 , 0x7d , V_4 -> V_1546 [ 6 ] ) ;
F_5 ( V_4 , 0xe7 , V_4 -> V_1546 [ 7 ] ) ;
F_5 ( V_4 , 0xec , V_4 -> V_1546 [ 8 ] ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_5 ( V_4 , 0x342 , V_4 -> V_1546 [ 11 ] ) ;
F_5 ( V_4 , 0x343 , V_4 -> V_1546 [ 12 ] ) ;
F_5 ( V_4 , 0x346 , V_4 -> V_1546 [ 13 ] ) ;
F_5 ( V_4 , 0x347 , V_4 -> V_1546 [ 14 ] ) ;
}
F_5 ( V_4 , 0x297 , V_4 -> V_1546 [ 9 ] ) ;
F_5 ( V_4 , 0x29b , V_4 -> V_1546 [ 10 ] ) ;
}
static void
F_223 ( struct V_3 * V_4 , T_4 V_1743 ,
T_2 * V_1764 , T_4 V_1691 )
{
T_2 V_1485 ;
struct V_1715 V_1716 [ V_1725 ] ;
T_4 V_1761 ;
struct V_792 V_1765 , V_1766 ;
T_1 V_1721 , V_1722 , V_1767 , V_1768 = 0 , V_1769 = 0 ,
V_1770 = 10000 ;
V_109 V_1771 , V_1772 , V_1773 ;
bool V_1774 = false ;
T_4 V_1775 = 3 ;
V_104 V_1776 = 0 , V_1777 = 0 ;
V_104 V_1778 = 3 ;
T_4 V_1779 = V_1780 ;
const struct V_1781 * V_1782 ;
T_2 V_1783 , V_1784 , V_1785 , V_1786 , V_1787 ;
int V_1788 ;
V_104 V_757 ;
T_2 V_1789 [ 2 ] ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1761 = V_1743 ;
else
V_1761 = 1 - V_1743 ;
V_1485 = 1024 ;
V_1771 = ( V_1691 == 0 ) ? 13 : 13 ;
F_98 ( V_4 , 0 , & V_1765 ) ;
V_1766 . V_795 = V_1766 . V_694 = V_1766 . V_693 = V_1766 . V_695 = 0x0 ;
F_98 ( V_4 , 1 , & V_1766 ) ;
if ( F_28 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1775 = 3 ;
else if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) )
V_1775 = 4 ;
else
V_1775 = 6 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1782 = V_1790 ;
else
V_1782 = V_1791 ;
} else {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1782 = V_1792 ;
else
V_1782 = V_1793 ;
}
do {
V_1783 = ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) ?
0 : V_1782 [ V_1778 ] . V_1783 ;
V_1784 = V_1782 [ V_1778 ] . V_1784 ;
V_1785 = V_1782 [ V_1778 ] . V_1785 ;
V_1786 = V_1782 [ V_1778 ] . V_1786 ;
V_1787 = V_1782 [ V_1778 ] . V_1787 ;
V_757 = V_1782 [ V_1778 ] . V_757 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_167 (
V_4 ,
V_1299 ,
( ( V_1784 << 12 ) |
( V_1785 << 8 ) |
( V_1775 << 4 ) | ( V_1786 << 2 )
| V_1787 ) , 0x3 , 0 ) ;
else
F_66 ( V_4 , ( 0x1 << 12 ) ,
( ( V_1783 << 12 ) |
( V_1784 << 10 ) |
( V_1785 << 8 ) |
( V_1775 << 4 ) |
( V_1786 << 2 ) | V_1787 ) , 0x3 ,
0 ) ;
V_4 -> V_1794 [ V_1761 ] = V_757 ;
if ( V_757 == - 1 ) {
V_1789 [ 0 ] = 0x8ff0 | V_4 -> V_870 ;
V_1789 [ 1 ] = 0x8ff0 | V_4 -> V_870 ;
F_6 ( V_4 , V_304 ,
2 , 0x110 , 16 ,
V_1789 ) ;
} else {
F_88 ( V_4 , V_1761 + 1 , V_757 ,
false ) ;
}
F_73 ( V_4 , ( F_34 ( V_4 -> V_41 ) ) ?
V_1795 :
V_1796 ,
V_1797 , 0 , V_1691 , false ) ;
F_208 ( V_4 , V_1716 , V_1485 , 32 , 0 ) ;
V_1721 = ( V_1716 [ V_1743 ] . V_1721 + V_1485 / 2 ) / V_1485 ;
V_1722 = ( V_1716 [ V_1743 ] . V_1722 + V_1485 / 2 ) / V_1485 ;
V_1767 = V_1721 + V_1722 ;
switch ( V_1779 ) {
case V_1780 :
if ( V_1767 > V_1770 ) {
V_1779 = V_1798 ;
V_1777 = V_1778 ;
V_1778 -- ;
} else {
V_1779 = V_1799 ;
V_1777 = V_1778 ;
V_1778 ++ ;
}
break;
case V_1799 :
if ( V_1767 > V_1770 ) {
V_1774 = true ;
V_1768 = V_1769 ;
V_1776 = V_1777 ;
} else {
V_1777 = V_1778 ;
V_1778 ++ ;
}
break;
case V_1798 :
if ( V_1767 > V_1770 ) {
V_1777 = V_1778 ;
V_1778 -- ;
} else {
V_1774 = true ;
V_1768 = V_1767 ;
V_1776 = V_1778 ;
}
break;
default:
break;
}
if ( ( V_1778 < 0 ) ||
( V_1778 > V_1800 ) ) {
V_1774 = true ;
V_1768 = V_1767 ;
V_1776 = V_1777 ;
} else {
V_1769 = V_1767 ;
}
F_72 ( V_4 ) ;
} while ( ! V_1774 );
V_1783 = V_1782 [ V_1776 ] . V_1783 ;
V_1784 = V_1782 [ V_1776 ] . V_1784 ;
V_1785 = V_1782 [ V_1776 ] . V_1785 ;
V_1786 = V_1782 [ V_1776 ] . V_1786 ;
V_1787 = V_1782 [ V_1776 ] . V_1787 ;
V_757 = V_1782 [ V_1776 ] . V_757 ;
V_1772 = F_216 ( V_1768 ) ;
V_1773 = V_1771 - V_1772 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
V_1788 = ( int ) V_1784 + V_1773 ;
if ( V_1788 + ( int ) V_1785 > 10 )
V_1784 = 10 - V_1785 ;
else
V_1784 = ( T_2 ) F_83 ( V_1788 , 0 ) ;
F_167 (
V_4 ,
V_1299 ,
( ( V_1784 << 12 ) |
( V_1785 << 8 ) |
( V_1775 << 4 ) |
( V_1786 << 2 ) | V_1787 ) , 0x3 ,
0 ) ;
} else {
V_1783 = ( T_2 ) F_83 ( F_175 ( ( ( int ) V_1783 ) + V_1773 , 10 ) , 0 ) ;
F_66 ( V_4 , ( 0x1 << 12 ) ,
( ( V_1783 << 12 ) |
( V_1784 << 10 ) |
( V_1785 << 8 ) |
( V_1775 << 4 ) |
( V_1786 << 2 ) |
V_1787 ) , 0x3 , 0 ) ;
}
if ( V_1764 != NULL ) {
* V_1764 ++ = V_1787 ;
* V_1764 ++ = V_1786 ;
* V_1764 ++ = V_1775 ;
* V_1764 ++ = V_1785 ;
* V_1764 ++ = V_1784 ;
* V_1764 = V_1783 ;
}
F_98 ( V_4 , 1 , & V_1765 ) ;
}
static void
F_224 ( struct V_3 * V_4 , T_4 V_1743 , T_2 * V_1764 ,
T_4 V_1691 )
{
F_223 ( V_4 , V_1743 , V_1764 , V_1691 ) ;
}
static T_4
F_225 ( struct V_3 * V_4 , T_4 V_1801 , T_4 V_1802 )
{
T_1 V_1803 [ 2 ] = { 9500 , 21000 } ;
T_1 V_1804 [ 2 ] = { 3000 , 6000 } ;
T_1 V_1805 , V_1806 ;
T_1 V_1807 [ 2 ] = { 28606 , 18468 } ;
T_1 V_1808 , V_1809 , V_1810 = 0 ;
T_2 V_1811 = 128 ;
T_2 V_1812 = 128 ;
T_2 V_1813 = 159 ;
T_2 V_1814 ;
T_2 V_1815 ;
T_2 V_1816 ;
T_2 V_1817 ;
T_2 V_1818 ;
T_2 V_1819 [ 6 ] ;
T_2 V_1820 [ 4 ] ;
T_2 V_1821 [ 2 ] ;
T_2 V_1822 [ 2 ] ;
T_2 V_1823 ;
T_2 V_809 = 4 ;
T_2 V_1824 , V_1825 [ 2 ] = { 2 , 4 } ;
T_2 V_1826 = 7 , V_1827 = 7 ;
V_104 V_1828 ;
T_2 V_1829 , V_1830 = 0 , V_1831 = 0 ;
T_1 V_1832 = 0 , V_1833 = 0 ;
T_2 V_1485 , V_1834 = 10 ;
struct V_1715 V_1716 [ V_1725 ] ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
return 0 ;
V_1485 = ( 1 << V_1834 ) ;
if ( F_34 ( V_4 -> V_41 ) ) {
V_1805 = V_1803 [ 1 ] ;
V_1808 = V_1807 [ 1 ] ;
V_1806 = V_1804 [ 1 ] ;
V_1824 = V_1825 [ 1 ] ;
} else {
V_1805 = V_1803 [ 0 ] ;
V_1808 = V_1807 [ 0 ] ;
V_1806 = V_1804 [ 0 ] ;
V_1824 = V_1825 [ 0 ] ;
}
if ( V_1801 == 0 ) {
V_1816 = V_490 ;
V_1817 =
( V_1802 == 0 ) ? V_635 : V_636 ;
} else {
V_1816 = V_491 ;
V_1817 =
( V_1802 == 0 ) ? V_636 : V_635 ;
}
V_1814 =
F_53 ( V_4 ,
( V_1835 |
V_1817 ) ) ;
V_1815 =
F_53 ( V_4 ,
( V_1836 |
V_1816 ) ) ;
V_1818 = ( ( F_3 ( V_4 , 0x48 ) >> 8 ) & 1 ) ;
V_1819 [ 0 ] = F_3 ( V_4 , 0x267 ) ;
V_1819 [ 1 ] = F_3 ( V_4 , 0x268 ) ;
V_1819 [ 2 ] = F_3 ( V_4 , 0x269 ) ;
V_1820 [ 0 ] = F_3 ( V_4 , 0x26a ) ;
V_1820 [ 1 ] = F_3 ( V_4 , 0x26b ) ;
V_1819 [ 3 ] = F_3 ( V_4 , 0x26c ) ;
V_1819 [ 4 ] = F_3 ( V_4 , 0x26d ) ;
V_1819 [ 5 ] = F_3 ( V_4 , 0x26e ) ;
V_1820 [ 2 ] = F_3 ( V_4 , 0x26f ) ;
V_1820 [ 3 ] = F_3 ( V_4 , 0x270 ) ;
V_1821 [ 0 ] = F_3 ( V_4 , 0xe7 ) ;
V_1821 [ 1 ] = F_3 ( V_4 , 0xec ) ;
V_1822 [ 0 ] = F_3 ( V_4 , 0xf8 ) ;
V_1822 [ 1 ] = F_3 ( V_4 , 0xfa ) ;
V_1823 = F_3 ( V_4 , ( V_1801 == 0 ) ? 0x7a : 0x7d ) ;
F_48 ( V_4 , ( V_1835 | V_1817 ) ,
V_1812 ) ;
F_48 ( V_4 ,
( V_1836 | V_1816 ) ,
V_1813 ) ;
F_38 ( V_4 , 0x48 , ( 0x1 << 8 ) , ( 0x1 << 8 ) ) ;
F_5 ( V_4 , 0x267 , 0x02d4 ) ;
F_5 ( V_4 , 0x268 , 0x0000 ) ;
F_5 ( V_4 , 0x269 , 0x0000 ) ;
F_5 ( V_4 , 0x26a , 0x0000 ) ;
F_5 ( V_4 , 0x26b , 0x0000 ) ;
F_5 ( V_4 , 0x26c , 0x02d4 ) ;
F_5 ( V_4 , 0x26d , 0x0000 ) ;
F_5 ( V_4 , 0x26e , 0x0000 ) ;
F_5 ( V_4 , 0x26f , 0x0000 ) ;
F_5 ( V_4 , 0x270 , 0x0000 ) ;
F_37 ( V_4 , ( V_1801 == 0 ) ? 0xe7 : 0xec , ( 0x1 << 8 ) ) ;
F_37 ( V_4 , ( V_1801 == 0 ) ? 0xec : 0xe7 , ( 0x1 << 15 ) ) ;
F_37 ( V_4 , ( V_1801 == 0 ) ? 0xe7 : 0xec , ( 0x1 << 9 ) ) ;
F_37 ( V_4 , ( V_1801 == 0 ) ? 0xe7 : 0xec , ( 0x1 << 10 ) ) ;
F_38 ( V_4 , ( V_1801 == 0 ) ? 0xfa : 0xf8 ,
( 0x7 << 10 ) , ( V_809 << 10 ) ) ;
F_38 ( V_4 , ( V_1801 == 0 ) ? 0xf8 : 0xfa ,
( 0x7 << 0 ) , ( V_1827 << 0 ) ) ;
F_38 ( V_4 , ( V_1801 == 0 ) ? 0xf8 : 0xfa ,
( 0x7 << 4 ) , ( V_1826 << 4 ) ) ;
F_38 ( V_4 , ( V_1801 == 0 ) ? 0x7a : 0x7d ,
( 0x7 << 8 ) , ( V_1824 << 8 ) ) ;
V_1828 = 16 ;
V_1829 = V_1811 + V_1828 ;
while ( V_1828 >= 0 ) {
F_48 ( V_4 ,
( V_812 |
V_1816 ) , V_1829 ) ;
if ( V_1828 == 16 ) {
F_73 ( V_4 , V_1806 , V_1797 ,
0 , 1 , false ) ;
F_67 ( 2 ) ;
F_208 ( V_4 , V_1716 , V_1485 , 32 , 0 ) ;
if ( V_1801 == 0 )
V_1832 =
F_226 ( T_1 , ( V_1716 [ 0 ] . V_1721 +
V_1716 [ 0 ] . V_1722 ) >>
( V_1834 + 1 ) ,
1 ) ;
else
V_1832 =
F_226 ( T_1 , ( V_1716 [ 1 ] . V_1721 +
V_1716 [ 1 ] . V_1722 ) >>
( V_1834 + 1 ) ,
1 ) ;
F_73 ( V_4 , V_1805 , V_1797 ,
0 , 1 , false ) ;
F_67 ( 2 ) ;
}
F_208 ( V_4 , V_1716 , V_1485 , 32 , 0 ) ;
if ( V_1801 == 0 )
V_1833 = ( V_1716 [ 0 ] . V_1721 + V_1716 [ 0 ] . V_1722 ) >>
( V_1834 + 1 ) ;
else
V_1833 =
( V_1716 [ 1 ] . V_1721 +
V_1716 [ 1 ] . V_1722 ) >> ( V_1834 + 1 ) ;
V_1809 = ( T_3 ) ( ( V_1833 << 16 ) / V_1832 ) ;
if ( V_1828 == 0 )
V_1828 -- ;
else if ( V_1828 == 1 ) {
V_1830 = V_1829 ;
V_1829 += ( V_1809 > V_1808 ) ? 1 : - 1 ;
V_1810 = V_1809 ;
V_1828 -- ;
} else {
V_1828 = ( V_1828 >> 1 ) ;
V_1829 += ( ( V_1809 > V_1808 ) ?
V_1828 : ( - V_1828 ) ) ;
}
if ( V_1828 == - 1 ) {
V_1831 =
( abs ( ( int ) V_1810 -
( int ) V_1808 ) <
abs ( ( int ) V_1809 -
( int ) V_1808 ) ) ? V_1830 :
V_1829 ;
if ( F_34 ( V_4 -> V_41 ) ) {
if ( ( V_1831 > 140 )
|| ( V_1831 < 135 ) )
V_1831 = 138 ;
} else {
if ( ( V_1831 > 142 )
|| ( V_1831 < 137 ) )
V_1831 = 140 ;
}
F_48 ( V_4 ,
( V_812 |
V_1816 ) , V_1831 ) ;
}
}
F_72 ( V_4 ) ;
F_48 ( V_4 , ( V_1835 | V_1817 ) ,
V_1814 ) ;
F_48 ( V_4 ,
( V_1836 | V_1816 ) ,
V_1815 ) ;
F_38 ( V_4 , 0x48 , ( 0x1 << 8 ) , ( V_1818 << 8 ) ) ;
F_5 ( V_4 , 0x267 , V_1819 [ 0 ] ) ;
F_5 ( V_4 , 0x268 , V_1819 [ 1 ] ) ;
F_5 ( V_4 , 0x269 , V_1819 [ 2 ] ) ;
F_5 ( V_4 , 0x26a , V_1820 [ 0 ] ) ;
F_5 ( V_4 , 0x26b , V_1820 [ 1 ] ) ;
F_5 ( V_4 , 0x26c , V_1819 [ 3 ] ) ;
F_5 ( V_4 , 0x26d , V_1819 [ 4 ] ) ;
F_5 ( V_4 , 0x26e , V_1819 [ 5 ] ) ;
F_5 ( V_4 , 0x26f , V_1820 [ 2 ] ) ;
F_5 ( V_4 , 0x270 , V_1820 [ 3 ] ) ;
F_5 ( V_4 , 0xe7 , V_1821 [ 0 ] ) ;
F_5 ( V_4 , 0xec , V_1821 [ 1 ] ) ;
F_5 ( V_4 , 0xf8 , V_1822 [ 0 ] ) ;
F_5 ( V_4 , 0xfa , V_1822 [ 1 ] ) ;
F_5 ( V_4 , ( V_1801 == 0 ) ? 0x7a : 0x7d , V_1823 ) ;
V_4 -> V_811 = false ;
return V_1831 - 0x80 ;
}
static int F_227 ( struct V_3 * V_4 ,
struct V_837 V_838 ,
T_4 V_1691 , bool V_752 )
{
T_2 V_759 ;
T_4 V_1519 , V_1743 ;
T_4 V_1837 [ 2 ] ;
T_2 V_1693 [ 2 ] ;
T_2 V_1530 [ 2 ] ;
struct V_1525 V_1694 [ 2 ] ;
T_4 V_1430 ;
V_104 V_1838 , V_1839 ;
V_104 V_1840 ;
bool V_764 = false ;
bool V_1841 = false ;
V_759 = F_3 ( V_4 , 0x01 ) ;
F_38 ( V_4 , 0x01 , ( 0x1 << 15 ) , 0 ) ;
F_32 ( V_4 , true ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) ) {
V_764 = V_4 -> V_241 ;
V_4 -> V_241 = false ;
}
F_8 ( V_4 , V_304 , 2 , 0x110 , 16 , V_1693 ) ;
for ( V_1519 = 0 ; V_1519 <= 1 ; V_1519 ++ ) {
F_184 ( V_4 , V_1519 , V_838 ,
& V_1694 [ V_1519 ] ) ;
V_1530 [ V_1519 ] = V_1694 [ V_1519 ] . V_1530 ;
}
F_6 ( V_4 , V_304 , 2 , 0x110 , 16 , V_1530 ) ;
V_1430 = F_132 (
(struct V_1 * ) V_4 ) ;
for ( V_1743 = 0 ; V_1743 < V_4 -> V_10 . V_261 ; V_1743 ++ ) {
V_1841 =
( ( V_1430 & ( 1 << V_1743 ) ) == 0 ) ? true : false ;
F_221 ( V_4 , V_1743 ) ;
F_219 ( V_4 , V_1743 ) ;
if ( ( ! V_1841 ) && ( ( V_1691 == 0 ) || ( V_1691 == 2 ) ) ) {
F_224 ( V_4 , V_1743 , NULL , 0 ) ;
F_73 ( V_4 ,
( F_34 (
V_4 -> V_41 ) ) ?
V_1795 :
V_1796 ,
V_1797 , 0 , V_1691 ,
false ) ;
if ( V_752 )
F_96 ( V_1842 ) ;
F_215 ( V_4 , V_1743 + 1 ) ;
F_72 ( V_4 ) ;
}
if ( ( ( V_1691 == 1 ) || ( V_1691 == 2 ) )
&& F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( V_1743 == V_106 ) {
if ( V_1430 == 1 )
F_120 (
(struct V_1 * ) V_4 , 3 ) ;
F_224 ( V_4 , V_1743 , NULL ,
1 ) ;
V_1837 [ V_1743 ] =
F_225 ( V_4 , V_1743 , 1 ) ;
V_4 -> V_813 = V_1837 [ V_1743 ] ;
if ( V_1430 == 1 )
F_120 (
(struct V_1 * ) V_4 ,
V_1430 ) ;
}
}
F_220 ( V_4 , V_1743 ) ;
F_222 ( V_4 , V_1743 ) ;
F_92 ( V_4 , V_746 ) ;
}
if ( ( V_1691 == 1 ) || ( V_1691 == 2 ) ) {
V_1837 [ 0 ] = V_1837 [ 1 ] ;
F_48 ( V_4 ,
( V_812 |
V_490 ) , ( V_1837 [ 0 ] | 0x80 ) ) ;
for ( V_1743 = 0 ; V_1743 < V_4 -> V_10 . V_261 ; V_1743 ++ ) {
V_1838 =
( ( ( int ) V_1837 [ V_1743 ] - 12 ) >> 1 ) + 10 ;
V_1839 = ( ( int ) V_1837 [ V_1743 ] - 12 ) + 10 ;
if ( F_52 ( V_4 ) ) {
V_1839 +=
( V_4 -> V_292 == V_293 ) ? 24 : 12 ;
V_1840 = ( V_4 -> V_292 == V_293 ) ?
0x0e : 0x13 ;
F_65 ( V_4 , V_662 , V_653 , V_1743 ,
V_1843 , V_1840 ) ;
}
V_1838 = F_83 ( F_198 ( T_4 , V_1838 , 31 ) ,
0 ) ;
V_1839 = F_83 ( F_198 ( T_4 , V_1839 , 31 ) ,
0 ) ;
F_48 ( V_4 , ( V_1836 |
( ( V_1743 ==
V_102 ) ? V_490 :
V_491 ) ) ,
( V_1838 | 0x80 ) ) ;
F_48 ( V_4 , ( V_1835 |
( ( V_1743 ==
V_102 ) ? V_635 :
V_636 ) ) ,
( V_1839 | 0x80 ) ) ;
}
}
F_5 ( V_4 , 0x01 , V_759 ) ;
F_129 ( V_4 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
F_167 (
V_4 ,
V_1299 ,
0 , 0x3 , 1 ) ;
else
F_66 ( V_4 , ( 0x1 << 12 ) , 0 , 0x3 , 1 ) ;
F_92 ( V_4 , V_746 ) ;
F_6 ( V_4 , V_304 , 2 , 0x110 , 16 ,
V_1693 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 4 ) )
V_4 -> V_241 = V_764 ;
F_32 ( V_4 , false ) ;
return 0 ;
}
static int
F_228 ( struct V_3 * V_4 ,
struct V_837 V_838 , bool V_752 )
{
struct V_1715 V_1716 [ V_1725 ] ;
T_4 V_312 , V_1743 , V_1761 ;
T_2 V_1844 [] = { 0x3 , 0x3 , 0x1 } ;
T_2 V_1845 [] = { 0x7 , 0x2 , 0x0 } ;
T_2 V_1846 [] = { 0x2 , 0x0 , 0x0 } ;
V_109 V_1847 , V_1848 , V_1849 , V_1850 ;
V_109 V_1771 , V_1772 , V_1851 ;
T_2 V_1277 , V_1852 , V_1853 ;
T_2 V_1854 , V_1855 ;
T_2 V_1485 ;
T_1 V_1721 , V_1722 , V_1856 [ 3 ] ;
T_4 V_1857 , V_1858 ;
T_2 V_669 , V_1859 , V_1860 ;
T_2 V_1519 ;
T_2 V_1693 [ 2 ] ;
T_2 V_1530 [ 2 ] ;
struct V_1525 V_1694 [ 2 ] ;
T_4 V_1494 ;
int V_1697 = 0 ;
bool V_1861 = true ;
F_32 ( V_4 , true ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) )
F_207 ( V_4 ) ;
F_8 ( V_4 , V_304 , 2 , 0x110 , 16 , V_1693 ) ;
for ( V_1519 = 0 ; V_1519 <= 1 ; V_1519 ++ ) {
F_184 ( V_4 , V_1519 , V_838 ,
& V_1694 [ V_1519 ] ) ;
V_1530 [ V_1519 ] = V_1694 [ V_1519 ] . V_1530 ;
}
F_6 ( V_4 , V_304 , 2 , 0x110 , 16 , V_1530 ) ;
V_1485 = 1024 ;
V_1771 = 13 ;
for ( V_312 = 0 ; V_312 < 2 ; V_312 ++ ) {
V_1743 = V_312 ;
V_1761 = 1 - V_312 ;
V_1277 = F_3 ( V_4 , 0xa2 ) ;
V_1852 = F_3 ( V_4 , ( V_1743 == V_102 ) ?
0xa6 : 0xa7 ) ;
V_1853 = F_3 ( V_4 , 0xa5 ) ;
V_1854 = F_3 ( V_4 , ( V_1743 == V_102 ) ?
0x91 : 0x92 ) ;
V_1855 = F_3 ( V_4 , ( V_1761 == V_102 ) ?
0x91 : 0x92 ) ;
F_38 ( V_4 , 0xa2 , ( 0xf << 12 ) , ( 1 << V_1761 ) << 12 ) ;
F_38 ( V_4 , 0xa2 , ( 0xf << 0 ) , ( 1 << V_1761 ) << 0 ) ;
F_37 ( V_4 , ( ( V_1743 == V_102 ) ? 0xa6 : 0xa7 ) ,
( ( 0x1 << 1 ) | ( 0x1 << 2 ) ) ) ;
F_37 ( V_4 , 0xa5 , ( ( 0x1 << 1 ) | ( 0x1 << 2 ) ) ) ;
if ( ( ( V_4 -> V_251 ) & 0xff000000 ) )
F_5 ( V_4 ,
( V_1743 == V_102 ) ? 0x91 : 0x92 ,
( F_28 ( V_4 -> V_41 ) ?
0x140 : 0x110 ) ) ;
else
F_5 ( V_4 ,
( V_1743 == V_102 ) ? 0x91 : 0x92 ,
( F_28 ( V_4 -> V_41 ) ?
0x180 : 0x120 ) ) ;
F_5 ( V_4 , ( V_1761 == V_102 ) ? 0x91 : 0x92 ,
( F_28 ( V_4 -> V_41 ) ? 0x148 :
0x114 ) ) ;
V_669 = V_1862 | V_1863 ;
if ( V_1743 == V_102 ) {
V_1859 = V_1862 ;
V_1860 = V_1863 ;
} else {
V_1859 = V_1863 ;
V_1860 = V_1862 ;
}
if ( ( V_4 -> V_251 & 0x10000 ) ) {
F_86 ( V_4 , V_1864 , V_669 ,
V_1859 ) ;
F_86 ( V_4 , V_1865 , V_669 ,
V_1860 ) ;
}
for ( V_1857 = 0 ; V_1857 < 4 ; V_1857 ++ ) {
if ( V_752 )
F_96 ( V_1842 ) ;
if ( V_1857 < 3 ) {
V_1850 = V_1844 [ V_1857 ] ;
V_1847 = V_1845 [ V_1857 ] ;
V_1848 = V_1846 [ V_1857 ] ;
} else {
if ( V_1856 [ 1 ] > 10000 ) {
V_1850 = V_1844 [ 2 ] ;
V_1847 = V_1845 [ 2 ] ;
V_1848 = V_1846 [ 2 ] ;
V_1858 = 1 ;
V_1849 = V_1847 ;
V_1772 =
F_216 ( V_1856 [ 2 ] ) ;
} else {
if ( V_1856 [ 0 ] > 10000 ) {
V_1850 = V_1844 [ 1 ] ;
V_1847 = V_1845 [ 1 ] ;
V_1848 = V_1846 [ 1 ] ;
V_1858 = 1 ;
V_1849 = V_1847 ;
V_1772 =
F_216 (
V_1856 [ 1 ] ) ;
} else {
V_1850 = V_1844 [ 0 ] ;
V_1847 = V_1845 [ 0 ] ;
V_1848 = V_1846 [ 0 ] ;
V_1858 = 2 ;
V_1849 = V_1848 ;
V_1772 =
F_216 (
V_1856 [ 0 ] ) ;
}
}
V_1851 = V_1771 - V_1772 ;
V_1849 += V_1851 ;
V_1849 = F_83 ( F_198 ( T_2 , V_1849 , 10 ) , 0 ) ;
if ( V_1858 == 1 )
V_1847 = V_1849 ;
else
V_1848 = V_1849 ;
}
F_66 ( V_4 , ( 0x1 << 10 ) ,
( ( V_1848 << 8 ) |
( V_1847 << 4 ) |
( V_1850 << 2 ) ) , 0x3 , 0 ) ;
F_92 ( V_4 , V_746 ) ;
F_72 ( V_4 ) ;
if ( V_1861 ) {
V_1697 = F_73 ( V_4 , 4000 ,
( T_2 ) ( V_4 -> V_251 &
0xffff ) , 0 , 0 , true ) ;
V_1861 = false ;
} else {
V_1494 = ( F_34 ( V_4 -> V_41 ) ) ?
40 : 20 ;
F_182 ( V_4 , V_1494 * 8 , 0xffff ,
0 , 0 , 0 , true ) ;
}
if ( V_1697 == 0 ) {
if ( V_1857 < 3 ) {
F_208 ( V_4 , V_1716 ,
V_1485 , 32 ,
0 ) ;
V_1721 = ( V_1716 [ V_1743 ] . V_1721 +
V_1485 / 2 ) / V_1485 ;
V_1722 = ( V_1716 [ V_1743 ] . V_1722 +
V_1485 / 2 ) / V_1485 ;
V_1856 [ V_1857 ] = V_1721 + V_1722 ;
} else {
F_215 ( V_4 ,
( 1 <<
V_1743 ) ) ;
}
F_72 ( V_4 ) ;
}
if ( V_1697 != 0 )
break;
}
F_59 ( V_4 , V_1864 , ~ V_669 ) ;
F_59 ( V_4 , V_1865 , ~ V_669 ) ;
F_5 ( V_4 , ( V_1761 == V_102 ) ? 0x91 :
0x92 , V_1855 ) ;
F_5 ( V_4 , ( V_1743 == V_102 ) ? 0x91 :
0x92 , V_1854 ) ;
F_5 ( V_4 , 0xa5 , V_1853 ) ;
F_5 ( V_4 , ( V_1743 == V_102 ) ? 0xa6 :
0xa7 , V_1852 ) ;
F_5 ( V_4 , 0xa2 , V_1277 ) ;
if ( V_1697 != 0 )
break;
}
F_66 ( V_4 , ( 0x1 << 10 ) , 0 , 0x3 , 1 ) ;
F_92 ( V_4 , V_746 ) ;
F_6 ( V_4 , V_304 , 2 , 0x110 , 16 ,
V_1693 ) ;
F_32 ( V_4 , false ) ;
return V_1697 ;
}
int
F_127 ( struct V_3 * V_4 , struct V_837 V_838 ,
T_4 V_1691 , bool V_752 )
{
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1691 = 0 ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
return F_227 ( V_4 , V_838 , V_1691 ,
V_752 ) ;
else
return F_228 ( V_4 , V_838 , V_752 ) ;
}
void F_119 ( struct V_3 * V_4 )
{
T_3 V_321 ;
T_1 V_1866 ;
T_2 V_1867 , V_1868 , V_1557 , V_1869 ;
T_4 V_1870 [ 2 ] , V_536 ;
T_5 V_276 ;
if ( V_4 -> V_241 )
F_32 ( V_4 , true ) ;
if ( V_4 -> V_61 -> V_69 < 4 ) {
V_1870 [ 0 ] = V_1870 [ 1 ] = 72 ;
} else {
V_536 = F_56 ( V_4 , 0 ) ;
switch ( V_536 ) {
case V_609 :
case V_616 :
case V_617 :
case V_618 :
V_1870 [ 0 ] = 0 ;
V_1870 [ 1 ] = 0 ;
break;
default:
V_1870 [ 0 ] = V_1870 [ 1 ] = 91 ;
break;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) )
V_1870 [ 0 ] = V_1870 [ 1 ] = 30 ;
else if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
V_1870 [ 0 ] = V_1870 [ 1 ] = 40 ;
if ( F_23 ( V_4 -> V_10 . V_11 , 7 ) ) {
if ( ( V_1870 [ 0 ] < 40 ) || ( V_1870 [ 0 ] > 100 ) ||
( V_1870 [ 1 ] < 40 ) || ( V_1870 [ 1 ] > 100 ) )
V_1870 [ 0 ] = V_1870 [ 1 ] = 91 ;
}
V_4 -> V_262 [ V_102 ] . V_878 = V_1870 [ 0 ] ;
V_4 -> V_262 [ V_106 ] . V_878 = V_1870 [ 1 ] ;
V_4 -> V_262 [ V_102 ] . V_1871 = V_1870 [ 0 ] ;
V_4 -> V_262 [ V_106 ] . V_1871 = V_1870 [ 1 ] ;
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
T_3 V_1516 = V_4 -> V_10 . V_11 ;
if ( F_2 ( V_1516 , 3 ) ) {
if ( F_52 ( V_4 ) ) {
T_1 * V_1872 =
F_84 ( V_4 ) ;
V_1866 = V_1872 [ V_1870 [ V_321 ] ] ;
} else {
if ( F_28 ( V_4 -> V_41 ) ) {
if ( F_24 ( V_1516 , 3 ) ) {
V_1866 =
V_862
[ V_1870 [ V_321 ] ] ;
} else if ( F_24 ( V_1516 , 4 ) ) {
V_1866 = (
V_4 -> V_43 . V_215 ==
3 ) ?
V_863
[ V_1870 [ V_321 ] ] :
V_864
[ V_1870 [ V_321 ] ] ;
} else {
V_1866 =
V_865
[ V_1870 [ V_321 ] ] ;
}
} else {
if ( F_2 ( V_1516 , 5 ) &&
( V_4 -> V_42 . V_215 == 3 ) ) {
V_1866 =
V_868
[ V_1870 [ V_321 ] ] ;
} else {
V_1866 = V_869
[ V_1870 [ V_321 ] ] ;
}
}
}
} else {
V_1866 = V_873 [ V_1870 [ V_321 ] ] ;
}
if ( F_2 ( V_1516 , 3 ) )
V_1867 = ( V_1866 >> 16 ) & ( ( 1 << ( 32 - 16 + 1 ) ) - 1 ) ;
else
V_1867 = ( V_1866 >> 16 ) & ( ( 1 << ( 28 - 16 + 1 ) ) - 1 ) ;
if ( F_2 ( V_1516 , 7 ) )
V_1868 = ( V_1866 >> 8 ) & ( ( 1 << ( 10 - 8 + 1 ) ) - 1 ) ;
else
V_1868 = ( V_1866 >> 8 ) & ( ( 1 << ( 13 - 8 + 1 ) ) - 1 ) ;
V_1557 = ( V_1866 >> 0 ) & ( ( 1 << ( 7 - 0 + 1 ) ) - 1 ) ;
if ( F_2 ( V_1516 , 3 ) )
F_38 ( V_4 , ( ( V_321 == V_102 ) ? 0x8f :
0xa5 ) , ( 0x1 << 8 ) , ( 0x1 << 8 ) ) ;
else
F_38 ( V_4 , 0xa5 , ( 0x1 << 14 ) , ( 0x1 << 14 ) ) ;
F_5 ( V_4 , ( V_321 == V_102 ) ? 0xaa : 0xab , V_1868 ) ;
F_6 ( V_4 , 7 , 1 , ( 0x110 + V_321 ) , 16 ,
& V_1867 ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_1869 ) ;
V_1869 &= ( ( V_321 == V_102 ) ? 0x00ff : 0xff00 ) ;
V_1869 |= ( ( V_321 == V_102 ) ? ( V_1557 << 8 ) : ( V_1557 << 0 ) ) ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_1869 ) ;
if ( F_52 ( V_4 ) ) {
F_8 ( V_4 ,
( V_321 ==
V_102 ?
V_709 :
V_710 ) , 1 ,
576 + V_1870 [ V_321 ] , 32 ,
& V_276 ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x297 :
0x29b , ( 0x1ff << 4 ) ,
( ( V_109 ) V_276 ) << 4 ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 2 ) , ( 1 ) << 2 ) ;
}
}
F_36 ( V_4 , 0xbf , ( T_2 ) ( ~ ( 0x1f << 0 ) ) ) ;
if ( V_4 -> V_241 )
F_32 ( V_4 , false ) ;
}
static void
F_229 ( T_4 * V_1873 , T_2 * V_1874 ,
T_4 V_1875 , T_4 V_1876 ,
T_4 V_1877 )
{
T_4 V_1878 ;
T_4 V_1879 , V_1880 ;
T_4 V_1881 ;
for ( V_1878 = V_1876 ; V_1878 <= V_1877 ; V_1878 ++ ) {
V_1879 = ( V_1878 - V_1876 ) >> 2 ;
V_1880 = ( V_1878 - V_1876 ) & 0x3 ;
V_1881 = ( V_1874 [ V_1879 ] >> 4 * V_1880 ) & 0xf ;
V_1873 [ V_1878 ] = V_1875 - 2 * V_1881 ;
}
}
static void
F_230 ( T_4 * V_1873 , T_4 V_1874 ,
T_4 V_1876 , T_4 V_1877 )
{
T_4 V_1878 ;
for ( V_1878 = V_1876 ; V_1878 <= V_1877 ; V_1878 ++ )
V_1873 [ V_1878 ] -= 2 * V_1874 ;
}
void
F_231 ( T_4 * V_1882 , T_4 V_1883 ,
T_4 V_1884 , T_4 V_1885 )
{
T_4 V_1886 , V_1887 ;
V_1887 = V_1885 ;
for ( V_1886 = V_1883 ; V_1886 <= V_1884 - 1 ; V_1886 ++ ) {
V_1882 [ V_1886 ] = V_1882 [ V_1887 ] ;
V_1887 += ( V_1886 == V_1883 ) ? 2 : 1 ;
}
V_1882 [ V_1884 ] = V_1882 [ V_1884 - 1 ] ;
}
void
F_232 ( T_4 * V_1882 , T_4 V_1885 ,
T_4 V_1888 , T_4 V_1883 )
{
T_4 V_1886 , V_1887 ;
for ( V_1886 = V_1885 , V_1887 = V_1883 ;
V_1886 <= V_1888 ; V_1886 ++ , V_1887 ++ ) {
V_1882 [ V_1886 ] = V_1882 [ V_1887 ] ;
if ( V_1886 == V_1885 )
V_1882 [ ++ V_1886 ] = V_1882 [ V_1887 ] ;
}
}
void F_18 ( struct V_3 * V_4 )
{
T_3 V_1886 , V_1887 , V_75 ;
T_4 V_1889 = 0 , V_1890 = 0 , V_1891 = 0 ;
T_4 V_1875 = 0 ;
T_2 V_1892 [ 2 ] , * V_1893 = NULL ;
T_4 * V_1894 = NULL ;
for ( V_75 = 0 ; V_75 < ( V_99 + V_100 ) ;
V_75 ++ ) {
switch ( V_75 ) {
case 0 :
V_1875 = F_175 ( V_4 -> V_101 [ 0 ] . V_103 ,
V_4 -> V_101 [ 1 ] . V_103 ) ;
V_1892 [ 0 ] = V_4 -> V_121 ;
F_229 ( V_4 -> V_1895 ,
V_1892 ,
V_1875 ,
V_679 ,
V_680 ) ;
V_1892 [ 0 ] = ( T_2 ) ( V_4 -> V_123 & 0xffff ) ;
V_1892 [ 1 ] =
( T_2 ) ( V_4 -> V_123 >> 16 ) & 0xffff ;
V_1893 = V_4 -> V_125 ;
V_1890 = V_4 -> V_85 ;
V_1891 = V_4 -> V_90 ;
V_1889 = V_4 -> V_80 ;
V_1894 = V_4 -> V_1895 ;
break;
case 1 :
V_1875 = F_175 ( V_4 -> V_101 [ 0 ] . V_134 ,
V_4 -> V_101 [ 1 ] . V_134 ) ;
V_1892 [ 0 ] = ( T_2 ) ( V_4 -> V_149 & 0xffff ) ;
V_1892 [ 1 ] =
( T_2 ) ( V_4 -> V_149 >> 16 ) & 0xffff ;
V_1893 = V_4 -> V_151 ;
V_1890 = V_4 -> V_86 ;
V_1891 = V_4 -> V_91 ;
V_1889 = V_4 -> V_81 ;
V_1894 = V_4 -> V_1896 ;
break;
case 2 :
V_1875 = F_175 ( V_4 -> V_101 [ 0 ] . V_160 ,
V_4 -> V_101 [ 1 ] . V_160 ) ;
V_1892 [ 0 ] = ( T_2 ) ( V_4 -> V_173 & 0xffff ) ;
V_1892 [ 1 ] =
( T_2 ) ( V_4 -> V_173 >> 16 ) & 0xffff ;
V_1893 = V_4 -> V_175 ;
V_1890 = V_4 -> V_87 ;
V_1891 = V_4 -> V_92 ;
V_1889 = V_4 -> V_82 ;
V_1894 = V_4 -> V_1897 ;
break;
case 3 :
V_1875 = F_175 ( V_4 -> V_101 [ 0 ] . V_184 ,
V_4 -> V_101 [ 1 ] . V_184 ) ;
V_1892 [ 0 ] = ( T_2 ) ( V_4 -> V_197 & 0xffff ) ;
V_1892 [ 1 ] =
( T_2 ) ( V_4 -> V_197 >> 16 ) & 0xffff ;
V_1893 = V_4 -> V_199 ;
V_1890 = V_4 -> V_88 ;
V_1891 = V_4 -> V_93 ;
V_1889 = V_4 -> V_83 ;
V_1894 = V_4 -> V_1898 ;
break;
}
F_229 ( V_1894 , V_1892 ,
V_1875 , V_686 ,
V_1899 ) ;
F_231 ( V_1894 ,
V_1900 ,
V_1901 ,
V_686 ) ;
F_229 ( V_1894 , V_1893 ,
V_1875 ,
V_688 ,
V_1902 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_230 ( V_1894 , V_1890 ,
V_688 ,
V_1902 ) ;
F_232 ( V_1894 ,
V_1903 ,
V_1904 ,
V_688 ) ;
F_229 ( V_1894 , V_1893 ,
V_1875 ,
V_690 ,
V_1905 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_230 ( V_1894 ,
V_1891 ,
V_690 ,
V_1905 ) ;
F_229 ( V_1894 ,
& V_1893 [ 2 ] , V_1875 ,
V_692 ,
V_1906 ) ;
if ( V_683 ) {
F_229 ( V_1894 ,
& V_1893 [ 4 ] ,
V_1875 ,
V_684 ,
V_1907 ) ;
F_232 ( V_1894 ,
V_685 ,
V_1908 ,
V_684 ) ;
F_229 ( V_1894 ,
& V_1893 [ 4 ] ,
V_1875 ,
V_687 ,
V_1909 ) ;
F_230 ( V_1894 , V_1890 ,
V_687 ,
V_1909 ) ;
F_232 ( V_1894 ,
V_1910 ,
V_1911 ,
V_687 ) ;
F_229 ( V_1894 ,
& V_1893 [ 4 ] ,
V_1875 ,
V_689 ,
V_1912 ) ;
F_230 ( V_1894 ,
V_1891 ,
V_689 ,
V_1912 ) ;
F_229 ( V_1894 ,
& V_1893 [ 6 ] ,
V_1875 ,
V_691 ,
V_1913 ) ;
} else {
for ( V_1886 = V_685 , V_1887 =
V_686 ;
V_1886 <= V_1913 ;
V_1886 ++ , V_1887 ++ )
V_1894 [ V_1886 ] =
V_1894 [ V_1887 ] ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_230 ( V_1894 ,
V_1889 ,
V_685 ,
V_1913 ) ;
V_1894 [ V_1914 ] =
V_1894 [ V_687 ] ;
}
return;
}
void V_273 ( struct V_3 * V_4 )
{
T_4 V_839 ;
F_76 ( V_4 ) ;
F_77 ( V_4 ) ;
V_839 = V_4 -> V_63 ;
if ( F_78 ( V_4 -> V_61 -> V_701 , 11 ) || F_78 ( V_4 -> V_61 -> V_701 , 12 ) ) {
F_79 ( V_4 -> V_61 -> V_78 , V_702 , V_702 ) ;
( void ) F_80 ( V_4 -> V_703 , F_81 ( V_704 ) ) ;
F_67 ( 1 ) ;
}
F_118 ( V_4 , V_839 ) ;
if ( F_78 ( V_4 -> V_61 -> V_701 , 11 ) || F_78 ( V_4 -> V_61 -> V_701 , 12 ) )
F_79 ( V_4 -> V_61 -> V_78 , V_702 , 0 ) ;
}
static bool F_233 ( struct V_3 * V_4 )
{
return F_3 ( ( V_4 ) , 0x1e7 ) & ( ( 0x1 << 15 ) |
( 0x1 << 14 ) | ( 0x1 << 13 ) ) ;
}
T_2 F_234 ( struct V_3 * V_4 )
{
T_2 V_1564 ;
T_2 V_1915 [ 2 ] ;
if ( F_233 ( V_4 ) ) {
V_1915 [ 0 ] = F_190 ( V_4 , V_102 ) ;
V_1915 [ 1 ] = F_190 ( V_4 , V_106 ) ;
V_1564 = ( V_1915 [ 0 ] << 8 ) | V_1915 [ 1 ] ;
} else {
V_1564 = ( ( V_4 -> V_262 [ V_102 ] . V_878 & 0xff )
<< 8 ) |
( V_4 -> V_262 [ V_106 ] . V_878 & 0xff ) ;
}
return V_1564 ;
}
void F_235 ( struct V_3 * V_4 )
{
if ( F_52 ( V_4 )
&& ( V_4 -> V_1648
|| ( F_233 ( V_4 )
&&
( ( ( T_1 )
abs ( F_190 ( V_4 , 0 ) -
V_4 -> V_1649 [ 0 ] ) >= 4 )
|| ( ( T_1 )
abs ( F_190 ( V_4 , 1 ) -
V_4 -> V_1649 [ 1 ] ) >= 4 ) ) ) ) )
F_202 ( V_4 , true ) ;
}
void F_118 ( struct V_3 * V_4 , T_4 V_1916 )
{
T_2 V_669 = 0 , V_13 = 0 , V_1917 = 0 ;
T_4 V_299 ;
T_3 V_321 ;
T_1 V_27 ;
T_1 V_26 ;
T_2 V_325 [ 84 ] ;
if ( V_4 -> V_241 )
F_32 ( V_4 , true ) ;
switch ( V_1916 ) {
case V_66 :
case V_64 :
V_4 -> V_63 = V_1916 ;
break;
default:
break;
}
if ( V_1916 == V_66 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( F_233 ( V_4 ) ) {
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ;
V_321 ++ )
V_4 -> V_1918 [ V_321 ] =
F_190 (
V_4 ,
( T_4 ) V_321 ) ;
}
}
V_26 = 84 ;
V_27 = 64 ;
for ( V_299 = 0 ; V_299 < V_26 ; V_299 ++ )
V_325 [ V_299 ] = 0 ;
F_6 ( V_4 , 26 , V_26 , V_27 , 16 ,
V_325 ) ;
F_6 ( V_4 , 27 , V_26 , V_27 , 16 ,
V_325 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_36 ( V_4 , 0x1e7 ,
( T_2 ) ( ~ ( ( 0x1 << 15 ) |
( 0x1 << 14 ) | ( 0x1 << 13 ) ) ) ) ;
else
F_36 ( V_4 , 0x1e7 ,
( T_2 ) ( ~ ( ( 0x1 << 14 ) | ( 0x1 << 13 ) ) ) ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_37 ( V_4 , 0x8f , ( 0x1 << 8 ) ) ;
F_37 ( V_4 , 0xa5 , ( 0x1 << 8 ) ) ;
} else {
F_37 ( V_4 , 0xa5 , ( 0x1 << 14 ) ) ;
}
if ( F_24 ( V_4 -> V_10 . V_11 , 2 ) )
F_38 ( V_4 , 0xdc , 0x00ff , 0x53 ) ;
else if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) )
F_38 ( V_4 , 0xdc , 0x00ff , 0x5a ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) &&
V_4 -> V_292 == V_293 )
F_57 ( V_4 -> V_61 -> V_78 , V_1919 , V_1920 ,
V_1920 , V_641 ) ;
} else {
F_6 ( V_4 , V_709 , 84 , 64 ,
8 , V_4 -> V_681 ) ;
F_6 ( V_4 , V_710 , 84 , 64 ,
8 , V_4 -> V_681 ) ;
V_1917 = ( V_1916 == V_64 ) ? 0x1 : 0x0 ;
V_669 = ( 0x1 << 14 ) | ( 0x1 << 13 ) ;
V_13 = ( V_1917 << 14 ) | ( V_1917 << 13 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
V_669 |= ( 0x1 << 15 ) ;
V_13 |= ( V_1917 << 15 ) ;
}
F_38 ( V_4 , 0x1e7 , V_669 , V_13 ) ;
if ( F_28 ( V_4 -> V_41 ) ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 7 ) ) {
F_38 ( V_4 , 0x1e7 , ( 0x7f << 0 ) , 0x32 ) ;
F_38 ( V_4 , 0x222 , ( 0xff << 0 ) , 0x32 ) ;
} else {
F_38 ( V_4 , 0x1e7 , ( 0x7f << 0 ) , 0x64 ) ;
if ( F_82 ( V_4 -> V_10 . V_11 , 1 ) )
F_38 ( V_4 , 0x222 ,
( 0xff << 0 ) , 0x64 ) ;
}
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
if ( ( V_4 -> V_1918 [ 0 ] != 128 )
&& ( V_4 -> V_1918 [ 1 ] != 128 ) )
F_191 ( V_4 ,
V_4 ->
V_1918
[ 0 ] ,
V_4 ->
V_1918
[ 1 ] ) ;
}
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_36 ( V_4 , 0x8f , ~ ( 0x1 << 8 ) ) ;
F_36 ( V_4 , 0xa5 , ~ ( 0x1 << 8 ) ) ;
} else {
F_36 ( V_4 , 0xa5 , ~ ( 0x1 << 14 ) ) ;
}
if ( F_24 ( V_4 -> V_10 . V_11 , 2 ) )
F_38 ( V_4 , 0xdc , 0x00ff , 0x3b ) ;
else if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) )
F_38 ( V_4 , 0xdc , 0x00ff , 0x40 ) ;
if ( F_23 ( V_4 -> V_10 . V_11 , 2 ) &&
V_4 -> V_292 == V_293 )
F_57 ( V_4 -> V_61 -> V_78 , V_1919 , V_1920 ,
0x0 , V_641 ) ;
if ( F_52 ( V_4 ) ) {
F_38 ( V_4 , ( 0 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 2 ) , ( 0 ) << 2 ) ;
F_38 ( V_4 , ( 1 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 2 ) , ( 0 ) << 2 ) ;
}
}
if ( V_4 -> V_241 )
F_32 ( V_4 , false ) ;
}
void
F_88 ( struct V_3 * V_4 , T_4 V_309 , V_104 V_757 ,
bool V_1921 )
{
T_4 V_321 , V_1922 ;
T_2 V_1923 , V_1924 , V_1925 ;
T_2 V_1869 ;
T_1 V_1866 ;
T_2 V_1867 , V_1868 ;
T_4 V_1557 ;
T_1 V_799 ;
T_2 V_1926 , V_1927 ;
T_1 V_800 ;
T_2 V_1928 ;
T_4 V_839 ;
T_5 V_276 ;
T_2 V_325 [ 2 ] ;
if ( V_4 -> V_241 )
F_32 ( V_4 , true ) ;
V_1923 = 192 ;
V_1924 = 320 ;
V_1925 = 448 ;
for ( V_321 = 0 ; V_321 < V_4 -> V_10 . V_261 ; V_321 ++ ) {
if ( ( V_309 & ( 1 << V_321 ) ) == 0 )
continue;
V_1922 = ( V_321 == V_102 ) ? 26 : 27 ;
if ( V_757 < 0 ) {
if ( V_4 -> V_262 [ V_321 ] . V_263 < 0 )
continue;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_38 ( V_4 , 0x8f ,
( 0x1 << 8 ) ,
V_4 -> V_262 [ V_321 ] .
V_1929 ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 8 ) ,
V_4 -> V_262 [ V_321 ] .
V_1929 ) ;
} else {
F_38 ( V_4 , 0xa5 ,
( 0x1 << 14 ) ,
V_4 -> V_262 [ V_321 ] .
V_1929 ) ;
}
F_5 ( V_4 , ( V_321 == V_102 ) ?
0xaa : 0xab ,
V_4 -> V_262 [ V_321 ] . V_1930 ) ;
F_6 ( V_4 , 7 , 1 , ( 0x110 + V_321 ) , 16 ,
& V_4 -> V_262 [ V_321 ] .
V_1867 ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_1869 ) ;
V_1869 &= ( ( V_321 == V_102 ) ? 0x00ff : 0xff00 ) ;
V_1869 |= ( ( V_321 == V_102 ) ?
( V_4 -> V_262 [ V_321 ] . V_1557 << 8 ) :
( V_4 -> V_262 [ V_321 ] . V_1557 << 0 ) ) ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_1869 ) ;
if ( V_1921 ) {
F_6 (
V_4 , 15 , 2 , ( 80 + 2 * V_321 ) , 16 ,
& V_4 -> V_262 [ V_321 ] . V_1926 ) ;
F_6 (
V_4 , 15 , 1 , ( 85 + V_321 ) , 16 ,
& V_4 -> V_262 [ V_321 ] . V_800 ) ;
F_6 (
V_4 , 15 , 1 , ( 93 + V_321 ) , 16 ,
& V_4 -> V_262 [ V_321 ] . V_800 ) ;
}
F_118 ( V_4 , V_4 -> V_63 ) ;
V_4 -> V_262 [ V_321 ] . V_878 =
V_4 -> V_262 [ V_321 ] . V_1871 ;
} else {
if ( V_4 -> V_262 [ V_321 ] . V_263 < 0 ) {
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) ) {
F_38 ( V_4 , 0x8f ,
( 0x1 << 8 ) ,
V_4 -> V_262 [ V_321 ] .
V_1929 ) ;
F_38 ( V_4 , 0xa5 , ( 0x1 << 8 ) ,
V_4 -> V_262 [ V_321 ] .
V_1929 ) ;
} else {
V_4 -> V_262 [ V_321 ] .
V_1929 =
F_3 ( V_4 , 0xa5 ) ;
}
V_4 -> V_262 [ V_321 ] . V_1930 =
F_3 ( V_4 , ( V_321 == V_102 ) ?
0xaa : 0xab ) ;
F_8 ( V_4 , 7 , 1 ,
( 0x110 + V_321 ) , 16 ,
& V_4 ->
V_262 [ V_321 ] .
V_1867 ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 ,
& V_1928 ) ;
V_1928 >>= ( ( V_321 == V_102 ) ? 8 : 0 ) ;
V_1928 &= 0xff ;
V_4 -> V_262 [ V_321 ] . V_1557 = ( T_4 ) V_1928 ;
F_8 ( V_4 , 15 , 2 ,
( 80 + 2 * V_321 ) , 16 ,
& V_4 ->
V_262 [ V_321 ] .
V_1926 ) ;
F_8 ( V_4 , 15 , 1 , ( 85 + V_321 ) ,
16 ,
& V_4 ->
V_262 [ V_321 ] .
V_800 ) ;
V_4 -> V_262 [ V_321 ] . V_1871 =
V_4 -> V_262 [ V_321 ] .
V_878 ;
}
V_839 = V_4 -> V_63 ;
F_118 ( V_4 , V_66 ) ;
if ( F_24 ( V_4 -> V_10 . V_11 , 1 ) )
F_115 ( V_4 -> V_61 -> V_78 , V_859 ) ;
F_8 ( V_4 , V_1922 , 1 ,
( V_1923 + V_757 ) , 32 ,
& V_1866 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
V_1867 = ( V_1866 >> 16 ) &
( ( 1 << ( 32 - 16 + 1 ) ) - 1 ) ;
else
V_1867 = ( V_1866 >> 16 ) &
( ( 1 << ( 28 - 16 + 1 ) ) - 1 ) ;
V_1868 = ( V_1866 >> 8 ) & ( ( 1 << ( 13 - 8 + 1 ) ) - 1 ) ;
V_1557 = ( V_1866 >> 0 ) & ( ( 1 << ( 7 - 0 + 1 ) ) - 1 ) ;
if ( F_2 ( V_4 -> V_10 . V_11 , 3 ) )
F_38 ( V_4 , ( ( V_321 == V_102 ) ? 0x8f :
0xa5 ) , ( 0x1 << 8 ) , ( 0x1 << 8 ) ) ;
else
F_38 ( V_4 , 0xa5 , ( 0x1 << 14 ) , ( 0x1 << 14 ) ) ;
F_5 ( V_4 , ( V_321 == V_102 ) ?
0xaa : 0xab , V_1868 ) ;
F_6 ( V_4 , 7 , 1 , ( 0x110 + V_321 ) , 16 ,
& V_1867 ) ;
F_8 ( V_4 , 15 , 1 , 87 , 16 , & V_1869 ) ;
V_1869 &= ( ( V_321 == V_102 ) ? 0x00ff : 0xff00 ) ;
V_1869 |= ( ( V_321 == V_102 ) ?
( V_1557 << 8 ) : ( V_1557 << 0 ) ) ;
F_6 ( V_4 , 15 , 1 , 87 , 16 , & V_1869 ) ;
F_8 ( V_4 , V_1922 , 1 ,
( V_1924 + V_757 ) , 32 ,
& V_799 ) ;
V_1926 = ( V_799 >> 10 ) & ( ( 1 << ( 19 - 10 + 1 ) ) - 1 ) ;
V_1927 = ( V_799 >> 0 ) & ( ( 1 << ( 9 - 0 + 1 ) ) - 1 ) ;
if ( V_1921 ) {
V_325 [ 0 ] = ( T_2 ) V_1926 ;
V_325 [ 1 ] = ( T_2 ) V_1927 ;
F_6 ( V_4 , 15 , 2 ,
( 80 + 2 * V_321 ) , 16 ,
V_325 ) ;
}
F_8 ( V_4 , V_1922 , 1 ,
( V_1925 + V_757 ) , 32 ,
& V_800 ) ;
if ( V_1921 )
F_6 ( V_4 , 15 , 1 , ( 85 + V_321 ) ,
16 , & V_800 ) ;
if ( F_24 ( V_4 -> V_10 . V_11 , 1 ) )
F_115 ( V_4 -> V_61 -> V_78 , V_861 ) ;
if ( F_52 ( V_4 ) ) {
F_8 ( V_4 ,
( V_321 == V_102 ?
V_709 :
V_710 ) ,
1 , 576 + V_757 , 32 ,
& V_276 ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x297 :
0x29b , ( 0x1ff << 4 ) ,
( ( V_109 ) V_276 ) << 4 ) ;
F_38 ( V_4 , ( V_321 == V_102 ) ? 0x297 :
0x29b , ( 0x1 << 2 ) , ( 1 ) << 2 ) ;
}
F_118 ( V_4 , V_839 ) ;
}
V_4 -> V_262 [ V_321 ] . V_263 = V_757 ;
}
if ( V_4 -> V_241 )
F_32 ( V_4 , false ) ;
}
void
F_236 ( struct V_3 * V_4 , T_3 V_1020 , T_4 * V_1931 ,
T_4 V_1932 )
{
T_4 V_536 ;
V_536 = F_56 ( V_4 , V_1020 ) ;
switch ( V_536 ) {
case V_609 :
* V_1931 = V_4 -> V_1895 [ V_1932 ] ;
break;
case V_617 :
* V_1931 = V_4 -> V_1896 [ V_1932 ] ;
break;
case V_616 :
* V_1931 = V_4 -> V_1897 [ V_1932 ] ;
break;
case V_618 :
* V_1931 = V_4 -> V_1898 [ V_1932 ] ;
break;
default:
* V_1931 = V_4 -> V_1895 [ V_1932 ] ;
break;
}
return;
}
void F_32 ( struct V_3 * V_4 , bool V_1933 )
{
T_2 V_1399 [] = { 0xffff , 0xffff } ;
if ( V_1933 ) {
if ( V_4 -> V_857 == 0 ) {
V_4 -> V_1934 =
F_50 ( V_4 , 0 , 0 ) ;
F_50 ( V_4 , ( 0x7 << 0 ) , 4 ) ;
F_61 ( V_4 , 0 , V_4 -> V_1398 ) ;
F_61 ( V_4 , 1 , V_1399 ) ;
}
V_4 -> V_857 ++ ;
F_129 ( V_4 ) ;
} else {
V_4 -> V_857 -- ;
if ( V_4 -> V_857 == 0 ) {
F_50 ( V_4 , ( 0x7 << 0 ) ,
V_4 -> V_1934 ) ;
F_61 ( V_4 , 1 , V_4 -> V_1398 ) ;
}
}
}
void F_237 ( struct V_3 * V_4 , bool V_1935 )
{
F_130 ( V_4 -> V_61 -> V_78 ) ;
if ( V_1935 ) {
if ( V_4 -> V_857 == 0 )
F_32 ( V_4 , true ) ;
} else if ( V_4 -> V_857 > 0 ) {
F_32 ( V_4 , false ) ;
}
F_131 ( V_4 -> V_61 -> V_78 ) ;
}
