#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun May 14 17:45:24 2023
# Process ID: 123770
# Current directory: /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/vivado.jou
# Running On: davide-N552VW, OS: Linux, CPU Frequency: 3319.682 MHz, CPU Physical cores: 4, Host memory: 16671 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/davide/Projects/runge_kutta_45'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/davide/Projects/runge_kutta_45' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_runge_kutta_45_0_0/design_1_runge_kutta_45_0_0.dcp' for cell 'design_1_i/runge_kutta_45_0'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3141.832 ; gain = 0.000 ; free physical = 5327 ; free virtual = 8948
INFO: [Netlist 29-17] Analyzing 2593 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3349.934 ; gain = 0.000 ; free physical = 5058 ; free virtual = 8679
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 34 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3349.934 ; gain = 208.102 ; free physical = 5058 ; free virtual = 8679
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3349.934 ; gain = 0.000 ; free physical = 4992 ; free virtual = 8614

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c7eb2b46

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3500.703 ; gain = 150.770 ; free physical = 4343 ; free virtual = 7979

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/icmp_ln155_reg_566[0]_i_1 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/flow_control_loop_pipe_sequential_init_U/mem_reg_0_i_5__0, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/icmp_ln616_fu_363_p2_carry_i_2 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/icmp_ln616_fu_363_p2_carry_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_0_i_190 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/icmp_ln616_fu_363_p2_carry_i_16, which resulted in an inversion of 120 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_0_i_192 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/icmp_ln616_fu_363_p2_carry_i_13, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_10_i_39 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_11_i_37, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_12_i_42 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_14_i_37, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_12_i_43 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_13_i_34, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_12_i_44 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_13_i_39, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_12_i_45 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_12_i_32, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_16_i_38 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_0_i_232, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_16_i_40 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_16_i_29, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_20_i_41 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_20_i_28, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_26_i_41 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_24_i_50, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_26_i_43 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_24_i_43, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_5_i_44 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_6_i_36, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_5_i_45 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_5_i_33, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_5_i_46 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_5_i_54, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_5_i_47 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_4_i_34, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_7_i_47 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_8_i_47, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_7_i_48 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_7_i_40, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_8_i_42 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_9_i_34, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_8_i_44 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_155_1_fu_778/ram_reg_8_i_31, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/empty_reg_740_pp0_iter1_reg[0]_i_1 into driver instance design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/flow_control_loop_pipe_sequential_init_U/i_5_fu_142[31]_i_5, which resulted in an inversion of 18 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 26 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d5046707

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3756.750 ; gain = 1.000 ; free physical = 4216 ; free virtual = 7852
INFO: [Opt 31-389] Phase Retarget created 109 cells and removed 263 cells
INFO: [Opt 31-1021] In phase Retarget, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 60 load pin(s).
Phase 2 Constant propagation | Checksum: d2dfacec

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3756.750 ; gain = 1.000 ; free physical = 4215 ; free virtual = 7852
INFO: [Opt 31-389] Phase Constant propagation created 386 cells and removed 1643 cells
INFO: [Opt 31-1021] In phase Constant propagation, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 174e7f08a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3756.750 ; gain = 1.000 ; free physical = 4216 ; free virtual = 7853
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3654 cells
INFO: [Opt 31-1021] In phase Sweep, 448 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 174e7f08a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3788.766 ; gain = 33.016 ; free physical = 4213 ; free virtual = 7850
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19c9c1316

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3788.766 ; gain = 33.016 ; free physical = 4213 ; free virtual = 7850
INFO: [Opt 31-389] Phase Shift Register Optimization created 6 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/first_step_q[4]_i_1__0 into driver instance design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/first_step_q[8]_i_2__0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[4]_i_1 into driver instance design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[8]_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/first_step_q[4]_i_1__0 into driver instance design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/first_step_q[8]_i_2__0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[4]_i_1 into driver instance design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/first_step_q[8]_i_2, which resulted in an inversion of 1 pins
Phase 6 Post Processing Netlist | Checksum: 138f0f750

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3788.766 ; gain = 33.016 ; free physical = 4213 ; free virtual = 7850
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 154 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             109  |             263  |                                            126  |
|  Constant propagation         |             386  |            1643  |                                            126  |
|  Sweep                        |               0  |            3654  |                                            448  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               6  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               4  |                                            154  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3788.766 ; gain = 0.000 ; free physical = 4211 ; free virtual = 7848
Ending Logic Optimization Task | Checksum: 1d0919726

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3788.766 ; gain = 33.016 ; free physical = 4211 ; free virtual = 7848

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 79 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 27 newly gated: 10 Total Ports: 158
Ending PowerOpt Patch Enables Task | Checksum: 1e9afa739

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4260.281 ; gain = 0.000 ; free physical = 3183 ; free virtual = 7202
Ending Power Optimization Task | Checksum: 1e9afa739

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 4260.281 ; gain = 471.516 ; free physical = 3226 ; free virtual = 7245

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 22af24848

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 4260.281 ; gain = 0.000 ; free physical = 3268 ; free virtual = 7281
Ending Final Cleanup Task | Checksum: 22af24848

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4260.281 ; gain = 0.000 ; free physical = 3268 ; free virtual = 7281

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4260.281 ; gain = 0.000 ; free physical = 3268 ; free virtual = 7281
Ending Netlist Obfuscation Task | Checksum: 22af24848

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4260.281 ; gain = 0.000 ; free physical = 3268 ; free virtual = 7281
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:02 . Memory (MB): peak = 4260.281 ; gain = 910.348 ; free physical = 3268 ; free virtual = 7281
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4260.281 ; gain = 0.000 ; free physical = 3263 ; free virtual = 7279
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:41 ; elapsed = 00:00:09 . Memory (MB): peak = 4275.312 ; gain = 15.031 ; free physical = 3146 ; free virtual = 7151
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3149 ; free virtual = 7155
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13ed56d2a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3150 ; free virtual = 7156
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3150 ; free virtual = 7156

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e2d8778f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3194 ; free virtual = 7201

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1028387a2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3203 ; free virtual = 7190

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1028387a2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3202 ; free virtual = 7188
Phase 1 Placer Initialization | Checksum: 1028387a2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3201 ; free virtual = 7188

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 653c16ec

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3160 ; free virtual = 7147

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a1253534

Time (s): cpu = 00:00:59 ; elapsed = 00:00:21 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3169 ; free virtual = 7156

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: a1253534

Time (s): cpu = 00:00:59 ; elapsed = 00:00:21 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3169 ; free virtual = 7156

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2302 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1047 nets or LUTs. Breaked 0 LUT, combined 1047 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3153 ; free virtual = 7146

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1047  |                  1047  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1047  |                  1047  |           0  |           4  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 9d5b2cf1

Time (s): cpu = 00:03:32 ; elapsed = 00:01:03 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3142 ; free virtual = 7136
Phase 2.4 Global Placement Core | Checksum: 160ad4d0c

Time (s): cpu = 00:04:33 ; elapsed = 00:01:13 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3130 ; free virtual = 7130
Phase 2 Global Placement | Checksum: 160ad4d0c

Time (s): cpu = 00:04:33 ; elapsed = 00:01:13 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3143 ; free virtual = 7143

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 185be9aa9

Time (s): cpu = 00:04:44 ; elapsed = 00:01:16 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3138 ; free virtual = 7139

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cb1e3532

Time (s): cpu = 00:05:03 ; elapsed = 00:01:21 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3118 ; free virtual = 7120

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12e22aafb

Time (s): cpu = 00:05:05 ; elapsed = 00:01:22 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3118 ; free virtual = 7120

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 8cc68c3a

Time (s): cpu = 00:05:05 ; elapsed = 00:01:22 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3118 ; free virtual = 7120

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: c1d8fe4a

Time (s): cpu = 00:05:19 ; elapsed = 00:01:34 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3096 ; free virtual = 7095

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 183a2178c

Time (s): cpu = 00:05:21 ; elapsed = 00:01:37 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3092 ; free virtual = 7091

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: a58acbe6

Time (s): cpu = 00:05:22 ; elapsed = 00:01:37 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3092 ; free virtual = 7091
Phase 3 Detail Placement | Checksum: a58acbe6

Time (s): cpu = 00:05:22 ; elapsed = 00:01:37 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3092 ; free virtual = 7091

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14ca8ddd2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=14.539 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e23cd2bd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3106 ; free virtual = 7101
INFO: [Place 46-33] Processed net design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1acee9541

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3104 ; free virtual = 7099
Phase 4.1.1.1 BUFG Insertion | Checksum: 14ca8ddd2

Time (s): cpu = 00:06:05 ; elapsed = 00:01:48 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3104 ; free virtual = 7099

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.539. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 152cd920b

Time (s): cpu = 00:06:06 ; elapsed = 00:01:49 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3103 ; free virtual = 7099

Time (s): cpu = 00:06:06 ; elapsed = 00:01:49 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3103 ; free virtual = 7099
Phase 4.1 Post Commit Optimization | Checksum: 152cd920b

Time (s): cpu = 00:06:06 ; elapsed = 00:01:49 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3103 ; free virtual = 7099

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 152cd920b

Time (s): cpu = 00:06:07 ; elapsed = 00:01:49 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3103 ; free virtual = 7099

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                8x8|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                4x4|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 152cd920b

Time (s): cpu = 00:06:07 ; elapsed = 00:01:50 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3103 ; free virtual = 7099
Phase 4.3 Placer Reporting | Checksum: 152cd920b

Time (s): cpu = 00:06:08 ; elapsed = 00:01:50 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3103 ; free virtual = 7099

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3103 ; free virtual = 7099

Time (s): cpu = 00:06:08 ; elapsed = 00:01:50 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3103 ; free virtual = 7099
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 130e004fb

Time (s): cpu = 00:06:08 ; elapsed = 00:01:50 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3103 ; free virtual = 7099
Ending Placer Task | Checksum: 9ee42d13

Time (s): cpu = 00:06:08 ; elapsed = 00:01:51 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3103 ; free virtual = 7099
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:12 ; elapsed = 00:01:52 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3156 ; free virtual = 7151
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3069 ; free virtual = 7143
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3131 ; free virtual = 7144
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.3 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3116 ; free virtual = 7129
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3113 ; free virtual = 7126
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3090 ; free virtual = 7103
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3005 ; free virtual = 7097
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 3066 ; free virtual = 7098
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5688e633 ConstDB: 0 ShapeSum: 485b46e0 RouteDB: 0
Post Restoration Checksum: NetGraph: b885f723 NumContArr: 9e66de91 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 156ecd5b4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 2957 ; free virtual = 6985

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 156ecd5b4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 2918 ; free virtual = 6946

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 156ecd5b4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 2917 ; free virtual = 6946
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1434635da

Time (s): cpu = 00:01:43 ; elapsed = 00:00:46 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 2873 ; free virtual = 6902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.212 | TNS=0.000  | WHS=-0.222 | THS=-373.807|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 53030
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 53029
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1184a73bc

Time (s): cpu = 00:02:07 ; elapsed = 00:00:51 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 2851 ; free virtual = 6879

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1184a73bc

Time (s): cpu = 00:02:07 ; elapsed = 00:00:51 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 2851 ; free virtual = 6879
Phase 3 Initial Routing | Checksum: 189352d9e

Time (s): cpu = 00:02:31 ; elapsed = 00:00:57 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 2853 ; free virtual = 6882

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4636
 Number of Nodes with overlaps = 301
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.024 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1662a32a3

Time (s): cpu = 00:03:38 ; elapsed = 00:01:45 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 335 ; free virtual = 5097

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.024 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: efd676d3

Time (s): cpu = 00:03:41 ; elapsed = 00:01:48 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 385 ; free virtual = 5144
Phase 4 Rip-up And Reroute | Checksum: efd676d3

Time (s): cpu = 00:03:41 ; elapsed = 00:01:48 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 385 ; free virtual = 5144

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: efd676d3

Time (s): cpu = 00:03:41 ; elapsed = 00:01:48 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 392 ; free virtual = 5152

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: efd676d3

Time (s): cpu = 00:03:41 ; elapsed = 00:01:48 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 389 ; free virtual = 5149
Phase 5 Delay and Skew Optimization | Checksum: efd676d3

Time (s): cpu = 00:03:42 ; elapsed = 00:01:48 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 389 ; free virtual = 5149

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17302dfe0

Time (s): cpu = 00:03:52 ; elapsed = 00:01:52 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 388 ; free virtual = 5147
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.024 | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17140d3cf

Time (s): cpu = 00:03:52 ; elapsed = 00:01:52 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 388 ; free virtual = 5147
Phase 6 Post Hold Fix | Checksum: 17140d3cf

Time (s): cpu = 00:03:52 ; elapsed = 00:01:52 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 403 ; free virtual = 5163

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.2056 %
  Global Horizontal Routing Utilization  = 18.0569 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1260d381f

Time (s): cpu = 00:03:53 ; elapsed = 00:01:52 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 403 ; free virtual = 5163

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1260d381f

Time (s): cpu = 00:03:53 ; elapsed = 00:01:53 . Memory (MB): peak = 4275.312 ; gain = 0.000 ; free physical = 402 ; free virtual = 5162

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 140e7cffa

Time (s): cpu = 00:04:00 ; elapsed = 00:01:57 . Memory (MB): peak = 4285.781 ; gain = 10.469 ; free physical = 696 ; free virtual = 5459

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=14.024 | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 140e7cffa

Time (s): cpu = 00:04:09 ; elapsed = 00:01:59 . Memory (MB): peak = 4285.781 ; gain = 10.469 ; free physical = 717 ; free virtual = 5476
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:09 ; elapsed = 00:01:59 . Memory (MB): peak = 4285.781 ; gain = 10.469 ; free physical = 780 ; free virtual = 5539

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:49 ; elapsed = 00:02:08 . Memory (MB): peak = 4285.781 ; gain = 10.469 ; free physical = 780 ; free virtual = 5539
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4285.781 ; gain = 0.000 ; free physical = 700 ; free virtual = 5546
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 4293.785 ; gain = 8.004 ; free physical = 722 ; free virtual = 5518
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:51 ; elapsed = 00:00:13 . Memory (MB): peak = 4326.570 ; gain = 32.785 ; free physical = 791 ; free virtual = 5588
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 4329.539 ; gain = 2.969 ; free physical = 797 ; free virtual = 5590
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
147 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 4408.434 ; gain = 78.895 ; free physical = 735 ; free virtual = 5540
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun May 14 17:52:31 2023...
