timestamp 1699705932
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t24i
scale 1000 1 9
resistclasses 6900 7800 946000 946000 1 8000 8000 80 80 80 80 80 40
use AND_2 AND_2_0 1 0 596 0 1 116
use CMOS_in CMOS_in_0 1 0 -84 0 1 129
use CMOS_in CMOS_in_1 1 0 -35 0 1 129
use 4_input_OR 4_input_OR_0 0 1 790 -1 0 156
use 3in_AND 3in_AND_0 1 0 642 0 1 33
use 5_input_AND 5_input_AND_0 0 1 467 -1 0 165
use 4_input 4_input_0 1 0 605 0 1 -56
use AND_2 AND_2_2 1 0 568 0 1 -138
use AND_2 AND_2_3 1 0 568 0 1 -230
use CMOS_in CMOS_in_2 1 0 -84 0 1 44
use CMOS_in CMOS_in_3 1 0 -34 0 1 44
use XNOR XNOR_0 1 0 291 0 1 33
use CMOS_in CMOS_in_7 1 0 -34 0 1 -127
use CMOS_in CMOS_in_6 1 0 -84 0 1 -127
use CMOS_in CMOS_in_4 1 0 -84 0 1 -42
use CMOS_in CMOS_in_5 1 0 -34 0 1 -42
use 5_input_AND 5_input_AND_2 1 0 262 0 1 -182
use XNOR XNOR_1 1 0 291 0 1 -152
use 4_input_OR 4_input_OR_1 0 1 788 -1 0 -271
use 5_input_AND 5_input_AND_1 0 1 467 -1 0 -292
use 4_input 4_input_1 1 0 604 0 1 -330
use 3in_AND 3in_AND_1 1 0 643 0 1 -407
use AND_2 AND_2_1 1 0 598 0 1 -501
use XNOR XNOR_2 1 0 291 0 1 -335
use XNOR XNOR_3 1 0 291 0 1 -519
node "GND" 11 2235.57 237 -549 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2308 1096 178 94 0 0 0 0 0 0 0 0
node "m1_376_n499#" 3 428.244 376 -499 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 370 208 124 82 0 0 0 0 0 0 0 0
node "m1_505_n458#" 2 432.224 505 -458 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 432 224 0 0 0 0 0 0 0 0 0 0
node "m1_733_n500#" 1 289.252 733 -500 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144 68 720 196 0 0 0 0 0 0 0 0
node "m1_734_n411#" 1 190.646 734 -411 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 56 378 124 0 0 0 0 0 0 0 0
node "m1_505_n378#" 3 379.88 505 -378 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 318 218 0 0 0 0 0 0 0 0 0 0
node "m1_661_n346#" 10 1510.02 661 -346 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49 28 4215 1106 2394 612 2050 430 0 0 0 0
node "m1_698_n538#" 3 487.222 698 -538 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 133 80 1449 428 0 0 0 0 0 0 0 0
node "m1_384_n423#" 2 233.633 384 -423 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50 40 625 260 0 0 0 0 0 0 0 0
node "m1_737_n328#" 1 134.894 737 -328 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 81 52 166 76 0 0 0 0 0 0 0 0
node "m1_820_n500#" 4 973.912 820 -500 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1104 460 0 0 0 0 0 0 0 0 0 0
node "m1_459_n555#" 11 1537.3 459 -555 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1046 668 534 158 2322 534 0 0 0 0 0 0
node "m1_505_n292#" 2 338.24 505 -292 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 336 176 0 0 0 0 0 0 0 0 0 0
node "m1_53_n382#" 1 307.444 53 -382 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 203 86 553 172 0 0 0 0 0 0 0 0
node "Lth" 0 128.688 705 -238 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 154 58 0 0 0 0 0 0 0 0 0 0
node "m1_610_n221#" 6 1127.07 610 -221 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155 72 4387 1114 0 0 0 0 0 0 0 0
node "m1_702_n267#" 4 840.86 702 -267 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 904 414 0 0 0 0 0 0 0 0 0 0
node "En" 16 2520.78 -116 -451 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 885 346 1186 314 2352 744 8020 1644 1640 348 0 0
node "VDD" 3 798.516 820 -272 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 856 394 0 0 0 0 0 0 0 0 0 0
node "Gth" 0 128.688 708 -146 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 154 58 0 0 0 0 0 0 0 0 0 0
node "m1_610_n129#" 4 590.423 610 -129 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 350 140 1187 402 0 0 0 0 0 0 0 0
node "Eql" 0 184.898 515 -206 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 231 80 0 0 0 0 0 0 0 0 0 0
node "m1_229_n549#" 6 1027.15 229 -549 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 726 278 1638 570 0 0 0 0 0 0 0 0
node "m1_725_n83#" 1 138.524 725 -83 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132 74 0 0 0 0 0 0 0 0 0 0
node "m1_505_n95#" 4 1030.2 505 -95 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1152 492 0 0 0 0 0 0 0 0 0 0
node "m1_53_n198#" 1 348.253 53 -198 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 287 110 476 150 0 0 0 0 0 0 0 0
node "m1_n11_n135#" 0 111.933 -11 -135 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56 30 231 80 0 0 0 0 0 0 0 0
node "B3" 13 1935.54 -47 -156 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 434 164 1450 398 4068 782 5704 1442 0 0 0 0
node "m1_n61_n135#" 14 1407.01 -61 -135 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91 54 441 154 3753 986 4697 1356 0 0 0 0
node "m1_n16_n91#" 0 10.49 -16 -91 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 8 0 0 0 0 0 0 0 0 0 0
node "m1_n67_n91#" 1 179.354 -67 -91 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 147 104 0 0 0 0 0 0 0 0 0 0
node "m1_301_n144#" 2 191.612 301 -144 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50 40 440 186 0 0 0 0 0 0 0 0
node "m1_736_n54#" 1 222.264 736 -54 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115 66 441 140 0 0 0 0 0 0 0 0
node "m1_505_n18#" 2 338.24 505 -18 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 336 176 0 0 0 0 0 0 0 0 0 0
node "m1_386_n98#" 6 863.837 386 -98 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 349 200 2068 674 0 0 0 0 0 0 0 0
node "m1_349_n227#" 17 2577 349 -227 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1539 518 5219 1702 1750 514 0 0 0 0 0 0
node "m1_734_29#" 1 164.229 734 29 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91 54 278 102 0 0 0 0 0 0 0 0
node "m1_505_62#" 3 397.47 505 62 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 333 228 0 0 0 0 0 0 0 0 0 0
node "m1_385_n281#" 16 2350.86 385 -281 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1655 808 2736 1002 402 146 0 0 0 0 0 0
node "m1_383_n132#" 15 1577.34 383 -132 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 585 390 3297 1282 0 0 0 0 0 0 0 0
node "m1_n11_n50#" 9 834.719 -11 -50 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91 54 469 162 264 98 5664 1432 0 0 0 0
node "B2" 13 1584.43 -47 -66 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 401 154 1070 338 8086 2012 0 0 0 0 0 0
node "m1_n61_n50#" 12 1398.39 -61 -50 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110 60 375 130 1789 470 7720 1878 0 0 0 0
node "A2" 14 1474.38 -106 -62 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 334 144 389 152 7930 2060 816 220 0 0 0 0
node "m1_n11_n6#" 1 105.604 -11 -6 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96 58 0 0 0 0 0 0 0 0 0 0
node "m1_n64_n6#" 1 179.354 -64 -6 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 147 104 0 0 0 0 0 0 0 0 0 0
node "m1_n10_4#" 1 91.404 -10 4 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72 54 0 0 0 0 0 0 0 0 0 0
node "m1_9_37#" 0 24.96 9 37 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0 0 0 0 0 0 0
node "m1_n11_36#" 12 1082.93 -11 36 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110 60 2675 936 2356 776 0 0 0 0 0 0
node "B1" 3 427.72 -47 26 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 301 98 412 134 838 278 0 0 0 0 0 0
node "m1_n61_36#" 15 1779.93 -61 36 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 296 106 2986 730 1589 442 5480 1576 0 0 0 0
node "A1" 15 1611.42 -106 24 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 384 158 1973 590 2720 790 3580 1060 0 0 0 0
node "m1_n61_80#" 1 179.354 -61 80 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 147 104 0 0 0 0 0 0 0 0 0 0
node "m1_305_n227#" 7 1130.63 305 -227 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 821 362 1358 540 0 0 0 0 0 0 0 0
node "A3" 23 2050.45 -107 -147 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 320 136 4789 1518 3432 1452 0 0 0 0 0 0
node "m1_n64_n167#" 15 1346.72 -64 -167 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 940 620 849 548 0 0 0 0 0 0 0 0
node "m1_733_117#" 1 200.234 733 117 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92 54 444 138 0 0 0 0 0 0 0 0
node "m1_n27_n133#" 16 1092.16 -27 -133 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 85 54 728 484 4541 1330 588 202 0 0 0 0
node "m1_822_n75#" 5 916.344 822 -75 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 936 468 0 0 0 0 0 0 0 0 0 0
node "m1_385_129#" 2 235.082 385 129 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50 40 620 258 0 0 0 0 0 0 0 0
node "m1_459_n118#" 7 1201.65 459 -118 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 560 202 2177 582 2484 570 0 0 0 0 0 0
node "m1_n12_121#" 7 765.888 -12 121 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 266 112 456 180 136 72 3475 896 0 0 0 0
node "m1_505_159#" 2 416.56 505 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 416 216 0 0 0 0 0 0 0 0 0 0
node "m1_729_159#" 3 395.21 729 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 339 224 0 0 0 0 0 0 0 0 0 0
node "m1_n84_n91#" 5 563.644 -84 -91 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144 96 1554 530 0 0 0 0 0 0 0 0
node "A0" 8 1744.65 -106 109 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1246 362 1877 526 3225 774 0 0 0 0 0 0
node "m1_n73_165#" 2 300.956 -73 165 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 254 172 0 0 0 0 0 0 0 0 0 0
node "B0" 58 2482.14 407 -484 pc 0 0 0 0 0 0 0 0 0 0 510 122 0 0 633 226 605 196 7941 2144 1715 504 0 0 0 0
node "a_319_n385#" 126 2888.52 319 -385 pc 0 0 0 0 0 0 0 0 0 0 700 214 0 0 813 210 327 120 5108 970 4409 1090 414 150 0 0
cap "m1_733_n500#" "m1_459_n555#" 74.864
cap "m1_n61_n50#" "m1_n64_n167#" 449.501
cap "A1" "A3" 776.988
cap "m1_505_n95#" "m1_459_n118#" 56.672
cap "B1" "m1_n61_n50#" 85.434
cap "B3" "B2" 203.111
cap "m1_n11_n50#" "m1_305_n227#" 13.475
cap "m1_n16_n91#" "m1_n64_n167#" 7.69567
cap "B0" "m1_n61_n50#" 104.04
cap "A2" "m1_n27_n133#" 21.296
cap "B2" "m1_n27_n133#" 509.5
cap "B3" "m1_229_n549#" 29.408
cap "m1_505_n458#" "m1_349_n227#" 264.512
cap "m1_661_n346#" "m1_349_n227#" 68.8
cap "m1_n84_n91#" "A3" 37.718
cap "En" "GND" 286.718
cap "B3" "m1_n61_n135#" 172.51
cap "A2" "B2" 32.112
cap "m1_n12_121#" "A3" 1868.32
cap "A2" "m1_229_n549#" 46.308
cap "m1_229_n549#" "B2" 18.096
cap "m1_n11_n50#" "m1_349_n227#" 109.31
cap "A2" "m1_385_n281#" 18.096
cap "a_319_n385#" "m1_n27_n133#" 248.29
cap "B0" "m1_349_n227#" 383.674
cap "m1_n61_36#" "B3" 129.35
cap "m1_459_n555#" "m1_737_n328#" 55.349
cap "m1_505_n18#" "m1_385_n281#" 35.944
cap "B0" "A3" 57.113
cap "A2" "m1_n11_36#" 73.982
cap "m1_229_n549#" "m1_n61_n135#" 16.104
cap "a_319_n385#" "A2" 137.64
cap "m1_n11_36#" "m1_385_n281#" 351.666
cap "a_319_n385#" "A0" 456.494
cap "En" "B3" 198.96
cap "m1_505_n18#" "m1_n11_36#" 72.768
cap "m1_385_n281#" "m1_386_n98#" 1708.33
cap "m1_349_n227#" "m1_n61_n50#" 55.3
cap "m1_349_n227#" "m1_305_n227#" 133.202
cap "m1_n61_36#" "B2" 68.359
cap "m1_n61_36#" "A2" 289.68
cap "m1_661_n346#" "m1_53_n198#" 62.736
cap "m1_n61_36#" "m1_229_n549#" 31.388
cap "a_319_n385#" "m1_n11_36#" 85.228
cap "m1_n61_36#" "m1_n61_n135#" 104.48
cap "En" "B2" 173.07
cap "m1_384_n423#" "m1_349_n227#" 96.782
cap "m1_n67_n91#" "m1_n64_n167#" 396.273
cap "En" "m1_229_n549#" 4.422
cap "m1_n61_80#" "m1_n27_n133#" 35.987
cap "En" "m1_385_n281#" 26.88
cap "a_319_n385#" "m1_n61_36#" 100.884
cap "A1" "m1_n27_n133#" 38.504
cap "En" "m1_n61_n135#" 186.24
cap "m1_n64_n6#" "m1_n27_n133#" 19.185
cap "m1_505_n292#" "m1_385_n281#" 508.873
cap "B0" "m1_376_n499#" 207.057
cap "A0" "m1_n73_165#" 37.7094
cap "En" "m1_386_n98#" 41.126
cap "B0" "GND" 225
cap "m1_n12_121#" "m1_385_129#" 41.126
cap "a_319_n385#" "En" 22.2
cap "A1" "A2" 80.928
cap "m1_n61_n50#" "m1_53_n198#" 9.988
cap "m1_n11_n135#" "m1_n27_n133#" 32.9814
cap "m1_459_n555#" "GND" 4224.12
cap "m1_n61_36#" "En" 130.23
cap "m1_459_n118#" "m1_734_29#" 89.03
cap "A1" "m1_385_n281#" 113.344
cap "m1_n67_n91#" "m1_n61_n50#" 11.172
cap "m1_n10_4#" "m1_n11_36#" 73.984
cap "B3" "m1_n64_n167#" 331.809
cap "A2" "m1_n11_n135#" 164.827
cap "m1_n64_n167#" "m1_n27_n133#" 54.837
cap "A1" "m1_n11_36#" 172.615
cap "A1" "m1_386_n98#" 62.736
cap "m1_383_n132#" "m1_385_n281#" 30.762
cap "m1_n12_121#" "m1_n27_n133#" 188.144
cap "A1" "a_319_n385#" 93.056
cap "A0" "m1_n84_n91#" 97.258
cap "m1_n16_n91#" "m1_n67_n91#" 69.261
cap "A2" "m1_n84_n91#" 32.378
cap "B1" "m1_n27_n133#" 513.551
cap "m1_661_n346#" "B2" 183.796
cap "m1_661_n346#" "A2" 102.72
cap "B0" "B3" 265.368
cap "A1" "m1_n61_36#" 814.248
cap "m1_661_n346#" "m1_229_n549#" 18.096
cap "En" "m1_505_n292#" 16.94
cap "m1_n64_n167#" "B2" 556.283
cap "A2" "m1_n64_n167#" 78.871
cap "m1_n11_n6#" "m1_n10_4#" 105.541
cap "B0" "m1_n27_n133#" 79.61
cap "m1_661_n346#" "m1_385_n281#" 48.844
cap "m1_383_n132#" "m1_386_n98#" 30.762
cap "A0" "m1_n12_121#" 26.968
cap "m1_610_n129#" "Gth" 51.49
cap "m1_729_159#" "m1_459_n118#" 193.931
cap "m1_733_117#" "m1_459_n118#" 74.864
cap "A1" "m1_n11_n6#" 68.946
cap "B1" "A2" 375.55
cap "m1_n11_n6#" "m1_n64_n6#" 34.6305
cap "m1_53_n382#" "B2" 62.736
cap "En" "m1_505_n378#" 15.18
cap "m1_n11_n50#" "A2" 121.06
cap "m1_n64_n167#" "m1_n61_n135#" 420.337
cap "a_319_n385#" "m1_n84_n91#" 126.534
cap "B0" "B2" 88.34
cap "B0" "A2" 96.19
cap "a_319_n385#" "m1_661_n346#" 93.056
cap "m1_n11_n50#" "m1_385_n281#" 38.712
cap "m1_n61_n50#" "m1_n27_n133#" 19.252
cap "B0" "m1_229_n549#" 16.464
cap "m1_n11_n50#" "m1_505_n18#" 36.63
cap "m1_n61_36#" "m1_n84_n91#" 113.344
cap "m1_n61_36#" "m1_661_n346#" 2485.6
cap "a_319_n385#" "m1_n12_121#" 349.38
cap "B0" "m1_n61_n135#" 200.23
cap "m1_n11_n50#" "m1_n11_36#" 1448.38
cap "m1_n61_36#" "m1_n64_n167#" 420.337
cap "m1_n11_n50#" "m1_386_n98#" 29.249
cap "B0" "m1_n11_36#" 715.04
cap "A2" "m1_n61_n50#" 280.28
cap "m1_n61_n50#" "B2" 186.79
cap "a_319_n385#" "m1_n11_n50#" 137.64
cap "A2" "m1_305_n227#" 16.2
cap "m1_734_n411#" "m1_459_n555#" 61.854
cap "m1_n61_36#" "B1" 52.7703
cap "En" "m1_505_n458#" 33.87
cap "En" "m1_661_n346#" 130.23
cap "B0" "a_319_n385#" 78.5487
cap "m1_n61_36#" "m1_53_n382#" 32.112
cap "m1_305_n227#" "m1_385_n281#" 682.829
cap "A1" "m1_n64_n6#" 28.38
cap "m1_505_n95#" "En" 48.844
cap "B0" "m1_n61_36#" 96.19
cap "B3" "A3" 79.605
cap "A2" "m1_n16_n91#" 0.99
cap "m1_702_n267#" "m1_459_n555#" 158.158
cap "A3" "m1_n27_n133#" 45.867
cap "m1_305_n227#" "m1_n11_36#" 14.7
cap "A1" "m1_383_n132#" 162.436
cap "m1_n73_165#" "m1_n84_n91#" 27.7044
cap "a_319_n385#" "m1_305_n227#" 77.4
cap "m1_349_n227#" "B2" 79.133
cap "m1_349_n227#" "A2" 83.43
cap "B0" "En" 2888.79
cap "A1" "m1_n84_n91#" 81.656
cap "m1_n61_36#" "m1_n61_n50#" 37.52
cap "m1_n64_n167#" "m1_n10_4#" 69.261
cap "m1_n61_80#" "m1_n64_n167#" 434.751
cap "m1_349_n227#" "m1_385_n281#" 77.07
cap "m1_n73_165#" "m1_n12_121#" 12.309
cap "A2" "A3" 433.075
cap "En" "m1_459_n555#" 78.144
cap "m1_505_159#" "A3" 86.18
cap "A0" "A3" 5129.13
cap "m1_349_n227#" "m1_505_n18#" 27.344
cap "A1" "m1_n64_n167#" 59.873
cap "m1_n64_n6#" "m1_n64_n167#" 352.297
cap "m1_349_n227#" "m1_n11_36#" 88.757
cap "A1" "B1" 109.056
cap "m1_n61_n135#" "A3" 62.736
cap "En" "m1_305_n227#" 76.744
cap "En" "m1_n61_n50#" 492.75
cap "B1" "m1_n64_n6#" 38.48
cap "B0" "m1_n10_4#" 10.92
cap "m1_661_n346#" "m1_n11_n135#" 76.425
cap "a_319_n385#" "m1_349_n227#" 103.554
cap "A1" "m1_n11_n50#" 155.43
cap "m1_383_n132#" "m1_505_n95#" 31.644
cap "B0" "A1" 168.375
cap "m1_n61_36#" "m1_349_n227#" 130.213
cap "a_319_n385#" "A3" 553.778
cap "m1_n61_36#" "A3" 182.664
cap "m1_698_n538#" "GND" 46.174
cap "m1_n67_n91#" "m1_n27_n133#" 19.185
cap "A2" "m1_53_n198#" 52.33
cap "En" "m1_349_n227#" 283.575
cap "B1" "m1_661_n346#" 76.425
cap "m1_610_n221#" "m1_702_n267#" 50.608
cap "A1" "m1_305_n227#" 16.2
cap "B1" "m1_n64_n167#" 458.981
cap "m1_n67_n91#" "B2" 34.621
cap "A2" "m1_n67_n91#" 28.71
cap "B0" "m1_661_n346#" 74.864
cap "m1_459_n118#" "m1_736_n54#" 213.799
cap "B0" "m1_n64_n167#" 33.612
cap "m1_n11_n50#" "B1" 195.2
cap "B0" "m1_n12_121#" 28.998
cap "GND" "m1_229_n549#" 92.348
cap "m1_725_n83#" "m1_459_n118#" 15.672
cap "m1_376_n499#" "m1_n61_n135#" 21.405
cap "m1_n61_n50#" "m1_n84_n91#" 113.344
cap "m1_349_n227#" "m1_505_n378#" 26.903
cap "B0" "m1_n11_n50#" 112.77
cap "A1" "m1_349_n227#" 107.28
cap "m1_n73_165#" "A3" 67.848
cap "m1_459_n118#" "m1_610_n129#" 89.1625
cap "m1_661_n346#" "m1_n61_n50#" 34.816
cap "B3" "XNOR_3/XOR_0/AND_2_1/w_n1_1#" 4.81
cap "XNOR_3/XOR_0/CMOS_in_1/a_8_n33#" "B0" 62.4
cap "XNOR_3/XOR_0/CMOS_in_1/a_8_n33#" "En" 67.562
cap "XNOR_3/XOR_0/AND_2_1/a_9_10#" "m1_n61_n135#" 7.326
cap "XNOR_3/XOR_0/CMOS_in_1/w_0_0#" "B3" 10.096
cap "m1_n61_n135#" "XNOR_3/XOR_0/m1_n144_n74#" 25.622
cap "B3" "XNOR_3/XOR_0/m1_n144_n74#" 62.18
cap "B3" "XNOR_3/XOR_0/CMOS_in_1/a_8_20#" 22.556
cap "XNOR_3/XOR_0/CMOS_in_1/a_8_n20#" "m1_n61_n135#" 51.149
cap "B3" "XNOR_3/XOR_0/AND_2_1/a_9_26#" 4.672
cap "XNOR_3/XOR_0/AND_2_1/a_10_n33#" "B0" 5.784
cap "XNOR_3/XOR_0/CMOS_in_1/a_8_n20#" "B3" 15.48
cap "B3" "XNOR_3/XOR_0/AND_2_1/a_n1_n23#" 15.588
cap "B3" "XNOR_3/XOR_0/AND_2_1/a_61_n33#" 37.52
cap "B3" "XNOR_3/XOR_0/AND_2_1/w_101_1#" 4.81
cap "En" "XNOR_3/XOR_0/AND_2_1/a_61_n33#" 96.03
cap "XNOR_3/XOR_0/AND_2_1/a_9_26#" "B3" 23.36
cap "XNOR_3/XOR_0/AND_2_1/a_111_10#" "m1_n61_n135#" 4.422
cap "XNOR_3/XOR_0/AND_2_1/a_61_n33#" "m1_n61_n135#" 34.684
cap "B3" "XNOR_3/XOR_0/AND_2_1/w_50_1#" 9.139
cap "XNOR_3/XOR_0/AND_2_1/w_n1_1#" "B3" -2.948
cap "B3" "XNOR_3/XOR_0/AND_2_1/a_9_10#" 13.536
cap "B3" "XNOR_3/XOR_0/AND_2_1/a_9_26#" 2.336
cap "B3" "XNOR_3/XOR_0/AND_2_1/a_50_n23#" 146.132
cap "B3" "XNOR_3/XOR_0/AND_2_1/a_9_26#" 15.259
cap "B0" "XNOR_3/XOR_0/AND_2_1/a_61_n33#" 137.983
cap "XNOR_3/XOR_0/AND_2_1/a_10_n33#" "m1_n61_n135#" 46.101
cap "XNOR_3/XOR_0/AND_2_1/a_9_10#" "m1_n61_n135#" 27.227
cap "m1_n61_n135#" "XNOR_3/XOR_0/AND_2_1/a_50_n23#" 6.66
cap "XNOR_3/XOR_0/AND_2_1/a_10_n33#" "B0" 42.138
subcap "GND" -1228.7
subcap "m1_229_n549#" -20.284
cap "B3" "XNOR_3/XOR_0/m1_63_n86#" 36.705
cap "XNOR_3/XOR_0/m1_63_n86#" "XNOR_3/XOR_0/OR_2_0/w_n42_n2#" 4.884
cap "XNOR_3/XOR_0/m1_63_n86#" "XNOR_3/XOR_0/AND_2_1/a_111_10#" 85.8857
cap "B3" "XNOR_3/XOR_0/AND_2_1/a_9_10#" 25.308
cap "m1_n61_n135#" "XNOR_3/XOR_0/AND_2_1/a_111_10#" 20.573
cap "B3" "XNOR_3/XOR_0/AND_2_1/a_9_26#" 17.595
cap "En" "XNOR_3/XOR_0/m1_63_n86#" 16.489
cap "B3" "XNOR_3/XOR_0/OR_2_0/a_n42_n21#" 34.832
cap "B3" "XNOR_3/XOR_0/AND_2_1/w_101_1#" 0.9
cap "XNOR_3/XOR_0/m1_63_n86#" "m1_n61_n135#" 13.046
cap "XNOR_3/XOR_0/m1_63_n86#" "B0" 56.466
cap "XNOR_3/XOR_0/m1_63_n86#" "XNOR_3/XOR_0/OR_2_0/a_n42_n21#" 108.552
cap "B3" "XNOR_3/XOR_0/AND_2_1/a_111_10#" 51.244
subcap "m1_376_n499#" -27.288
cap "XNOR_3/XOR_0/OR_2_0/a_n1_n21#" "B3" 10.396
cap "XNOR_3/CMOS_in_0/a_8_n33#" "B3" 60.203
cap "B3" "XNOR_3/XOR_0/OR_2_0/a_n35_n16#" 26.408
subcap "m1_459_n555#" -1086.82
subcap "B0" -1861.96
cap "B3" "5_input_AND_1/w_174_n4#" 15.075
cap "5_input_AND_1/a_4_n29#" "5_input_AND_1/a_189_n29#" 27.3033
cap "B3" "5_input_AND_1/a_4_n29#" 29.599
cap "5_input_AND_1/a_168_n35#" "B3" 5.136
cap "5_input_AND_1/a_224_n29#" "5_input_AND_1/a_189_n29#" 184.696
cap "5_input_AND_1/w_219_n4#" "m1_n61_n135#" 9.508
cap "B3" "5_input_AND_1/a_189_n29#" 25.344
cap "m1_n61_n135#" "5_input_AND_1/a_4_n29#" 20.946
cap "5_input_AND_1/a_168_n35#" "5_input_AND_1/w_174_n4#" -1.42109e-14
cap "GND" "5_input_AND_1/a_224_n29#" 237.796
cap "5_input_AND_1/a_224_n29#" "m1_n61_n135#" 80.053
cap "B3" "5_input_AND_1/a_168_n35#" -3.904
cap "AND_2_1/a_n1_n23#" "5_input_AND_1/a_4_n29#" -4.274
cap "AND_2_1/a_9_26#" "AND_2_1/a_n1_n23#" 42.345
cap "B3" "AND_2_1/a_9_26#" 30.247
cap "AND_2_1/a_n1_n23#" "5_input_AND_1/w_219_n4#" 7.191
cap "5_input_AND_1/w_174_n4#" "B3" 13.439
cap "AND_2_1/a_9_26#" "GND" 36.9392
cap "AND_2_1/a_9_26#" "m1_349_n227#" -5.072
cap "AND_2_1/a_9_10#" "AND_2_1/a_50_n23#" 36.528
cap "AND_2_1/a_n1_n23#" "AND_2_1/a_50_n23#" 11.52
cap "AND_2_1/a_61_n33#" "GND" 125.329
cap "AND_2_1/w_n1_1#" "AND_2_1/a_50_n23#" 42.602
subcap "m1_733_n500#" -142.34
cap "AND_2_1/a_111_10#" "AND_2_1/a_9_10#" 14.272
cap "AND_2_1/a_111_10#" "AND_2_1/w_101_1#" 47.404
cap "4_input_OR_1/a_14_n32#" "AND_2_1/a_9_26#" 34.621
cap "4_input_OR_1/a_130_5#" "4_input_OR_1/a_243_n20#" -3.804
cap "AND_2_1/a_111_10#" "AND_2_1/a_9_26#" 26.903
cap "4_input_OR_1/a_14_n32#" "m1_459_n555#" 72.06
cap "4_input_OR_1/a_14_n32#" "AND_2_1/a_9_10#" 98.7
cap "4_input_OR_1/a_14_n32#" "AND_2_1/w_101_1#" 27.199
subcap "m1_820_n500#" -691.082
cap "4_input_OR_1/w_227_n2#" "4_input_OR_1/a_243_n20#" 53.732
cap "4_input_OR_1/a_130_5#" "4_input_OR_1/a_243_n20#" 67.753
cap "4_input_OR_1/VDD" "4_input_OR_1/a_14_n20#" 415.566
cap "4_input_OR_1/a_243_n20#" "4_input_OR_1/w_171_n2#" 30.674
cap "4_input_OR_1/a_243_n20#" "4_input_OR_1/a_14_n20#" 54.208
subcap "m1_53_n382#" -24.077
cap "XNOR_3/XOR_0/m1_n96_81#" "XNOR_2/XOR_0/CMOS_in_1/a_8_n33#" 188.534
cap "XNOR_2/XOR_0/CMOS_in_1/a_8_n33#" "m1_n61_36#" 61.38
cap "XNOR_2/XOR_0/AND_2_1/a_61_n33#" "m1_n61_36#" 88.851
cap "XNOR_3/XOR_0/AND_2_0/a_9_26#" "XNOR_2/XOR_0/AND_2_1/a_61_n33#" 454.044
cap "m1_661_n346#" "XNOR_2/XOR_0/m1_63_n86#" 9.612
cap "XNOR_3/XOR_0/OR_2_0/w_n42_n2#" "XNOR_2/XOR_0/m1_63_n86#" 15.353
cap "XNOR_2/XOR_0/m1_63_n86#" "m1_n61_36#" 66.69
cap "XNOR_3/XOR_0/AND_2_0/a_9_26#" "XNOR_2/XOR_0/m1_63_n86#" 167.706
cap "XNOR_2/XOR_0/m1_63_n86#" "XNOR_3/XOR_0/OR_2_0/a_n42_n21#" 11.952
subcap "a_319_n385#" -1955.42
subcap "m1_384_n423#" -171.315
cap "5_input_AND_1/a_80_n35#" "m1_n61_n50#" 2.046
cap "XNOR_3/CMOS_in_0/a_8_20#" "5_input_AND_1/a_101_n29#" 31.644
cap "5_input_AND_1/a_4_n29#" "m1_n61_36#" 48.844
cap "5_input_AND_1/w_42_n4#" "m1_661_n346#" 22.731
cap "m1_661_n346#" "5_input_AND_1/a_57_n29#" 65.604
cap "5_input_AND_1/a_4_n29#" "B2" 50.574
cap "5_input_AND_1/a_145_n29#" "XNOR_3/CMOS_in_0/a_8_n20#" 48.844
cap "5_input_AND_1/a_4_n29#" "m1_n61_n50#" 16.94
cap "5_input_AND_1/w_130_n4#" "XNOR_3/CMOS_in_0/a_8_n20#" 18.756
cap "B2" "5_input_AND_1/a_101_n29#" 19.872
cap "XNOR_3/CMOS_in_0/a_8_20#" "XNOR_3/CMOS_in_0/w_0_0#" 2.035
cap "XNOR_3/CMOS_in_0/a_8_20#" "5_input_AND_1/w_130_n4#" 9.612
cap "m1_n61_n50#" "5_input_AND_1/a_101_n29#" 16.94
cap "m1_n61_36#" "5_input_AND_1/a_57_n29#" 48.844
cap "5_input_AND_1/a_80_n35#" "m1_n61_36#" 41.536
cap "5_input_AND_1/a_4_n29#" "XNOR_3/CMOS_in_0/a_8_n20#" 48.844
cap "5_input_AND_1/w_86_n4#" "B2" 6.104
cap "5_input_AND_1/a_125_n35#" "XNOR_3/CMOS_in_0/a_8_n20#" 6
cap "5_input_AND_1/a_4_n29#" "m1_661_n346#" 34.456
cap "5_input_AND_1/w_86_n4#" "m1_n61_n50#" 7.758
cap "XNOR_3/CMOS_in_0/a_8_20#" "5_input_AND_1/a_4_n29#" 31.644
cap "XNOR_3/CMOS_in_0/a_8_20#" "5_input_AND_1/a_125_n35#" 57.192
cap "5_input_AND_1/a_80_n35#" "B2" 22.164
cap "B2" "5_input_AND_1/a_57_n29#" 12.6
cap "5_input_AND_1/a_35_n35#" "m1_661_n346#" 3.192
cap "AND_2_1/a_9_26#" "B2" 53.379
cap "En" "4_input_1/a_n68_n23#" 7.172
cap "5_input_AND_1/w_130_n4#" "AND_2_1/a_9_26#" 8.45
cap "5_input_AND_1/a_80_n35#" "B2" 0.438
cap "5_input_AND_1/w_86_n4#" "B2" 4.762
cap "5_input_AND_1/w_130_n4#" "3in_AND_1/a_n50_n23#" 17.177
cap "AND_2_1/a_9_26#" "m1_n61_n50#" 16.94
cap "5_input_AND_1/a_35_n35#" "m1_661_n346#" -2.472
cap "AND_2_1/a_9_26#" "m1_n61_36#" 15.672
cap "AND_2_1/a_9_26#" "En" 3.55271e-15
cap "AND_2_1/a_9_26#" "3in_AND_1/a_n50_n23#" 34.4
cap "AND_2_1/a_9_26#" "5_input_AND_1/a_125_n35#" -8.744
cap "5_input_AND_1/w_42_n4#" "m1_661_n346#" 20.644
cap "AND_2_1/a_9_26#" "m1_661_n346#" 34.268
cap "5_input_AND_1/a_125_n35#" "3in_AND_1/a_n50_n23#" -1.4
cap "5_input_AND_1/a_80_n35#" "m1_n61_n50#" -2.75
cap "m1_n61_n50#" "5_input_AND_1/w_86_n4#" 5.191
cap "5_input_AND_1/a_80_n35#" "m1_n61_36#" -5.992
cap "3in_AND_1/a_n12_n23#" "3in_AND_1/w_n50_n4#" 9.784
cap "3in_AND_1/w_n12_n4#" "3in_AND_1/a_26_n23#" 8.81
cap "3in_AND_1/a_26_n23#" "3in_AND_1/a_n4_n19#" 84.654
cap "3in_AND_1/a_26_n23#" "3in_AND_1/a_n50_n23#" 31.24
cap "3in_AND_1/a_26_n23#" "3in_AND_1/a_n42_17#" 9.126
cap "3in_AND_1/a_26_n23#" "3in_AND_1/w_n50_n4#" 8.81
cap "3in_AND_1/a_26_n23#" "3in_AND_1/w_26_n4#" 0.653
cap "3in_AND_1/a_n12_n23#" "3in_AND_1/a_n42_n19#" 117.922
cap "3in_AND_1/a_26_n23#" "3in_AND_1/a_n42_n19#" 65.78
cap "3in_AND_1/a_n12_n23#" "3in_AND_1/a_n50_n23#" 11.18
cap "3in_AND_1/a_26_n23#" "3in_AND_1/a_n12_n23#" 31.24
cap "3in_AND_1/a_n42_17#" "m1_n61_36#" 123.131
cap "4_input_OR_1/a_14_n20#" "3in_AND_1/a_72_n19#" 39.5777
cap "3in_AND_1/a_34_n30#" "4_input_OR_1/a_176_n24#" 8.49
cap "3in_AND_1/w_64_n4#" "3in_AND_1/a_72_n19#" 17.184
cap "3in_AND_1/a_n42_17#" "3in_AND_1/a_34_n30#" 34.621
cap "m1_459_n555#" "4_input_OR_1/a_14_n32#" 86.568
cap "4_input_OR_1/a_130_5#" "m1_610_n221#" -3.804
cap "4_input_OR_1/a_176_n24#" "4_input_OR_1/a_14_n32#" 106.109
cap "3in_AND_1/a_n42_n19#" "3in_AND_1/a_34_n30#" 34.621
cap "4_input_OR_1/a_176_n24#" "4_input_OR_1/a_14_n20#" 61.5653
cap "4_input_OR_1/a_176_n24#" "AND_2_1/a_9_26#" 17.421
cap "3in_AND_1/a_n42_n19#" "3in_AND_1/a_72_n19#" 6.48
cap "4_input_OR_1/a_14_n32#" "3in_AND_1/a_72_n19#" 75.5217
cap "3in_AND_1/a_34_n30#" "AND_2_1/a_9_26#" 23.375
cap "4_input_OR_1/w_114_n2#" "m1_610_n221#" 37.206
cap "m1_610_n221#" "4_input_OR_1/w_171_n2#" 7.294
cap "4_input_OR_1/a_72_17#" "m1_820_n500#" 831.132
cap "m1_610_n221#" "4_input_OR_1/a_119_n24#" 17.568
cap "4_input_OR_1/a_176_n24#" "m1_610_n221#" 10.368
cap "m1_610_n221#" "4_input_OR_1/a_130_5#" 218.254
cap "4_input_OR_1/w_56_n2#" "m1_610_n221#" 18.704
cap "XNOR_2/XOR_0/m1_n96_n10#" "XNOR_2/XOR_0/CMOS_in_1/a_8_n20#" 109.153
cap "XNOR_2/XOR_0/AND_2_1/a_9_10#" "B2" 8.232
cap "XNOR_2/XOR_0/m1_n144_n74#" "B2" 27.532
cap "XNOR_2/XOR_0/CMOS_in_1/a_8_n20#" "B2" 43.2
cap "XNOR_2/XOR_0/m1_n96_n10#" "XNOR_2/XOR_0/AND_2_1/w_n1_1#" 7.10543e-15
cap "XNOR_2/XOR_0/m1_n96_n10#" "XNOR_2/XOR_0/CMOS_in_1/w_0_0#" 1.42109e-14
cap "XNOR_2/XOR_0/m1_n96_n10#" "XNOR_2/XOR_0/m1_n144_n74#" 11.246
cap "XNOR_2/XOR_0/AND_2_1/a_111_10#" "B2" 4.704
cap "XNOR_2/XOR_0/AND_2_1/a_61_n33#" "B2" 74.864
cap "XNOR_2/XOR_0/AND_2_1/a_9_10#" "B2" 34.05
cap "XNOR_2/XOR_0/AND_2_1/a_10_n33#" "B2" 59.52
cap "XNOR_2/XOR_0/AND_2_1/a_50_n23#" "B2" 6.498
cap "m1_n61_n50#" "XNOR_2/XOR_0/OR_2_0/w_n42_n2#" 11.62
cap "m1_661_n346#" "XNOR_2/XOR_0/m1_63_n86#" 20.78
cap "XNOR_2/XOR_0/m1_63_n86#" "XNOR_2/XOR_0/AND_2_1/a_111_10#" 136.836
cap "m1_661_n346#" "XNOR_2/XOR_0/AND_2_1/a_111_10#" 40.228
cap "XNOR_2/XOR_0/OR_2_0/a_n35_5#" "m1_n61_n50#" 12.738
cap "XNOR_2/XOR_0/OR_2_0/a_n42_n21#" "XNOR_2/XOR_0/m1_63_n86#" 113.908
cap "XNOR_2/XOR_0/m1_63_n86#" "B2" 14.304
cap "m1_661_n346#" "XNOR_2/XOR_0/OR_2_0/a_n42_n21#" 69.861
cap "B2" "XNOR_2/XOR_0/AND_2_1/a_111_10#" 27.882
cap "XNOR_2/XOR_0/OR_2_0/w_n42_n2#" "XNOR_2/XOR_0/m1_63_n86#" 12.917
cap "m1_n61_n50#" "XNOR_2/XOR_0/m1_63_n86#" 8.811
cap "XNOR_2/XOR_0/OR_2_0/a_n35_n16#" "m1_n61_n50#" 12.738
cap "m1_n61_n50#" "XNOR_2/XOR_0/AND_2_1/a_111_10#" 78.761
cap "XNOR_2/XOR_0/OR_2_0/a_n42_n21#" "m1_n61_n50#" 12.638
subcap "m1_385_n281#" -2255.23
cap "m1_349_n227#" "XNOR_2/XOR_0/OR_2_0/a_n35_n28#" 34.621
cap "a_319_n385#" "XNOR_2/XOR_0/OR_2_0/w_40_n2#" 12.19
cap "XNOR_2/XOR_0/OR_2_0/a_n35_19#" "a_319_n385#" 22.242
cap "m1_349_n227#" "XNOR_2/XOR_0/OR_2_0/a_47_n16#" 93.858
cap "a_319_n385#" "XNOR_2/XOR_0/OR_2_0/a_n35_n28#" 32.505
cap "XNOR_2/XOR_0/OR_2_0/a_n35_n16#" "a_319_n385#" 25.848
cap "a_319_n385#" "XNOR_2/XOR_0/OR_2_0/a_47_n16#" 69.735
subcap "m1_385_n281#" -1240.13
cap "m1_661_n346#" "5_input_AND_1/a_4_n29#" 107.179
cap "5_input_AND_1/a_4_n29#" "5_input_AND_1/a_n12_n35#" 161.609
cap "m1_661_n346#" "5_input_AND_1/a_35_n35#" 7.224
cap "5_input_AND_1/a_35_n35#" "5_input_AND_1/a_n12_n35#" -1.42109e-14
cap "5_input_AND_1/w_42_n4#" "m1_661_n346#" 12.992
cap "m1_661_n346#" "5_input_AND_1/a_57_n29#" 68.572
cap "En" "4_input_1/a_n68_n12#" 50.914
cap "4_input_1/a_n68_n12#" "m1_661_n346#" 37.776
cap "En" "4_input_1/a_n68_23#" 29.352
cap "4_input_1/a_n68_n12#" "4_input_1/a_n29_n16#" 27.344
cap "4_input_1/a_n68_23#" "m1_661_n346#" 226.836
cap "4_input_1/a_n68_23#" "4_input_1/a_n29_n16#" 10.5541
cap "En" "4_input_1/a_n68_n23#" 25.324
cap "4_input_1/w_n75_2#" "En" 9.358
cap "4_input_1/a_n68_n23#" "4_input_1/a_n29_n16#" 6.59629
cap "4_input_1/w_n75_2#" "m1_661_n346#" 15.324
cap "m1_661_n346#" "4_input_1/w_n29_2#" 4.476
cap "4_input_1/w_n29_2#" "4_input_1/a_n29_n16#" 6.105
cap "5_input_AND_1/a_n12_n35#" "4_input_1/a_n29_n16#" -17.09
cap "m1_661_n346#" "4_input_1/a_n29_n16#" 6.918
cap "m1_661_n346#" "5_input_AND_1/w_n1_n4#" 3.918
cap "4_input_1/a_n75_n16#" "En" 22.112
cap "4_input_1/a_n75_n16#" "m1_661_n346#" 9.132
cap "m1_661_n346#" "5_input_AND_1/a_35_n35#" -1.4
cap "m1_661_n346#" "5_input_AND_1/w_42_n4#" 14.848
subcap "m1_661_n346#" -1170.17
cap "4_input_1/a_18_n16#" "4_input_1/a_25_n23#" 39.5777
cap "4_input_1/a_64_n16#" "4_input_1/a_25_n23#" 19.7889
cap "4_input_1/a_n22_n12#" "4_input_1/a_18_n16#" 26.3851
cap "4_input_1/a_64_n16#" "4_input_1/a_71_n12#" 13.1926
cap "4_input_1/a_64_n16#" "4_input_1/w_18_2#" 25.493
cap "4_input_1/a_64_n16#" "4_input_1/a_n68_n12#" 160.282
cap "4_input_1/a_64_n16#" "4_input_1/a_18_n16#" 17.184
cap "4_input_1/a_64_n16#" "4_input_1/w_n29_2#" 8.634
subcap "m1_702_n267#" -183.274
cap "4_input_1/a_115_n12#" "4_input_OR_1/a_14_n32#" 31.644
cap "4_input_1/a_n68_n12#" "4_input_1/a_71_n12#" -5.68434e-14
cap "4_input_OR_1/a_3_n24#" "4_input_OR_1/a_14_n32#" 49.164
cap "4_input_OR_1/a_14_5#" "m1_610_n221#" -3.804
cap "4_input_1/w_108_2#" "4_input_1/a_115_n12#" 5.544
cap "4_input_1/a_115_n12#" "4_input_OR_1/a_14_n20#" 59.3666
subcap "VDD" -379.23
cap "m1_610_n221#" "4_input_OR_1/w_n2_n2#" 37.206
cap "m1_610_n221#" "4_input_OR_1/a_61_n24#" 10.368
cap "4_input_OR_1/a_14_17#" "4_input_OR_1/a_72_17#" 123.131
cap "m1_610_n221#" "4_input_OR_1/a_3_n24#" 17.568
cap "m1_610_n221#" "4_input_OR_1/w_56_n2#" 19.264
cap "m1_610_n221#" "4_input_OR_1/a_14_5#" 289.866
subcap "B3" -1721.52
subcap "m1_n64_n167#" -1018.95
cap "B3" "CMOS_in_6/a_8_n33#" 11.5435
cap "A2" "CMOS_in_6/a_8_n33#" -1.68
subcap "m1_53_n198#" -44.521
cap "XNOR_1/XOR_0/CMOS_in_1/a_n5_n24#" "B0" 13.21
cap "XNOR_2/XOR_0/m1_n96_81#" "XNOR_1/XOR_0/CMOS_in_1/a_8_n33#" 273.187
cap "XNOR_2/XOR_0/m1_n144_21#" "XNOR_2/XOR_0/m1_n96_81#" 22.92
cap "XNOR_2/XOR_0/m1_n96_81#" "XNOR_1/XOR_0/CMOS_in_1/a_8_n20#" 60.365
cap "CMOS_in_7/a_8_n33#" "XNOR_1/XOR_0/CMOS_in_1/a_n5_n24#" 34.6305
cap "XNOR_2/XOR_0/m1_n144_21#" "CMOS_in_7/a_8_n33#" 15.348
cap "A2" "XNOR_2/XOR_0/AND_2_0/a_9_26#" 102.84
cap "XNOR_2/XOR_0/AND_2_0/w_n1_1#" "A2" -2.214
cap "XNOR_1/XOR_0/AND_2_1/a_61_n33#" "XNOR_2/XOR_0/AND_2_0/a_9_26#" 544.853
cap "m1_n61_n50#" "XNOR_2/XOR_0/OR_2_0/w_n42_n2#" 4.648
cap "m1_n61_n50#" "5_input_AND_2/a_4_n29#" 23.177
cap "A2" "5_input_AND_2/a_4_n29#" 32.112
cap "A2" "XNOR_2/XOR_0/AND_2_0/w_101_1#" -2.214
cap "XNOR_1/XOR_0/m1_63_n86#" "m1_661_n346#" 16.94
cap "m1_n61_n50#" "5_input_AND_2/w_n1_n4#" 15.687
cap "A2" "5_input_AND_2/w_n1_n4#" 13.122
cap "m1_n61_n50#" "5_input_AND_2/a_n12_n35#" 30.041
cap "A2" "5_input_AND_2/a_n12_n35#" 7.048
cap "XNOR_1/XOR_0/m1_63_n86#" "XNOR_2/XOR_0/AND_2_0/a_9_26#" 167.706
cap "m1_n61_n50#" "XNOR_2/XOR_0/AND_2_0/a_9_26#" 12.738
cap "5_input_AND_2/a_n12_n35#" "XNOR_2/XOR_0/AND_2_0/a_9_26#" 300.131
cap "A2" "XNOR_2/XOR_0/AND_2_0/a_9_26#" 69.064
cap "m1_661_n346#" "XNOR_2/XOR_0/AND_2_0/a_9_26#" 60.94
cap "XNOR_2/XOR_0/AND_2_0/a_111_10#" "m1_661_n346#" 33.132
cap "XNOR_2/XOR_0/OR_2_0/w_n42_n2#" "XNOR_1/XOR_0/m1_63_n86#" 7.32
subcap "m1_349_n227#" -1748.56
subcap "m1_305_n227#" -249.314
cap "XNOR_2/XOR_0/OR_2_0/a_n35_19#" "5_input_AND_2/a_80_n35#" 34.621
cap "5_input_AND_2/a_57_n29#" "5_input_AND_2/a_35_n35#" 31.644
cap "5_input_AND_2/w_n1_n4#" "A2" 12.066
cap "a_319_n385#" "5_input_AND_2/a_6_18#" 17.04
cap "5_input_AND_2/a_35_n35#" "5_input_AND_2/a_80_n35#" 43.296
cap "5_input_AND_2/a_4_n29#" "A2" 6.432
cap "5_input_AND_2/a_4_n29#" "5_input_AND_2/a_80_n35#" 23.226
cap "XNOR_2/XOR_0/OR_2_0/a_n35_19#" "En" 726.773
cap "a_319_n385#" "5_input_AND_2/a_57_n29#" 32.616
cap "5_input_AND_2/a_6_18#" "5_input_AND_2/a_80_n35#" 7.725
cap "5_input_AND_2/a_4_n29#" "5_input_AND_2/a_35_n35#" 31.644
cap "A2" "5_input_AND_2/a_n12_n35#" 5.514
cap "XNOR_2/XOR_0/OR_2_0/a_n35_19#" "a_319_n385#" 39.78
cap "a_319_n385#" "5_input_AND_2/a_35_n35#" 22.572
cap "5_input_AND_2/a_57_n29#" "5_input_AND_2/a_80_n35#" 22.824
cap "5_input_AND_2/w_86_n4#" "5_input_AND_2/a_80_n35#" 21.208
cap "5_input_AND_2/w_42_n4#" "a_319_n385#" 21.614
cap "a_319_n385#" "XNOR_2/XOR_0/OR_2_0/w_40_n2#" 7.7
cap "a_319_n385#" "5_input_AND_2/a_4_n29#" 47.22
cap "5_input_AND_2/a_125_n35#" "5_input_AND_2/a_6_18#" 44.777
cap "5_input_AND_2/a_189_n29#" "5_input_AND_2/a_4_n29#" 30.292
cap "5_input_AND_2/a_168_n35#" "5_input_AND_2/a_145_n29#" 35.944
cap "5_input_AND_2/a_168_n35#" "5_input_AND_2/a_125_n35#" 3.264
cap "XNOR_2/CMOS_in_0/a_8_20#" "5_input_AND_2/a_125_n35#" 23.087
cap "XNOR_2/CMOS_in_0/a_8_20#" "En" -2.28
cap "5_input_AND_2/a_189_n29#" "5_input_AND_2/w_174_n4#" 10.989
cap "5_input_AND_2/a_145_n29#" "5_input_AND_2/a_125_n35#" 76.4
cap "5_input_AND_2/a_168_n35#" "5_input_AND_2/a_4_n29#" 35.944
cap "5_input_AND_2/a_168_n35#" "5_input_AND_2/w_130_n4#" 10.989
cap "5_input_AND_2/a_168_n35#" "5_input_AND_2/a_189_n29#" 3.264
cap "5_input_AND_2/a_4_n29#" "5_input_AND_2/a_125_n35#" 111.479
cap "5_input_AND_2/a_125_n35#" "5_input_AND_2/w_130_n4#" 18.863
cap "AND_2_3/w_n1_1#" "AND_2_3/a_n1_n23#" 6.919
cap "5_input_AND_2/a_224_n29#" "5_input_AND_2/a_234_n29#" 184.696
cap "AND_2_3/a_n1_n23#" "AND_2_3/a_9_10#" 10.144
cap "5_input_AND_2/a_4_n29#" "5_input_AND_2/a_234_n29#" 4.664
subcap "m1_610_n221#" -469.899
cap "AND_2_3/a_9_10#" "AND_2_3/a_50_n23#" 46.8705
cap "AND_2_3/w_101_1#" "AND_2_3/a_50_n23#" 14.23
cap "AND_2_3/w_50_1#" "AND_2_3/a_50_n23#" 27.037
cap "AND_2_3/a_9_26#" "AND_2_3/a_50_n23#" 160.474
cap "m1_610_n221#" "AND_2_3/a_9_10#" 19.584
cap "AND_2_3/a_111_10#" "AND_2_3/w_101_1#" 21.204
cap "AND_2_3/a_9_26#" "m1_610_n221#" 65.12
cap "m1_610_n221#" "AND_2_3/w_101_1#" 9.144
subcap "m1_n11_n135#" -32.675
subcap "B3" -1293.04
subcap "m1_n61_n135#" -1202.87
subcap "m1_n11_n50#" -841.118
subcap "B2" -1342.65
subcap "m1_n61_n50#" -1385.9
subcap "A2" -1190.54
subcap "A3" -1251.94
subcap "m1_n27_n133#" -1012.9
subcap "m1_n84_n91#" -319.643
cap "CMOS_in_7/a_8_n20#" "CMOS_in_6/a_8_20#" 30.46
cap "CMOS_in_7/a_8_n20#" "CMOS_in_4/a_n5_n24#" -3.36
cap "CMOS_in_6/a_8_n20#" "CMOS_in_6/w_0_0#" 43.433
cap "CMOS_in_7/a_n5_n24#" "CMOS_in_5/a_8_n33#" 2.84217e-14
cap "CMOS_in_7/w_0_0#" "CMOS_in_4/a_8_n20#" 8.196
cap "CMOS_in_7/w_0_0#" "CMOS_in_5/a_n5_n24#" 16.817
cap "CMOS_in_7/w_0_0#" "CMOS_in_7/a_8_n20#" 26.342
cap "CMOS_in_5/a_n5_n24#" "CMOS_in_7/a_8_n20#" 7.248
cap "CMOS_in_6/a_8_20#" "CMOS_in_5/a_8_n33#" 265.524
cap "CMOS_in_4/a_n5_n24#" "CMOS_in_5/a_8_n33#" 19.448
cap "CMOS_in_6/a_8_n20#" "CMOS_in_6/a_n5_n24#" 39.59
cap "CMOS_in_7/a_8_n33#" "CMOS_in_7/a_n5_n24#" 23.087
cap "CMOS_in_6/w_0_0#" "CMOS_in_6/a_8_20#" 2.442
cap "CMOS_in_4/a_n5_n24#" "CMOS_in_6/a_8_20#" 28.134
cap "CMOS_in_7/a_8_n20#" "CMOS_in_7/a_n5_n24#" 33.6331
cap "CMOS_in_7/a_8_n20#" "CMOS_in_5/a_8_n20#" 23.624
cap "CMOS_in_5/a_n5_n24#" "CMOS_in_5/a_8_n20#" 13.1926
cap "CMOS_in_5/a_n5_n24#" "CMOS_in_7/a_n5_n24#" 53.61
cap "CMOS_in_4/a_8_n20#" "CMOS_in_5/a_8_n33#" 1.26
cap "CMOS_in_7/a_8_n33#" "CMOS_in_4/a_n5_n24#" -1.68
cap "CMOS_in_4/a_8_n20#" "CMOS_in_6/a_8_20#" 7.36
cap "CMOS_in_4/a_8_n20#" "CMOS_in_6/w_0_0#" 17.948
cap "CMOS_in_7/a_8_n20#" "CMOS_in_5/a_8_n33#" 30.46
cap "CMOS_in_4/a_8_n20#" "CMOS_in_4/a_n5_n24#" 25.752
subcap "m1_n11_n135#" -66.904
subcap "m1_n11_n50#" -819.889
cap "CMOS_in_5/a_8_n20#" "XNOR_1/XOR_0/AND_2_0/a_9_10#" 3.278
cap "CMOS_in_7/a_8_20#" "XNOR_1/XOR_0/m1_n99_2#" 84.6523
cap "XNOR_1/XOR_0/m1_n144_n74#" "XNOR_1/XOR_0/m1_n99_2#" -7.416
cap "XNOR_1/XOR_0/CMOS_in_0/a_n5_n24#" "XNOR_1/XOR_0/m1_n99_2#" 110.167
cap "XNOR_1/XOR_0/m1_n144_n74#" "XNOR_1/XOR_0/CMOS_in_1/a_8_n20#" 13.624
cap "CMOS_in_7/w_0_0#" "m1_n61_n50#" -1.905
cap "XNOR_1/XOR_0/CMOS_in_1/a_8_n20#" "XNOR_1/XOR_0/m1_n96_n10#" 48.788
cap "CMOS_in_5/a_8_n20#" "XNOR_1/XOR_0/CMOS_in_0/a_8_n20#" 66.681
cap "CMOS_in_7/a_8_n20#" "CMOS_in_7/w_0_0#" 27.831
cap "XNOR_1/XOR_0/CMOS_in_1/a_8_n20#" "XNOR_1/XOR_0/CMOS_in_1/w_0_0#" -7.10543e-15
cap "CMOS_in_7/a_8_20#" "m1_n61_n50#" -8.659
cap "XNOR_1/XOR_0/m1_n144_n74#" "B0" 103.312
cap "XNOR_1/XOR_0/CMOS_in_0/a_n5_n24#" "B0" 89.964
cap "CMOS_in_7/a_n5_n24#" "A2" 5.63
cap "XNOR_1/XOR_0/m1_n144_n74#" "m1_n61_n50#" 138.564
cap "CMOS_in_7/a_8_n20#" "XNOR_1/XOR_0/m1_n144_n74#" 194.248
cap "A2" "CMOS_in_7/a_n5_n24#" 7.352
cap "XNOR_1/XOR_0/m1_n96_n10#" "m1_n61_n50#" -1.54
cap "XNOR_1/XOR_0/AND_2_1/w_n1_1#" "XNOR_1/XOR_0/m1_n144_n74#" 12.96
cap "XNOR_1/XOR_0/CMOS_in_1/w_0_0#" "B0" 10.428
cap "XNOR_1/XOR_0/m1_n144_n74#" "XNOR_1/XOR_0/CMOS_in_0/a_n5_n24#" 108.84
cap "XNOR_1/XOR_0/AND_2_1/w_n1_1#" "XNOR_1/XOR_0/m1_n96_n10#" 7.10543e-15
cap "XNOR_1/XOR_0/m1_n144_n74#" "XNOR_1/XOR_0/m1_n96_n10#" 126.566
cap "CMOS_in_7/w_0_0#" "A2" 15.984
cap "CMOS_in_5/a_8_n20#" "CMOS_in_5/a_n5_n24#" 9.618
cap "CMOS_in_5/a_8_n20#" "XNOR_1/XOR_0/CMOS_in_0/a_n5_n24#" 22.592
cap "XNOR_1/XOR_0/m1_n144_n74#" "XNOR_1/XOR_0/CMOS_in_1/w_0_0#" 34.62
cap "CMOS_in_7/a_8_n20#" "A2" 13.98
cap "A2" "CMOS_in_7/a_8_n33#" 2.172
cap "XNOR_1/XOR_0/m1_n96_n10#" "XNOR_1/XOR_0/CMOS_in_1/w_0_0#" 1.42109e-14
cap "B0" "XNOR_1/XOR_0/m1_n99_2#" -3.78
cap "CMOS_in_7/a_8_20#" "A2" 20.49
cap "CMOS_in_7/a_8_n20#" "CMOS_in_7/a_n5_n24#" 5.712
cap "m1_n61_n50#" "XNOR_1/XOR_0/AND_2_1/a_9_26#" 44.011
cap "XNOR_1/XOR_0/AND_2_1/w_50_1#" "m1_n61_n50#" 18.054
cap "XNOR_1/XOR_0/m1_n144_n74#" "m1_n61_n50#" 60.304
cap "XNOR_1/XOR_0/AND_2_1/a_9_10#" "m1_661_n346#" 7.062
cap "m1_n61_n50#" "XNOR_1/XOR_0/AND_2_1/w_n1_1#" -3.429
cap "m1_n61_n50#" "XNOR_1/XOR_0/AND_2_1/a_50_n23#" 96.19
cap "m1_661_n346#" "XNOR_1/XOR_0/AND_2_1/w_101_1#" 7.78
cap "m1_661_n346#" "XNOR_1/XOR_0/AND_2_0/a_61_n33#" 133.093
cap "XNOR_1/XOR_0/m1_n144_n74#" "m1_n11_n50#" 34.684
cap "XNOR_1/XOR_0/AND_2_1/a_50_n23#" "XNOR_1/XOR_0/AND_2_1/w_n1_1#" -5.978
cap "XNOR_1/XOR_0/AND_2_0/a_10_n33#" "m1_n11_n50#" 33.462
cap "m1_661_n346#" "XNOR_1/XOR_0/AND_2_1/a_9_26#" 185.17
cap "m1_n11_n50#" "XNOR_1/XOR_0/AND_2_0/a_50_n23#" 6.492
cap "XNOR_1/XOR_0/m1_n144_n74#" "m1_661_n346#" 484.025
cap "XNOR_1/XOR_0/AND_2_1/w_50_1#" "m1_661_n346#" 25.867
cap "m1_661_n346#" "XNOR_1/XOR_0/AND_2_1/w_n1_1#" 8.001
cap "m1_661_n346#" "XNOR_1/XOR_0/AND_2_1/a_50_n23#" 107.012
cap "XNOR_1/XOR_0/AND_2_1/a_50_n23#" "XNOR_1/XOR_0/AND_2_1/a_n1_n23#" -2.822
cap "m1_661_n346#" "XNOR_1/XOR_0/AND_2_1/a_n1_n23#" 20.336
cap "m1_n61_n50#" "XNOR_1/XOR_0/AND_2_1/w_101_1#" 6.372
cap "m1_n61_n50#" "XNOR_1/XOR_0/AND_2_0/a_61_n33#" 34.684
cap "m1_n11_n50#" "XNOR_1/XOR_0/AND_2_0/a_9_10#" 27.458
cap "XNOR_1/XOR_0/OR_2_0/a_n35_n28#" "m1_n61_n50#" 8.811
cap "XNOR_1/XOR_0/AND_2_1/a_111_10#" "m1_n61_n50#" 78.761
cap "XNOR_1/XOR_0/AND_2_1/a_9_26#" "m1_n61_n50#" 40.984
cap "XNOR_1/XOR_0/OR_2_0/w_n42_n2#" "m1_n61_n50#" 4.329
cap "XNOR_1/XOR_0/AND_2_1/a_111_10#" "A2" 4.204
cap "m1_n11_n50#" "XNOR_1/XOR_0/AND_2_1/a_9_26#" 32.112
cap "XNOR_1/XOR_0/OR_2_0/a_n35_n28#" "A2" 6.159
cap "5_input_AND_2/a_6_18#" "m1_n61_n50#" 3.96
cap "5_input_AND_2/a_6_18#" "XNOR_1/XOR_0/AND_2_1/a_111_10#" 58.656
cap "XNOR_1/XOR_0/OR_2_0/a_n35_n16#" "m1_n61_n50#" 26.609
cap "5_input_AND_2/w_n1_n4#" "m1_n61_n50#" 6.391
cap "5_input_AND_2/w_n1_n4#" "XNOR_1/XOR_0/AND_2_1/a_111_10#" 4.477
cap "5_input_AND_2/a_6_18#" "A2" 3.048
cap "XNOR_1/XOR_0/OR_2_0/a_n35_n16#" "A2" 6.159
cap "5_input_AND_2/w_n1_n4#" "A2" 3.542
cap "XNOR_1/XOR_0/AND_2_1/a_9_10#" "m1_661_n346#" 18.702
cap "XNOR_1/XOR_0/OR_2_0/a_n35_5#" "m1_n61_n50#" 26.004
cap "XNOR_1/XOR_0/OR_2_0/w_n1_n2#" "A2" 3.22
cap "XNOR_1/XOR_0/AND_2_0/a_111_10#" "m1_n61_n50#" 27.396
cap "XNOR_1/XOR_0/OR_2_0/a_n35_5#" "A2" 6.222
cap "XNOR_1/XOR_0/AND_2_1/w_101_1#" "m1_661_n346#" 15.594
cap "m1_n11_n50#" "XNOR_1/XOR_0/AND_2_0/a_111_10#" 42.108
cap "XNOR_1/XOR_0/OR_2_0/a_n35_n16#" "A2" 5.406
cap "m1_n11_n50#" "XNOR_1/XOR_0/OR_2_0/a_n35_19#" 57.585
cap "XNOR_1/XOR_0/OR_2_0/a_n35_19#" "A2" 2.496
cap "XNOR_1/XOR_0/AND_2_1/w_101_1#" "m1_n61_n50#" 8.784
cap "m1_661_n346#" "XNOR_1/XOR_0/AND_2_1/a_111_10#" 36.42
cap "m1_661_n346#" "XNOR_1/XOR_0/AND_2_1/a_9_26#" 23.832
subcap "m1_386_n98#" -768.215
subcap "m1_383_n132#" -1178.41
cap "XNOR_1/m1_23_91#" "XNOR_1/m1_44_23#" 26.903
cap "XNOR_1/CMOS_in_0/w_0_0#" "m1_305_n227#" 11.898
cap "XNOR_1/m1_44_23#" "m1_305_n227#" 26.903
cap "XNOR_1/m1_23_91#" "m1_349_n227#" 24.924
cap "a_319_n385#" "XNOR_1/m1_44_23#" 32.505
cap "m1_349_n227#" "XNOR_1/XOR_0/OR_2_0/a_47_n16#" 41.92
cap "A2" "XNOR_1/XOR_0/OR_2_0/w_n1_n2#" 6.774
cap "XNOR_1/m1_23_91#" "XNOR_1/XOR_0/OR_2_0/w_n1_n2#" 14.952
cap "XNOR_1/XOR_0/OR_2_0/a_n35_5#" "A2" 22.614
cap "5_input_AND_2/w_n1_n4#" "A2" 4.77
cap "XNOR_1/m1_23_91#" "A2" 17.976
cap "XNOR_1/m1_23_91#" "m1_305_n227#" 153.094
cap "XNOR_1/m1_23_91#" "5_input_AND_2/w_42_n4#" 0.814
cap "XNOR_1/XOR_0/OR_2_0/a_47_n16#" "m1_305_n227#" 34.511
cap "a_319_n385#" "XNOR_1/m1_23_91#" 90.69
cap "a_319_n385#" "5_input_AND_2/w_42_n4#" 10.762
cap "a_319_n385#" "XNOR_1/XOR_0/OR_2_0/a_47_n16#" 69.735
cap "XNOR_1/XOR_0/OR_2_0/a_n35_n16#" "A2" 47.793
cap "m1_305_n227#" "XNOR_1/XOR_0/OR_2_0/w_40_n2#" 29.176
cap "XNOR_1/m1_23_91#" "XNOR_1/XOR_0/OR_2_0/a_n35_n16#" 150.281
cap "XNOR_1/XOR_0/OR_2_0/a_n35_n16#" "m1_305_n227#" 19.224
cap "5_input_AND_2/w_86_n4#" "m1_349_n227#" 10.298
cap "m1_349_n227#" "XNOR_1/m1_44_23#" 11.172
cap "a_319_n385#" "XNOR_1/XOR_0/OR_2_0/w_40_n2#" 19.89
cap "a_319_n385#" "XNOR_1/XOR_0/OR_2_0/a_n35_n16#" 25.848
cap "XNOR_1/XOR_0/OR_2_0/a_n1_n21#" "A2" 17.664
cap "XNOR_1/XOR_0/OR_2_0/a_n1_n21#" "XNOR_1/m1_23_91#" 9.616
cap "XNOR_1/m1_44_23#" "A2" 16.011
subcap "m1_386_n98#" -636.474
subcap "m1_383_n132#" -1049.61
subcap "m1_459_n118#" -636.87
cap "XNOR_1/CMOS_in_0/a_8_n20#" "5_input_AND_2/w_130_n4#" 4.477
cap "5_input_AND_0/a_224_n29#" "5_input_AND_0/a_234_n29#" 273.18
cap "5_input_AND_0/a_234_n29#" "5_input_AND_0/a_4_n29#" 14.8077
cap "5_input_AND_0/a_234_n29#" "5_input_AND_2/a_6_18#" 23.044
cap "5_input_AND_0/a_234_n29#" "5_input_AND_2/w_174_n4#" 4.477
cap "5_input_AND_0/w_219_n4#" "5_input_AND_0/a_234_n29#" 7.326
cap "XNOR_1/CMOS_in_0/w_0_0#" "m1_305_n227#" -0.358
cap "m1_385_n281#" "5_input_AND_2/a_6_18#" 83.135
cap "XNOR_1/CMOS_in_0/a_8_20#" "m1_305_n227#" -6.41471
cap "m1_385_n281#" "5_input_AND_2/w_130_n4#" 10.954
cap "XNOR_1/CMOS_in_0/a_8_n20#" "5_input_AND_0/a_224_n29#" 108.932
cap "XNOR_1/CMOS_in_0/a_8_n20#" "5_input_AND_2/a_6_18#" 35.944
subcap "m1_505_n95#" -386.65
cap "AND_2_2/w_n1_1#" "m1_459_n118#" 6.61
cap "AND_2_2/a_9_26#" "m1_459_n118#" 20.02
cap "4_input_0/a_n29_n16#" "4_input_0/a_n68_n23#" 13.1926
cap "5_input_AND_0/w_219_n4#" "m1_383_n132#" 8.14
cap "AND_2_2/a_n1_n23#" "m1_459_n118#" 29.376
cap "5_input_AND_0/a_4_n29#" "m1_383_n132#" 0.816
cap "m1_383_n132#" "4_input_0/a_n68_n23#" 106.512
subcap "m1_610_n129#" -117.612
cap "4_input_0/a_25_n23#" "4_input_0/a_64_n16#" 13.1926
cap "AND_2_2/w_n1_1#" "m1_459_n118#" -1.377
cap "AND_2_2/a_50_n23#" "AND_2_2/a_111_10#" 10.144
cap "AND_2_2/a_9_10#" "m1_459_n118#" 26.208
cap "AND_2_2/a_50_n23#" "m1_459_n118#" 66.288
cap "AND_2_2/a_9_26#" "m1_459_n118#" 105.017
cap "4_input_0/a_25_n23#" "4_input_0/a_18_n16#" 26.3851
cap "AND_2_2/w_101_1#" "m1_459_n118#" 6.61
cap "AND_2_2/a_10_n33#" "AND_2_2/a_50_n23#" 45.648
cap "4_input_0/a_n22_n12#" "4_input_0/a_18_n16#" 81.8254
cap "4_input_0/a_25_n23#" "m1_383_n132#" 124.264
cap "AND_2_2/a_50_n23#" "AND_2_2/a_9_10#" 89.2745
cap "AND_2_2/a_n1_n23#" "m1_459_n118#" 29.544
cap "4_input_0/a_71_n12#" "4_input_0/a_64_n16#" 26.3851
cap "m1_383_n132#" "4_input_0/a_n68_n23#" 20.288
cap "AND_2_2/w_50_1#" "m1_459_n118#" 12.559
subcap "m1_736_n54#" -198.717
cap "AND_2_2/w_101_1#" "m1_459_n118#" 2.286
cap "4_input_0/a_n68_n12#" "m1_459_n118#" 1.968
cap "AND_2_2/a_111_10#" "4_input_OR_0/a_243_n20#" 61.304
cap "4_input_0/a_25_n23#" "4_input_0/a_71_n12#" 2.536
cap "AND_2_2/a_9_10#" "m1_459_n118#" 36.792
cap "m1_459_n118#" "AND_2_2/a_9_26#" 39.237
cap "AND_2_2/a_111_10#" "AND_2_2/w_101_1#" 10.458
subcap "m1_822_n75#" -477.716
cap "4_input_OR_0/VDD" "4_input_OR_0/w_227_n2#" 36.836
cap "4_input_OR_0/VDD" "4_input_OR_0/a_14_n20#" 80.8045
subcap "m1_n11_n50#" -810.727
subcap "m1_n61_n50#" -1252.12
subcap "A2" -1155.23
subcap "m1_n11_36#" -1089.28
subcap "m1_n61_36#" -1624.75
subcap "A1" -952.58
cap "CMOS_in_4/w_0_0#" "CMOS_in_2/a_n5_n24#" 7.62
cap "CMOS_in_5/w_0_0#" "CMOS_in_2/a_n5_n24#" 3.429
cap "CMOS_in_3/a_n5_n24#" "CMOS_in_5/a_n5_n24#" 13.83
cap "CMOS_in_5/w_0_0#" "CMOS_in_5/a_8_n20#" -7.10543e-15
cap "CMOS_in_2/a_8_n20#" "CMOS_in_2/w_0_0#" 9.43
cap "CMOS_in_5/a_8_20#" "CMOS_in_2/a_n5_n24#" 48.529
cap "CMOS_in_3/a_n5_n24#" "m1_n27_n133#" 7.248
cap "CMOS_in_5/a_8_20#" "CMOS_in_2/w_0_0#" 1.169
cap "m1_n27_n133#" "CMOS_in_5/w_0_0#" 26.342
cap "m1_n27_n133#" "CMOS_in_3/w_0_0#" 1.195
cap "CMOS_in_3/a_8_n33#" "m1_n27_n133#" 30.46
cap "CMOS_in_3/a_n5_n24#" "CMOS_in_5/w_0_0#" 14.466
cap "m1_n27_n133#" "CMOS_in_5/a_8_20#" 30.46
cap "CMOS_in_3/a_n5_n24#" "CMOS_in_5/a_8_20#" 12
cap "CMOS_in_4/a_n5_n24#" "CMOS_in_5/a_8_20#" 43.408
cap "m1_n27_n133#" "CMOS_in_3/a_8_n20#" 30.46
cap "CMOS_in_4/w_0_0#" "CMOS_in_5/a_8_20#" 37.408
cap "CMOS_in_4/w_0_0#" "CMOS_in_4/a_8_n20#" 36.833
cap "CMOS_in_4/a_8_n20#" "CMOS_in_4/a_n5_n24#" 16.212
cap "CMOS_in_3/a_8_n33#" "CMOS_in_5/a_8_20#" 208.356
cap "CMOS_in_3/a_n5_n24#" "CMOS_in_3/a_8_n20#" 53.8697
cap "m1_n27_n133#" "CMOS_in_5/a_8_n20#" 42.368
cap "m1_n27_n133#" "CMOS_in_5/a_n5_n24#" 7.248
cap "CMOS_in_2/a_n5_n24#" "CMOS_in_2/a_8_n20#" 25.762
subcap "m1_n11_n50#" -696.7
subcap "m1_n11_36#" -870.435
cap "XNOR_0/XOR_0/m1_n97_n89#" "XNOR_1/XOR_0/m1_n96_81#" 164.907
cap "XNOR_0/XOR_0/AND_2_1/a_10_n33#" "CMOS_in_3/a_8_n20#" 17.972
cap "CMOS_in_5/w_0_0#" "XNOR_1/XOR_0/m1_n144_21#" 4.572
cap "XNOR_0/XOR_0/m1_n144_n74#" "XNOR_1/XOR_0/m1_n144_21#" 31.598
cap "XNOR_1/XOR_0/m1_n144_21#" "B1" 15.744
cap "XNOR_0/XOR_0/m1_n144_n74#" "CMOS_in_3/a_8_n20#" 92.348
cap "CMOS_in_5/a_8_n20#" "XNOR_1/XOR_0/AND_2_0/a_n1_n23#" 2.844
cap "CMOS_in_5/a_n5_n24#" "B1" 5.904
cap "CMOS_in_5/w_0_0#" "B1" 4.01
cap "XNOR_0/XOR_0/m1_n144_n74#" "XNOR_0/XOR_0/m1_n97_n89#" 8.184
cap "XNOR_0/XOR_0/m1_n97_n89#" "CMOS_in_3/a_8_n20#" 145.543
cap "CMOS_in_3/a_n5_n24#" "XNOR_0/XOR_0/m1_n144_n74#" 0.984
cap "CMOS_in_3/a_n5_n24#" "CMOS_in_3/a_8_n20#" 10.928
cap "CMOS_in_5/a_8_n20#" "XNOR_1/XOR_0/m1_n144_21#" 104.349
cap "CMOS_in_5/w_0_0#" "CMOS_in_5/a_8_n20#" 27.831
cap "XNOR_1/XOR_0/m1_n144_21#" "XNOR_1/XOR_0/m1_n96_81#" 3.738
cap "XNOR_1/XOR_0/CMOS_in_0/a_8_n20#" "CMOS_in_5/a_8_n20#" 13.959
cap "CMOS_in_3/w_0_0#" "CMOS_in_3/a_8_n20#" 9.43
cap "XNOR_0/XOR_0/m1_n144_n74#" "XNOR_1/XOR_0/m1_n96_81#" 13.644
cap "XNOR_0/XOR_0/m1_n144_n74#" "XNOR_1/XOR_0/CMOS_in_0/w_0_0#" 15.168
cap "B1" "XNOR_1/XOR_0/m1_n96_81#" -3.048
cap "m1_n11_n50#" "XNOR_1/XOR_0/AND_2_0/a_9_10#" 6.122
cap "m1_n11_36#" "XNOR_0/XOR_0/AND_2_1/a_10_n33#" 135.591
cap "XNOR_1/XOR_0/AND_2_0/a_9_26#" "XNOR_0/XOR_0/AND_2_1/a_61_n33#" 389.181
cap "XNOR_1/XOR_0/AND_2_0/a_50_n23#" "m1_n11_n50#" 20.2
cap "m1_n11_36#" "XNOR_1/XOR_0/AND_2_0/a_9_26#" 44.616
cap "m1_n11_36#" "XNOR_0/XOR_0/AND_2_1/a_61_n33#" 116.872
cap "m1_n11_n50#" "XNOR_1/XOR_0/AND_2_0/a_111_10#" 6.556
cap "A1" "XNOR_0/XOR_0/AND_2_1/a_111_10#" 18.956
cap "XNOR_0/XOR_0/AND_2_1/a_61_n33#" "A1" 50.688
cap "m1_n11_n50#" "XNOR_1/XOR_0/AND_2_0/a_9_26#" 18.594
cap "m1_n11_36#" "XNOR_1/XOR_0/AND_2_0/a_9_26#" 54.728
cap "m1_305_n227#" "XNOR_1/m1_23_91#" 41.07
cap "A1" "5_input_AND_0/a_168_n35#" 1.704
cap "5_input_AND_0/a_4_n29#" "5_input_AND_0/a_189_n29#" 14.9437
cap "5_input_AND_0/w_174_n4#" "A1" 5.796
cap "5_input_AND_0/a_4_n29#" "m1_n11_36#" 8.52
cap "5_input_AND_0/a_4_n29#" "5_input_AND_0/a_125_n35#" 101.321
cap "5_input_AND_0/a_168_n35#" "m1_n11_36#" 26.414
cap "5_input_AND_0/a_125_n35#" "5_input_AND_0/w_130_n4#" 6.587
cap "m1_n11_n50#" "5_input_AND_0/a_145_n29#" 20.9
cap "A2" "5_input_AND_0/a_101_n29#" 21.024
cap "XNOR_1/CMOS_in_0/a_8_20#" "m1_305_n227#" 3.65457
cap "m1_385_n281#" "5_input_AND_0/a_145_n29#" 35.944
cap "A2" "5_input_AND_0/a_125_n35#" 42.526
cap "5_input_AND_0/a_4_n29#" "A2" 14.304
cap "A2" "5_input_AND_0/w_130_n4#" 11.268
cap "5_input_AND_0/a_189_n29#" "A1" 6.18
cap "5_input_AND_0/a_4_n29#" "m1_n11_n50#" 12.364
cap "m1_n11_n50#" "5_input_AND_0/a_168_n35#" 31.142
cap "5_input_AND_0/a_145_n29#" "m1_n11_36#" 8.52
cap "5_input_AND_0/a_125_n35#" "5_input_AND_0/a_145_n29#" 34.32
cap "5_input_AND_0/w_174_n4#" "m1_n11_n50#" 12.258
cap "5_input_AND_0/a_4_n29#" "m1_385_n281#" 35.944
cap "5_input_AND_0/a_125_n35#" "5_input_AND_0/a_101_n29#" 6.828
cap "5_input_AND_0/a_4_n29#" "A1" 14.304
cap "A1" "4_input_0/a_n68_n12#" 35.19
cap "A1" "4_input_0/a_n75_n16#" 17.684
cap "4_input_0/a_n68_23#" "A1" 14.304
cap "4_input_0/a_n29_n16#" "m1_385_n281#" 14.688
cap "5_input_AND_0/a_168_n35#" "m1_n11_36#" -2.648
cap "A1" "5_input_AND_0/a_168_n35#" -2.138
cap "m1_n11_n50#" "4_input_0/a_n68_23#" 8.349
cap "m1_n11_n50#" "5_input_AND_0/a_168_n35#" -0.472
cap "4_input_0/w_n29_2#" "m1_385_n281#" 6.105
cap "5_input_AND_0/w_174_n4#" "m1_n11_36#" 16.228
cap "A2" "5_input_AND_0/w_130_n4#" 10.306
cap "5_input_AND_0/w_130_n4#" "3in_AND_0/a_n50_n23#" 3.865
cap "5_input_AND_0/w_174_n4#" "A1" 4.226
cap "4_input_0/a_n29_n16#" "A1" 8.336
cap "4_input_0/a_n68_n12#" "m1_385_n281#" 35.944
cap "4_input_0/w_n75_2#" "3in_AND_0/a_n50_n23#" 6.105
cap "4_input_0/a_n68_23#" "m1_385_n281#" 35.944
cap "5_input_AND_0/w_174_n4#" "m1_n11_n50#" 5.341
cap "A1" "4_input_0/w_n29_2#" 2.562
cap "4_input_0/w_n75_2#" "A1" 7.686
cap "4_input_0/a_n75_n16#" "3in_AND_0/a_n50_n23#" 17.952
cap "A2" "4_input_0/a_n68_23#" 14.304
cap "4_input_0/a_n68_23#" "3in_AND_0/a_n50_n23#" 105.977
cap "5_input_AND_0/a_125_n35#" "3in_AND_0/a_n50_n23#" -1.4
cap "A2" "5_input_AND_0/a_125_n35#" -4.312
cap "4_input_0/a_n68_23#" "m1_n11_36#" 7.572
cap "3in_AND_0/a_26_n23#" "4_input_0/a_n68_23#" 82.077
cap "m1_n11_36#" "4_input_0/a_n68_23#" 138.666
cap "A1" "4_input_0/a_n29_n16#" 9.348
cap "m1_n11_36#" "4_input_0/a_n68_n12#" 35.944
cap "4_input_0/a_64_n16#" "m1_n11_36#" 14.688
cap "A1" "4_input_0/w_n29_2#" 2.91
cap "A1" "4_input_0/a_18_n16#" 13.392
cap "3in_AND_0/w_n50_n4#" "3in_AND_0/a_n12_n23#" 13.244
cap "3in_AND_0/a_26_n23#" "3in_AND_0/a_n4_n19#" 30.7827
cap "m1_n11_36#" "4_input_0/w_18_2#" 27.277
cap "A1" "4_input_0/a_n68_n12#" 66.682
cap "4_input_0/w_64_2#" "m1_n11_36#" 4.477
cap "4_input_0/w_n29_2#" "3in_AND_0/a_26_n23#" -3.429
cap "3in_AND_0/a_n42_n19#" "3in_AND_0/a_n12_n23#" 49.236
cap "m1_n11_36#" "4_input_0/w_n29_2#" -2.214
cap "3in_AND_0/a_n50_n23#" "3in_AND_0/a_n12_n23#" 9.436
cap "3in_AND_0/a_72_n19#" "3in_AND_0/w_64_n4#" 9.125
cap "4_input_OR_0/a_14_n32#" "4_input_0/a_115_n12#" 151.062
cap "4_input_OR_0/a_14_n20#" "3in_AND_0/a_72_n19#" 39.5777
cap "4_input_0/a_71_n12#" "4_input_0/a_n68_23#" 40.244
cap "4_input_OR_0/a_14_n20#" "4_input_0/a_115_n12#" 46.174
cap "m1_459_n118#" "4_input_0/w_108_2#" 7.872
cap "3in_AND_0/a_n42_n19#" "4_input_0/a_71_n12#" 64.989
cap "4_input_OR_0/a_14_n32#" "3in_AND_0/a_72_n19#" 82.118
cap "m1_459_n118#" "4_input_0/a_n68_n12#" 1.968
cap "4_input_0/a_71_n12#" "4_input_0/a_n68_n12#" 40.244
cap "m1_822_n75#" "4_input_OR_0/a_14_n20#" 230.87
cap "4_input_OR_0/a_72_17#" "m1_822_n75#" 311.674
subcap "m1_n11_36#" -1102.38
subcap "m1_n61_36#" -1793.05
subcap "m1_n12_121#" -733.64
subcap "A0" -1071.48
cap "CMOS_in_3/a_8_20#" "CMOS_in_2/a_n5_n24#" 57.648
cap "CMOS_in_3/a_8_20#" "CMOS_in_0/a_n5_n24#" 49.12
cap "CMOS_in_2/a_8_n20#" "CMOS_in_2/a_n5_n24#" 7.468
cap "CMOS_in_3/a_8_20#" "CMOS_in_2/w_0_0#" 36.239
cap "CMOS_in_1/a_n5_n24#" "CMOS_in_1/a_8_n33#" 2.706
cap "CMOS_in_3/w_0_0#" "m1_n27_n133#" 25.147
cap "CMOS_in_2/a_8_n20#" "CMOS_in_2/w_0_0#" 27.403
cap "CMOS_in_0/w_0_0#" "CMOS_in_0/a_8_n20#" 36.833
cap "CMOS_in_0/w_0_0#" "CMOS_in_3/a_8_20#" 18.704
cap "CMOS_in_1/a_8_n20#" "CMOS_in_1/w_0_0#" -7.10543e-15
cap "CMOS_in_3/a_n5_n24#" "m1_n27_n133#" 7.248
cap "CMOS_in_3/a_8_20#" "m1_n27_n133#" 30.46
cap "CMOS_in_3/w_0_0#" "CMOS_in_2/a_n5_n24#" 7.434
cap "CMOS_in_3/a_8_n20#" "m1_n27_n133#" 30.46
cap "CMOS_in_1/a_8_n20#" "CMOS_in_1/a_n5_n24#" 11.55
cap "CMOS_in_3/a_8_20#" "CMOS_in_1/a_8_n33#" 257.828
cap "CMOS_in_0/a_n5_n24#" "CMOS_in_0/a_8_n20#" 32.606
cap "CMOS_in_2/w_0_0#" "CMOS_in_2/a_n5_n24#" 9.48
subcap "m1_n11_36#" -1068.36
subcap "m1_n12_121#" -638.057
cap "m1_n27_n133#" "XNOR_0/XOR_0/CMOS_in_0/a_8_n20#" 30.066
cap "A1" "XNOR_0/XOR_0/m1_n144_n74#" 19.584
cap "XNOR_0/XOR_0/m1_n144_21#" "XNOR_0/XOR_0/m1_n99_2#" 81.59
cap "XNOR_0/XOR_0/AND_2_1/a_n1_n23#" "A1" 8.736
cap "B0" "XNOR_0/XOR_0/m1_n99_2#" -0.522
cap "CMOS_in_3/a_8_20#" "XNOR_0/XOR_0/m1_n99_2#" 61.5653
cap "A1" "CMOS_in_3/a_8_20#" -4.017
cap "B0" "XNOR_0/XOR_0/m1_n144_n74#" 78.536
cap "m1_n27_n133#" "XNOR_0/XOR_0/m1_n99_2#" -13.497
cap "m1_n27_n133#" "XNOR_0/XOR_0/AND_2_0/a_9_10#" 16.392
cap "A1" "CMOS_in_3/w_0_0#" 0.819
cap "XNOR_0/XOR_0/CMOS_in_1/a_8_20#" "XNOR_0/XOR_0/m1_n99_2#" 72.5591
cap "B0" "XNOR_0/XOR_0/m1_n144_21#" 58.748
cap "CMOS_in_1/a_n5_n24#" "B0" 1.622
cap "XNOR_0/XOR_0/CMOS_in_1/a_8_20#" "A1" 29.202
cap "CMOS_in_1/w_0_0#" "CMOS_in_1/a_8_n20#" 36.762
cap "m1_n27_n133#" "XNOR_0/XOR_0/CMOS_in_0/w_0_0#" 23.404
cap "XNOR_0/XOR_0/m1_n144_n74#" "m1_n27_n133#" 24.72
cap "B0" "CMOS_in_3/a_8_20#" 7.464
cap "m1_n27_n133#" "XNOR_0/XOR_0/m1_n144_21#" 74.866
cap "XNOR_0/XOR_0/AND_2_0/w_n1_1#" "m1_n27_n133#" 3.948
cap "B0" "CMOS_in_3/w_0_0#" 10.45
cap "CMOS_in_1/a_n5_n24#" "CMOS_in_1/a_8_n20#" 5.712
cap "CMOS_in_1/a_8_n20#" "XNOR_0/XOR_0/m1_n144_21#" 145.208
cap "B0" "CMOS_in_3/a_n5_n24#" 5.152
cap "m1_n27_n133#" "CMOS_in_3/a_8_20#" 3.96
cap "A1" "XNOR_0/XOR_0/AND_2_1/w_n1_1#" 6.81
cap "B0" "CMOS_in_1/a_8_n20#" 0.936
cap "A1" "XNOR_0/XOR_0/CMOS_in_1/w_0_0#" 20.802
cap "CMOS_in_3/a_8_n20#" "CMOS_in_3/w_0_0#" 18.401
cap "m1_n27_n133#" "XNOR_0/XOR_0/AND_2_0/a_9_10#" 120.792
cap "A1" "XNOR_0/XOR_0/AND_2_1/w_101_1#" 6.81
cap "XNOR_0/XOR_0/AND_2_0/w_101_1#" "m1_n27_n133#" 4.798
cap "XNOR_0/XOR_0/AND_2_0/a_50_n23#" "m1_n27_n133#" 79.963
cap "XNOR_0/XOR_0/AND_2_0/a_111_10#" "m1_n27_n133#" 1.392
cap "XNOR_0/XOR_0/AND_2_0/a_61_n33#" "A1" 31.848
cap "XNOR_0/XOR_0/AND_2_1/w_n1_1#" "A1" -2.748
cap "A1" "XNOR_0/XOR_0/AND_2_1/a_n1_n23#" 10.608
cap "A1" "XNOR_0/XOR_0/AND_2_1/w_50_1#" 12.939
cap "XNOR_0/XOR_0/AND_2_0/w_50_1#" "m1_n27_n133#" 15.206
cap "XNOR_0/XOR_0/AND_2_0/w_n1_1#" "m1_n27_n133#" 9.044
cap "XNOR_0/XOR_0/m1_n144_21#" "A1" 87.9
cap "A1" "XNOR_0/XOR_0/AND_2_1/a_50_n23#" 24.336
cap "XNOR_0/XOR_0/AND_2_1/a_9_26#" "A1" 50.715
cap "A1" "XNOR_0/XOR_0/AND_2_1/a_9_10#" 7.488
cap "m1_n27_n133#" "XNOR_0/XOR_0/AND_2_0/w_101_1#" 6.442
cap "m1_n27_n133#" "XNOR_0/XOR_0/AND_2_0/a_111_10#" 38.178
cap "m1_n27_n133#" "XNOR_0/XOR_0/AND_2_1/a_9_26#" 62.736
cap "A1" "XNOR_0/XOR_0/AND_2_1/a_9_26#" 16.245
cap "m1_n27_n133#" "XNOR_0/XOR_0/OR_2_0/a_n35_19#" 11.172
cap "A1" "XNOR_0/XOR_0/AND_2_1/a_9_10#" 22.28
cap "XNOR_0/XOR_0/AND_2_1/a_111_10#" "A1" 4.286
cap "A1" "XNOR_0/XOR_0/AND_2_1/w_101_1#" 13.634
cap "a_319_n385#" "XNOR_0/XOR_0/OR_2_0/a_n35_n28#" 17.622
cap "XNOR_0/XOR_0/OR_2_0/a_n35_n16#" "a_319_n385#" 101.675
cap "a_319_n385#" "XNOR_0/m1_23_91#" 17.622
cap "a_319_n385#" "XNOR_0/XOR_0/OR_2_0/w_40_n2#" 14.911
subcap "m1_385_129#" -142.636
cap "XNOR_0/CMOS_in_0/a_8_n33#" "XNOR_0/CMOS_in_0/a_8_n20#" 19.7889
cap "XNOR_0/CMOS_in_0/a_8_20#" "5_input_AND_0/a_14_n29#" 31.644
cap "XNOR_0/CMOS_in_0/a_8_20#" "5_input_AND_0/a_35_n35#" 41.536
cap "5_input_AND_0/a_14_n29#" "m1_n27_n133#" 12.936
cap "5_input_AND_0/a_n12_n35#" "m1_n27_n133#" 3.6
cap "5_input_AND_0/w_n1_n4#" "m1_n27_n133#" 11.268
cap "XNOR_0/CMOS_in_0/a_8_20#" "5_input_AND_0/a_4_n29#" 31.644
cap "XNOR_0/CMOS_in_0/a_8_20#" "XNOR_0/CMOS_in_0/w_0_0#" 1.628
cap "5_input_AND_0/a_4_n29#" "m1_n27_n133#" 12.936
cap "m1_n27_n133#" "5_input_AND_0/a_n12_n35#" -0.85
cap "m1_n27_n133#" "5_input_AND_0/w_n1_n4#" 10.306
cap "3in_AND_0/a_n42_17#" "5_input_AND_0/a_35_n35#" -5.992
cap "m1_n27_n133#" "3in_AND_0/a_n42_17#" 12.936
cap "AND_2_0/w_n1_1#" "AND_2_0/a_50_n23#" 7.872
cap "AND_2_0/a_50_n23#" "AND_2_0/a_9_26#" 4.92
cap "AND_2_0/a_n1_n23#" "AND_2_0/a_50_n23#" 23.946
cap "AND_2_0/a_n1_n23#" "AND_2_0/a_9_10#" 10.144
cap "AND_2_0/a_9_10#" "AND_2_0/a_50_n23#" 4.92
cap "AND_2_0/a_n1_n23#" "AND_2_0/w_n1_1#" 1.221
cap "3in_AND_0/a_n42_n19#" "AND_2_0/a_61_n33#" 4.08
cap "3in_AND_0/a_n42_17#" "AND_2_0/a_61_n33#" 34.621
cap "4_input_OR_0/a_61_n24#" "4_input_OR_0/a_14_n32#" 44.544
cap "4_input_OR_0/a_61_n24#" "4_input_OR_0/a_14_n20#" 46.174
cap "3in_AND_0/w_64_n4#" "AND_2_0/a_61_n33#" 4.884
cap "4_input_OR_0/a_61_n24#" "AND_2_0/w_101_1#" 12.273
cap "4_input_OR_0/a_61_n24#" "4_input_OR_0/a_3_n24#" 5.92
cap "4_input_OR_0/a_72_17#" "4_input_OR_0/a_14_17#" 404.022
subcap "m1_n73_165#" -98.037
cap "a_319_n385#" "CMOS_in_0/w_0_0#" 5
cap "a_319_n385#" "CMOS_in_0/a_n5_n24#" 2.496
cap "CMOS_in_1/w_0_0#" "A3" 5.97
cap "A0" "CMOS_in_1/w_0_0#" 15.457
cap "a_319_n385#" "CMOS_in_1/w_0_0#" 4.875
cap "CMOS_in_0/w_0_0#" "CMOS_in_1/a_8_20#" 27.068
cap "A0" "CMOS_in_1/a_8_20#" 123.346
cap "CMOS_in_0/a_n5_n24#" "CMOS_in_1/a_8_20#" 11.232
cap "A3" "CMOS_in_1/a_8_20#" 7.032
cap "a_319_n385#" "CMOS_in_1/a_8_20#" 46.56
cap "CMOS_in_0/w_0_0#" "A3" 7.96
cap "A0" "CMOS_in_0/w_0_0#" 18.668
cap "XNOR_0/XOR_0/AND_2_0/w_n1_1#" "A0" 5.174
cap "a_319_n385#" "CMOS_in_1/w_0_0#" -17.33
cap "XNOR_0/XOR_0/CMOS_in_0/a_8_n20#" "a_319_n385#" 16.352
cap "XNOR_0/XOR_0/m1_n144_21#" "XNOR_0/XOR_0/m1_n96_81#" -7.137
cap "XNOR_0/XOR_0/AND_2_0/w_n1_1#" "a_319_n385#" 1.924
cap "m1_n12_121#" "XNOR_0/XOR_0/CMOS_in_0/w_0_0#" 8.696
cap "a_319_n385#" "XNOR_0/XOR_0/AND_2_0/a_9_10#" 3.504
cap "m1_n12_121#" "CMOS_in_1/w_0_0#" 5.848
cap "A3" "XNOR_0/XOR_0/CMOS_in_0/w_0_0#" 20.212
cap "XNOR_0/XOR_0/m1_n96_81#" "A0" 88.02
cap "CMOS_in_1/a_n5_n24#" "m1_n12_121#" 7.24
cap "XNOR_0/XOR_0/AND_2_0/w_n1_1#" "m1_n12_121#" 10.713
cap "a_319_n385#" "XNOR_0/XOR_0/CMOS_in_0/a_n5_n24#" 36.084
cap "A3" "CMOS_in_1/w_0_0#" 2.164
cap "XNOR_0/XOR_0/AND_2_0/w_n1_1#" "A3" 9.914
cap "a_319_n385#" "XNOR_0/XOR_0/m1_n96_81#" 12.52
cap "XNOR_0/XOR_0/m1_n144_21#" "CMOS_in_1/w_0_0#" 10.166
cap "m1_n12_121#" "XNOR_0/XOR_0/m1_n96_81#" 75.185
cap "XNOR_0/XOR_0/m1_n96_81#" "A3" 23.568
cap "a_319_n385#" "XNOR_0/XOR_0/CMOS_in_0/w_0_0#" 14.592
cap "a_319_n385#" "XNOR_0/XOR_0/AND_2_0/a_n1_n23#" 15.386
cap "A0" "XNOR_0/XOR_0/AND_2_0/w_n1_1#" 6.542
cap "XNOR_0/XOR_0/AND_2_0/a_n1_n23#" "a_319_n385#" 22.516
cap "XNOR_0/XOR_0/AND_2_0/w_50_1#" "a_319_n385#" 6.253
cap "XNOR_0/XOR_0/AND_2_0/a_9_10#" "a_319_n385#" 13.558
cap "XNOR_0/XOR_0/AND_2_0/w_101_1#" "A0" 4.378
cap "m1_n12_121#" "XNOR_0/XOR_0/AND_2_0/w_n1_1#" 11.682
cap "XNOR_0/XOR_0/AND_2_0/a_9_26#" "A0" 134.712
cap "XNOR_0/XOR_0/AND_2_0/w_n1_1#" "A3" 10.808
cap "a_319_n385#" "XNOR_0/XOR_0/AND_2_0/w_n1_1#" 0.9
cap "m1_n12_121#" "XNOR_0/XOR_0/AND_2_0/w_101_1#" 9.651
cap "XNOR_0/XOR_0/AND_2_0/w_50_1#" "A0" 13.93
cap "XNOR_0/XOR_0/AND_2_0/a_9_10#" "a_319_n385#" 23.36
cap "XNOR_0/XOR_0/AND_2_0/w_101_1#" "A3" 9.118
cap "XNOR_0/XOR_0/AND_2_0/a_9_26#" "m1_n12_121#" 21.189
cap "XNOR_0/XOR_0/AND_2_0/a_9_26#" "A3" 50.226
cap "a_319_n385#" "XNOR_0/XOR_0/AND_2_0/w_101_1#" 1.924
cap "XNOR_0/XOR_0/AND_2_0/a_111_10#" "a_319_n385#" 1.168
cap "XNOR_0/XOR_0/AND_2_0/w_50_1#" "m1_n12_121#" 25.824
cap "a_319_n385#" "XNOR_0/XOR_0/AND_2_0/a_9_10#" 16.427
cap "XNOR_0/XOR_0/AND_2_0/a_50_n23#" "a_319_n385#" 64.065
cap "XNOR_0/XOR_0/AND_2_0/w_50_1#" "A3" 22.936
cap "XNOR_0/XOR_0/AND_2_0/w_101_1#" "a_319_n385#" -2.948
cap "A3" "XNOR_0/XOR_0/AND_2_0/w_101_1#" 4.628
cap "A0" "XNOR_0/XOR_0/AND_2_0/a_9_26#" 239.907
cap "m1_n12_121#" "XNOR_0/XOR_0/AND_2_0/w_101_1#" 5.448
cap "XNOR_0/XOR_0/AND_2_0/a_111_10#" "a_319_n385#" 18.763
cap "A0" "XNOR_0/XOR_0/AND_2_0/w_101_1#" 4.154
cap "XNOR_0/XOR_0/AND_2_0/a_9_26#" "a_319_n385#" 43.629
cap "XNOR_0/XOR_0/AND_2_0/a_9_26#" "A3" 80.374
cap "XNOR_0/XOR_0/AND_2_0/a_9_10#" "a_319_n385#" 17.032
cap "m1_n12_121#" "XNOR_0/XOR_0/AND_2_0/a_9_26#" 34.829
cap "5_input_AND_0/w_n1_n4#" "A3" 8.278
cap "A3" "5_input_AND_0/a_4_n29#" 39.744
cap "5_input_AND_0/a_n12_n35#" "A3" 7.482
subcap "m1_505_159#" -45.446
cap "5_input_AND_0/w_n1_n4#" "A3" 7.106
cap "5_input_AND_0/a_n12_n35#" "A3" -1.172
cap "5_input_AND_0/a_6_18#" "A3" 19.362
cap "AND_2_0/w_n1_1#" "A3" 6.928
subcap "m1_729_159#" -186.614
merge "AND_2_2/a_61_n33#" "XNOR_1/XOR_0/m1_63_n86#" -498.648 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -208 -323 0 0 0 0 0 0 0 0 0 0
merge "XNOR_1/XOR_0/m1_63_n86#" "AND_2_3/a_61_n33#"
merge "AND_2_3/a_61_n33#" "4_input_1/a_71_n12#"
merge "4_input_1/a_71_n12#" "3in_AND_1/a_34_n30#"
merge "3in_AND_1/a_34_n30#" "XNOR_2/XOR_0/m1_63_n86#"
merge "XNOR_2/XOR_0/m1_63_n86#" "4_input_OR_1/a_14_n32#"
merge "4_input_OR_1/a_14_n32#" "AND_2_1/a_61_n33#"
merge "AND_2_1/a_61_n33#" "m1_698_n538#"
merge "m1_698_n538#" "XNOR_3/XOR_0/m1_63_n86#"
merge "XNOR_3/XOR_0/m1_63_n86#" "GND"
merge "GND" "m1_229_n549#"
merge "m1_229_n549#" "m1_702_n267#"
merge "5_input_AND_0/a_168_n35#" "XNOR_1/CMOS_in_0/a_8_n20#" -457.695 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -224 -160 -645 -201 0 0 0 0 0 0 0 0
merge "XNOR_1/CMOS_in_0/a_8_n20#" "5_input_AND_2/a_168_n35#"
merge "5_input_AND_2/a_168_n35#" "5_input_AND_1/a_35_n35#"
merge "5_input_AND_1/a_35_n35#" "m1_386_n98#"
merge "XNOR_0/XOR_0/m1_n96_81#" "CMOS_in_0/a_8_20#" -270.043 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -177 -142 0 0 0 0 0 0 0 0 0 0
merge "CMOS_in_0/a_8_20#" "CMOS_in_2/a_8_20#"
merge "CMOS_in_2/a_8_20#" "XNOR_1/XOR_0/m1_n96_81#"
merge "XNOR_1/XOR_0/m1_n96_81#" "CMOS_in_4/a_8_20#"
merge "CMOS_in_4/a_8_20#" "CMOS_in_7/a_8_20#"
merge "CMOS_in_7/a_8_20#" "CMOS_in_6/a_8_20#"
merge "CMOS_in_6/a_8_20#" "m1_n84_n91#"
merge "m1_n84_n91#" "m1_n67_n91#"
merge "m1_n67_n91#" "m1_n16_n91#"
merge "m1_n16_n91#" "CMOS_in_5/a_8_20#"
merge "CMOS_in_5/a_8_20#" "m1_n64_n6#"
merge "m1_n64_n6#" "m1_n11_n6#"
merge "m1_n11_n6#" "CMOS_in_3/a_8_20#"
merge "CMOS_in_3/a_8_20#" "m1_n61_80#"
merge "m1_n61_80#" "CMOS_in_1/a_8_20#"
merge "CMOS_in_1/a_8_20#" "m1_n73_165#"
merge "AND_2_0/a_61_n33#" "3in_AND_0/a_34_n30#" -796.476 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -235 -214 -1266 -483 0 0 0 0 0 0 0 0
merge "3in_AND_0/a_34_n30#" "5_input_AND_0/a_189_n29#"
merge "5_input_AND_0/a_189_n29#" "4_input_OR_0/a_14_n32#"
merge "4_input_OR_0/a_14_n32#" "4_input_0/a_71_n12#"
merge "4_input_0/a_71_n12#" "m1_725_n83#"
merge "m1_725_n83#" "5_input_AND_0/a_234_n29#"
merge "5_input_AND_0/a_234_n29#" "XNOR_1/CMOS_in_0/a_8_n33#"
merge "XNOR_1/CMOS_in_0/a_8_n33#" "XNOR_1/m1_44_23#"
merge "XNOR_1/m1_44_23#" "5_input_AND_2/a_234_n29#"
merge "5_input_AND_2/a_234_n29#" "5_input_AND_2/a_189_n29#"
merge "5_input_AND_2/a_189_n29#" "m1_383_n132#"
merge "4_input_OR_0/a_14_17#" "4_input_OR_0/VDD" -299.524 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -329 -183 0 0 0 0 0 0 0 0 0 0
merge "4_input_OR_0/VDD" "m1_822_n75#"
merge "m1_822_n75#" "4_input_OR_1/a_14_17#"
merge "4_input_OR_1/a_14_17#" "VDD"
merge "VDD" "4_input_OR_1/VDD"
merge "4_input_OR_1/VDD" "m1_820_n500#"
merge "m1_820_n500#" "AND_2_0/a_9_26#"
merge "AND_2_0/a_9_26#" "3in_AND_0/a_n42_17#"
merge "3in_AND_0/a_n42_17#" "5_input_AND_0/a_6_18#"
merge "5_input_AND_0/a_6_18#" "AND_2_2/a_9_26#"
merge "AND_2_2/a_9_26#" "AND_2_3/a_9_26#"
merge "AND_2_3/a_9_26#" "m1_505_n95#"
merge "m1_505_n95#" "4_input_0/a_n68_23#"
merge "4_input_0/a_n68_23#" "m1_505_n18#"
merge "m1_505_n18#" "XNOR_0/CMOS_in_0/a_8_20#"
merge "XNOR_0/CMOS_in_0/a_8_20#" "XNOR_0/m1_23_91#"
merge "XNOR_0/m1_23_91#" "m1_385_129#"
merge "m1_385_129#" "m1_505_62#"
merge "m1_505_62#" "m1_505_159#"
merge "m1_505_159#" "m1_729_159#"
merge "AND_2_0/a_n1_n23#" "CMOS_in_6/a_n5_n24#" -781.547 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13 -58 -469 -225 -3346 -1430 0 0 0 0 0 0
merge "CMOS_in_6/a_n5_n24#" "XNOR_3/XOR_0/m1_n144_21#"
merge "XNOR_3/XOR_0/m1_n144_21#" "A3"
merge "XNOR_0/XOR_0/m1_n99_2#" "CMOS_in_0/a_8_n33#" -319.164 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -218 -200 0 0 0 0 0 0 0 0 0 0
merge "CMOS_in_0/a_8_n33#" "CMOS_in_1/a_8_n33#"
merge "CMOS_in_1/a_8_n33#" "XNOR_0/XOR_0/m1_n97_n89#"
merge "XNOR_0/XOR_0/m1_n97_n89#" "CMOS_in_2/a_8_n33#"
merge "CMOS_in_2/a_8_n33#" "CMOS_in_3/a_8_n33#"
merge "CMOS_in_3/a_8_n33#" "XNOR_1/XOR_0/m1_n99_2#"
merge "XNOR_1/XOR_0/m1_n99_2#" "CMOS_in_4/a_8_n33#"
merge "CMOS_in_4/a_8_n33#" "CMOS_in_5/a_8_n33#"
merge "CMOS_in_5/a_8_n33#" "CMOS_in_7/a_8_n33#"
merge "CMOS_in_7/a_8_n33#" "CMOS_in_6/a_8_n33#"
merge "CMOS_in_6/a_8_n33#" "m1_n64_n167#"
merge "m1_n64_n167#" "m1_n10_4#"
merge "AND_2_2/a_111_10#" "Gth" -31.502 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0 0 0 0 0 0 0 0 0
merge "5_input_AND_1/a_6_18#" "AND_2_1/a_9_26#" -269.216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -256 -144 0 0 0 0 0 0 0 0 0 0
merge "AND_2_1/a_9_26#" "m1_505_n458#"
merge "m1_505_n458#" "3in_AND_1/a_n42_17#"
merge "3in_AND_1/a_n42_17#" "m1_505_n378#"
merge "m1_505_n378#" "XNOR_3/CMOS_in_0/a_8_20#"
merge "XNOR_3/CMOS_in_0/a_8_20#" "XNOR_3/m1_23_91#"
merge "XNOR_3/m1_23_91#" "m1_384_n423#"
merge "m1_384_n423#" "4_input_1/a_n68_23#"
merge "4_input_1/a_n68_23#" "m1_505_n292#"
merge "5_input_AND_2/a_224_n29#" "Eql" -21.044 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0 0 0 0 0 0 0 0 0
merge "XNOR_1/XOR_0/m1_n96_n10#" "XNOR_2/XOR_0/m1_n96_81#" -90.184 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -42 -40 0 0 0 0 0 0 0 0 0 0
merge "XNOR_2/XOR_0/m1_n96_81#" "m1_53_n198#"
merge "AND_2_0/a_111_10#" "4_input_OR_0/a_61_n24#" -90.299 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -44 -38 0 0 0 0 0 0 0 0 0 0
merge "4_input_OR_0/a_61_n24#" "m1_733_117#"
merge "5_input_AND_0/a_80_n35#" "4_input_0/a_n29_n16#" -1092.77 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -445 -246 -1324 -636 -354 -146 0 0 0 0 0 0
merge "4_input_0/a_n29_n16#" "5_input_AND_2/a_125_n35#"
merge "5_input_AND_2/a_125_n35#" "4_input_1/a_n29_n16#"
merge "4_input_1/a_n29_n16#" "5_input_AND_1/a_n12_n35#"
merge "5_input_AND_1/a_n12_n35#" "XNOR_2/CMOS_in_0/a_8_n20#"
merge "XNOR_2/CMOS_in_0/a_8_n20#" "m1_385_n281#"
merge "4_input_OR_0/a_119_n24#" "3in_AND_0/a_72_n19#" -64.991 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -32 0 0 0 0 0 0 0 0 0 0
merge "3in_AND_0/a_72_n19#" "m1_734_29#"
merge "3in_AND_0/a_n50_n23#" "5_input_AND_0/a_125_n35#" -1687.79 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1075 -428 -1871 -620 -1246 -363 0 0 0 0 0 0
merge "5_input_AND_0/a_125_n35#" "4_input_0/a_n75_n16#"
merge "4_input_0/a_n75_n16#" "5_input_AND_2/a_80_n35#"
merge "5_input_AND_2/a_80_n35#" "4_input_1/a_n75_n16#"
merge "4_input_1/a_n75_n16#" "3in_AND_1/a_n50_n23#"
merge "3in_AND_1/a_n50_n23#" "5_input_AND_1/a_168_n35#"
merge "5_input_AND_1/a_168_n35#" "XNOR_3/CMOS_in_0/a_8_n20#"
merge "XNOR_3/CMOS_in_0/a_8_n20#" "m1_349_n227#"
merge "CMOS_in_7/a_n5_n24#" "AND_2_1/a_50_n23#" -1224.19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -133 -95 -556 -136 -1474 -301 -4744 -1194 0 0 0 0
merge "AND_2_1/a_50_n23#" "XNOR_3/XOR_0/m1_n144_n74#"
merge "XNOR_3/XOR_0/m1_n144_n74#" "B3"
merge "5_input_AND_1/a_234_n29#" "5_input_AND_1/a_189_n29#" -127.69 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -77 -76 0 0 0 0 0 0 0 0 0 0
merge "5_input_AND_1/a_189_n29#" "XNOR_3/CMOS_in_0/a_8_n33#"
merge "XNOR_3/CMOS_in_0/a_8_n33#" "m1_376_n499#"
merge "5_input_AND_0/a_n12_n35#" "XNOR_0/XOR_0/m1_n144_21#" -1293.62 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -572 -196 -1877 -526 -3225 -774 0 0 0 0 0 0
merge "XNOR_0/XOR_0/m1_n144_21#" "CMOS_in_0/a_n5_n24#"
merge "CMOS_in_0/a_n5_n24#" "A0"
merge "AND_2_3/a_111_10#" "Lth" -53.996 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -20 0 0 0 0 0 0 0 0 0 0
merge "CMOS_in_4/a_8_n20#" "3in_AND_1/a_n12_n23#" -760.332 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 -40 0 0 0 0 -3967 -1061 0 0 0 0
merge "3in_AND_1/a_n12_n23#" "m1_n61_n50#"
merge "AND_2_2/a_n1_n23#" "5_input_AND_2/a_n12_n35#" -639.926 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -385 -193 -25 -20 -920 -343 -920 -194 0 0 0 0
merge "5_input_AND_2/a_n12_n35#" "AND_2_3/a_n1_n23#"
merge "AND_2_3/a_n1_n23#" "En"
merge "CMOS_in_1/a_n5_n24#" "XNOR_0/XOR_0/m1_n144_n74#" -463.37 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -80 0 0 -1371 -405 -882 -266 0 0 0 0
merge "XNOR_0/XOR_0/m1_n144_n74#" "m1_9_37#"
merge "m1_9_37#" "5_input_AND_1/a_125_n35#"
merge "5_input_AND_1/a_125_n35#" "B0"
merge "4_input_OR_1/a_3_n24#" "5_input_AND_1/a_224_n29#" -961.76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -603 -399 -342 -94 -1521 -347 0 0 0 0 0 0
merge "5_input_AND_1/a_224_n29#" "m1_459_n555#"
merge "CMOS_in_2/a_8_n20#" "4_input_1/a_18_n16#" -128.121 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9 -36 0 0 0 0 0 0 0 0 0 0
merge "4_input_1/a_18_n16#" "m1_n61_36#"
merge "4_input_OR_1/a_61_n24#" "4_input_1/a_115_n12#" -60.134 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28 -30 0 0 0 0 0 0 0 0 0 0
merge "4_input_1/a_115_n12#" "m1_737_n328#"
merge "CMOS_in_5/a_n5_n24#" "3in_AND_1/a_26_n23#" -992.575 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -83 -68 49 0 -5554 -1456 0 0 0 0 0 0
merge "3in_AND_1/a_26_n23#" "XNOR_2/XOR_0/m1_n144_n74#"
merge "XNOR_2/XOR_0/m1_n144_n74#" "B2"
merge "4_input_OR_0/a_3_n24#" "5_input_AND_0/a_224_n29#" -739.229 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -140 -74 -2033 -530 -1467 -335 0 0 0 0 0 0
merge "5_input_AND_0/a_224_n29#" "m1_459_n118#"
merge "5_input_AND_0/a_35_n35#" "CMOS_in_1/a_8_n20#" -605.421 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -93 -62 -190 -100 -50 -42 -3198 -867 0 0 0 0
merge "CMOS_in_1/a_8_n20#" "m1_n12_121#"
merge "CMOS_in_3/a_n5_n24#" "XNOR_1/XOR_0/m1_n144_n74#" -804.362 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -93 -38 -652 -202 -1319 -367 -970 -214 0 0 0 0
merge "XNOR_1/XOR_0/m1_n144_n74#" "B1"
merge "B1" "4_input_1/a_64_n16#"
merge "4_input_1/a_64_n16#" "m1_661_n346#"
merge "4_input_OR_0/a_176_n24#" "4_input_0/a_115_n12#" -62.253 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 -34 0 0 0 0 0 0 0 0 0 0
merge "4_input_0/a_115_n12#" "m1_736_n54#"
merge "3in_AND_0/a_26_n23#" "CMOS_in_5/a_8_n20#" -608.876 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 -40 0 0 0 0 -4368 -1094 0 0 0 0
merge "CMOS_in_5/a_8_n20#" "m1_n11_n50#"
merge "AND_2_3/a_50_n23#" "4_input_OR_1/a_243_n20#" -973.617 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -75 -57 -2384 -857 0 0 0 0 0 0 0 0
merge "4_input_OR_1/a_243_n20#" "m1_610_n221#"
merge "5_input_AND_2/a_6_18#" "XNOR_1/m1_23_91#" -106.378 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -34 0 0 0 0 0 0 0 0 0 0
merge "XNOR_1/m1_23_91#" "m1_301_n144#"
merge "AND_2_0/a_50_n23#" "CMOS_in_7/a_8_n20#" -775.121 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -66 -62 695 -293 -2113 -1179 -537 -202 0 0 0 0
merge "CMOS_in_7/a_8_n20#" "m1_n27_n133#"
merge "m1_n27_n133#" "m1_n11_n135#"
merge "4_input_OR_1/a_176_n24#" "AND_2_1/a_111_10#" -130.819 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -42 0 0 0 0 0 0 0 0 0 0
merge "AND_2_1/a_111_10#" "m1_733_n500#"
merge "CMOS_in_0/a_8_n20#" "5_input_AND_1/a_80_n35#" -1378.59 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -315 -98 -75 -40 -4291 -766 -3382 -1060 -396 -150 0 0
merge "5_input_AND_1/a_80_n35#" "a_319_n385#"
merge "3in_AND_0/a_n12_n23#" "CMOS_in_4/a_n5_n24#" -968.027 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -46 -68 -126 -50 -5017 -1906 -96 -32 0 0 0 0
merge "CMOS_in_4/a_n5_n24#" "XNOR_2/XOR_0/m1_n144_21#"
merge "XNOR_2/XOR_0/m1_n144_21#" "A2"
merge "XNOR_2/XOR_0/m1_n96_n10#" "XNOR_3/XOR_0/m1_n96_81#" -90.184 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -42 -40 0 0 0 0 0 0 0 0 0 0
merge "XNOR_3/XOR_0/m1_n96_81#" "m1_53_n382#"
merge "XNOR_1/XOR_0/m1_n144_21#" "CMOS_in_2/a_n5_n24#" -1080.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -59 -62 -1106 -305 -2176 -584 -2516 -758 0 0 0 0
merge "CMOS_in_2/a_n5_n24#" "4_input_0/a_18_n16#"
merge "4_input_0/a_18_n16#" "A1"
merge "4_input_OR_1/a_119_n24#" "3in_AND_1/a_72_n19#" -84.548 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -35 -34 0 0 0 0 0 0 0 0 0 0
merge "3in_AND_1/a_72_n19#" "m1_734_n411#"
merge "CMOS_in_3/a_8_n20#" "4_input_0/a_64_n16#" -847.236 0 0 0 0 0 0 0 0 0 0 0 0 0 0 39 -36 -1738 -617 -2304 -776 0 0 0 0 0 0
merge "4_input_0/a_64_n16#" "m1_n11_36#"
merge "XNOR_0/CMOS_in_0/a_8_n20#" "5_input_AND_2/a_35_n35#" -1007.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -811 -362 -785 -325 0 0 0 0 0 0 0 0
merge "5_input_AND_2/a_35_n35#" "m1_305_n227#"
merge "4_input_OR_0/a_243_n20#" "AND_2_2/a_50_n23#" -219.354 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -167 -90 0 0 0 0 0 0 0 0 0 0
merge "AND_2_2/a_50_n23#" "m1_610_n129#"
merge "CMOS_in_6/a_8_n20#" "AND_2_1/a_n1_n23#" -291.913 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -44 56 0 -872 -320 0 0 0 0 0 0
merge "AND_2_1/a_n1_n23#" "m1_n61_n135#"
