// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module IMG2RLE_IMG2RLE_Pipeline_M1_M2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zig_zag_31_address0,
        zig_zag_31_ce0,
        zig_zag_31_we0,
        zig_zag_31_d0,
        zig_zag_31_address1,
        zig_zag_31_ce1,
        zig_zag_31_we1,
        zig_zag_31_d1,
        zig_zag_30_address0,
        zig_zag_30_ce0,
        zig_zag_30_we0,
        zig_zag_30_d0,
        zig_zag_30_address1,
        zig_zag_30_ce1,
        zig_zag_30_we1,
        zig_zag_30_d1,
        zig_zag_29_address0,
        zig_zag_29_ce0,
        zig_zag_29_we0,
        zig_zag_29_d0,
        zig_zag_29_address1,
        zig_zag_29_ce1,
        zig_zag_29_we1,
        zig_zag_29_d1,
        zig_zag_28_address0,
        zig_zag_28_ce0,
        zig_zag_28_we0,
        zig_zag_28_d0,
        zig_zag_28_address1,
        zig_zag_28_ce1,
        zig_zag_28_we1,
        zig_zag_28_d1,
        zig_zag_27_address0,
        zig_zag_27_ce0,
        zig_zag_27_we0,
        zig_zag_27_d0,
        zig_zag_27_address1,
        zig_zag_27_ce1,
        zig_zag_27_we1,
        zig_zag_27_d1,
        zig_zag_26_address0,
        zig_zag_26_ce0,
        zig_zag_26_we0,
        zig_zag_26_d0,
        zig_zag_26_address1,
        zig_zag_26_ce1,
        zig_zag_26_we1,
        zig_zag_26_d1,
        zig_zag_25_address0,
        zig_zag_25_ce0,
        zig_zag_25_we0,
        zig_zag_25_d0,
        zig_zag_25_address1,
        zig_zag_25_ce1,
        zig_zag_25_we1,
        zig_zag_25_d1,
        zig_zag_24_address0,
        zig_zag_24_ce0,
        zig_zag_24_we0,
        zig_zag_24_d0,
        zig_zag_24_address1,
        zig_zag_24_ce1,
        zig_zag_24_we1,
        zig_zag_24_d1,
        zig_zag_23_address0,
        zig_zag_23_ce0,
        zig_zag_23_we0,
        zig_zag_23_d0,
        zig_zag_23_address1,
        zig_zag_23_ce1,
        zig_zag_23_we1,
        zig_zag_23_d1,
        zig_zag_22_address0,
        zig_zag_22_ce0,
        zig_zag_22_we0,
        zig_zag_22_d0,
        zig_zag_22_address1,
        zig_zag_22_ce1,
        zig_zag_22_we1,
        zig_zag_22_d1,
        zig_zag_21_address0,
        zig_zag_21_ce0,
        zig_zag_21_we0,
        zig_zag_21_d0,
        zig_zag_21_address1,
        zig_zag_21_ce1,
        zig_zag_21_we1,
        zig_zag_21_d1,
        zig_zag_20_address0,
        zig_zag_20_ce0,
        zig_zag_20_we0,
        zig_zag_20_d0,
        zig_zag_20_address1,
        zig_zag_20_ce1,
        zig_zag_20_we1,
        zig_zag_20_d1,
        zig_zag_19_address0,
        zig_zag_19_ce0,
        zig_zag_19_we0,
        zig_zag_19_d0,
        zig_zag_19_address1,
        zig_zag_19_ce1,
        zig_zag_19_we1,
        zig_zag_19_d1,
        zig_zag_18_address0,
        zig_zag_18_ce0,
        zig_zag_18_we0,
        zig_zag_18_d0,
        zig_zag_18_address1,
        zig_zag_18_ce1,
        zig_zag_18_we1,
        zig_zag_18_d1,
        zig_zag_17_address0,
        zig_zag_17_ce0,
        zig_zag_17_we0,
        zig_zag_17_d0,
        zig_zag_17_address1,
        zig_zag_17_ce1,
        zig_zag_17_we1,
        zig_zag_17_d1,
        zig_zag_16_address0,
        zig_zag_16_ce0,
        zig_zag_16_we0,
        zig_zag_16_d0,
        zig_zag_16_address1,
        zig_zag_16_ce1,
        zig_zag_16_we1,
        zig_zag_16_d1,
        zig_zag_15_address0,
        zig_zag_15_ce0,
        zig_zag_15_we0,
        zig_zag_15_d0,
        zig_zag_15_address1,
        zig_zag_15_ce1,
        zig_zag_15_we1,
        zig_zag_15_d1,
        zig_zag_14_address0,
        zig_zag_14_ce0,
        zig_zag_14_we0,
        zig_zag_14_d0,
        zig_zag_14_address1,
        zig_zag_14_ce1,
        zig_zag_14_we1,
        zig_zag_14_d1,
        zig_zag_13_address0,
        zig_zag_13_ce0,
        zig_zag_13_we0,
        zig_zag_13_d0,
        zig_zag_13_address1,
        zig_zag_13_ce1,
        zig_zag_13_we1,
        zig_zag_13_d1,
        zig_zag_12_address0,
        zig_zag_12_ce0,
        zig_zag_12_we0,
        zig_zag_12_d0,
        zig_zag_12_address1,
        zig_zag_12_ce1,
        zig_zag_12_we1,
        zig_zag_12_d1,
        zig_zag_11_address0,
        zig_zag_11_ce0,
        zig_zag_11_we0,
        zig_zag_11_d0,
        zig_zag_11_address1,
        zig_zag_11_ce1,
        zig_zag_11_we1,
        zig_zag_11_d1,
        zig_zag_10_address0,
        zig_zag_10_ce0,
        zig_zag_10_we0,
        zig_zag_10_d0,
        zig_zag_10_address1,
        zig_zag_10_ce1,
        zig_zag_10_we1,
        zig_zag_10_d1,
        zig_zag_9_address0,
        zig_zag_9_ce0,
        zig_zag_9_we0,
        zig_zag_9_d0,
        zig_zag_9_address1,
        zig_zag_9_ce1,
        zig_zag_9_we1,
        zig_zag_9_d1,
        zig_zag_8_address0,
        zig_zag_8_ce0,
        zig_zag_8_we0,
        zig_zag_8_d0,
        zig_zag_8_address1,
        zig_zag_8_ce1,
        zig_zag_8_we1,
        zig_zag_8_d1,
        zig_zag_7_address0,
        zig_zag_7_ce0,
        zig_zag_7_we0,
        zig_zag_7_d0,
        zig_zag_7_address1,
        zig_zag_7_ce1,
        zig_zag_7_we1,
        zig_zag_7_d1,
        zig_zag_6_address0,
        zig_zag_6_ce0,
        zig_zag_6_we0,
        zig_zag_6_d0,
        zig_zag_6_address1,
        zig_zag_6_ce1,
        zig_zag_6_we1,
        zig_zag_6_d1,
        zig_zag_5_address0,
        zig_zag_5_ce0,
        zig_zag_5_we0,
        zig_zag_5_d0,
        zig_zag_5_address1,
        zig_zag_5_ce1,
        zig_zag_5_we1,
        zig_zag_5_d1,
        zig_zag_4_address0,
        zig_zag_4_ce0,
        zig_zag_4_we0,
        zig_zag_4_d0,
        zig_zag_4_address1,
        zig_zag_4_ce1,
        zig_zag_4_we1,
        zig_zag_4_d1,
        zig_zag_3_address0,
        zig_zag_3_ce0,
        zig_zag_3_we0,
        zig_zag_3_d0,
        zig_zag_3_address1,
        zig_zag_3_ce1,
        zig_zag_3_we1,
        zig_zag_3_d1,
        zig_zag_2_address0,
        zig_zag_2_ce0,
        zig_zag_2_we0,
        zig_zag_2_d0,
        zig_zag_2_address1,
        zig_zag_2_ce1,
        zig_zag_2_we1,
        zig_zag_2_d1,
        zig_zag_1_address0,
        zig_zag_1_ce0,
        zig_zag_1_we0,
        zig_zag_1_d0,
        zig_zag_1_address1,
        zig_zag_1_ce1,
        zig_zag_1_we1,
        zig_zag_1_d1,
        zig_zag_address0,
        zig_zag_ce0,
        zig_zag_we0,
        zig_zag_d0,
        zig_zag_address1,
        zig_zag_ce1,
        zig_zag_we1,
        zig_zag_d1,
        dct_8_7,
        dct_7106,
        dct_136_7,
        dct_128_7,
        dct_9_7,
        dct_1_7,
        dct_137_7,
        dct_129_7,
        dct_10_7,
        dct_2_7,
        dct_138_7,
        dct_130_7,
        dct_11_7,
        dct_3_7,
        dct_139_7,
        dct_131_7,
        dct_12_7,
        dct_4_7,
        dct_140_7,
        dct_132_7,
        dct_13_7,
        dct_5_7,
        dct_141_7,
        dct_133_7,
        dct_14_7,
        dct_6_7,
        dct_142_7,
        dct_134_7,
        dct_15_7,
        dct_7_7,
        dct_143_7,
        dct_135_7,
        dct_24_7,
        dct_16_7,
        dct_152_7,
        dct_144_7,
        dct_25_7,
        dct_17_7,
        dct_153_7,
        dct_145_7,
        dct_26_7,
        dct_18_7,
        dct_154_7,
        dct_146_7,
        dct_27_7,
        dct_19_7,
        dct_155_7,
        dct_147_7,
        dct_28_7,
        dct_20_7,
        dct_156_7,
        dct_148_7,
        dct_29_7,
        dct_21_7,
        dct_157_7,
        dct_149_7,
        dct_30_7,
        dct_22_7,
        dct_158_7,
        dct_150_7,
        dct_31_7,
        dct_23_7,
        dct_159_7,
        dct_151_7,
        dct_40_7,
        dct_32_7,
        dct_168_7,
        dct_160_7,
        dct_41_7,
        dct_33_7,
        dct_169_7,
        dct_161_7,
        dct_42_7,
        dct_34_7,
        dct_170_7,
        dct_162_7,
        dct_43_7,
        dct_35_7,
        dct_171_7,
        dct_163_7,
        dct_44_7,
        dct_36_7,
        dct_172_7,
        dct_164_7,
        dct_45_7,
        dct_37_7,
        dct_173_7,
        dct_165_7,
        dct_46_7,
        dct_38_7,
        dct_174_7,
        dct_166_7,
        dct_47_7,
        dct_39_7,
        dct_175_7,
        dct_167_7,
        dct_56_7,
        dct_48_7,
        dct_184_7,
        dct_176_7,
        dct_57_7,
        dct_49_7,
        dct_185_7,
        dct_177_7,
        dct_58_7,
        dct_50_7,
        dct_186_7,
        dct_178_7,
        dct_59_7,
        dct_51_7,
        dct_187_7,
        dct_179_7,
        dct_60_7,
        dct_52_7,
        dct_188_7,
        dct_180_7,
        dct_61_7,
        dct_53_7,
        dct_189_7,
        dct_181_7,
        dct_62_7,
        dct_54_7,
        dct_190_7,
        dct_182_7,
        dct_63_7,
        dct_55_7,
        dct_191_7,
        dct_183_7,
        dct_72_7,
        dct_64_7,
        dct_200_7,
        dct_192_7,
        dct_73_7,
        dct_65_7,
        dct_201_7,
        dct_193_7,
        dct_74_7,
        dct_66_7,
        dct_202_7,
        dct_194_7,
        dct_75_7,
        dct_67_7,
        dct_203_7,
        dct_195_7,
        dct_76_7,
        dct_68_7,
        dct_204_7,
        dct_196_7,
        dct_77_7,
        dct_69_7,
        dct_205_7,
        dct_197_7,
        dct_78_7,
        dct_70_7,
        dct_206_7,
        dct_198_7,
        dct_79_7,
        dct_71_7,
        dct_207_7,
        dct_199_7,
        dct_88_7,
        dct_80_7,
        dct_216_7,
        dct_208_7,
        dct_89_7,
        dct_81_7,
        dct_217_7,
        dct_209_7,
        dct_90_7,
        dct_82_7,
        dct_218_7,
        dct_210_7,
        dct_91_7,
        dct_83_7,
        dct_219_7,
        dct_211_7,
        dct_92_7,
        dct_84_7,
        dct_220_7,
        dct_212_7,
        dct_93_7,
        dct_85_7,
        dct_221_7,
        dct_213_7,
        dct_94_7,
        dct_86_7,
        dct_222_7,
        dct_214_7,
        dct_95_7,
        dct_87_7,
        dct_223_7,
        dct_215_7,
        dct_104_7,
        dct_96_7,
        dct_232_7,
        dct_224_7,
        dct_105_7,
        dct_97_7,
        dct_233_7,
        dct_225_7,
        dct_106_7,
        dct_98_7,
        dct_234_7,
        dct_226_7,
        dct_107_7,
        dct_99_7,
        dct_235_7,
        dct_227_7,
        dct_108_7,
        dct_100_7,
        dct_236_7,
        dct_228_7,
        dct_109_7,
        dct_101_7,
        dct_237_7,
        dct_229_7,
        dct_110_7,
        dct_102_7,
        dct_238_7,
        dct_230_7,
        dct_111_7,
        dct_103_7,
        dct_239_7,
        dct_231_7,
        dct_120_7,
        dct_112_7,
        dct_248_7,
        dct_240_7,
        dct_121_7,
        dct_113_7,
        dct_249_7,
        dct_241_7,
        dct_122_7,
        dct_114_7,
        dct_250_7,
        dct_242_7,
        dct_123_7,
        dct_115_7,
        dct_251_7,
        dct_243_7,
        dct_124_7,
        dct_116_7,
        dct_252_7,
        dct_244_7,
        dct_125_7,
        dct_117_7,
        dct_253_7,
        dct_245_7,
        dct_126_7,
        dct_118_7,
        dct_254_7,
        dct_246_7,
        dct_127_7,
        dct_119_7,
        dct_255_7,
        dct_247_7
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] zig_zag_31_address0;
output   zig_zag_31_ce0;
output   zig_zag_31_we0;
output  [15:0] zig_zag_31_d0;
output  [2:0] zig_zag_31_address1;
output   zig_zag_31_ce1;
output   zig_zag_31_we1;
output  [15:0] zig_zag_31_d1;
output  [2:0] zig_zag_30_address0;
output   zig_zag_30_ce0;
output   zig_zag_30_we0;
output  [15:0] zig_zag_30_d0;
output  [2:0] zig_zag_30_address1;
output   zig_zag_30_ce1;
output   zig_zag_30_we1;
output  [15:0] zig_zag_30_d1;
output  [2:0] zig_zag_29_address0;
output   zig_zag_29_ce0;
output   zig_zag_29_we0;
output  [15:0] zig_zag_29_d0;
output  [2:0] zig_zag_29_address1;
output   zig_zag_29_ce1;
output   zig_zag_29_we1;
output  [15:0] zig_zag_29_d1;
output  [2:0] zig_zag_28_address0;
output   zig_zag_28_ce0;
output   zig_zag_28_we0;
output  [15:0] zig_zag_28_d0;
output  [2:0] zig_zag_28_address1;
output   zig_zag_28_ce1;
output   zig_zag_28_we1;
output  [15:0] zig_zag_28_d1;
output  [2:0] zig_zag_27_address0;
output   zig_zag_27_ce0;
output   zig_zag_27_we0;
output  [15:0] zig_zag_27_d0;
output  [2:0] zig_zag_27_address1;
output   zig_zag_27_ce1;
output   zig_zag_27_we1;
output  [15:0] zig_zag_27_d1;
output  [2:0] zig_zag_26_address0;
output   zig_zag_26_ce0;
output   zig_zag_26_we0;
output  [15:0] zig_zag_26_d0;
output  [2:0] zig_zag_26_address1;
output   zig_zag_26_ce1;
output   zig_zag_26_we1;
output  [15:0] zig_zag_26_d1;
output  [2:0] zig_zag_25_address0;
output   zig_zag_25_ce0;
output   zig_zag_25_we0;
output  [15:0] zig_zag_25_d0;
output  [2:0] zig_zag_25_address1;
output   zig_zag_25_ce1;
output   zig_zag_25_we1;
output  [15:0] zig_zag_25_d1;
output  [2:0] zig_zag_24_address0;
output   zig_zag_24_ce0;
output   zig_zag_24_we0;
output  [15:0] zig_zag_24_d0;
output  [2:0] zig_zag_24_address1;
output   zig_zag_24_ce1;
output   zig_zag_24_we1;
output  [15:0] zig_zag_24_d1;
output  [2:0] zig_zag_23_address0;
output   zig_zag_23_ce0;
output   zig_zag_23_we0;
output  [15:0] zig_zag_23_d0;
output  [2:0] zig_zag_23_address1;
output   zig_zag_23_ce1;
output   zig_zag_23_we1;
output  [15:0] zig_zag_23_d1;
output  [2:0] zig_zag_22_address0;
output   zig_zag_22_ce0;
output   zig_zag_22_we0;
output  [15:0] zig_zag_22_d0;
output  [2:0] zig_zag_22_address1;
output   zig_zag_22_ce1;
output   zig_zag_22_we1;
output  [15:0] zig_zag_22_d1;
output  [2:0] zig_zag_21_address0;
output   zig_zag_21_ce0;
output   zig_zag_21_we0;
output  [15:0] zig_zag_21_d0;
output  [2:0] zig_zag_21_address1;
output   zig_zag_21_ce1;
output   zig_zag_21_we1;
output  [15:0] zig_zag_21_d1;
output  [2:0] zig_zag_20_address0;
output   zig_zag_20_ce0;
output   zig_zag_20_we0;
output  [15:0] zig_zag_20_d0;
output  [2:0] zig_zag_20_address1;
output   zig_zag_20_ce1;
output   zig_zag_20_we1;
output  [15:0] zig_zag_20_d1;
output  [2:0] zig_zag_19_address0;
output   zig_zag_19_ce0;
output   zig_zag_19_we0;
output  [15:0] zig_zag_19_d0;
output  [2:0] zig_zag_19_address1;
output   zig_zag_19_ce1;
output   zig_zag_19_we1;
output  [15:0] zig_zag_19_d1;
output  [2:0] zig_zag_18_address0;
output   zig_zag_18_ce0;
output   zig_zag_18_we0;
output  [15:0] zig_zag_18_d0;
output  [2:0] zig_zag_18_address1;
output   zig_zag_18_ce1;
output   zig_zag_18_we1;
output  [15:0] zig_zag_18_d1;
output  [2:0] zig_zag_17_address0;
output   zig_zag_17_ce0;
output   zig_zag_17_we0;
output  [15:0] zig_zag_17_d0;
output  [2:0] zig_zag_17_address1;
output   zig_zag_17_ce1;
output   zig_zag_17_we1;
output  [15:0] zig_zag_17_d1;
output  [2:0] zig_zag_16_address0;
output   zig_zag_16_ce0;
output   zig_zag_16_we0;
output  [15:0] zig_zag_16_d0;
output  [2:0] zig_zag_16_address1;
output   zig_zag_16_ce1;
output   zig_zag_16_we1;
output  [15:0] zig_zag_16_d1;
output  [2:0] zig_zag_15_address0;
output   zig_zag_15_ce0;
output   zig_zag_15_we0;
output  [15:0] zig_zag_15_d0;
output  [2:0] zig_zag_15_address1;
output   zig_zag_15_ce1;
output   zig_zag_15_we1;
output  [15:0] zig_zag_15_d1;
output  [2:0] zig_zag_14_address0;
output   zig_zag_14_ce0;
output   zig_zag_14_we0;
output  [15:0] zig_zag_14_d0;
output  [2:0] zig_zag_14_address1;
output   zig_zag_14_ce1;
output   zig_zag_14_we1;
output  [15:0] zig_zag_14_d1;
output  [2:0] zig_zag_13_address0;
output   zig_zag_13_ce0;
output   zig_zag_13_we0;
output  [15:0] zig_zag_13_d0;
output  [2:0] zig_zag_13_address1;
output   zig_zag_13_ce1;
output   zig_zag_13_we1;
output  [15:0] zig_zag_13_d1;
output  [2:0] zig_zag_12_address0;
output   zig_zag_12_ce0;
output   zig_zag_12_we0;
output  [15:0] zig_zag_12_d0;
output  [2:0] zig_zag_12_address1;
output   zig_zag_12_ce1;
output   zig_zag_12_we1;
output  [15:0] zig_zag_12_d1;
output  [2:0] zig_zag_11_address0;
output   zig_zag_11_ce0;
output   zig_zag_11_we0;
output  [15:0] zig_zag_11_d0;
output  [2:0] zig_zag_11_address1;
output   zig_zag_11_ce1;
output   zig_zag_11_we1;
output  [15:0] zig_zag_11_d1;
output  [2:0] zig_zag_10_address0;
output   zig_zag_10_ce0;
output   zig_zag_10_we0;
output  [15:0] zig_zag_10_d0;
output  [2:0] zig_zag_10_address1;
output   zig_zag_10_ce1;
output   zig_zag_10_we1;
output  [15:0] zig_zag_10_d1;
output  [2:0] zig_zag_9_address0;
output   zig_zag_9_ce0;
output   zig_zag_9_we0;
output  [15:0] zig_zag_9_d0;
output  [2:0] zig_zag_9_address1;
output   zig_zag_9_ce1;
output   zig_zag_9_we1;
output  [15:0] zig_zag_9_d1;
output  [2:0] zig_zag_8_address0;
output   zig_zag_8_ce0;
output   zig_zag_8_we0;
output  [15:0] zig_zag_8_d0;
output  [2:0] zig_zag_8_address1;
output   zig_zag_8_ce1;
output   zig_zag_8_we1;
output  [15:0] zig_zag_8_d1;
output  [2:0] zig_zag_7_address0;
output   zig_zag_7_ce0;
output   zig_zag_7_we0;
output  [15:0] zig_zag_7_d0;
output  [2:0] zig_zag_7_address1;
output   zig_zag_7_ce1;
output   zig_zag_7_we1;
output  [15:0] zig_zag_7_d1;
output  [2:0] zig_zag_6_address0;
output   zig_zag_6_ce0;
output   zig_zag_6_we0;
output  [15:0] zig_zag_6_d0;
output  [2:0] zig_zag_6_address1;
output   zig_zag_6_ce1;
output   zig_zag_6_we1;
output  [15:0] zig_zag_6_d1;
output  [2:0] zig_zag_5_address0;
output   zig_zag_5_ce0;
output   zig_zag_5_we0;
output  [15:0] zig_zag_5_d0;
output  [2:0] zig_zag_5_address1;
output   zig_zag_5_ce1;
output   zig_zag_5_we1;
output  [15:0] zig_zag_5_d1;
output  [2:0] zig_zag_4_address0;
output   zig_zag_4_ce0;
output   zig_zag_4_we0;
output  [15:0] zig_zag_4_d0;
output  [2:0] zig_zag_4_address1;
output   zig_zag_4_ce1;
output   zig_zag_4_we1;
output  [15:0] zig_zag_4_d1;
output  [2:0] zig_zag_3_address0;
output   zig_zag_3_ce0;
output   zig_zag_3_we0;
output  [15:0] zig_zag_3_d0;
output  [2:0] zig_zag_3_address1;
output   zig_zag_3_ce1;
output   zig_zag_3_we1;
output  [15:0] zig_zag_3_d1;
output  [2:0] zig_zag_2_address0;
output   zig_zag_2_ce0;
output   zig_zag_2_we0;
output  [15:0] zig_zag_2_d0;
output  [2:0] zig_zag_2_address1;
output   zig_zag_2_ce1;
output   zig_zag_2_we1;
output  [15:0] zig_zag_2_d1;
output  [2:0] zig_zag_1_address0;
output   zig_zag_1_ce0;
output   zig_zag_1_we0;
output  [15:0] zig_zag_1_d0;
output  [2:0] zig_zag_1_address1;
output   zig_zag_1_ce1;
output   zig_zag_1_we1;
output  [15:0] zig_zag_1_d1;
output  [2:0] zig_zag_address0;
output   zig_zag_ce0;
output   zig_zag_we0;
output  [15:0] zig_zag_d0;
output  [2:0] zig_zag_address1;
output   zig_zag_ce1;
output   zig_zag_we1;
output  [15:0] zig_zag_d1;
input  [15:0] dct_8_7;
input  [15:0] dct_7106;
input  [15:0] dct_136_7;
input  [15:0] dct_128_7;
input  [15:0] dct_9_7;
input  [15:0] dct_1_7;
input  [15:0] dct_137_7;
input  [15:0] dct_129_7;
input  [15:0] dct_10_7;
input  [15:0] dct_2_7;
input  [15:0] dct_138_7;
input  [15:0] dct_130_7;
input  [15:0] dct_11_7;
input  [15:0] dct_3_7;
input  [15:0] dct_139_7;
input  [15:0] dct_131_7;
input  [15:0] dct_12_7;
input  [15:0] dct_4_7;
input  [15:0] dct_140_7;
input  [15:0] dct_132_7;
input  [15:0] dct_13_7;
input  [15:0] dct_5_7;
input  [15:0] dct_141_7;
input  [15:0] dct_133_7;
input  [15:0] dct_14_7;
input  [15:0] dct_6_7;
input  [15:0] dct_142_7;
input  [15:0] dct_134_7;
input  [15:0] dct_15_7;
input  [15:0] dct_7_7;
input  [15:0] dct_143_7;
input  [15:0] dct_135_7;
input  [15:0] dct_24_7;
input  [15:0] dct_16_7;
input  [15:0] dct_152_7;
input  [15:0] dct_144_7;
input  [15:0] dct_25_7;
input  [15:0] dct_17_7;
input  [15:0] dct_153_7;
input  [15:0] dct_145_7;
input  [15:0] dct_26_7;
input  [15:0] dct_18_7;
input  [15:0] dct_154_7;
input  [15:0] dct_146_7;
input  [15:0] dct_27_7;
input  [15:0] dct_19_7;
input  [15:0] dct_155_7;
input  [15:0] dct_147_7;
input  [15:0] dct_28_7;
input  [15:0] dct_20_7;
input  [15:0] dct_156_7;
input  [15:0] dct_148_7;
input  [15:0] dct_29_7;
input  [15:0] dct_21_7;
input  [15:0] dct_157_7;
input  [15:0] dct_149_7;
input  [15:0] dct_30_7;
input  [15:0] dct_22_7;
input  [15:0] dct_158_7;
input  [15:0] dct_150_7;
input  [15:0] dct_31_7;
input  [15:0] dct_23_7;
input  [15:0] dct_159_7;
input  [15:0] dct_151_7;
input  [15:0] dct_40_7;
input  [15:0] dct_32_7;
input  [15:0] dct_168_7;
input  [15:0] dct_160_7;
input  [15:0] dct_41_7;
input  [15:0] dct_33_7;
input  [15:0] dct_169_7;
input  [15:0] dct_161_7;
input  [15:0] dct_42_7;
input  [15:0] dct_34_7;
input  [15:0] dct_170_7;
input  [15:0] dct_162_7;
input  [15:0] dct_43_7;
input  [15:0] dct_35_7;
input  [15:0] dct_171_7;
input  [15:0] dct_163_7;
input  [15:0] dct_44_7;
input  [15:0] dct_36_7;
input  [15:0] dct_172_7;
input  [15:0] dct_164_7;
input  [15:0] dct_45_7;
input  [15:0] dct_37_7;
input  [15:0] dct_173_7;
input  [15:0] dct_165_7;
input  [15:0] dct_46_7;
input  [15:0] dct_38_7;
input  [15:0] dct_174_7;
input  [15:0] dct_166_7;
input  [15:0] dct_47_7;
input  [15:0] dct_39_7;
input  [15:0] dct_175_7;
input  [15:0] dct_167_7;
input  [15:0] dct_56_7;
input  [15:0] dct_48_7;
input  [15:0] dct_184_7;
input  [15:0] dct_176_7;
input  [15:0] dct_57_7;
input  [15:0] dct_49_7;
input  [15:0] dct_185_7;
input  [15:0] dct_177_7;
input  [15:0] dct_58_7;
input  [15:0] dct_50_7;
input  [15:0] dct_186_7;
input  [15:0] dct_178_7;
input  [15:0] dct_59_7;
input  [15:0] dct_51_7;
input  [15:0] dct_187_7;
input  [15:0] dct_179_7;
input  [15:0] dct_60_7;
input  [15:0] dct_52_7;
input  [15:0] dct_188_7;
input  [15:0] dct_180_7;
input  [15:0] dct_61_7;
input  [15:0] dct_53_7;
input  [15:0] dct_189_7;
input  [15:0] dct_181_7;
input  [15:0] dct_62_7;
input  [15:0] dct_54_7;
input  [15:0] dct_190_7;
input  [15:0] dct_182_7;
input  [15:0] dct_63_7;
input  [15:0] dct_55_7;
input  [15:0] dct_191_7;
input  [15:0] dct_183_7;
input  [15:0] dct_72_7;
input  [15:0] dct_64_7;
input  [15:0] dct_200_7;
input  [15:0] dct_192_7;
input  [15:0] dct_73_7;
input  [15:0] dct_65_7;
input  [15:0] dct_201_7;
input  [15:0] dct_193_7;
input  [15:0] dct_74_7;
input  [15:0] dct_66_7;
input  [15:0] dct_202_7;
input  [15:0] dct_194_7;
input  [15:0] dct_75_7;
input  [15:0] dct_67_7;
input  [15:0] dct_203_7;
input  [15:0] dct_195_7;
input  [15:0] dct_76_7;
input  [15:0] dct_68_7;
input  [15:0] dct_204_7;
input  [15:0] dct_196_7;
input  [15:0] dct_77_7;
input  [15:0] dct_69_7;
input  [15:0] dct_205_7;
input  [15:0] dct_197_7;
input  [15:0] dct_78_7;
input  [15:0] dct_70_7;
input  [15:0] dct_206_7;
input  [15:0] dct_198_7;
input  [15:0] dct_79_7;
input  [15:0] dct_71_7;
input  [15:0] dct_207_7;
input  [15:0] dct_199_7;
input  [15:0] dct_88_7;
input  [15:0] dct_80_7;
input  [15:0] dct_216_7;
input  [15:0] dct_208_7;
input  [15:0] dct_89_7;
input  [15:0] dct_81_7;
input  [15:0] dct_217_7;
input  [15:0] dct_209_7;
input  [15:0] dct_90_7;
input  [15:0] dct_82_7;
input  [15:0] dct_218_7;
input  [15:0] dct_210_7;
input  [15:0] dct_91_7;
input  [15:0] dct_83_7;
input  [15:0] dct_219_7;
input  [15:0] dct_211_7;
input  [15:0] dct_92_7;
input  [15:0] dct_84_7;
input  [15:0] dct_220_7;
input  [15:0] dct_212_7;
input  [15:0] dct_93_7;
input  [15:0] dct_85_7;
input  [15:0] dct_221_7;
input  [15:0] dct_213_7;
input  [15:0] dct_94_7;
input  [15:0] dct_86_7;
input  [15:0] dct_222_7;
input  [15:0] dct_214_7;
input  [15:0] dct_95_7;
input  [15:0] dct_87_7;
input  [15:0] dct_223_7;
input  [15:0] dct_215_7;
input  [15:0] dct_104_7;
input  [15:0] dct_96_7;
input  [15:0] dct_232_7;
input  [15:0] dct_224_7;
input  [15:0] dct_105_7;
input  [15:0] dct_97_7;
input  [15:0] dct_233_7;
input  [15:0] dct_225_7;
input  [15:0] dct_106_7;
input  [15:0] dct_98_7;
input  [15:0] dct_234_7;
input  [15:0] dct_226_7;
input  [15:0] dct_107_7;
input  [15:0] dct_99_7;
input  [15:0] dct_235_7;
input  [15:0] dct_227_7;
input  [15:0] dct_108_7;
input  [15:0] dct_100_7;
input  [15:0] dct_236_7;
input  [15:0] dct_228_7;
input  [15:0] dct_109_7;
input  [15:0] dct_101_7;
input  [15:0] dct_237_7;
input  [15:0] dct_229_7;
input  [15:0] dct_110_7;
input  [15:0] dct_102_7;
input  [15:0] dct_238_7;
input  [15:0] dct_230_7;
input  [15:0] dct_111_7;
input  [15:0] dct_103_7;
input  [15:0] dct_239_7;
input  [15:0] dct_231_7;
input  [15:0] dct_120_7;
input  [15:0] dct_112_7;
input  [15:0] dct_248_7;
input  [15:0] dct_240_7;
input  [15:0] dct_121_7;
input  [15:0] dct_113_7;
input  [15:0] dct_249_7;
input  [15:0] dct_241_7;
input  [15:0] dct_122_7;
input  [15:0] dct_114_7;
input  [15:0] dct_250_7;
input  [15:0] dct_242_7;
input  [15:0] dct_123_7;
input  [15:0] dct_115_7;
input  [15:0] dct_251_7;
input  [15:0] dct_243_7;
input  [15:0] dct_124_7;
input  [15:0] dct_116_7;
input  [15:0] dct_252_7;
input  [15:0] dct_244_7;
input  [15:0] dct_125_7;
input  [15:0] dct_117_7;
input  [15:0] dct_253_7;
input  [15:0] dct_245_7;
input  [15:0] dct_126_7;
input  [15:0] dct_118_7;
input  [15:0] dct_254_7;
input  [15:0] dct_246_7;
input  [15:0] dct_127_7;
input  [15:0] dct_119_7;
input  [15:0] dct_255_7;
input  [15:0] dct_247_7;

reg ap_idle;
reg zig_zag_31_ce0;
reg zig_zag_31_we0;
reg zig_zag_31_ce1;
reg zig_zag_31_we1;
reg zig_zag_30_ce0;
reg zig_zag_30_we0;
reg zig_zag_30_ce1;
reg zig_zag_30_we1;
reg zig_zag_29_ce0;
reg zig_zag_29_we0;
reg zig_zag_29_ce1;
reg zig_zag_29_we1;
reg zig_zag_28_ce0;
reg zig_zag_28_we0;
reg zig_zag_28_ce1;
reg zig_zag_28_we1;
reg zig_zag_27_ce0;
reg zig_zag_27_we0;
reg zig_zag_27_ce1;
reg zig_zag_27_we1;
reg zig_zag_26_ce0;
reg zig_zag_26_we0;
reg zig_zag_26_ce1;
reg zig_zag_26_we1;
reg zig_zag_25_ce0;
reg zig_zag_25_we0;
reg zig_zag_25_ce1;
reg zig_zag_25_we1;
reg zig_zag_24_ce0;
reg zig_zag_24_we0;
reg zig_zag_24_ce1;
reg zig_zag_24_we1;
reg zig_zag_23_ce0;
reg zig_zag_23_we0;
reg zig_zag_23_ce1;
reg zig_zag_23_we1;
reg zig_zag_22_ce0;
reg zig_zag_22_we0;
reg zig_zag_22_ce1;
reg zig_zag_22_we1;
reg zig_zag_21_ce0;
reg zig_zag_21_we0;
reg zig_zag_21_ce1;
reg zig_zag_21_we1;
reg zig_zag_20_ce0;
reg zig_zag_20_we0;
reg zig_zag_20_ce1;
reg zig_zag_20_we1;
reg zig_zag_19_ce0;
reg zig_zag_19_we0;
reg zig_zag_19_ce1;
reg zig_zag_19_we1;
reg zig_zag_18_ce0;
reg zig_zag_18_we0;
reg zig_zag_18_ce1;
reg zig_zag_18_we1;
reg zig_zag_17_ce0;
reg zig_zag_17_we0;
reg zig_zag_17_ce1;
reg zig_zag_17_we1;
reg zig_zag_16_ce0;
reg zig_zag_16_we0;
reg zig_zag_16_ce1;
reg zig_zag_16_we1;
reg zig_zag_15_ce0;
reg zig_zag_15_we0;
reg zig_zag_15_ce1;
reg zig_zag_15_we1;
reg zig_zag_14_ce0;
reg zig_zag_14_we0;
reg zig_zag_14_ce1;
reg zig_zag_14_we1;
reg zig_zag_13_ce0;
reg zig_zag_13_we0;
reg zig_zag_13_ce1;
reg zig_zag_13_we1;
reg zig_zag_12_ce0;
reg zig_zag_12_we0;
reg zig_zag_12_ce1;
reg zig_zag_12_we1;
reg zig_zag_11_ce0;
reg zig_zag_11_we0;
reg zig_zag_11_ce1;
reg zig_zag_11_we1;
reg zig_zag_10_ce0;
reg zig_zag_10_we0;
reg zig_zag_10_ce1;
reg zig_zag_10_we1;
reg zig_zag_9_ce0;
reg zig_zag_9_we0;
reg zig_zag_9_ce1;
reg zig_zag_9_we1;
reg zig_zag_8_ce0;
reg zig_zag_8_we0;
reg zig_zag_8_ce1;
reg zig_zag_8_we1;
reg zig_zag_7_ce0;
reg zig_zag_7_we0;
reg zig_zag_7_ce1;
reg zig_zag_7_we1;
reg zig_zag_6_ce0;
reg zig_zag_6_we0;
reg zig_zag_6_ce1;
reg zig_zag_6_we1;
reg zig_zag_5_ce0;
reg zig_zag_5_we0;
reg zig_zag_5_ce1;
reg zig_zag_5_we1;
reg zig_zag_4_ce0;
reg zig_zag_4_we0;
reg zig_zag_4_ce1;
reg zig_zag_4_we1;
reg zig_zag_3_ce0;
reg zig_zag_3_we0;
reg zig_zag_3_ce1;
reg zig_zag_3_we1;
reg zig_zag_2_ce0;
reg zig_zag_2_we0;
reg zig_zag_2_ce1;
reg zig_zag_2_we1;
reg zig_zag_1_ce0;
reg zig_zag_1_we0;
reg zig_zag_1_ce1;
reg zig_zag_1_we1;
reg zig_zag_ce0;
reg zig_zag_we0;
reg zig_zag_ce1;
reg zig_zag_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln25_fu_2980_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [63:0] zext_ln45_fu_4644_p1;
wire   [63:0] zext_ln45_1_fu_4686_p1;
reg   [1:0] ll_fu_614;
wire   [1:0] add_ln26_fu_4722_p2;
wire    ap_loop_init;
reg   [1:0] ap_sig_allocacmp_ll_load;
reg   [1:0] kk_fu_618;
wire   [1:0] select_ln25_1_fu_3018_p3;
reg   [1:0] ap_sig_allocacmp_kk_load;
reg   [2:0] indvar_flatten69_fu_622;
wire   [2:0] add_ln25_1_fu_2986_p2;
reg   [2:0] ap_sig_allocacmp_indvar_flatten69_load;
wire   [0:0] icmp_ln26_fu_3004_p2;
wire   [1:0] add_ln25_fu_2998_p2;
wire   [1:0] select_ln25_fu_3010_p3;
wire   [0:0] trunc_ln27_fu_3030_p1;
wire   [0:0] trunc_ln25_fu_3026_p1;
wire   [15:0] select_ln30_1_fu_3042_p3;
wire   [15:0] select_ln30_fu_3034_p3;
wire   [15:0] select_ln30_4_fu_3067_p3;
wire   [15:0] select_ln30_3_fu_3059_p3;
wire   [15:0] select_ln30_7_fu_3092_p3;
wire   [15:0] select_ln30_6_fu_3084_p3;
wire   [15:0] select_ln30_10_fu_3117_p3;
wire   [15:0] select_ln30_9_fu_3109_p3;
wire   [15:0] select_ln30_13_fu_3142_p3;
wire   [15:0] select_ln30_12_fu_3134_p3;
wire   [15:0] select_ln30_16_fu_3167_p3;
wire   [15:0] select_ln30_15_fu_3159_p3;
wire   [15:0] select_ln30_19_fu_3192_p3;
wire   [15:0] select_ln30_18_fu_3184_p3;
wire   [15:0] select_ln30_22_fu_3217_p3;
wire   [15:0] select_ln30_21_fu_3209_p3;
wire   [15:0] select_ln30_25_fu_3242_p3;
wire   [15:0] select_ln30_24_fu_3234_p3;
wire   [15:0] select_ln30_28_fu_3267_p3;
wire   [15:0] select_ln30_27_fu_3259_p3;
wire   [15:0] select_ln30_31_fu_3292_p3;
wire   [15:0] select_ln30_30_fu_3284_p3;
wire   [15:0] select_ln30_34_fu_3317_p3;
wire   [15:0] select_ln30_33_fu_3309_p3;
wire   [15:0] select_ln30_37_fu_3342_p3;
wire   [15:0] select_ln30_36_fu_3334_p3;
wire   [15:0] select_ln30_40_fu_3367_p3;
wire   [15:0] select_ln30_39_fu_3359_p3;
wire   [15:0] select_ln30_43_fu_3392_p3;
wire   [15:0] select_ln30_42_fu_3384_p3;
wire   [15:0] select_ln30_46_fu_3417_p3;
wire   [15:0] select_ln30_45_fu_3409_p3;
wire   [15:0] select_ln30_49_fu_3442_p3;
wire   [15:0] select_ln30_48_fu_3434_p3;
wire   [15:0] select_ln30_52_fu_3467_p3;
wire   [15:0] select_ln30_51_fu_3459_p3;
wire   [15:0] select_ln30_55_fu_3492_p3;
wire   [15:0] select_ln30_54_fu_3484_p3;
wire   [15:0] select_ln30_58_fu_3517_p3;
wire   [15:0] select_ln30_57_fu_3509_p3;
wire   [15:0] select_ln30_61_fu_3542_p3;
wire   [15:0] select_ln30_60_fu_3534_p3;
wire   [15:0] select_ln30_64_fu_3567_p3;
wire   [15:0] select_ln30_63_fu_3559_p3;
wire   [15:0] select_ln30_67_fu_3592_p3;
wire   [15:0] select_ln30_66_fu_3584_p3;
wire   [15:0] select_ln30_70_fu_3617_p3;
wire   [15:0] select_ln30_69_fu_3609_p3;
wire   [15:0] select_ln30_73_fu_3642_p3;
wire   [15:0] select_ln30_72_fu_3634_p3;
wire   [15:0] select_ln30_76_fu_3667_p3;
wire   [15:0] select_ln30_75_fu_3659_p3;
wire   [15:0] select_ln30_79_fu_3692_p3;
wire   [15:0] select_ln30_78_fu_3684_p3;
wire   [15:0] select_ln30_82_fu_3717_p3;
wire   [15:0] select_ln30_81_fu_3709_p3;
wire   [15:0] select_ln30_85_fu_3742_p3;
wire   [15:0] select_ln30_84_fu_3734_p3;
wire   [15:0] select_ln30_88_fu_3767_p3;
wire   [15:0] select_ln30_87_fu_3759_p3;
wire   [15:0] select_ln30_91_fu_3792_p3;
wire   [15:0] select_ln30_90_fu_3784_p3;
wire   [15:0] select_ln30_94_fu_3817_p3;
wire   [15:0] select_ln30_93_fu_3809_p3;
wire   [15:0] select_ln30_97_fu_3842_p3;
wire   [15:0] select_ln30_96_fu_3834_p3;
wire   [15:0] select_ln30_100_fu_3867_p3;
wire   [15:0] select_ln30_99_fu_3859_p3;
wire   [15:0] select_ln30_103_fu_3892_p3;
wire   [15:0] select_ln30_102_fu_3884_p3;
wire   [15:0] select_ln30_106_fu_3917_p3;
wire   [15:0] select_ln30_105_fu_3909_p3;
wire   [15:0] select_ln30_109_fu_3942_p3;
wire   [15:0] select_ln30_108_fu_3934_p3;
wire   [15:0] select_ln30_112_fu_3967_p3;
wire   [15:0] select_ln30_111_fu_3959_p3;
wire   [15:0] select_ln30_115_fu_3992_p3;
wire   [15:0] select_ln30_114_fu_3984_p3;
wire   [15:0] select_ln30_118_fu_4017_p3;
wire   [15:0] select_ln30_117_fu_4009_p3;
wire   [15:0] select_ln30_121_fu_4042_p3;
wire   [15:0] select_ln30_120_fu_4034_p3;
wire   [15:0] select_ln30_124_fu_4067_p3;
wire   [15:0] select_ln30_123_fu_4059_p3;
wire   [15:0] select_ln30_127_fu_4092_p3;
wire   [15:0] select_ln30_126_fu_4084_p3;
wire   [15:0] select_ln30_130_fu_4117_p3;
wire   [15:0] select_ln30_129_fu_4109_p3;
wire   [15:0] select_ln30_133_fu_4142_p3;
wire   [15:0] select_ln30_132_fu_4134_p3;
wire   [15:0] select_ln30_136_fu_4167_p3;
wire   [15:0] select_ln30_135_fu_4159_p3;
wire   [15:0] select_ln30_139_fu_4192_p3;
wire   [15:0] select_ln30_138_fu_4184_p3;
wire   [15:0] select_ln30_142_fu_4217_p3;
wire   [15:0] select_ln30_141_fu_4209_p3;
wire   [15:0] select_ln30_145_fu_4242_p3;
wire   [15:0] select_ln30_144_fu_4234_p3;
wire   [15:0] select_ln30_148_fu_4267_p3;
wire   [15:0] select_ln30_147_fu_4259_p3;
wire   [15:0] select_ln30_151_fu_4292_p3;
wire   [15:0] select_ln30_150_fu_4284_p3;
wire   [15:0] select_ln30_154_fu_4317_p3;
wire   [15:0] select_ln30_153_fu_4309_p3;
wire   [15:0] select_ln30_157_fu_4342_p3;
wire   [15:0] select_ln30_156_fu_4334_p3;
wire   [15:0] select_ln30_160_fu_4367_p3;
wire   [15:0] select_ln30_159_fu_4359_p3;
wire   [15:0] select_ln30_163_fu_4392_p3;
wire   [15:0] select_ln30_162_fu_4384_p3;
wire   [15:0] select_ln30_166_fu_4417_p3;
wire   [15:0] select_ln30_165_fu_4409_p3;
wire   [15:0] select_ln30_169_fu_4442_p3;
wire   [15:0] select_ln30_168_fu_4434_p3;
wire   [15:0] select_ln30_172_fu_4467_p3;
wire   [15:0] select_ln30_171_fu_4459_p3;
wire   [15:0] select_ln30_175_fu_4492_p3;
wire   [15:0] select_ln30_174_fu_4484_p3;
wire   [15:0] select_ln30_178_fu_4517_p3;
wire   [15:0] select_ln30_177_fu_4509_p3;
wire   [15:0] select_ln30_181_fu_4542_p3;
wire   [15:0] select_ln30_180_fu_4534_p3;
wire   [15:0] select_ln30_184_fu_4567_p3;
wire   [15:0] select_ln30_183_fu_4559_p3;
wire   [15:0] select_ln30_187_fu_4592_p3;
wire   [15:0] select_ln30_186_fu_4584_p3;
wire   [15:0] select_ln30_190_fu_4617_p3;
wire   [15:0] select_ln30_189_fu_4609_p3;
wire   [2:0] shl_ln5_fu_4634_p4;
wire   [2:0] or_ln45_fu_4680_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ll_fu_614 = 2'd0;
#0 kk_fu_618 = 2'd0;
#0 indvar_flatten69_fu_622 = 3'd0;
#0 ap_done_reg = 1'b0;
end

IMG2RLE_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln25_fu_2980_p2 == 1'd0)) begin
            indvar_flatten69_fu_622 <= add_ln25_1_fu_2986_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten69_fu_622 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln25_fu_2980_p2 == 1'd0)) begin
            kk_fu_618 <= select_ln25_1_fu_3018_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            kk_fu_618 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln25_fu_2980_p2 == 1'd0)) begin
            ll_fu_614 <= add_ln26_fu_4722_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            ll_fu_614 <= 2'd0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_indvar_flatten69_load = 3'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten69_load = indvar_flatten69_fu_622;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_kk_load = 2'd0;
    end else begin
        ap_sig_allocacmp_kk_load = kk_fu_618;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_ll_load = 2'd0;
    end else begin
        ap_sig_allocacmp_ll_load = ll_fu_614;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_10_ce0 = 1'b1;
    end else begin
        zig_zag_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_10_ce1 = 1'b1;
    end else begin
        zig_zag_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_10_we0 = 1'b1;
    end else begin
        zig_zag_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_10_we1 = 1'b1;
    end else begin
        zig_zag_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_11_ce0 = 1'b1;
    end else begin
        zig_zag_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_11_ce1 = 1'b1;
    end else begin
        zig_zag_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_11_we0 = 1'b1;
    end else begin
        zig_zag_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_11_we1 = 1'b1;
    end else begin
        zig_zag_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_12_ce0 = 1'b1;
    end else begin
        zig_zag_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_12_ce1 = 1'b1;
    end else begin
        zig_zag_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_12_we0 = 1'b1;
    end else begin
        zig_zag_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_12_we1 = 1'b1;
    end else begin
        zig_zag_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_13_ce0 = 1'b1;
    end else begin
        zig_zag_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_13_ce1 = 1'b1;
    end else begin
        zig_zag_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_13_we0 = 1'b1;
    end else begin
        zig_zag_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_13_we1 = 1'b1;
    end else begin
        zig_zag_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_14_ce0 = 1'b1;
    end else begin
        zig_zag_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_14_ce1 = 1'b1;
    end else begin
        zig_zag_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_14_we0 = 1'b1;
    end else begin
        zig_zag_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_14_we1 = 1'b1;
    end else begin
        zig_zag_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_15_ce0 = 1'b1;
    end else begin
        zig_zag_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_15_ce1 = 1'b1;
    end else begin
        zig_zag_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_15_we0 = 1'b1;
    end else begin
        zig_zag_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_15_we1 = 1'b1;
    end else begin
        zig_zag_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_16_ce0 = 1'b1;
    end else begin
        zig_zag_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_16_ce1 = 1'b1;
    end else begin
        zig_zag_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_16_we0 = 1'b1;
    end else begin
        zig_zag_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_16_we1 = 1'b1;
    end else begin
        zig_zag_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_17_ce0 = 1'b1;
    end else begin
        zig_zag_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_17_ce1 = 1'b1;
    end else begin
        zig_zag_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_17_we0 = 1'b1;
    end else begin
        zig_zag_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_17_we1 = 1'b1;
    end else begin
        zig_zag_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_18_ce0 = 1'b1;
    end else begin
        zig_zag_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_18_ce1 = 1'b1;
    end else begin
        zig_zag_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_18_we0 = 1'b1;
    end else begin
        zig_zag_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_18_we1 = 1'b1;
    end else begin
        zig_zag_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_19_ce0 = 1'b1;
    end else begin
        zig_zag_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_19_ce1 = 1'b1;
    end else begin
        zig_zag_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_19_we0 = 1'b1;
    end else begin
        zig_zag_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_19_we1 = 1'b1;
    end else begin
        zig_zag_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_1_ce0 = 1'b1;
    end else begin
        zig_zag_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_1_ce1 = 1'b1;
    end else begin
        zig_zag_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_1_we0 = 1'b1;
    end else begin
        zig_zag_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_1_we1 = 1'b1;
    end else begin
        zig_zag_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_20_ce0 = 1'b1;
    end else begin
        zig_zag_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_20_ce1 = 1'b1;
    end else begin
        zig_zag_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_20_we0 = 1'b1;
    end else begin
        zig_zag_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_20_we1 = 1'b1;
    end else begin
        zig_zag_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_21_ce0 = 1'b1;
    end else begin
        zig_zag_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_21_ce1 = 1'b1;
    end else begin
        zig_zag_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_21_we0 = 1'b1;
    end else begin
        zig_zag_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_21_we1 = 1'b1;
    end else begin
        zig_zag_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_22_ce0 = 1'b1;
    end else begin
        zig_zag_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_22_ce1 = 1'b1;
    end else begin
        zig_zag_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_22_we0 = 1'b1;
    end else begin
        zig_zag_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_22_we1 = 1'b1;
    end else begin
        zig_zag_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_23_ce0 = 1'b1;
    end else begin
        zig_zag_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_23_ce1 = 1'b1;
    end else begin
        zig_zag_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_23_we0 = 1'b1;
    end else begin
        zig_zag_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_23_we1 = 1'b1;
    end else begin
        zig_zag_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_24_ce0 = 1'b1;
    end else begin
        zig_zag_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_24_ce1 = 1'b1;
    end else begin
        zig_zag_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_24_we0 = 1'b1;
    end else begin
        zig_zag_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_24_we1 = 1'b1;
    end else begin
        zig_zag_24_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_25_ce0 = 1'b1;
    end else begin
        zig_zag_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_25_ce1 = 1'b1;
    end else begin
        zig_zag_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_25_we0 = 1'b1;
    end else begin
        zig_zag_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_25_we1 = 1'b1;
    end else begin
        zig_zag_25_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_26_ce0 = 1'b1;
    end else begin
        zig_zag_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_26_ce1 = 1'b1;
    end else begin
        zig_zag_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_26_we0 = 1'b1;
    end else begin
        zig_zag_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_26_we1 = 1'b1;
    end else begin
        zig_zag_26_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_27_ce0 = 1'b1;
    end else begin
        zig_zag_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_27_ce1 = 1'b1;
    end else begin
        zig_zag_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_27_we0 = 1'b1;
    end else begin
        zig_zag_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_27_we1 = 1'b1;
    end else begin
        zig_zag_27_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_28_ce0 = 1'b1;
    end else begin
        zig_zag_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_28_ce1 = 1'b1;
    end else begin
        zig_zag_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_28_we0 = 1'b1;
    end else begin
        zig_zag_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_28_we1 = 1'b1;
    end else begin
        zig_zag_28_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_29_ce0 = 1'b1;
    end else begin
        zig_zag_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_29_ce1 = 1'b1;
    end else begin
        zig_zag_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_29_we0 = 1'b1;
    end else begin
        zig_zag_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_29_we1 = 1'b1;
    end else begin
        zig_zag_29_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_2_ce0 = 1'b1;
    end else begin
        zig_zag_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_2_ce1 = 1'b1;
    end else begin
        zig_zag_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_2_we0 = 1'b1;
    end else begin
        zig_zag_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_2_we1 = 1'b1;
    end else begin
        zig_zag_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_30_ce0 = 1'b1;
    end else begin
        zig_zag_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_30_ce1 = 1'b1;
    end else begin
        zig_zag_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_30_we0 = 1'b1;
    end else begin
        zig_zag_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_30_we1 = 1'b1;
    end else begin
        zig_zag_30_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_31_ce0 = 1'b1;
    end else begin
        zig_zag_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_31_ce1 = 1'b1;
    end else begin
        zig_zag_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_31_we0 = 1'b1;
    end else begin
        zig_zag_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_31_we1 = 1'b1;
    end else begin
        zig_zag_31_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_3_ce0 = 1'b1;
    end else begin
        zig_zag_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_3_ce1 = 1'b1;
    end else begin
        zig_zag_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_3_we0 = 1'b1;
    end else begin
        zig_zag_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_3_we1 = 1'b1;
    end else begin
        zig_zag_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_4_ce0 = 1'b1;
    end else begin
        zig_zag_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_4_ce1 = 1'b1;
    end else begin
        zig_zag_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_4_we0 = 1'b1;
    end else begin
        zig_zag_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_4_we1 = 1'b1;
    end else begin
        zig_zag_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_5_ce0 = 1'b1;
    end else begin
        zig_zag_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_5_ce1 = 1'b1;
    end else begin
        zig_zag_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_5_we0 = 1'b1;
    end else begin
        zig_zag_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_5_we1 = 1'b1;
    end else begin
        zig_zag_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_6_ce0 = 1'b1;
    end else begin
        zig_zag_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_6_ce1 = 1'b1;
    end else begin
        zig_zag_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_6_we0 = 1'b1;
    end else begin
        zig_zag_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_6_we1 = 1'b1;
    end else begin
        zig_zag_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_7_ce0 = 1'b1;
    end else begin
        zig_zag_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_7_ce1 = 1'b1;
    end else begin
        zig_zag_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_7_we0 = 1'b1;
    end else begin
        zig_zag_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_7_we1 = 1'b1;
    end else begin
        zig_zag_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_8_ce0 = 1'b1;
    end else begin
        zig_zag_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_8_ce1 = 1'b1;
    end else begin
        zig_zag_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_8_we0 = 1'b1;
    end else begin
        zig_zag_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_8_we1 = 1'b1;
    end else begin
        zig_zag_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_9_ce0 = 1'b1;
    end else begin
        zig_zag_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_9_ce1 = 1'b1;
    end else begin
        zig_zag_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_9_we0 = 1'b1;
    end else begin
        zig_zag_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_9_we1 = 1'b1;
    end else begin
        zig_zag_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_ce0 = 1'b1;
    end else begin
        zig_zag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_ce1 = 1'b1;
    end else begin
        zig_zag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_we0 = 1'b1;
    end else begin
        zig_zag_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_2980_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        zig_zag_we1 = 1'b1;
    end else begin
        zig_zag_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln25_1_fu_2986_p2 = (ap_sig_allocacmp_indvar_flatten69_load + 3'd1);

assign add_ln25_fu_2998_p2 = (ap_sig_allocacmp_kk_load + 2'd1);

assign add_ln26_fu_4722_p2 = (select_ln25_fu_3010_p3 + 2'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln25_fu_2980_p2 = ((ap_sig_allocacmp_indvar_flatten69_load == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_3004_p2 = ((ap_sig_allocacmp_ll_load == 2'd2) ? 1'b1 : 1'b0);

assign or_ln45_fu_4680_p2 = (shl_ln5_fu_4634_p4 | 3'd1);

assign select_ln25_1_fu_3018_p3 = ((icmp_ln26_fu_3004_p2[0:0] == 1'b1) ? add_ln25_fu_2998_p2 : ap_sig_allocacmp_kk_load);

assign select_ln25_fu_3010_p3 = ((icmp_ln26_fu_3004_p2[0:0] == 1'b1) ? 2'd0 : ap_sig_allocacmp_ll_load);

assign select_ln30_100_fu_3867_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_201_7 : dct_193_7);

assign select_ln30_102_fu_3884_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_74_7 : dct_66_7);

assign select_ln30_103_fu_3892_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_202_7 : dct_194_7);

assign select_ln30_105_fu_3909_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_75_7 : dct_67_7);

assign select_ln30_106_fu_3917_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_203_7 : dct_195_7);

assign select_ln30_108_fu_3934_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_76_7 : dct_68_7);

assign select_ln30_109_fu_3942_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_204_7 : dct_196_7);

assign select_ln30_10_fu_3117_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_139_7 : dct_131_7);

assign select_ln30_111_fu_3959_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_77_7 : dct_69_7);

assign select_ln30_112_fu_3967_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_205_7 : dct_197_7);

assign select_ln30_114_fu_3984_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_78_7 : dct_70_7);

assign select_ln30_115_fu_3992_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_206_7 : dct_198_7);

assign select_ln30_117_fu_4009_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_79_7 : dct_71_7);

assign select_ln30_118_fu_4017_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_207_7 : dct_199_7);

assign select_ln30_120_fu_4034_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_88_7 : dct_80_7);

assign select_ln30_121_fu_4042_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_216_7 : dct_208_7);

assign select_ln30_123_fu_4059_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_89_7 : dct_81_7);

assign select_ln30_124_fu_4067_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_217_7 : dct_209_7);

assign select_ln30_126_fu_4084_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_90_7 : dct_82_7);

assign select_ln30_127_fu_4092_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_218_7 : dct_210_7);

assign select_ln30_129_fu_4109_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_91_7 : dct_83_7);

assign select_ln30_12_fu_3134_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_12_7 : dct_4_7);

assign select_ln30_130_fu_4117_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_219_7 : dct_211_7);

assign select_ln30_132_fu_4134_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_92_7 : dct_84_7);

assign select_ln30_133_fu_4142_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_220_7 : dct_212_7);

assign select_ln30_135_fu_4159_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_93_7 : dct_85_7);

assign select_ln30_136_fu_4167_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_221_7 : dct_213_7);

assign select_ln30_138_fu_4184_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_94_7 : dct_86_7);

assign select_ln30_139_fu_4192_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_222_7 : dct_214_7);

assign select_ln30_13_fu_3142_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_140_7 : dct_132_7);

assign select_ln30_141_fu_4209_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_95_7 : dct_87_7);

assign select_ln30_142_fu_4217_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_223_7 : dct_215_7);

assign select_ln30_144_fu_4234_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_104_7 : dct_96_7);

assign select_ln30_145_fu_4242_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_232_7 : dct_224_7);

assign select_ln30_147_fu_4259_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_105_7 : dct_97_7);

assign select_ln30_148_fu_4267_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_233_7 : dct_225_7);

assign select_ln30_150_fu_4284_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_106_7 : dct_98_7);

assign select_ln30_151_fu_4292_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_234_7 : dct_226_7);

assign select_ln30_153_fu_4309_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_107_7 : dct_99_7);

assign select_ln30_154_fu_4317_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_235_7 : dct_227_7);

assign select_ln30_156_fu_4334_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_108_7 : dct_100_7);

assign select_ln30_157_fu_4342_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_236_7 : dct_228_7);

assign select_ln30_159_fu_4359_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_109_7 : dct_101_7);

assign select_ln30_15_fu_3159_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_13_7 : dct_5_7);

assign select_ln30_160_fu_4367_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_237_7 : dct_229_7);

assign select_ln30_162_fu_4384_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_110_7 : dct_102_7);

assign select_ln30_163_fu_4392_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_238_7 : dct_230_7);

assign select_ln30_165_fu_4409_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_111_7 : dct_103_7);

assign select_ln30_166_fu_4417_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_239_7 : dct_231_7);

assign select_ln30_168_fu_4434_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_120_7 : dct_112_7);

assign select_ln30_169_fu_4442_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_248_7 : dct_240_7);

assign select_ln30_16_fu_3167_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_141_7 : dct_133_7);

assign select_ln30_171_fu_4459_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_121_7 : dct_113_7);

assign select_ln30_172_fu_4467_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_249_7 : dct_241_7);

assign select_ln30_174_fu_4484_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_122_7 : dct_114_7);

assign select_ln30_175_fu_4492_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_250_7 : dct_242_7);

assign select_ln30_177_fu_4509_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_123_7 : dct_115_7);

assign select_ln30_178_fu_4517_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_251_7 : dct_243_7);

assign select_ln30_180_fu_4534_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_124_7 : dct_116_7);

assign select_ln30_181_fu_4542_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_252_7 : dct_244_7);

assign select_ln30_183_fu_4559_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_125_7 : dct_117_7);

assign select_ln30_184_fu_4567_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_253_7 : dct_245_7);

assign select_ln30_186_fu_4584_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_126_7 : dct_118_7);

assign select_ln30_187_fu_4592_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_254_7 : dct_246_7);

assign select_ln30_189_fu_4609_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_127_7 : dct_119_7);

assign select_ln30_18_fu_3184_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_14_7 : dct_6_7);

assign select_ln30_190_fu_4617_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_255_7 : dct_247_7);

assign select_ln30_19_fu_3192_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_142_7 : dct_134_7);

assign select_ln30_1_fu_3042_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_136_7 : dct_128_7);

assign select_ln30_21_fu_3209_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_15_7 : dct_7_7);

assign select_ln30_22_fu_3217_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_143_7 : dct_135_7);

assign select_ln30_24_fu_3234_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_24_7 : dct_16_7);

assign select_ln30_25_fu_3242_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_152_7 : dct_144_7);

assign select_ln30_27_fu_3259_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_25_7 : dct_17_7);

assign select_ln30_28_fu_3267_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_153_7 : dct_145_7);

assign select_ln30_30_fu_3284_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_26_7 : dct_18_7);

assign select_ln30_31_fu_3292_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_154_7 : dct_146_7);

assign select_ln30_33_fu_3309_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_27_7 : dct_19_7);

assign select_ln30_34_fu_3317_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_155_7 : dct_147_7);

assign select_ln30_36_fu_3334_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_28_7 : dct_20_7);

assign select_ln30_37_fu_3342_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_156_7 : dct_148_7);

assign select_ln30_39_fu_3359_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_29_7 : dct_21_7);

assign select_ln30_3_fu_3059_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_9_7 : dct_1_7);

assign select_ln30_40_fu_3367_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_157_7 : dct_149_7);

assign select_ln30_42_fu_3384_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_30_7 : dct_22_7);

assign select_ln30_43_fu_3392_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_158_7 : dct_150_7);

assign select_ln30_45_fu_3409_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_31_7 : dct_23_7);

assign select_ln30_46_fu_3417_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_159_7 : dct_151_7);

assign select_ln30_48_fu_3434_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_40_7 : dct_32_7);

assign select_ln30_49_fu_3442_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_168_7 : dct_160_7);

assign select_ln30_4_fu_3067_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_137_7 : dct_129_7);

assign select_ln30_51_fu_3459_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_41_7 : dct_33_7);

assign select_ln30_52_fu_3467_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_169_7 : dct_161_7);

assign select_ln30_54_fu_3484_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_42_7 : dct_34_7);

assign select_ln30_55_fu_3492_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_170_7 : dct_162_7);

assign select_ln30_57_fu_3509_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_43_7 : dct_35_7);

assign select_ln30_58_fu_3517_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_171_7 : dct_163_7);

assign select_ln30_60_fu_3534_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_44_7 : dct_36_7);

assign select_ln30_61_fu_3542_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_172_7 : dct_164_7);

assign select_ln30_63_fu_3559_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_45_7 : dct_37_7);

assign select_ln30_64_fu_3567_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_173_7 : dct_165_7);

assign select_ln30_66_fu_3584_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_46_7 : dct_38_7);

assign select_ln30_67_fu_3592_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_174_7 : dct_166_7);

assign select_ln30_69_fu_3609_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_47_7 : dct_39_7);

assign select_ln30_6_fu_3084_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_10_7 : dct_2_7);

assign select_ln30_70_fu_3617_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_175_7 : dct_167_7);

assign select_ln30_72_fu_3634_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_56_7 : dct_48_7);

assign select_ln30_73_fu_3642_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_184_7 : dct_176_7);

assign select_ln30_75_fu_3659_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_57_7 : dct_49_7);

assign select_ln30_76_fu_3667_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_185_7 : dct_177_7);

assign select_ln30_78_fu_3684_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_58_7 : dct_50_7);

assign select_ln30_79_fu_3692_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_186_7 : dct_178_7);

assign select_ln30_7_fu_3092_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_138_7 : dct_130_7);

assign select_ln30_81_fu_3709_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_59_7 : dct_51_7);

assign select_ln30_82_fu_3717_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_187_7 : dct_179_7);

assign select_ln30_84_fu_3734_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_60_7 : dct_52_7);

assign select_ln30_85_fu_3742_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_188_7 : dct_180_7);

assign select_ln30_87_fu_3759_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_61_7 : dct_53_7);

assign select_ln30_88_fu_3767_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_189_7 : dct_181_7);

assign select_ln30_90_fu_3784_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_62_7 : dct_54_7);

assign select_ln30_91_fu_3792_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_190_7 : dct_182_7);

assign select_ln30_93_fu_3809_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_63_7 : dct_55_7);

assign select_ln30_94_fu_3817_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_191_7 : dct_183_7);

assign select_ln30_96_fu_3834_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_72_7 : dct_64_7);

assign select_ln30_97_fu_3842_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_200_7 : dct_192_7);

assign select_ln30_99_fu_3859_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_73_7 : dct_65_7);

assign select_ln30_9_fu_3109_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_11_7 : dct_3_7);

assign select_ln30_fu_3034_p3 = ((trunc_ln27_fu_3030_p1[0:0] == 1'b1) ? dct_8_7 : dct_7106);

assign shl_ln5_fu_4634_p4 = {{{trunc_ln25_fu_3026_p1}, {trunc_ln27_fu_3030_p1}}, {1'd0}};

assign trunc_ln25_fu_3026_p1 = select_ln25_1_fu_3018_p3[0:0];

assign trunc_ln27_fu_3030_p1 = select_ln25_fu_3010_p3[0:0];

assign zext_ln45_1_fu_4686_p1 = or_ln45_fu_4680_p2;

assign zext_ln45_fu_4644_p1 = shl_ln5_fu_4634_p4;

assign zig_zag_10_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_10_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_10_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_46_fu_3417_p3 : select_ln30_45_fu_3409_p3);

assign zig_zag_10_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_97_fu_3842_p3 : select_ln30_96_fu_3834_p3);

assign zig_zag_11_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_11_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_11_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_70_fu_3617_p3 : select_ln30_69_fu_3609_p3);

assign zig_zag_11_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_76_fu_3667_p3 : select_ln30_75_fu_3659_p3);

assign zig_zag_12_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_12_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_12_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_91_fu_3792_p3 : select_ln30_90_fu_3784_p3);

assign zig_zag_12_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_55_fu_3492_p3 : select_ln30_54_fu_3484_p3);

assign zig_zag_13_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_13_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_13_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_112_fu_3967_p3 : select_ln30_111_fu_3959_p3);

assign zig_zag_13_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_34_fu_3317_p3 : select_ln30_33_fu_3309_p3);

assign zig_zag_14_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_14_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_14_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_133_fu_4142_p3 : select_ln30_132_fu_4134_p3);

assign zig_zag_14_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_13_fu_3142_p3 : select_ln30_12_fu_3134_p3);

assign zig_zag_15_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_15_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_15_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_154_fu_4317_p3 : select_ln30_153_fu_4309_p3);

assign zig_zag_15_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_16_fu_3167_p3 : select_ln30_15_fu_3159_p3);

assign zig_zag_16_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_16_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_16_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_175_fu_4492_p3 : select_ln30_174_fu_4484_p3);

assign zig_zag_16_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_37_fu_3342_p3 : select_ln30_36_fu_3334_p3);

assign zig_zag_17_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_17_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_17_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_178_fu_4517_p3 : select_ln30_177_fu_4509_p3);

assign zig_zag_17_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_58_fu_3517_p3 : select_ln30_57_fu_3509_p3);

assign zig_zag_18_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_18_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_18_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_157_fu_4342_p3 : select_ln30_156_fu_4334_p3);

assign zig_zag_18_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_79_fu_3692_p3 : select_ln30_78_fu_3684_p3);

assign zig_zag_19_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_19_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_19_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_136_fu_4167_p3 : select_ln30_135_fu_4159_p3);

assign zig_zag_19_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_100_fu_3867_p3 : select_ln30_99_fu_3859_p3);

assign zig_zag_1_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_1_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_1_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_127_fu_4092_p3 : select_ln30_126_fu_4084_p3);

assign zig_zag_1_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_4_fu_3067_p3 : select_ln30_3_fu_3059_p3);

assign zig_zag_20_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_20_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_20_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_115_fu_3992_p3 : select_ln30_114_fu_3984_p3);

assign zig_zag_20_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_121_fu_4042_p3 : select_ln30_120_fu_4034_p3);

assign zig_zag_21_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_21_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_21_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_94_fu_3817_p3 : select_ln30_93_fu_3809_p3);

assign zig_zag_21_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_145_fu_4242_p3 : select_ln30_144_fu_4234_p3);

assign zig_zag_22_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_22_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_22_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_118_fu_4017_p3 : select_ln30_117_fu_4009_p3);

assign zig_zag_22_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_124_fu_4067_p3 : select_ln30_123_fu_4059_p3);

assign zig_zag_23_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_23_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_23_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_139_fu_4192_p3 : select_ln30_138_fu_4184_p3);

assign zig_zag_23_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_103_fu_3892_p3 : select_ln30_102_fu_3884_p3);

assign zig_zag_24_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_24_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_24_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_160_fu_4367_p3 : select_ln30_159_fu_4359_p3);

assign zig_zag_24_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_82_fu_3717_p3 : select_ln30_81_fu_3709_p3);

assign zig_zag_25_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_25_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_25_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_181_fu_4542_p3 : select_ln30_180_fu_4534_p3);

assign zig_zag_25_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_61_fu_3542_p3 : select_ln30_60_fu_3534_p3);

assign zig_zag_26_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_26_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_26_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_184_fu_4567_p3 : select_ln30_183_fu_4559_p3);

assign zig_zag_26_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_40_fu_3367_p3 : select_ln30_39_fu_3359_p3);

assign zig_zag_27_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_27_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_27_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_163_fu_4392_p3 : select_ln30_162_fu_4384_p3);

assign zig_zag_27_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_19_fu_3192_p3 : select_ln30_18_fu_3184_p3);

assign zig_zag_28_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_28_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_28_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_142_fu_4217_p3 : select_ln30_141_fu_4209_p3);

assign zig_zag_28_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_22_fu_3217_p3 : select_ln30_21_fu_3209_p3);

assign zig_zag_29_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_29_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_29_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_166_fu_4417_p3 : select_ln30_165_fu_4409_p3);

assign zig_zag_29_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_43_fu_3392_p3 : select_ln30_42_fu_3384_p3);

assign zig_zag_2_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_2_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_2_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_148_fu_4267_p3 : select_ln30_147_fu_4259_p3);

assign zig_zag_2_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_25_fu_3242_p3 : select_ln30_24_fu_3234_p3);

assign zig_zag_30_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_30_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_30_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_187_fu_4592_p3 : select_ln30_186_fu_4584_p3);

assign zig_zag_30_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_64_fu_3567_p3 : select_ln30_63_fu_3559_p3);

assign zig_zag_31_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_31_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_31_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_190_fu_4617_p3 : select_ln30_189_fu_4609_p3);

assign zig_zag_31_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_85_fu_3742_p3 : select_ln30_84_fu_3734_p3);

assign zig_zag_3_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_3_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_3_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_169_fu_4442_p3 : select_ln30_168_fu_4434_p3);

assign zig_zag_3_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_49_fu_3442_p3 : select_ln30_48_fu_3434_p3);

assign zig_zag_4_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_4_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_4_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_172_fu_4467_p3 : select_ln30_171_fu_4459_p3);

assign zig_zag_4_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_28_fu_3267_p3 : select_ln30_27_fu_3259_p3);

assign zig_zag_5_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_5_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_5_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_151_fu_4292_p3 : select_ln30_150_fu_4284_p3);

assign zig_zag_5_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_7_fu_3092_p3 : select_ln30_6_fu_3084_p3);

assign zig_zag_6_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_6_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_6_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_130_fu_4117_p3 : select_ln30_129_fu_4109_p3);

assign zig_zag_6_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_10_fu_3117_p3 : select_ln30_9_fu_3109_p3);

assign zig_zag_7_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_7_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_7_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_109_fu_3942_p3 : select_ln30_108_fu_3934_p3);

assign zig_zag_7_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_31_fu_3292_p3 : select_ln30_30_fu_3284_p3);

assign zig_zag_8_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_8_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_8_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_88_fu_3767_p3 : select_ln30_87_fu_3759_p3);

assign zig_zag_8_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_52_fu_3467_p3 : select_ln30_51_fu_3459_p3);

assign zig_zag_9_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_9_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_9_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_67_fu_3592_p3 : select_ln30_66_fu_3584_p3);

assign zig_zag_9_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_73_fu_3642_p3 : select_ln30_72_fu_3634_p3);

assign zig_zag_address0 = zext_ln45_1_fu_4686_p1;

assign zig_zag_address1 = zext_ln45_fu_4644_p1;

assign zig_zag_d0 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_106_fu_3917_p3 : select_ln30_105_fu_3909_p3);

assign zig_zag_d1 = ((trunc_ln25_fu_3026_p1[0:0] == 1'b1) ? select_ln30_1_fu_3042_p3 : select_ln30_fu_3034_p3);

endmodule //IMG2RLE_IMG2RLE_Pipeline_M1_M2
