<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>aiengine: XAieGbl_RegTileDmaCh Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">aiengine
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_aie_gbl___reg_tile_dma_ch.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XAieGbl_RegTileDmaCh Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This typedef contains the attributes for Tile DMA Channel registers.  
 <a href="struct_x_aie_gbl___reg_tile_dma_ch.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a812bef2edf1ea5831d7b7e6e638e9e56"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_gbl___reg_tile_dma_ch.html#a812bef2edf1ea5831d7b7e6e638e9e56">CtrlOff</a></td></tr>
<tr class="memdesc:a812bef2edf1ea5831d7b7e6e638e9e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register offset.  <a href="#a812bef2edf1ea5831d7b7e6e638e9e56">More...</a><br/></td></tr>
<tr class="separator:a812bef2edf1ea5831d7b7e6e638e9e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2719fe0dc00c7b299b60b8828f889050"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_gbl___reg_tile_dma_ch.html#a2719fe0dc00c7b299b60b8828f889050">StatQOff</a></td></tr>
<tr class="memdesc:a2719fe0dc00c7b299b60b8828f889050"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start BD register offset.  <a href="#a2719fe0dc00c7b299b60b8828f889050">More...</a><br/></td></tr>
<tr class="separator:a2719fe0dc00c7b299b60b8828f889050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d12548b2b13a91cd24788dcffe1b7e8"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_gbl___reg_tile_dma_ch.html#a5d12548b2b13a91cd24788dcffe1b7e8">StsOff</a></td></tr>
<tr class="memdesc:a5d12548b2b13a91cd24788dcffe1b7e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register offset.  <a href="#a5d12548b2b13a91cd24788dcffe1b7e8">More...</a><br/></td></tr>
<tr class="separator:a5d12548b2b13a91cd24788dcffe1b7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70dde2b3bcf0f02abb29e0ce3289cd12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_gbl___reg_tile_dma_ch.html#a70dde2b3bcf0f02abb29e0ce3289cd12">Rst</a></td></tr>
<tr class="memdesc:a70dde2b3bcf0f02abb29e0ce3289cd12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset bit field attributes.  <a href="#a70dde2b3bcf0f02abb29e0ce3289cd12">More...</a><br/></td></tr>
<tr class="separator:a70dde2b3bcf0f02abb29e0ce3289cd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8032b83b1e5d50c33d082ddd33fb841"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_gbl___reg_tile_dma_ch.html#ac8032b83b1e5d50c33d082ddd33fb841">En</a></td></tr>
<tr class="memdesc:ac8032b83b1e5d50c33d082ddd33fb841"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable bit field attributes.  <a href="#ac8032b83b1e5d50c33d082ddd33fb841">More...</a><br/></td></tr>
<tr class="separator:ac8032b83b1e5d50c33d082ddd33fb841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9885e14a02e7f0b95d97e2d3d585f335"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_gbl___reg_tile_dma_ch.html#a9885e14a02e7f0b95d97e2d3d585f335">StatQ</a></td></tr>
<tr class="memdesc:a9885e14a02e7f0b95d97e2d3d585f335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start BD bit field attributes.  <a href="#a9885e14a02e7f0b95d97e2d3d585f335">More...</a><br/></td></tr>
<tr class="separator:a9885e14a02e7f0b95d97e2d3d585f335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d6cb384a30d6dc60f28dd5ac694e3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_aie_gbl___reg_tile_dma_ch.html#af2d6cb384a30d6dc60f28dd5ac694e3e">Sts</a></td></tr>
<tr class="memdesc:af2d6cb384a30d6dc60f28dd5ac694e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel status field attributes.  <a href="#af2d6cb384a30d6dc60f28dd5ac694e3e">More...</a><br/></td></tr>
<tr class="separator:af2d6cb384a30d6dc60f28dd5ac694e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This typedef contains the attributes for Tile DMA Channel registers. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a812bef2edf1ea5831d7b7e6e638e9e56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XAieGbl_RegTileDmaCh::CtrlOff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control register offset. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#ae1606aab03539f296736d3d07bb07559">XAieDma_TileChControl()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8032b83b1e5d50c33d082ddd33fb841"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a> XAieGbl_RegTileDmaCh::En</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable bit field attributes. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#ae1606aab03539f296736d3d07bb07559">XAieDma_TileChControl()</a>.</p>

</div>
</div>
<a class="anchor" id="a70dde2b3bcf0f02abb29e0ce3289cd12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a> XAieGbl_RegTileDmaCh::Rst</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset bit field attributes. </p>

<p>Referenced by <a class="el" href="xaiedma__tile_8h.html#ae1606aab03539f296736d3d07bb07559">XAieDma_TileChControl()</a>.</p>

</div>
</div>
<a class="anchor" id="a9885e14a02e7f0b95d97e2d3d585f335"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a> XAieGbl_RegTileDmaCh::StatQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start BD bit field attributes. </p>

</div>
</div>
<a class="anchor" id="a2719fe0dc00c7b299b60b8828f889050"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XAieGbl_RegTileDmaCh::StatQOff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start BD register offset. </p>

</div>
</div>
<a class="anchor" id="af2d6cb384a30d6dc60f28dd5ac694e3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_aie_gbl___reg_fld_attr.html">XAieGbl_RegFldAttr</a> XAieGbl_RegTileDmaCh::Sts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel status field attributes. </p>

</div>
</div>
<a class="anchor" id="a5d12548b2b13a91cd24788dcffe1b7e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XAieGbl_RegTileDmaCh::StsOff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status register offset. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
