{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 21:52:07 2017 " "Info: Processing started: Tue May 23 21:52:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[3\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[3\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[2\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[2\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[1\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[1\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[0\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[0\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[7\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[7\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[5\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[5\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[6\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[6\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "top:u5\|Keyboard:u0\|scancode\[4\] " "Warning: Node \"top:u5\|Keyboard:u0\|scancode\[4\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_0 " "Info: Assuming node \"clk_0\" is an undefined clock" {  } { { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkf " "Info: Detected ripple clock \"clkf\" as buffer" {  } { { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 62 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkf" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top:u5\|Keyboard:u0\|fok " "Info: Detected ripple clock \"top:u5\|Keyboard:u0\|fok\" as buffer" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "top:u5\|Keyboard:u0\|fok" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk1 " "Info: Detected ripple clock \"vga640480:u1\|clk1\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk " "Info: Detected ripple clock \"vga640480:u1\|clk\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_0 register vga640480:u1\|vector_y\[1\] register vga640480:u1\|address\[15\] 133.58 MHz 7.486 ns Internal " "Info: Clock \"clk_0\" has Internal fmax of 133.58 MHz between source register \"vga640480:u1\|vector_y\[1\]\" and destination register \"vga640480:u1\|address\[15\]\" (period= 7.486 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.197 ns + Longest register register " "Info: + Longest register to register delay is 7.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga640480:u1\|vector_y\[1\] 1 REG LCFF_X47_Y20_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y20_N1; Fanout = 7; REG Node = 'vga640480:u1\|vector_y\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|vector_y[1] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.735 ns) 1.882 ns vga640480:u1\|Add6~3 2 COMB LCCOMB_X48_Y20_N14 2 " "Info: 2: + IC(1.147 ns) + CELL(0.735 ns) = 1.882 ns; Loc. = LCCOMB_X48_Y20_N14; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { vga640480:u1|vector_y[1] vga640480:u1|Add6~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.968 ns vga640480:u1\|Add6~5 3 COMB LCCOMB_X48_Y20_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.968 ns; Loc. = LCCOMB_X48_Y20_N16; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add6~3 vga640480:u1|Add6~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.054 ns vga640480:u1\|Add6~7 4 COMB LCCOMB_X48_Y20_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.054 ns; Loc. = LCCOMB_X48_Y20_N18; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add6~5 vga640480:u1|Add6~7 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.140 ns vga640480:u1\|Add6~9 5 COMB LCCOMB_X48_Y20_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.140 ns; Loc. = LCCOMB_X48_Y20_N20; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add6~7 vga640480:u1|Add6~9 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.226 ns vga640480:u1\|Add6~11 6 COMB LCCOMB_X48_Y20_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.226 ns; Loc. = LCCOMB_X48_Y20_N22; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add6~9 vga640480:u1|Add6~11 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.312 ns vga640480:u1\|Add6~13 7 COMB LCCOMB_X48_Y20_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.312 ns; Loc. = LCCOMB_X48_Y20_N24; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add6~11 vga640480:u1|Add6~13 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.398 ns vga640480:u1\|Add6~15 8 COMB LCCOMB_X48_Y20_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.398 ns; Loc. = LCCOMB_X48_Y20_N26; Fanout = 1; COMB Node = 'vga640480:u1\|Add6~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|Add6~13 vga640480:u1|Add6~15 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.904 ns vga640480:u1\|Add6~16 9 COMB LCCOMB_X48_Y20_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 2.904 ns; Loc. = LCCOMB_X48_Y20_N28; Fanout = 2; COMB Node = 'vga640480:u1\|Add6~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga640480:u1|Add6~15 vga640480:u1|Add6~16 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.202 ns) 4.225 ns vga640480:u1\|address\[14\]~16 10 COMB LCCOMB_X48_Y21_N8 1 " "Info: 10: + IC(1.119 ns) + CELL(0.202 ns) = 4.225 ns; Loc. = LCCOMB_X48_Y21_N8; Fanout = 1; COMB Node = 'vga640480:u1\|address\[14\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { vga640480:u1|Add6~16 vga640480:u1|address[14]~16 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.580 ns) 5.175 ns vga640480:u1\|address\[14\]~17 11 COMB LCCOMB_X48_Y21_N10 32 " "Info: 11: + IC(0.370 ns) + CELL(0.580 ns) = 5.175 ns; Loc. = LCCOMB_X48_Y21_N10; Fanout = 32; COMB Node = 'vga640480:u1\|address\[14\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.855 ns) 7.197 ns vga640480:u1\|address\[15\] 12 REG LCFF_X49_Y22_N15 17 " "Info: 12: + IC(1.167 ns) + CELL(0.855 ns) = 7.197 ns; Loc. = LCFF_X49_Y22_N15; Fanout = 17; REG Node = 'vga640480:u1\|address\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.022 ns" { vga640480:u1|address[14]~17 vga640480:u1|address[15] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.394 ns ( 47.16 % ) " "Info: Total cell delay = 3.394 ns ( 47.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.803 ns ( 52.84 % ) " "Info: Total interconnect delay = 3.803 ns ( 52.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.197 ns" { vga640480:u1|vector_y[1] vga640480:u1|Add6~3 vga640480:u1|Add6~5 vga640480:u1|Add6~7 vga640480:u1|Add6~9 vga640480:u1|Add6~11 vga640480:u1|Add6~13 vga640480:u1|Add6~15 vga640480:u1|Add6~16 vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 vga640480:u1|address[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.197 ns" { vga640480:u1|vector_y[1] {} vga640480:u1|Add6~3 {} vga640480:u1|Add6~5 {} vga640480:u1|Add6~7 {} vga640480:u1|Add6~9 {} vga640480:u1|Add6~11 {} vga640480:u1|Add6~13 {} vga640480:u1|Add6~15 {} vga640480:u1|Add6~16 {} vga640480:u1|address[14]~16 {} vga640480:u1|address[14]~17 {} vga640480:u1|address[15] {} } { 0.000ns 1.147ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.119ns 0.370ns 1.167ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.580ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 11.025 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_0\" to destination register is 11.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns vga640480:u1\|clk1 2 REG LCFF_X1_Y25_N9 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 3.950 ns vga640480:u1\|clk 3 REG LCFF_X1_Y25_N15 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 3.950 ns; Loc. = LCFF_X1_Y25_N15; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.989 ns) + CELL(0.000 ns) 8.939 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G3 716 " "Info: 4: + IC(4.989 ns) + CELL(0.000 ns) = 8.939 ns; Loc. = CLKCTRL_G3; Fanout = 716; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.989 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.666 ns) 11.025 ns vga640480:u1\|address\[15\] 5 REG LCFF_X49_Y22_N15 17 " "Info: 5: + IC(1.420 ns) + CELL(0.666 ns) = 11.025 ns; Loc. = LCFF_X49_Y22_N15; Fanout = 17; REG Node = 'vga640480:u1\|address\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { vga640480:u1|clk~clkctrl vga640480:u1|address[15] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 33.61 % ) " "Info: Total cell delay = 3.706 ns ( 33.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.319 ns ( 66.39 % ) " "Info: Total interconnect delay = 7.319 ns ( 66.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.025 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|address[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.025 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|address[15] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 4.989ns 1.420ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 11.050 ns - Longest register " "Info: - Longest clock path from clock \"clk_0\" to source register is 11.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns vga640480:u1\|clk1 2 REG LCFF_X1_Y25_N9 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 3.950 ns vga640480:u1\|clk 3 REG LCFF_X1_Y25_N15 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 3.950 ns; Loc. = LCFF_X1_Y25_N15; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.989 ns) + CELL(0.000 ns) 8.939 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G3 716 " "Info: 4: + IC(4.989 ns) + CELL(0.000 ns) = 8.939 ns; Loc. = CLKCTRL_G3; Fanout = 716; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.989 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.666 ns) 11.050 ns vga640480:u1\|vector_y\[1\] 5 REG LCFF_X47_Y20_N1 7 " "Info: 5: + IC(1.445 ns) + CELL(0.666 ns) = 11.050 ns; Loc. = LCFF_X47_Y20_N1; Fanout = 7; REG Node = 'vga640480:u1\|vector_y\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { vga640480:u1|clk~clkctrl vga640480:u1|vector_y[1] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 33.54 % ) " "Info: Total cell delay = 3.706 ns ( 33.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.344 ns ( 66.46 % ) " "Info: Total interconnect delay = 7.344 ns ( 66.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.050 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_y[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.050 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_y[1] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 4.989ns 1.445ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.025 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|address[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.025 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|address[15] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 4.989ns 1.420ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.050 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_y[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.050 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_y[1] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 4.989ns 1.445ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 173 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.197 ns" { vga640480:u1|vector_y[1] vga640480:u1|Add6~3 vga640480:u1|Add6~5 vga640480:u1|Add6~7 vga640480:u1|Add6~9 vga640480:u1|Add6~11 vga640480:u1|Add6~13 vga640480:u1|Add6~15 vga640480:u1|Add6~16 vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 vga640480:u1|address[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.197 ns" { vga640480:u1|vector_y[1] {} vga640480:u1|Add6~3 {} vga640480:u1|Add6~5 {} vga640480:u1|Add6~7 {} vga640480:u1|Add6~9 {} vga640480:u1|Add6~11 {} vga640480:u1|Add6~13 {} vga640480:u1|Add6~15 {} vga640480:u1|Add6~16 {} vga640480:u1|address[14]~16 {} vga640480:u1|address[14]~17 {} vga640480:u1|address[15] {} } { 0.000ns 1.147ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.119ns 0.370ns 1.167ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.580ns 0.855ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.025 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|address[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.025 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|address[15] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 4.989ns 1.420ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.050 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_y[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.050 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_y[1] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 4.989ns 1.445ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_0 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"clk_0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "top:u5\|Keyboard:u0\|code\[6\] top:u5\|Keyboard:u0\|scancode\[6\] clk_0 307 ps " "Info: Found hold time violation between source  pin or register \"top:u5\|Keyboard:u0\|code\[6\]\" and destination pin or register \"top:u5\|Keyboard:u0\|scancode\[6\]\" for clock \"clk_0\" (Hold time is 307 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.419 ns + Largest " "Info: + Largest clock skew is 1.419 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 11.508 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 11.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.395 ns) + CELL(0.970 ns) 5.465 ns clkf 2 REG LCFF_X79_Y23_N23 3 " "Info: 2: + IC(3.395 ns) + CELL(0.970 ns) = 5.465 ns; Loc. = LCFF_X79_Y23_N23; Fanout = 3; REG Node = 'clkf'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { clk_0 clkf } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.970 ns) 7.124 ns top:u5\|Keyboard:u0\|fok 3 REG LCFF_X78_Y23_N17 1 " "Info: 3: + IC(0.689 ns) + CELL(0.970 ns) = 7.124 ns; Loc. = LCFF_X78_Y23_N17; Fanout = 1; REG Node = 'top:u5\|Keyboard:u0\|fok'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { clkf top:u5|Keyboard:u0|fok } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.238 ns) + CELL(0.000 ns) 9.362 ns top:u5\|Keyboard:u0\|fok~clkctrl 4 COMB CLKCTRL_G5 10 " "Info: 4: + IC(2.238 ns) + CELL(0.000 ns) = 9.362 ns; Loc. = CLKCTRL_G5; Fanout = 10; COMB Node = 'top:u5\|Keyboard:u0\|fok~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.238 ns" { top:u5|Keyboard:u0|fok top:u5|Keyboard:u0|fok~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.940 ns) + CELL(0.206 ns) 11.508 ns top:u5\|Keyboard:u0\|scancode\[6\] 5 REG LCCOMB_X72_Y4_N30 7 " "Info: 5: + IC(1.940 ns) + CELL(0.206 ns) = 11.508 ns; Loc. = LCCOMB_X72_Y4_N30; Fanout = 7; REG Node = 'top:u5\|Keyboard:u0\|scancode\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { top:u5|Keyboard:u0|fok~clkctrl top:u5|Keyboard:u0|scancode[6] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 28.21 % ) " "Info: Total cell delay = 3.246 ns ( 28.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.262 ns ( 71.79 % ) " "Info: Total interconnect delay = 8.262 ns ( 71.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.508 ns" { clk_0 clkf top:u5|Keyboard:u0|fok top:u5|Keyboard:u0|fok~clkctrl top:u5|Keyboard:u0|scancode[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.508 ns" { clk_0 {} clk_0~combout {} clkf {} top:u5|Keyboard:u0|fok {} top:u5|Keyboard:u0|fok~clkctrl {} top:u5|Keyboard:u0|scancode[6] {} } { 0.000ns 0.000ns 3.395ns 0.689ns 2.238ns 1.940ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 10.089 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to source register is 10.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.395 ns) + CELL(0.970 ns) 5.465 ns clkf 2 REG LCFF_X79_Y23_N23 3 " "Info: 2: + IC(3.395 ns) + CELL(0.970 ns) = 5.465 ns; Loc. = LCFF_X79_Y23_N23; Fanout = 3; REG Node = 'clkf'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { clk_0 clkf } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.000 ns) 7.974 ns clkf~clkctrl 3 COMB CLKCTRL_G7 24 " "Info: 3: + IC(2.509 ns) + CELL(0.000 ns) = 7.974 ns; Loc. = CLKCTRL_G7; Fanout = 24; COMB Node = 'clkf~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { clkf clkf~clkctrl } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.666 ns) 10.089 ns top:u5\|Keyboard:u0\|code\[6\] 4 REG LCFF_X72_Y4_N25 5 " "Info: 4: + IC(1.449 ns) + CELL(0.666 ns) = 10.089 ns; Loc. = LCFF_X72_Y4_N25; Fanout = 5; REG Node = 'top:u5\|Keyboard:u0\|code\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { clkf~clkctrl top:u5|Keyboard:u0|code[6] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 27.12 % ) " "Info: Total cell delay = 2.736 ns ( 27.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.353 ns ( 72.88 % ) " "Info: Total interconnect delay = 7.353 ns ( 72.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.089 ns" { clk_0 clkf clkf~clkctrl top:u5|Keyboard:u0|code[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.089 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} top:u5|Keyboard:u0|code[6] {} } { 0.000ns 0.000ns 3.395ns 2.509ns 1.449ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.508 ns" { clk_0 clkf top:u5|Keyboard:u0|fok top:u5|Keyboard:u0|fok~clkctrl top:u5|Keyboard:u0|scancode[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.508 ns" { clk_0 {} clk_0~combout {} clkf {} top:u5|Keyboard:u0|fok {} top:u5|Keyboard:u0|fok~clkctrl {} top:u5|Keyboard:u0|scancode[6] {} } { 0.000ns 0.000ns 3.395ns 0.689ns 2.238ns 1.940ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.206ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.089 ns" { clk_0 clkf clkf~clkctrl top:u5|Keyboard:u0|code[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.089 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} top:u5|Keyboard:u0|code[6] {} } { 0.000ns 0.000ns 3.395ns 2.509ns 1.449ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.808 ns - Shortest register register " "Info: - Shortest register to register delay is 0.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top:u5\|Keyboard:u0\|code\[6\] 1 REG LCFF_X72_Y4_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X72_Y4_N25; Fanout = 5; REG Node = 'top:u5\|Keyboard:u0\|code\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { top:u5|Keyboard:u0|code[6] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.366 ns) 0.808 ns top:u5\|Keyboard:u0\|scancode\[6\] 2 REG LCCOMB_X72_Y4_N30 7 " "Info: 2: + IC(0.442 ns) + CELL(0.366 ns) = 0.808 ns; Loc. = LCCOMB_X72_Y4_N30; Fanout = 7; REG Node = 'top:u5\|Keyboard:u0\|scancode\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { top:u5|Keyboard:u0|code[6] top:u5|Keyboard:u0|scancode[6] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 45.30 % ) " "Info: Total cell delay = 0.366 ns ( 45.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.442 ns ( 54.70 % ) " "Info: Total interconnect delay = 0.442 ns ( 54.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { top:u5|Keyboard:u0|code[6] top:u5|Keyboard:u0|scancode[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.808 ns" { top:u5|Keyboard:u0|code[6] {} top:u5|Keyboard:u0|scancode[6] {} } { 0.000ns 0.442ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 18 -1 0 } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.508 ns" { clk_0 clkf top:u5|Keyboard:u0|fok top:u5|Keyboard:u0|fok~clkctrl top:u5|Keyboard:u0|scancode[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.508 ns" { clk_0 {} clk_0~combout {} clkf {} top:u5|Keyboard:u0|fok {} top:u5|Keyboard:u0|fok~clkctrl {} top:u5|Keyboard:u0|scancode[6] {} } { 0.000ns 0.000ns 3.395ns 0.689ns 2.238ns 1.940ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.206ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.089 ns" { clk_0 clkf clkf~clkctrl top:u5|Keyboard:u0|code[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.089 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} top:u5|Keyboard:u0|code[6] {} } { 0.000ns 0.000ns 3.395ns 2.509ns 1.449ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { top:u5|Keyboard:u0|code[6] top:u5|Keyboard:u0|scancode[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.808 ns" { top:u5|Keyboard:u0|code[6] {} top:u5|Keyboard:u0|scancode[6] {} } { 0.000ns 0.442ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga640480:u1\|address\[15\] reset clk_0 1.572 ns register " "Info: tsu for register \"vga640480:u1\|address\[15\]\" (data pin = \"reset\", clock pin = \"clk_0\") is 1.572 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.637 ns + Longest pin register " "Info: + Longest pin to register delay is 12.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AF4 75 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AF4; Fanout = 75; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.351 ns) + CELL(0.370 ns) 9.665 ns vga640480:u1\|address\[14\]~16 2 COMB LCCOMB_X48_Y21_N8 1 " "Info: 2: + IC(8.351 ns) + CELL(0.370 ns) = 9.665 ns; Loc. = LCCOMB_X48_Y21_N8; Fanout = 1; COMB Node = 'vga640480:u1\|address\[14\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.721 ns" { reset vga640480:u1|address[14]~16 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.580 ns) 10.615 ns vga640480:u1\|address\[14\]~17 3 COMB LCCOMB_X48_Y21_N10 32 " "Info: 3: + IC(0.370 ns) + CELL(0.580 ns) = 10.615 ns; Loc. = LCCOMB_X48_Y21_N10; Fanout = 32; COMB Node = 'vga640480:u1\|address\[14\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.855 ns) 12.637 ns vga640480:u1\|address\[15\] 4 REG LCFF_X49_Y22_N15 17 " "Info: 4: + IC(1.167 ns) + CELL(0.855 ns) = 12.637 ns; Loc. = LCFF_X49_Y22_N15; Fanout = 17; REG Node = 'vga640480:u1\|address\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.022 ns" { vga640480:u1|address[14]~17 vga640480:u1|address[15] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.749 ns ( 21.75 % ) " "Info: Total cell delay = 2.749 ns ( 21.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.888 ns ( 78.25 % ) " "Info: Total interconnect delay = 9.888 ns ( 78.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.637 ns" { reset vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 vga640480:u1|address[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.637 ns" { reset {} reset~combout {} vga640480:u1|address[14]~16 {} vga640480:u1|address[14]~17 {} vga640480:u1|address[15] {} } { 0.000ns 0.000ns 8.351ns 0.370ns 1.167ns } { 0.000ns 0.944ns 0.370ns 0.580ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 173 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 11.025 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to destination register is 11.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns vga640480:u1\|clk1 2 REG LCFF_X1_Y25_N9 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 3.950 ns vga640480:u1\|clk 3 REG LCFF_X1_Y25_N15 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 3.950 ns; Loc. = LCFF_X1_Y25_N15; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.989 ns) + CELL(0.000 ns) 8.939 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G3 716 " "Info: 4: + IC(4.989 ns) + CELL(0.000 ns) = 8.939 ns; Loc. = CLKCTRL_G3; Fanout = 716; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.989 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.666 ns) 11.025 ns vga640480:u1\|address\[15\] 5 REG LCFF_X49_Y22_N15 17 " "Info: 5: + IC(1.420 ns) + CELL(0.666 ns) = 11.025 ns; Loc. = LCFF_X49_Y22_N15; Fanout = 17; REG Node = 'vga640480:u1\|address\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { vga640480:u1|clk~clkctrl vga640480:u1|address[15] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 33.61 % ) " "Info: Total cell delay = 3.706 ns ( 33.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.319 ns ( 66.39 % ) " "Info: Total interconnect delay = 7.319 ns ( 66.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.025 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|address[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.025 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|address[15] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 4.989ns 1.420ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.637 ns" { reset vga640480:u1|address[14]~16 vga640480:u1|address[14]~17 vga640480:u1|address[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.637 ns" { reset {} reset~combout {} vga640480:u1|address[14]~16 {} vga640480:u1|address[14]~17 {} vga640480:u1|address[15] {} } { 0.000ns 0.000ns 8.351ns 0.370ns 1.167ns } { 0.000ns 0.944ns 0.370ns 0.580ns 0.855ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.025 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|address[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.025 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|address[15] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 4.989ns 1.420ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_0 b\[1\] vga640480:u1\|vector_x\[3\] 24.569 ns register " "Info: tco from clock \"clk_0\" to destination pin \"b\[1\]\" through register \"vga640480:u1\|vector_x\[3\]\" is 24.569 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 11.054 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to source register is 11.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns vga640480:u1\|clk1 2 REG LCFF_X1_Y25_N9 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 3.950 ns vga640480:u1\|clk 3 REG LCFF_X1_Y25_N15 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 3.950 ns; Loc. = LCFF_X1_Y25_N15; Fanout = 2; REG Node = 'vga640480:u1\|clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.989 ns) + CELL(0.000 ns) 8.939 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G3 716 " "Info: 4: + IC(4.989 ns) + CELL(0.000 ns) = 8.939 ns; Loc. = CLKCTRL_G3; Fanout = 716; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.989 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.666 ns) 11.054 ns vga640480:u1\|vector_x\[3\] 5 REG LCFF_X45_Y21_N7 7 " "Info: 5: + IC(1.449 ns) + CELL(0.666 ns) = 11.054 ns; Loc. = LCFF_X45_Y21_N7; Fanout = 7; REG Node = 'vga640480:u1\|vector_x\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { vga640480:u1|clk~clkctrl vga640480:u1|vector_x[3] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 33.53 % ) " "Info: Total cell delay = 3.706 ns ( 33.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.348 ns ( 66.47 % ) " "Info: Total interconnect delay = 7.348 ns ( 66.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.054 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.054 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[3] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 4.989ns 1.449ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.211 ns + Longest register pin " "Info: + Longest register to pin delay is 13.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga640480:u1\|vector_x\[3\] 1 REG LCFF_X45_Y21_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y21_N7; Fanout = 7; REG Node = 'vga640480:u1\|vector_x\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|vector_x[3] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.534 ns) 1.041 ns vga640480:u1\|process_12~2 2 COMB LCCOMB_X45_Y21_N22 1 " "Info: 2: + IC(0.507 ns) + CELL(0.534 ns) = 1.041 ns; Loc. = LCCOMB_X45_Y21_N22; Fanout = 1; COMB Node = 'vga640480:u1\|process_12~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { vga640480:u1|vector_x[3] vga640480:u1|process_12~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.370 ns) 2.874 ns vga640480:u1\|process_12~3 3 COMB LCCOMB_X48_Y20_N4 3 " "Info: 3: + IC(1.463 ns) + CELL(0.370 ns) = 2.874 ns; Loc. = LCCOMB_X48_Y20_N4; Fanout = 3; COMB Node = 'vga640480:u1\|process_12~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { vga640480:u1|process_12~2 vga640480:u1|process_12~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.206 ns) 3.793 ns vga640480:u1\|process_12~4 4 COMB LCCOMB_X47_Y20_N20 5 " "Info: 4: + IC(0.713 ns) + CELL(0.206 ns) = 3.793 ns; Loc. = LCCOMB_X47_Y20_N20; Fanout = 5; COMB Node = 'vga640480:u1\|process_12~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { vga640480:u1|process_12~3 vga640480:u1|process_12~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.370 ns) 5.226 ns vga640480:u1\|b\[0\]~3 5 COMB LCCOMB_X44_Y20_N6 2 " "Info: 5: + IC(1.063 ns) + CELL(0.370 ns) = 5.226 ns; Loc. = LCCOMB_X44_Y20_N6; Fanout = 2; COMB Node = 'vga640480:u1\|b\[0\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { vga640480:u1|process_12~4 vga640480:u1|b[0]~3 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/VGA_640480.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.939 ns) + CELL(3.046 ns) 13.211 ns b\[1\] 6 PIN PIN_U2 0 " "Info: 6: + IC(4.939 ns) + CELL(3.046 ns) = 13.211 ns; Loc. = PIN_U2; Fanout = 0; PIN Node = 'b\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.985 ns" { vga640480:u1|b[0]~3 b[1] } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.526 ns ( 34.26 % ) " "Info: Total cell delay = 4.526 ns ( 34.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.685 ns ( 65.74 % ) " "Info: Total interconnect delay = 8.685 ns ( 65.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.211 ns" { vga640480:u1|vector_x[3] vga640480:u1|process_12~2 vga640480:u1|process_12~3 vga640480:u1|process_12~4 vga640480:u1|b[0]~3 b[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.211 ns" { vga640480:u1|vector_x[3] {} vga640480:u1|process_12~2 {} vga640480:u1|process_12~3 {} vga640480:u1|process_12~4 {} vga640480:u1|b[0]~3 {} b[1] {} } { 0.000ns 0.507ns 1.463ns 0.713ns 1.063ns 4.939ns } { 0.000ns 0.534ns 0.370ns 0.206ns 0.370ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.054 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.054 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[3] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 4.989ns 1.449ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.211 ns" { vga640480:u1|vector_x[3] vga640480:u1|process_12~2 vga640480:u1|process_12~3 vga640480:u1|process_12~4 vga640480:u1|b[0]~3 b[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.211 ns" { vga640480:u1|vector_x[3] {} vga640480:u1|process_12~2 {} vga640480:u1|process_12~3 {} vga640480:u1|process_12~4 {} vga640480:u1|b[0]~3 {} b[1] {} } { 0.000ns 0.507ns 1.463ns 0.713ns 1.063ns 4.939ns } { 0.000ns 0.534ns 0.370ns 0.206ns 0.370ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "top:u5\|Keyboard:u0\|clk1 clkin clk_0 0.942 ns register " "Info: th for register \"top:u5\|Keyboard:u0\|clk1\" (data pin = \"clkin\", clock pin = \"clk_0\") is 0.942 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 10.121 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 10.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.395 ns) + CELL(0.970 ns) 5.465 ns clkf 2 REG LCFF_X79_Y23_N23 3 " "Info: 2: + IC(3.395 ns) + CELL(0.970 ns) = 5.465 ns; Loc. = LCFF_X79_Y23_N23; Fanout = 3; REG Node = 'clkf'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { clk_0 clkf } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.000 ns) 7.974 ns clkf~clkctrl 3 COMB CLKCTRL_G7 24 " "Info: 3: + IC(2.509 ns) + CELL(0.000 ns) = 7.974 ns; Loc. = CLKCTRL_G7; Fanout = 24; COMB Node = 'clkf~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { clkf clkf~clkctrl } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.481 ns) + CELL(0.666 ns) 10.121 ns top:u5\|Keyboard:u0\|clk1 4 REG LCFF_X69_Y4_N1 4 " "Info: 4: + IC(1.481 ns) + CELL(0.666 ns) = 10.121 ns; Loc. = LCFF_X69_Y4_N1; Fanout = 4; REG Node = 'top:u5\|Keyboard:u0\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { clkf~clkctrl top:u5|Keyboard:u0|clk1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 27.03 % ) " "Info: Total cell delay = 2.736 ns ( 27.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.385 ns ( 72.97 % ) " "Info: Total interconnect delay = 7.385 ns ( 72.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk_0 clkf clkf~clkctrl top:u5|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} top:u5|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 3.395ns 2.509ns 1.481ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.485 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clkin 1 PIN PIN_AD6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD6; Fanout = 1; PIN Node = 'clkin'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "vga_rom.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/vga_rom.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.101 ns) + CELL(0.460 ns) 9.485 ns top:u5\|Keyboard:u0\|clk1 2 REG LCFF_X69_Y4_N1 4 " "Info: 2: + IC(8.101 ns) + CELL(0.460 ns) = 9.485 ns; Loc. = LCFF_X69_Y4_N1; Fanout = 4; REG Node = 'top:u5\|Keyboard:u0\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { clkin top:u5|Keyboard:u0|clk1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "//Mac/Home/Desktop/HamsterBall/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 14.59 % ) " "Info: Total cell delay = 1.384 ns ( 14.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.101 ns ( 85.41 % ) " "Info: Total interconnect delay = 8.101 ns ( 85.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.485 ns" { clkin top:u5|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.485 ns" { clkin {} clkin~combout {} top:u5|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 8.101ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.121 ns" { clk_0 clkf clkf~clkctrl top:u5|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.121 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} top:u5|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 3.395ns 2.509ns 1.481ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.485 ns" { clkin top:u5|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.485 ns" { clkin {} clkin~combout {} top:u5|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 8.101ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 21:52:08 2017 " "Info: Processing ended: Tue May 23 21:52:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
