{"files":[{"patch":"@@ -279,2 +279,3 @@\n-          \/\/ Embed an synthetic data dependency to order the guard load\n-          \/\/ before the epoch load. (xor + add is standard way)\n+          \/\/ Embed a synthetic data dependency between the load of the guard and\n+          \/\/ the load of the epoch. This guarantees that these loads occur in\n+          \/\/ order, while allowing other independent instructions to be reordered.\n","filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp","additions":3,"deletions":2,"binary":false,"changes":5,"status":"modified"}]}