namespace PowerSDR
{
    public enum Opcode
    {
        RDAL_OP_CREATE_INTERFACE = 1000,
        RDAL_OP_START_INTERFACE,
        RDAL_OP_SET_CLOCK_SOURCE,
        RDAL_OP_SET_ROUTE,
        RDAL_OP_GET_CURRENT_STATUS,
        RDAL_OP_IS_LOCKED,
        RDAL_OP_GET_CURRENT_CONFIG,
        RDAL_OP_INSTALL_CALLBACK,
        RDAL_OP_UNINSTALL_CALLBACK,
        RDAL_OP_GLOBAL_MUTE,
        RDAL_OP_TOGGLE_LED,
        RDAL_OP_GET_EVM_UI,
        RDAL_OP_SET_OUT_CHANNEL_VOL,        // AXM20
        RDAL_OP_SET_IN_CHANNEL_VOL,         // AXM20
        RDAL_OP_SET_OUT_CHANNEL_MUTE,       // AXM20
        RDAL_OP_SET_IN_CHANNEL_MUTE,        // AXM20
        RDAL_OP_GET_IN_CHANNEL_VOL,         // AXM20
        RDAL_OP_GET_OUT_CHANNEL_VOL,        // AXM20
        RDAL_OP_NOOP,
        RDAL_OP_I2C_WRITE_VALUE,
        RDAL_OP_I2C_WRITE_2_VALUE,
        RDAL_OP_I2C_READ_VALUE,
        RDAL_OP_REG_GET,
        RDAL_OP_REG_SET,
        RDAL_OP_SET_SAMPLE_RATE,
        RDAL_OP_GET_RX_NUM,
        RDAL_OP_GET_RX_PRESENT_MASK,
        RDAL_OP_GET_RX_ENABLE_MASK,
        RDAL_OP_SET_RX_ENABLE_MASK,
        RDAL_OP_GET_TX_NUM,
        RDAL_OP_GET_TX_PRESENT_MASK,
        RDAL_OP_GET_TX_ENABLE_MASK,
        RDAL_OP_SET_TX_ENABLE_MASK,
        RDAL_OP_SET_DDS_CHAN,
        RDAL_OP_SET_DDS_FREQ,
        RDAL_OP_SET_DDS_AMPLITUDE,
        RDAL_OP_SET_PREAMP_ON,
        RDAL_OP_SET_ATT_ON,
        RDAL_OP_SET_ATT_VAL,
        RDAL_OP_SET_LED,
        RDAL_OP_SET_FILTER,
        RDAL_OP_READ_CLOCK_GEN,
        RDAL_OP_WRITE_CLOCK_GEN,
        RDAL_OP_READ_DDS,
        RDAL_OP_WRITE_DDS,
        RDAL_OP_UPDATE_DDS,
        RDAL_OP_READ_GPIO,
        RDAL_OP_WRITE_GPIO,
        RDAL_OP_READ_GPIO_DDR,
        RDAL_OP_WRITE_GPIO_DDR,
        RDAL_OP_SET_TEST_RELAY,
        RDAL_OP_SET_SIG_GEN_RELAY,
        RDAL_OP_SET_ADC_MASTER,
        RDAL_OP_GET_ADC_CAL_STATE,
        RDAL_OP_SET_ADC_HIGH_PASS_FILTER,
        RDAL_OP_SET_ADC_ZCAL,
        RDAL_OP_SET_ADC_RESET,
        RDAL_OP_SET_ENABLE_QSD,
        RDAL_OP_SET_POWER_DOWN1,
        RDAL_OP_SET_POWER_DOWN2,
        RDAL_OP_GET_PLL_STATUS,
        RDAL_OP_SET_DDS_MASTER,
        RDAL_OP_SET_PLL_ON,
        RDAL_OP_SET_IMPULSE_ON,
        RDAL_OP_SET_PORT,

        RDAL_OP_GET_FIRMWARE_REV = 1200,
        RDAL_OP_GET_TRX_OK = 1201,
        RDAL_OP_GET_TRX_REV = 1202,
        RDAL_OP_GET_TRX_SN = 1203,
        RDAL_OP_GET_PA_OK = 1204,
        RDAL_OP_GET_PA_REV = 1205,
        RDAL_OP_GET_PA_SN = 1206,
        RDAL_OP_GET_RFIO_OK = 1207,
        RDAL_OP_GET_RFIO_REV = 1208,
        RDAL_OP_GET_RFIO_SN = 1209,
        RDAL_OP_GET_ATU_OK = 1210,
        RDAL_OP_GET_ATU_REV = 1211,
        RDAL_OP_GET_ATU_SN = 1212,
        RDAL_OP_GET_RX2_OK = 1213,
        RDAL_OP_GET_RX2_REV = 1214,
        RDAL_OP_GET_RX2_SN = 1215,
        RDAL_OP_GET_VU_OK = 1216,
        RDAL_OP_GET_VU_REV = 1217,
        RDAL_OP_GET_VU_SN = 1218,
        RDAL_OP_INITIALIZE = 1219,
        RDAL_OP_GET_SERIAL_NUM = 1220,
        RDAL_OP_GET_MODEL = 1221,
        RDAL_OP_READ_TRX_EEPROM_UINT8 = 1222,
        RDAL_OP_WRITE_TRX_EEPROM_UINT8 = 1223,
        RDAL_OP_READ_TRX_EEPROM_UINT16 = 1224,
        RDAL_OP_WRITE_TRX_EEPROM_UINT16 = 1225,
        RDAL_OP_READ_TRX_EEPROM_UINT32 = 1226,
        RDAL_OP_WRITE_TRX_EEPROM_UINT32 = 1227,
        RDAL_OP_READ_CLOCK_REG = 1228,
        RDAL_OP_WRITE_CLOCK_REG = 1229,
        RDAL_OP_READ_TRX_DDS_REG = 1230,
        RDAL_OP_WRITE_TRX_DDS_REG = 1231,
        RDAL_OP_READ_PIO_REG = 1232,
        RDAL_OP_WRITE_PIO_REG = 1233,
        RDAL_OP_TRX_POT_GET_RDAC = 1234,
        RDAL_OP_TRX_POT_SET_RDAC = 1235,
        RDAL_OP_PA_POT_GET_RDAC = 1236,
        RDAL_OP_PA_POT_SET_RDAC = 1237,
        RDAL_OP_SET_MUX = 1241,
        RDAL_OP_READ_CODEC_REG = 1242,
        RDAL_OP_WRITE_CODEC_REG = 1243,
        RDAL_OP_SET_RX1_FREQ = 1244,
        RDAL_OP_SET_RX2_FREQ = 1245,
        RDAL_OP_SET_TX_FREQ = 1246,
        RDAL_OP_SET_TRX_PREAMP = 1247,
        RDAL_OP_SET_TEST = 1248,
        RDAL_OP_SET_GEN = 1249,
        RDAL_OP_SET_SIG = 1250,
        RDAL_OP_SET_IMPULSE = 1251,
        RDAL_OP_SET_XVEN = 1252,
        RDAL_OP_SET_XVTXEN = 1253,
        RDAL_OP_SET_QSD = 1254,
        RDAL_OP_SET_QSE = 1255,
        RDAL_OP_SET_XREF = 1256,
        RDAL_OP_SET_RX1_FILTER = 1257,
        RDAL_OP_SET_RX2_FILTER = 1258,
        RDAL_OP_SET_TX_FILTER = 1259,
        RDAL_OP_SET_PA_FILTER = 1260,
        RDAL_OP_SET_INT_SPKR = 1261,
        RDAL_OP_SET_RX1_TAP = 1262,
        RDAL_OP_BYPASS_RX1_FILTER = 1263,
        RDAL_OP_BYPASS_TX_FILTER = 1264,
        RDAL_OP_BYPASS_PA_FILTER = 1265,
        RDAL_OP_READ_PTT = 1266,
        RDAL_OP_SET_HEADPHONE = 1267,
        RDAL_OP_SET_PLL = 1268,
        RDAL_OP_SET_RCA_TX1 = 1269,
        RDAL_OP_SET_RCA_TX2 = 1270,
        RDAL_OP_SET_RCA_TX3 = 1271,
        RDAL_OP_SET_FAN = 1272,
        RDAL_OP_GET_PLL_STATUS2 = 1273,
        RDAL_OP_READ_PA_ADC = 1274,
        RDAL_OP_SET_RX1_LOOP = 1275,
        RDAL_OP_SET_TR = 1276,
        RDAL_OP_SET_ANT = 1277,
        RDAL_OP_SET_RX1_ANT = 1278,
        RDAL_OP_SET_TX_ANT = 1279,
        RDAL_OP_SET_TXMON = 1280,
        RDAL_OP_SET_XVCOM = 1281,
        RDAL_OP_SET_XVINT = 1282,
        RDAL_OP_SET_KEY_2M = 1283,
        RDAL_OP_SET_XVTR = 1284,
        RDAL_OP_SET_PA_BIAS = 1285,
        RDAL_OP_SET_POWER_OFF = 1286,
        RDAL_OP_SET_FPLED = 1287,
        RDAL_OP_SET_CTS = 1288,
        RDAL_OP_SET_RTS = 1289,
        RDAL_OP_SET_PC_RESET = 1290,
        RDAL_OP_SET_PC_PWRBT = 1291,
        RDAL_OP_SET_MOX = 1292,
        RDAL_OP_SET_INT_LED = 1293,
        RDAL_OP_ATU_SEND_CMD = 1294,
        RDAL_OP_ATU_GET_RESULT = 1295,
        RDAL_OP_SET_FULL_DUPLEX = 1296,
        RDAL_OP_SET_TX_DAC = 1297,
        RDAL_OP_SET_AMP_TX1 = 1298,
        RDAL_OP_SET_AMP_TX2 = 1299,
        RDAL_OP_SET_AMP_TX3 = 1300,
        RDAL_OP_SET_XVTR_ACTIVE = 1301,
        RDAL_OP_SET_XVTR_SPLIT = 1302,
        RDAL_OP_SET_RX1OUT = 1303,
        RDAL_OP_FLEXWIRE_WRITE_VALUE = 1304,
        RDAL_OP_FLEXWIRE_WRITE_2_VALUE = 1305,
        RDAL_OP_SET_RX1_DSP_MODE = 1306,
        RDAL_OP_SET_RX2_ANT = 1307,
        RDAL_OP_READ_RX2_EEPROM_UINT8 = 1308,
        RDAL_OP_WRITE_RX2_EEPROM_UINT8 = 1309,
        RDAL_OP_READ_RX2_EEPROM_UINT16 = 1310,
        RDAL_OP_WRITE_RX2_EEPROM_UINT16 = 1311,
        RDAL_OP_READ_RX2_EEPROM_UINT32 = 1312,
        RDAL_OP_WRITE_RX2_EEPROM_UINT32 = 1313,
        RDAL_OP_READ_RX2_DDS_REG = 1314,
        RDAL_OP_WRITE_RX2_DDS_REG = 1315,
        RDAL_OP_SET_RX2_ON = 1319,
        RDAL_OP_SET_STANDBY = 1320,
        RDAL_OP_BYPASS_RX2_FILTER = 1321,
        RDAL_OP_SET_AMP_TX1_DELAY_ENABLE = 1322,
        RDAL_OP_SET_AMP_TX2_DELAY_ENABLE = 1323,
        RDAL_OP_SET_AMP_TX3_DELAY_ENABLE = 1324,
        RDAL_OP_SET_AMP_TX1_DELAY = 1325,
        RDAL_OP_SET_AMP_TX2_DELAY = 1326,
        RDAL_OP_SET_AMP_TX3_DELAY = 1327,
        RDAL_OP_RESET_RX2_DDS = 1328,
        RDAL_OP_SET_RX2_PREAMP = 1329,
        RDAL_OP_SET_RX2_DSP_MODE = 1330,
        RDAL_OP_SET_TRX_POT = 1331,
        RDAL_OP_SET_IAMBIC = 1332,
        RDAL_OP_SET_BREAK_IN = 1333,
        RDAL_OP_SET_MANUAL_RX1_FILTER = 1334,
        RDAL_OP_SET_MANUAL_RX2_FILTER = 1335,
        RDAL_OP_SET_EEPROM_WC = 1336,
        RDAL_OP_SET_HIZ = 1337,
        RDAL_OP_ENABLE_ATU = 1338,
        RDAL_OP_SET_ATU_ATTN = 1339,
        RDAL_OP_SET_PDRVMON = 1340,
        RDAL_OP_SET_RX_ATTN = 1341,
        RDAL_OP_FLEXWIRE_READ_VALUE = 1342,
        RDAL_OP_FLEXWIRE_READ_2_VALUE = 1343,
        RDAL_OP_SET_FAN_PWM = 1344,
        RDAL_OP_SET_FAN_SPEED = 1345,
        RDAL_OP_SYNC_PHASE = 1346,
        RDAL_OP_SET_RX1_FREQ_TW = 1347,
        RDAL_OP_SET_RX2_FREQ_TW = 1348,
        RDAL_OP_SET_TX_FREQ_TW = 1349,
        RDAL_OP_GET_REGION = 1350,
        RDAL_OP_SET_TX_DSP_FILTER = 1351,
        RDAL_OP_SET_TX_OFFSET = 1352,
        RDAL_OP_SET_TX_DSP_MODE = 1353,
        RDAL_OP_SET_CW_PITCH = 1354,
        RDAL_OP_GET_STATUS = 1355,
        FWC_OP_SET_VU_FAN_HIGH = 1356,
        FWC_OP_SET_VU_KEY_V = 1357,
        FWC_OP_SET_VU_KEY_U = 1358,
        FWC_OP_SET_VU_K14 = 1359,  //K15 TO K14
        FWC_OP_SET_VU_K15 = 1360,  //K13 TO K15
        FWC_OP_SET_VU_K16 = 1361,  //K18 TO K16
        FWC_OP_SET_VU_K17 = 1362,  //K16 TO K17
        FWC_OP_SET_VU_K18 = 1363,  //K12 TO K18
        FWC_OP_SET_VU_KEYVU = 1364,
        FWC_OP_SET_VU_DRVU = 1365,
        FWC_OP_SET_VU_DRVV = 1366,
        FWC_OP_SET_VU_LPWRU = 1367,
        FWC_OP_SET_VU_LPWRV = 1368,

        FWC_OP_SET_VU_RX2V = 1369,  //RX2U TO RX2V
        FWC_OP_SET_VU_TXIFU = 1370,
        FWC_OP_SET_VU_RXIFV = 1371, //RXIFU TO RXIFV (typo)
        FWC_OP_SET_VU_UIFHG1 = 1372,
        FWC_OP_SET_VU_VIFHG1 = 1373,
        FWC_OP_SET_VU_UIFHG2 = 1374,
        FWC_OP_SET_VU_RXURX2 = 1375,
        FWC_OP_SET_VU_VIFHG2 = 1376,
        FWC_OP_SET_VU_RXV = 1377,  //RX2V TO RXV
        FWC_OP_SET_VU_TXU = 1378,
        FWC_OP_SET_VU_TXV = 1379,

        //User Modes
        FWC_OP_SET_VU_MODE_VHGRX1 = 1380,
        FWC_OP_SET_VU_MODE_VLG1 = 1381,
        FWC_OP_SET_VU_MODE_TXVLP = 1382,
        FWC_OP_SET_VU_MODE_TXV60W = 1383,
        FWC_OP_SET_VU_VIFGain_PAEnable_00 = 1384,
        FWC_OP_SET_VU_VIFGain_PAEnable_01 = 1385,
        FWC_OP_SET_VU_VIFGain_PAEnable_10 = 1386,
        FWC_OP_SET_VU_VIFGain_PAEnable_11 = 1387,
        FWC_OP_SET_VU_UIFGain_PAEnable_00 = 1388,
        FWC_OP_SET_VU_UIFGain_PAEnable_01 = 1389,
        FWC_OP_SET_VU_UIFGain_PAEnable_10 = 1390,
        FWC_OP_SET_VU_UIFGain_PAEnable_11 = 1391,

        //RX2
        FWC_OP_SET_VU_VRX2Enable = 1392,
        FWC_OP_SET_VU_URX2Enable = 1393,

        FWC_OP_SET_VU_RXPATH = 1394,
        FWC_OP_SET_VU_VIF = 1395,
        FWC_OP_SET_VU_UIF = 1396,
        FWC_OP_SET_VU_VPA = 1397,
        FWC_OP_SET_VU_UPA = 1398,
        FWC_OP_SET_VU_TXBAND = 1399,

        FWC_OP_SET_MANUAL_IO_UPDATE = 1400,

        FWC_OP_SET_XVTR_RX_ON = 1401,
        FWC_OP_SET_XVTR_TX_ON = 1402,

        FWC_OP_SET_RX2_DISCONNECT = 1403,
    }
}
