{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614889974154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614889974164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 04 15:32:53 2021 " "Processing started: Thu Mar 04 15:32:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614889974164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889974164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889974164 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614889975278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614889975278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "MUL.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/MUL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614889991903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889991903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614889991914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889991914 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random.v(9) " "Verilog HDL information at random.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "random.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/random.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1614889991920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 1 1 " "Found 1 design units, including 1 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614889991921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889991921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_bcd_converter " "Found entity 1: hex_to_bcd_converter" {  } { { "hex_to_bcd_converter.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/hex_to_bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614889991928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889991928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614889991935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889991935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614889991942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889991942 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 lab2.v(5) " "Verilog HDL Expression warning at lab2.v(5): truncated literal to match 1 bits" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 5 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1614889991948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614889991950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889991950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614889992025 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "winner lab2.v(13) " "Verilog HDL or VHDL warning at lab2.v(13): object \"winner\" assigned a value but never read" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614889992026 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_en lab2.v(97) " "Verilog HDL Always Construct warning at lab2.v(97): inferring latch(es) for variable \"counter_en\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1614889992031 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED1 lab2.v(97) " "Verilog HDL Always Construct warning at lab2.v(97): inferring latch(es) for variable \"LED1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1614889992031 "|lab2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lab2.v(158) " "Verilog HDL Case Statement warning at lab2.v(158): case item expression covers a value already covered by a previous case item" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 158 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1614889992032 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED1 lab2.v(120) " "Verilog HDL Always Construct warning at lab2.v(120): inferring latch(es) for variable \"LED1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1614889992033 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED2 lab2.v(120) " "Verilog HDL Always Construct warning at lab2.v(120): inferring latch(es) for variable \"LED2\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1614889992033 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS lab2.v(120) " "Verilog HDL Always Construct warning at lab2.v(120): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1614889992033 "|lab2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MUL_sel lab2.v(120) " "Verilog HDL Always Construct warning at lab2.v(120): inferring latch(es) for variable \"MUL_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1614889992033 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_sel\[0\] lab2.v(120) " "Inferred latch for \"MUL_sel\[0\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992035 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL_sel\[1\] lab2.v(120) " "Inferred latch for \"MUL_sel\[1\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992035 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.COUNTING lab2.v(120) " "Inferred latch for \"NS.COUNTING\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992035 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.WAIT_MS lab2.v(120) " "Inferred latch for \"NS.WAIT_MS\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992035 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.WAIT_FOR_RAND lab2.v(120) " "Inferred latch for \"NS.WAIT_FOR_RAND\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992035 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.RESET lab2.v(120) " "Inferred latch for \"NS.RESET\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992035 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED2\[0\] lab2.v(120) " "Inferred latch for \"LED2\[0\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992035 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED2\[1\] lab2.v(120) " "Inferred latch for \"LED2\[1\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992036 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED2\[2\] lab2.v(120) " "Inferred latch for \"LED2\[2\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992036 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED2\[3\] lab2.v(120) " "Inferred latch for \"LED2\[3\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992036 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED2\[4\] lab2.v(120) " "Inferred latch for \"LED2\[4\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992036 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[0\] lab2.v(120) " "Inferred latch for \"LED1\[0\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992036 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[1\] lab2.v(120) " "Inferred latch for \"LED1\[1\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992036 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[2\] lab2.v(120) " "Inferred latch for \"LED1\[2\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992036 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[3\] lab2.v(120) " "Inferred latch for \"LED1\[3\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992036 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[4\] lab2.v(120) " "Inferred latch for \"LED1\[4\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992036 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[0\] lab2.v(97) " "Inferred latch for \"LED1\[0\]\" at lab2.v(97)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992036 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[1\] lab2.v(97) " "Inferred latch for \"LED1\[1\]\" at lab2.v(97)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992037 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[2\] lab2.v(97) " "Inferred latch for \"LED1\[2\]\" at lab2.v(97)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992037 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[3\] lab2.v(97) " "Inferred latch for \"LED1\[3\]\" at lab2.v(97)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992037 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1\[4\] lab2.v(97) " "Inferred latch for \"LED1\[4\]\" at lab2.v(97)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992037 "|lab2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_en lab2.v(97) " "Inferred latch for \"counter_en\" at lab2.v(97)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992037 "|lab2"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LED1\[4\] lab2.v(120) " "Can't resolve multiple constant drivers for net \"LED1\[4\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992038 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "lab2.v(97) " "Constant driver at lab2.v(97)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 97 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992038 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LED1\[3\] lab2.v(120) " "Can't resolve multiple constant drivers for net \"LED1\[3\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992038 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LED1\[2\] lab2.v(120) " "Can't resolve multiple constant drivers for net \"LED1\[2\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992038 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LED1\[1\] lab2.v(120) " "Can't resolve multiple constant drivers for net \"LED1\[1\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992038 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LED1\[0\] lab2.v(120) " "Can't resolve multiple constant drivers for net \"LED1\[0\]\" at lab2.v(120)" {  } { { "lab2.v" "" { Text "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/lab2.v" 120 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992038 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614889992039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/output_files/lab2.map.smsg " "Generated suppressed messages file C:/Users/Brian/Desktop/School_Assignments/T2/3TB4/labs/lab2/lab2/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992086 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614889992240 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 04 15:33:12 2021 " "Processing ended: Thu Mar 04 15:33:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614889992240 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614889992240 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614889992240 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992240 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614889992910 ""}
