verilog work "netgen/par/Single_Cycle_timesim.v"
verilog work "Single_Cycle_test.v"
