

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Sun Mar 24 16:48:25 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  6.00 ns|  5.000 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      229|      229|  1.374 us|  1.374 us|  230|  230|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_204  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |      228|      228|        57|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     328|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   12|    3060|    2546|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     392|    -|
|Register         |        -|    -|     727|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   12|    3787|    3266|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|       1|       2|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |mul_32s_32s_32_3_1_U2          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U3          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U4          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U5          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U6  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U7  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U8  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U9  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |grp_sqrt_fixed_32_32_s_fu_204  |sqrt_fixed_32_32_s          |        0|   0|  820|  1398|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |Total                          |                            |        0|  12| 3060|  2546|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln19_1_fu_334_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln19_fu_305_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln8_fu_240_p2     |         +|   0|  0|  13|           4|           2|
    |sub_ln19_1_fu_365_p2  |         -|   0|  0|  39|           1|          32|
    |sub_ln19_fu_359_p2    |         -|   0|  0|  39|           1|          32|
    |sub_ln20_1_fu_339_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln20_fu_310_p2    |         -|   0|  0|  39|          32|          32|
    |xf_V_1_fu_295_p2      |         -|   0|  0|  39|          32|          32|
    |xf_V_fu_284_p2        |         -|   0|  0|  39|          32|          32|
    |or_ln8_fu_251_p2      |        or|   0|  0|   3|           3|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 328|         201|         259|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |A_address0                       |   13|          3|    3|          9|
    |B_address0                       |   13|          3|    3|          9|
    |C_address0                       |   13|          3|    3|          9|
    |D_address1                       |   13|          3|    3|          9|
    |D_d1                             |   13|          3|   32|         96|
    |X1_address1                      |   13|          3|    3|          9|
    |X1_d1                            |   13|          3|   32|         96|
    |X2_address1                      |   13|          3|    3|          9|
    |X2_d1                            |   13|          3|   32|         96|
    |ap_NS_fsm                        |  253|         59|    1|         59|
    |grp_sqrt_fixed_32_32_s_fu_204_x  |   13|          3|   32|         96|
    |i_fu_62                          |    9|          2|    4|          8|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  392|         91|  151|        505|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |C_load_1_reg_463     |  32|   0|   32|          0|
    |C_load_reg_422       |  32|   0|   32|          0|
    |add_ln19_1_reg_514   |  32|   0|   32|          0|
    |add_ln19_reg_498     |  32|   0|   32|          0|
    |ap_CS_fsm            |  58|   0|   58|          0|
    |i_fu_62              |   4|   0|    4|          0|
    |mul_ln13_1_reg_473   |  32|   0|   32|          0|
    |mul_ln13_2_reg_483   |  32|   0|   32|          0|
    |mul_ln13_3_reg_488   |  32|   0|   32|          0|
    |mul_ln13_reg_468     |  32|   0|   32|          0|
    |reg_209              |  16|   0|   16|          0|
    |sdiv_ln19_1_reg_530  |  32|   0|   32|          0|
    |sdiv_ln19_reg_540    |  32|   0|   32|          0|
    |sdiv_ln20_1_reg_545  |  32|   0|   32|          0|
    |sdiv_ln20_reg_535    |  32|   0|   32|          0|
    |sub_ln20_1_reg_519   |  32|   0|   32|          0|
    |sub_ln20_reg_503     |  32|   0|   32|          0|
    |temp_A_1_reg_457     |  32|   0|   32|          0|
    |temp_A_reg_416       |  32|   0|   32|          0|
    |temp_B_1_reg_449     |  32|   0|   32|          0|
    |temp_B_reg_408       |  32|   0|   32|          0|
    |trunc_ln8_reg_403    |   3|   0|    3|          0|
    |xf_V_1_reg_493       |  32|   0|   32|          0|
    |xf_V_reg_478         |  32|   0|   32|          0|
    |zext_ln8_reg_378     |   4|   0|   64|         60|
    |zext_ln9_reg_427     |   2|   0|   64|         62|
    +---------------------+----+----+-----+-----------+
    |Total                | 727|   0|  849|        122|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|A_address0         |  out|    3|   ap_memory|             A|         array|
|A_ce0              |  out|    1|   ap_memory|             A|         array|
|A_q0               |   in|   32|   ap_memory|             A|         array|
|B_address0         |  out|    3|   ap_memory|             B|         array|
|B_ce0              |  out|    1|   ap_memory|             B|         array|
|B_q0               |   in|   32|   ap_memory|             B|         array|
|C_address0         |  out|    3|   ap_memory|             C|         array|
|C_ce0              |  out|    1|   ap_memory|             C|         array|
|C_q0               |   in|   32|   ap_memory|             C|         array|
|X1_address1        |  out|    3|   ap_memory|            X1|         array|
|X1_ce1             |  out|    1|   ap_memory|            X1|         array|
|X1_we1             |  out|    1|   ap_memory|            X1|         array|
|X1_d1              |  out|   32|   ap_memory|            X1|         array|
|X2_address1        |  out|    3|   ap_memory|            X2|         array|
|X2_ce1             |  out|    1|   ap_memory|            X2|         array|
|X2_we1             |  out|    1|   ap_memory|            X2|         array|
|X2_d1              |  out|   32|   ap_memory|            X2|         array|
|D_address1         |  out|    3|   ap_memory|             D|         array|
|D_ce1              |  out|    1|   ap_memory|             D|         array|
|D_we1              |  out|    1|   ap_memory|             D|         array|
|D_d1               |  out|   32|   ap_memory|             D|         array|
+-------------------+-----+-----+------------+--------------+--------------+

