Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,11
design__inferred_latch__count,0
design__instance__count,3117
design__instance__area,40484.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0006238349014893174
power__switching__total,0.00016954132297541946
power__leakage__total,0.0000015807380577825825
power__total,0.0007949569844640791
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.3324390024024117
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.9729892722476765
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10712681045461525
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.5913444346017
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.107127
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.122669
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,1.1529379999265033
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,1.9954152228678417
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6225434788328758
timing__setup__ws__corner:nom_slow_1p08V_125C,10.57261241813354
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.622543
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.773538
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.632413583845544
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,1.354602246491945
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29321385038789527
timing__setup__ws__corner:nom_typ_1p20V_25C,12.477518926805104
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.293214
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.256105
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,1.1529379999265033
clock__skew__worst_setup,0.9729892722476765
timing__hold__ws,0.10712681045461525
timing__setup__ws,10.57261241813354
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107127
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.773538
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3117
design__instance__area__stdcell,40484.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.673519
design__instance__utilization__stdcell,0.673519
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,8
design__instance__area__class:buffer,116.122
design__instance__count__class:inverter,120
design__instance__area__class:inverter,696.73
design__instance__count__class:sequential_cell,213
design__instance__area__class:sequential_cell,10048.1
design__instance__count__class:multi_input_combinational_cell,2230
design__instance__area__class:multi_input_combinational_cell,22050.4
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,496
design__instance__area__class:timing_repair_buffer,7123.33
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,75511.5
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,313
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,3348
route__net__special,2
route__drc_errors__iter:0,2157
route__wirelength__iter:0,84777
route__drc_errors__iter:1,1038
route__wirelength__iter:1,84111
route__drc_errors__iter:2,1082
route__wirelength__iter:2,83866
route__drc_errors__iter:3,164
route__wirelength__iter:3,83291
route__drc_errors__iter:4,27
route__wirelength__iter:4,83290
route__drc_errors__iter:5,4
route__wirelength__iter:5,83290
route__drc_errors__iter:6,0
route__wirelength__iter:6,83291
route__drc_errors,0
route__wirelength,83291
route__vias,20924
route__vias__singlecut,20924
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,555.095
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,146
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,146
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,146
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,146
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000140819
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000131821
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000044755
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000131821
design_powergrid__voltage__worst,0.0000131821
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000140819
design_powergrid__drop__worst__net:VPWR,0.0000140819
design_powergrid__voltage__worst__net:VGND,0.0000131821
design_powergrid__drop__worst__net:VGND,0.0000131821
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000004779999999999999974278387659953892807607189752161502838134765625
ir__drop__worst,0.00001410000000000000052661867921965921368609997443854808807373046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
