Formal verification of phase-locked loops using reachability analysis and continuization.	Matthias Althoff,Soner Yaldiz,Akshay Rajhans,Xin Li 0001,Bruce H. Krogh,Larry T. Pileggi	10.1109/ICCAD.2011.6105400
ModSpec: An open, flexible specification framework for multi-domain device modelling.	David Amsallem,Jaijeet S. Roychowdhury	10.1109/ICCAD.2011.6105356
A trace compression algorithm targeting power estimation of long benchmarks.	Andrey Ayupov,Steven M. Burns	10.1109/ICCAD.2011.6105406
The role of EDA in digital print automation and infrastructure optimization.	Krishnendu Chakrabarty,Gary Dispoto,Rick Bellamy,Jun Zeng 0001	10.1109/ICCAD.2011.6105320
Timing ECO optimization via Bézier curve smoothing and fixability identification.	Hua-Yu Chang,Iris Hui-Ru Jiang,Yao-Wen Chang	10.1109/ICCAD.2011.6105412
Simulation-based signal selection for state restoration in silicon debug.	Debapriya Chatterjee,Calvin McCarter,Valeria Bertacco	10.1109/ICCAD.2011.6105391
A low-swing crossbar and link generator for low-power networks-on-chip.	Chia-Hsin Owen Chen,Sunghyun Park 0002,Tushar Krishna,Li-Shiuan Peh	10.1109/ICCAD.2011.6105418
Heterogeneous B∗-trees for analog placement with symmetry and regularity considerations.	Pang-Yen Chou,Hung-Chih Ou,Yao-Wen Chang	10.1109/ICCAD.2011.6105378
On the preconditioner of conjugate gradient method - A power grid simulation perspective.	Chung-Han Chou,Nien-Yu Tsai,Hao Yu 0001,Che-Rung Lee,Yiyu Shi 0001,Shih-Chieh Chang	10.1109/ICCAD.2011.6105374
Useful-skew clock optimization for multi-power mode designs.	Hsuan-Ming Chou,Hao Yu,Shih-Chieh Chang	10.1109/ICCAD.2011.6105398
PRICE: Power reduction by placement and clock-network co-synthesis for pulsed-latch designs.	Yi-Lin Chuang,Hong-Ting Lin,Tsung-Yi Ho,Yao-Wen Chang,Diana Marculescu	10.1109/ICCAD.2011.6105310
Identifying the optimal energy-efficient operating points of parallel workloads.	Ryan Cochran,Can Hankendi,Ayse K. Coskun,Sherief Reda	10.1109/ICCAD.2011.6105393
A methodology for local resonant clock synthesis using LC-assisted local clock buffers.	Walter James Condley,Xuchu Hu,Matthew R. Guthaus	10.1109/ICCAD.2011.6105376
Assuring application-level correctness against soft errors.	Jason Cong,Karthik Gururaj	10.1109/ICCAD.2011.6105319
ATree-based topology synthesis for on-chip network.	Jason Cong,Yuhui Huang,Bo Yuan	10.1109/ICCAD.2011.6105399
Combined loop transformation and hierarchy allocation for data reuse optimization.	Jason Cong,Peng Zhang 0007,Yi Zou	10.1109/ICCAD.2011.6105324
A framework for accelerating neuromorphic-vision algorithms on FPGAs.	Michael DeBole,Ahmed Al-Maashri,Matthew Cotter,Chi-Li Yu,Chaitali Chakrabarti,Vijaykrishnan Narayanan	10.1109/ICCAD.2011.6105351
Post-silicon bug diagnosis with inconsistent executions.	Andrew DeOrio,Daya Shanker Khudia,Valeria Bertacco	10.1109/ICCAD.2011.6105414
Optimizing data locality using array tiling.	Wei Ding 0008,Yuanrui Zhang,Jun Liu 0008,Mahmut T. Kandemir	10.1109/ICCAD.2011.6105318
Synthesis of parallel binary machines.	Elena Dubrova	10.1109/ICCAD.2011.6105326
Clocking design automation in Intel&apos;s Core i7 and future designs.	Ali M. El-Husseini,Matthew Morrise	10.1109/ICCAD.2011.6105341
Modeling and estimation of power supply noise using linear programming.	Farshad Firouzi,Saman Kiamehr,Mehdi Baradaran Tahoori	10.1109/ICCAD.2011.6105382
A jumper insertion algorithm under antenna ratio and timing constraints.	Xin Gao,Luca Macchiarulo	10.1109/ICCAD.2011.6105344
A framework for double patterning-enabled design.	Rani S. Ghaida,Kanak B. Agarwal,Sani R. Nassif,Xin Yuan,Lars Liebmann,Puneet Gupta 0001	10.1109/ICCAD.2011.6105299
Modeling the computational efficiency of 2-D and 3-D silicon processors for early-chip planning.	Matthew Grange,Axel Jantsch,Roshan Weerasekera,Dinesh Pamunuwa	10.1109/ICCAD.2011.6105347
Improving dual Vt technology by simultaneous gate sizing and mechanical stress optimization.	Junjun Gu,Gang Qu 0001,Lin Yuan,Cheng Zhuo	10.1109/ICCAD.2011.6105410
Exploring high throughput computing paradigm for global routing.	Yiding Han,Dean Michael Ancajas,Koushik Chakraborty,Sanghamitra Roy	10.1109/ICCAD.2011.6105345
Statistical aging analysis with process variation consideration.	Sangwoo Han,Joohee Choung,Byung-Su Kim,Bong Hyun Lee,Hungbok Choi,Juho Kim	10.1109/ICCAD.2011.6105362
CIPARSim: Cache intersection property assisted rapid single-pass FIFO cache simulation technique.	Mohammad Shihabul Haque,Jorgen Peddersen,Sri Parameswaran	10.1109/ICCAD.2011.6105316
Ripple: An effective routability-driven placer by iterative cell movement.	Xu He,Tao Huang 0016,Linfu Xiao,Haitong Tian,Guxin Cui,Evangeline F. Y. Young	10.1109/ICCAD.2011.6105308
Escape routing for staggered-pin-array PCBs.	Yuan-Kai Ho,Hsu-Chieh Lee,Yao-Wen Chang	10.1109/ICCAD.2011.6105346
Routability-driven analytical placement for mixed-size circuit designs.	Meng-Kai Hsu,Sheng Chou,Tzu-Hen Lin,Yao-Wen Chang	10.1109/ICCAD.2011.6105309
Fast statistical model of TiO2 thin-film memristor and design implication.	Miao Hu,Hai Li 0001,Robinson E. Pino	10.1109/ICCAD.2011.6105353
Progress and outlook for STT-MRAM.	Yiming Huai,Yuchen Zhou,Ioan Tudosa,Roger Malmhall,Rajiv Ranjan,Jing Zhang	10.1109/ICCAD.2011.6105332
Reliability-oriented broadcast electrode-addressing for pin-constrained digital microfluidic biochips.	Tsung-Wei Huang,Tsung-Yi Ho,Krishnendu Chakrabarty	10.1109/ICCAD.2011.6105367
Match and replace - A functional ECO engine for multi-error circuit rectification.	Shao-Lun Huang,Wei-Hsun Lin,Chung-Yang (Ric) Huang	10.1109/ICCAD.2011.6105358
Chemical-mechanical polishing aware application-specific 3D NoC design.	Wooyoung Jang,Ou He,Jae-Seok Yang,David Z. Pan	10.1109/ICCAD.2011.6105327
System-level application-aware dynamic power management in adaptive pipelined MPSoCs for multimedia.	Haris Javaid,Muhammad Shafique 0001,Jörg Henkel,Sri Parameswaran	10.1109/ICCAD.2011.6105394
Mitigating FPGA interconnect soft errors by in-place LUT inversion.	Naifeng Jing,Ju-Yueh Lee,Weifeng He,Zhigang Mao,Lei He 0001	10.1109/ICCAD.2011.6105389
Efficient analytical macromodeling of large analog circuits by Transfer Function Trajectories.	Dimitri de Jonghe,Georges G. E. Gielen	10.1109/ICCAD.2011.6105311
Universal statistical cure for predicting memory loss.	Rajiv V. Joshi,Rouwaida Kanj,Peiyuan Wang,Hai Li 0001	10.1109/ICCAD.2011.6105333
Full-chip through-silicon-via interfacial crack analysis and optimization for 3D IC.	Moongon Jung,Xi Liu,Suresh K. Sitaraman,David Z. Pan,Sung Kyu Lim	10.1109/ICCAD.2011.6105386
Improving shared cache behavior of multithreaded object-oriented applications in multicores.	Mahmut T. Kandemir,Shekhar Srikantaiah,Seung Woo Son 0001	10.1109/ICCAD.2011.6105315
Accelerated statistical simulation via on-demand Hermite spline interpolations.	Rouwaida Kanj,Tong Li,Rajiv V. Joshi,Kanak Agarwal,Ali Sadigh,David Winston,Sani R. Nassif	10.1109/ICCAD.2011.6105354
A robust architecture for post-silicon skew tuning.	Mac Y. C. Kao,Kun-Ting Tsai,Shih-Chieh Chang	10.1109/ICCAD.2011.6105417
Synchronous elasticization at a reduced cost: Utilizing the ultra simple fork and controller merging.	Eliyah Kilada,Kenneth S. Stevens	10.1109/ICCAD.2011.6105420
Low-power multiple-bit upset tolerant memory optimization.	Seokjoong Kim,Matthew R. Guthaus	10.1109/ICCAD.2011.6105388
A SimPLR method for routability-driven placement.	Myung-Chul Kim,Jin Hu,Dongjin Lee,Igor L. Markov	10.1109/ICCAD.2011.6105307
Balanced reconfiguration of storage banks in a hybrid electrical energy storage system.	Younghyun Kim 0001,Sangyoung Park,Yanzhi Wang,Qing Xie 0001,Naehyuck Chang,Massimo Poncino,Massoud Pedram	10.1109/ICCAD.2011.6105395
Co-design of channel buffers and crossbar organizations in NoCs architectures.	Avinash Karanth Kodi,Randy Morris,Dominic DiTomaso,Ashwini Sarathy,Ahmed Louri	10.1109/ICCAD.2011.6105329
Myth busters: Microprocessor clocking is from Mars, ASICs clocking is from Venus.	Joseph N. Kozhaya,Phillip J. Restle,Haifeng Qian	10.1109/ICCAD.2011.6105340
Neuromorphic modeling abstractions and simulation of large-scale cortical networks.	Jeffrey L. Krichmar,Nikil D. Dutt,Jayram Moorkanikara Nageswaran,Micah Richert	10.1109/ICCAD.2011.6105350
On rewiring and simplification for canonicity in threshold logic circuits.	Pin-Yi Kuo,Chun-Yao Wang,Ching-Yi Huang	10.1109/ICCAD.2011.6105360
On proving the efficiency of alternative RF tests.	Nathan Kupp,Haralampos-G. D. Stratigopoulos,Petros Drineas,Yiorgos Makris	10.1109/ICCAD.2011.6105415
In-system and on-the-fly clock tuning mechanism to combat lifetime performance degradation.	Zahra Lak,Nicola Nicolici	10.1109/ICCAD.2011.6105365
REBEL and TDC: Two embedded test structures for on-chip measurements of within-die path delay variations.	Charles Lamech,Jim Aarestad,Jim Plusquellic,Reza M. Rad,Kanak Agarwal	10.1109/ICCAD.2011.6105322
High-level synthesis with distributed controller for fast timing closure.	Seokhyun Lee,Kiyoung Choi	10.1109/ICCAD.2011.6105325
Multilevel tree fusion for robust clock networks.	Dongjin Lee,Igor L. Markov	10.1109/ICCAD.2011.6105396
2011 TAU power grid simulation contest: Benchmark suite and results.	Zhuo Li 0001,Raju Balasubramanian,Frank Liu 0001,Sani R. Nassif	10.1109/ICCAD.2011.6105371
Fast statistical timing analysis for circuits with Post-Silicon Tunable clock buffers.	Bing Li 0005,Ning Chen 0006	10.1109/ICCAD.2011.6105314
CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques.	Sheng Li 0007,Ke Chen 0020,Jung Ho Ahn,Jay B. Brockman,Norman P. Jouppi	10.1109/ICCAD.2011.6105405
Variation-aware electromigration analysis of power/ground networks.	Di-An Li,Malgorzata Marek-Sadowska	10.1109/ICCAD.2011.6105387
Doppler: DPL-aware and OPC-friendly gridless detailed routing with mask density balancing.	Yen-Hung Lin,Yongchan Ban,David Z. Pan,Yih-Lang Li	10.1109/ICCAD.2011.6105343
Detecting stability faults in sub-threshold SRAMs.	Chen-Wei Lin,Hao-Yu Yang,Chin-Yuan Huang,Hung-Hsin Chen,Mango Chia-Tso Chao	10.1109/ICCAD.2011.6105301
Towards completely automatic decoder synthesis.	Hsiou-Yuan Liu,Yen-Cheng Chou,Chen-Hsuan Lin,Jie-Hong R. Jiang	10.1109/ICCAD.2011.6105359
High-quality global routing for multiple dynamic supply voltage designs.	Wen-Hao Liu,Yih-Lang Li,Kai-Yuan Chao	10.1109/ICCAD.2011.6105338
Debugging with dominance: On-the-fly RTL debug solution implications.	Hratch Mangassarian,Andreas G. Veneris,Duncan Exon Smith,Sean Safarpour	10.1109/ICCAD.2011.6105390
Algorithmic tuning of clock trees and derived non-tree structures.	Igor L. Markov,Dongjin Lee	10.1109/ICCAD.2011.6105342
Progress in CMOS-memristor integration.	Gilberto Medeiros-Ribeiro,Janice H. Nickel,J. Joshua Yang	10.1109/ICCAD.2011.6105335
Structure preserving reduced-order modeling of linear periodic time-varying systems.	Ting Mei,Heidi Thornquist,Eric R. Keiter,Scott A. Hutchinson	10.1109/ICCAD.2011.6105355
Delay optimization using SOP balancing.	Alan Mishchenko,Robert K. Brayton,Stephen Jang,Victor N. Kravets	10.1109/ICCAD.2011.6105357
Massively parallel programming models used as hardware description languages: The OpenCL case.	Muhsen Owaida,Nikolaos Bellas,Christos D. Antonopoulos,Konstantis Daloukas,Charalambos Antoniadis	10.1109/ICCAD.2011.6105349
Gate sizing and device technology selection algorithms for high-performance industrial designs.	Muhammet Mustafa Ozdal,Steven M. Burns,Jiang Hu	10.1109/ICCAD.2011.6105409
Implementation of pulsed-latch and pulsed-register circuits to minimize clocking power.	Seungwhun Paik,Gi-Joon Nam,Youngsoo Shin	10.1109/ICCAD.2011.6105397
Electromigration modeling and full-chip reliability analysis for BEOL interconnect in TSV-based 3D ICs.	Mohit Pathak,Jiwoo Pak,David Z. Pan,Sung Kyu Lim	10.1109/ICCAD.2011.6105385
Hybrid CMOS/Magnetic Process Design Kit and application to the design of high-performances non-volatile logic circuits.	Guillaume Prenat,Bernard Dieny,Jean-Pierre Nozieres,Gregory di Pendina,Kholdoun Torki	10.1109/ICCAD.2011.6105334
Accelerating RTL simulation with GPUs.	Hao Qian,Yangdong Deng	10.1109/ICCAD.2011.6105404
Temperature aware statistical static timing analysis.	Artem Rogachev,Lu Wan,Deming Chen	10.1109/ICCAD.2011.6105313
Alternative design methodologies for the next generation logic switch.	Davide Sacchetto,Michele De Marchi,Giovanni De Micheli,Yusuf Leblebici	10.1109/ICCAD.2011.6105331
Application-aware deadlock-free oblivious routing based on extended turn-model.	Ali Shafiee,Mahdy Zolghadr,Mohammad Arjomand,Hamid Sarbazi-Azad	10.1109/ICCAD.2011.6105328
Inferring assertion for complementary synthesis.	ShengYu Shen,Ying Qin,Jianmin Zhang	10.1109/ICCAD.2011.6105361
Congestion analysis for global routing via integer programming.	Hamid Shojaei,Azadeh Davoodi,Jeffrey T. Linderoth	10.1109/ICCAD.2011.6105337
Keynote address: Design of secure systems - Where are the EDA tools?	Georg Sigl	10.1109/ICCAD.2011.6105292
PTrace: Derivative-free local tracing of bicriterial design tradeoffs.	Amith Singhee	10.1109/ICCAD.2011.6105375
The STeTSiMS STT-RAM simulation and modeling system.	Clinton Wills Smullen IV,Anurag Nigam,Sudhanva Gurumurthi,Mircea R. Stan	10.1109/ICCAD.2011.6105348
Defect-tolerant logic implementation onto nanocrossbars by exploiting mapping and morphing simultaneously.	Yehua Su,Wenjing Rao	10.1109/ICCAD.2011.6105368
The future of clock network synthesis.	Cliff C. N. Sze	10.1109/ICCAD.2011.6105339
Optimal layout decomposition for double patterning technology.	Xiaoping Tang,Minsik Cho	10.1109/ICCAD.2011.6105298
Test-data volume and scan-power reduction with low ATE interface for multi-core SoCs.	Vasileios Tenentes,Xrysovalantis Kavousianos	10.1109/ICCAD.2011.6105413
GPU programming for EDA with OpenCL.	Rasit Onur Topaloglu,Benedict R. Gaster	10.1109/ICCAD.2011.6105306
A corner stitching compliant B∗-tree representation and its applications to analog placement.	Hui-Fang Tsao,Pang-Yen Chou,Shih-Lun Huang,Yao-Wen Chang,Mark Po-Hung Lin,Duan-Ping Chen,Dick Liu	10.1109/ICCAD.2011.6105377
Failure diagnosis of asymmetric aging under NBTI.	Jyothi Bhaskarr Velamala,Venkatesa Ravi,Yu Cao 0001	10.1109/ICCAD.2011.6105364
Automatic formal verification of multithreaded pipelined microprocessors.	Miroslav N. Velev,Ping Gao 0002	10.1109/ICCAD.2011.6105403
MACACO: Modeling and analysis of circuits for approximate computing.	Rangharajan Venkatesan,Amit Agarwal 0001,Kaushik Roy 0001,Anand Raghunathan	10.1109/ICCAD.2011.6105401
The approximation scheme for peak power driven voltage partitioning.	Jia Wang,Xiaodao Chen,Chen Liao,Shiyan Hu	10.1109/ICCAD.2011.6105411
A theoretical probabilistic simulation framework for dynamic power estimation.	Lei Wang,Markus Olbrich,Erich Barke,Thomas Büchner,Markus Bühler,Philipp V. Panitz	10.1109/ICCAD.2011.6105407
Full-chip runtime error-tolerant thermal estimation and prediction for practical thermal management.	Hai Wang 0002,Sheldon X.-D. Tan,Guangdeng Liao,Rafael Quintanilla,Ashish Gupta 0007	10.1109/ICCAD.2011.6105408
A heterogeneous accelerator platform for multi-subject voxel-based brain network analysis.	Yu Wang 0002,Mo Xu,Ling Ren 0001,Xiaorui Zhang,Di Wu 0013,Yong He 0002,Ningyi Xu,Huazhong Yang	10.1109/ICCAD.2011.6105352
Robust passive hardware metering.	Sheng Wei 0001,Ani Nahapetian,Miodrag Potkonjak	10.1109/ICCAD.2011.6105421
Carbon nanotube imperfection-immune digital VLSI: Frequently asked questions updated.	Hai Wei,Jie Zhang 0007,Lan Wei,Nishant Patil,Albert Lin,Max M. Shulaker,Hong-Yu Chen,H.-S. Philip Wong,Subhasish Mitra	10.1109/ICCAD.2011.6105330
Fast analog layout prototyping for nanometer design migration.	Yi-Peng Weng,Hung-Ming Chen,Tung-Chieh Chen,Po-Cheng Pan,Chien-Hung Chen,Wei-Zen Chen	10.1109/ICCAD.2011.6105379
Toward an extremely-high-throughput and even-distribution pattern generator for the constrained random simulation techniques.	Bo-Han Wu,Chun-Ju Yang,Chia-Cheng Tso,Chung-Yang (Ric) Huang	10.1109/ICCAD.2011.6105392
Vectorless verification of RLC power grids with transient current constraints.	Xuanxing Xiong,Jia Wang	10.1109/ICCAD.2011.6105384
MGR: Multi-level global router.	Yue Xu,Chris Chu	10.1109/ICCAD.2011.6105336
Device-architecture co-optimization of STT-RAM based memory for low power embedded systems.	Cong Xu,Dimin Niu,Xiaochun Zhu,Seung H. Kang,Matt Nowak,Yuan Xie 0001	10.1109/ICCAD.2011.6105369
A new method for multiparameter robust stability distribution analysis of linear analog circuits.	Changhao Yan,Sheng-Guo Wang,Xuan Zeng 0001	10.1109/ICCAD.2011.6105363
Fast poisson solver preconditioned method for robust power grid analysis.	Jianlei Yang 0001,Yici Cai,Qiang Zhou 0001,Jin Shi	10.1109/ICCAD.2011.6105381
PowerRush: A linear simulator for power grid.	Jianlei Yang 0001,Zuowei Li,Yici Cai,Qiang Zhou 0001	10.1109/ICCAD.2011.6105372
Unequal-error-protection codes in SRAMs for mobile multimedia applications.	Xuebei Yang,Kartik Mohanram	10.1109/ICCAD.2011.6105300
Online clock skew tuning for timing speculation.	Rong Ye,Feng Yuan,Qiang Xu 0001	10.1109/ICCAD.2011.6105366
Cooperative parallelization.	Praveen Yedlapalli,Emre Kultursay,Mahmut T. Kandemir	10.1109/ICCAD.2011.6105317
Property-specific sequential invariant extraction for SAT-based unbounded model checking.	Hu-Hsi Yeh,Cheng-Yin Wu,Chung-Yang (Ric) Huang	10.1109/ICCAD.2011.6105402
Statistical defect-detection analysis of test sets using readily-available tester data.	Xiaochun Yu,R. D. (Shawn) Blanton	10.1109/ICCAD.2011.6105416
Layout decomposition for triple patterning lithography.	Bei Yu 0001,Kun Yuan,Boyang Zhang,Duo Ding,David Z. Pan	10.1109/ICCAD.2011.6105297
Pseudo-functional testing for small delay defects considering power supply noise effects.	Feng Yuan,Xiao Liu 0011,Qiang Xu 0001	10.1109/ICCAD.2011.6105302
A low-power memory architecture with application-aware power management for motion &amp; disparity estimation in Multiview Video Coding.	Bruno Zatt,Muhammad Shafique 0001,Sergio Bampi,Jörg Henkel	10.1109/ICCAD.2011.6105303
Fast static analysis of power grids: Algorithms and implementations.	Zhiyu Zeng,Tong Xu 0004,Zhuo Feng,Peng Li 0001	10.1109/ICCAD.2011.6105373
Toward efficient spatial variation decomposition via sparse regression.	Wangyang Zhang,Karthik Balakrishnan,Xin Li 0001,Duane S. Boning,Rob A. Rutenbar	10.1109/ICCAD.2011.6105321
Model order reduction of fully parameterized systems by recursive least square optimization.	Zheng Zhang 0005,Ibrahim M. Elfadel,Luca Daniel	10.1109/ICCAD.2011.6105380
STT-RAM cell design optimization for persistent and non-persistent error rate reduction: A statistical design view.	Yaojun Zhang,Xiaobin Wang,Yiran Chen 0001	10.1109/ICCAD.2011.6105370
Accelerating aerial image simulation with GPU.	Hongbo Zhang 0001,Tan Yan,Martin D. F. Wong,Sanjay J. Patel	10.1109/ICCAD.2011.6105323
Exploring heterogeneous NoC design space.	Hui Zhao 0013,Mahmut T. Kandemir,Wei Ding 0008,Mary Jane Irwin	10.1109/ICCAD.2011.6105419
Feedback control based cache reliability enhancement for emerging multicores.	Hui Zhao 0013,Akbar Sharifi,Shekhar Srikantaiah,Mahmut T. Kandemir	10.1109/ICCAD.2011.6105305
Power grid analysis with hierarchical support graphs.	Xueqian Zhao,Jia Wang,Zhuo Feng,Shiyan Hu	10.1109/ICCAD.2011.6105383
Bandwidth-aware reconfigurable cache design with hybrid memory technologies.	Jishen Zhao,Cong Xu,Yuan Xie 0001	10.1109/ICCAD.2011.6105304
Optimal statistical chip disposition.	Vladimir Zolotov,Jinjun Xiong	10.1109/ICCAD.2011.6105312
2011 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2011, San Jose, California, USA, November 7-10, 2011	Joel R. Phillips,Alan J. Hu,Helmut Graeb	
