
InterrupcaoDeteccaoBordo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004460  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404460  00404460  00014460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20000000  00404468  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000010c  200009d0  00404e38  000209d0  2**2
                  ALLOC
  4 .stack        00003004  20000adc  00404f44  000209d0  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209fa  2**0
                  CONTENTS, READONLY
  7 .debug_info   00012590  00000000  00000000  00020a53  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002a57  00000000  00000000  00032fe3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00003da0  00000000  00000000  00035a3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000918  00000000  00000000  000397da  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000878  00000000  00000000  0003a0f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00015211  00000000  00000000  0003a96a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000bd53  00000000  00000000  0004fb7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00056464  00000000  00000000  0005b8ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002014  00000000  00000000  000b1d34  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e0 3a 00 20 c1 0c 40 00 bd 0c 40 00 bd 0c 40 00     .:. ..@...@...@.
  400010:	bd 0c 40 00 bd 0c 40 00 bd 0c 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	bd 0c 40 00 bd 0c 40 00 00 00 00 00 bd 0c 40 00     ..@...@.......@.
  40003c:	bd 0c 40 00 bd 0c 40 00 bd 0c 40 00 bd 0c 40 00     ..@...@...@...@.
  40004c:	bd 0c 40 00 bd 0c 40 00 bd 0c 40 00 bd 0c 40 00     ..@...@...@...@.
  40005c:	bd 0c 40 00 bd 0c 40 00 bd 0c 40 00 00 00 00 00     ..@...@...@.....
  40006c:	49 07 40 00 5d 07 40 00 71 07 40 00 bd 0c 40 00     I.@.].@.q.@...@.
  40007c:	bd 0c 40 00 00 00 00 00 00 00 00 00 bd 0c 40 00     ..@...........@.
  40008c:	bd 0c 40 00 bd 0c 40 00 bd 0c 40 00 bd 0c 40 00     ..@...@...@...@.
  40009c:	bd 0c 40 00 bd 0c 40 00 bd 0c 40 00 bd 0c 40 00     ..@...@...@...@.
  4000ac:	bd 0c 40 00 bd 0c 40 00 bd 0c 40 00 bd 0c 40 00     ..@...@...@...@.
  4000bc:	bd 0c 40 00 bd 0c 40 00 bd 0c 40 00 bd 0c 40 00     ..@...@...@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009d0 	.word	0x200009d0
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00404468 	.word	0x00404468

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00404468 	.word	0x00404468
  40012c:	200009d4 	.word	0x200009d4
  400130:	00404468 	.word	0x00404468
  400134:	00000000 	.word	0x00000000

00400138 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400138:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40013a:	480e      	ldr	r0, [pc, #56]	; (400174 <sysclk_init+0x3c>)
  40013c:	4b0e      	ldr	r3, [pc, #56]	; (400178 <sysclk_init+0x40>)
  40013e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400140:	213e      	movs	r1, #62	; 0x3e
  400142:	2000      	movs	r0, #0
  400144:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x44>)
  400146:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400148:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x48>)
  40014a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40014c:	2800      	cmp	r0, #0
  40014e:	d0fc      	beq.n	40014a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400150:	4b0c      	ldr	r3, [pc, #48]	; (400184 <sysclk_init+0x4c>)
  400152:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400154:	4a0c      	ldr	r2, [pc, #48]	; (400188 <sysclk_init+0x50>)
  400156:	4b0d      	ldr	r3, [pc, #52]	; (40018c <sysclk_init+0x54>)
  400158:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40015a:	4c0d      	ldr	r4, [pc, #52]	; (400190 <sysclk_init+0x58>)
  40015c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40015e:	2800      	cmp	r0, #0
  400160:	d0fc      	beq.n	40015c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400162:	2010      	movs	r0, #16
  400164:	4b0b      	ldr	r3, [pc, #44]	; (400194 <sysclk_init+0x5c>)
  400166:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400168:	4b0b      	ldr	r3, [pc, #44]	; (400198 <sysclk_init+0x60>)
  40016a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40016c:	4801      	ldr	r0, [pc, #4]	; (400174 <sysclk_init+0x3c>)
  40016e:	4b02      	ldr	r3, [pc, #8]	; (400178 <sysclk_init+0x40>)
  400170:	4798      	blx	r3
  400172:	bd10      	pop	{r4, pc}
  400174:	07270e00 	.word	0x07270e00
  400178:	00400e7d 	.word	0x00400e7d
  40017c:	004007e9 	.word	0x004007e9
  400180:	0040083d 	.word	0x0040083d
  400184:	0040084d 	.word	0x0040084d
  400188:	20133f01 	.word	0x20133f01
  40018c:	400e0400 	.word	0x400e0400
  400190:	0040085d 	.word	0x0040085d
  400194:	00400785 	.word	0x00400785
  400198:	00400d6d 	.word	0x00400d6d

0040019c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40019c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4001a0:	b980      	cbnz	r0, 4001c4 <_read+0x28>
  4001a2:	460c      	mov	r4, r1
  4001a4:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4001a6:	2a00      	cmp	r2, #0
  4001a8:	dd0f      	ble.n	4001ca <_read+0x2e>
  4001aa:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4001ac:	4e08      	ldr	r6, [pc, #32]	; (4001d0 <_read+0x34>)
  4001ae:	4d09      	ldr	r5, [pc, #36]	; (4001d4 <_read+0x38>)
  4001b0:	6830      	ldr	r0, [r6, #0]
  4001b2:	4621      	mov	r1, r4
  4001b4:	682b      	ldr	r3, [r5, #0]
  4001b6:	4798      	blx	r3
		ptr++;
  4001b8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4001ba:	42bc      	cmp	r4, r7
  4001bc:	d1f8      	bne.n	4001b0 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4001be:	4640      	mov	r0, r8
  4001c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001c4:	f04f 38ff 	mov.w	r8, #4294967295
  4001c8:	e7f9      	b.n	4001be <_read+0x22>
	for (; len > 0; --len) {
  4001ca:	4680      	mov	r8, r0
  4001cc:	e7f7      	b.n	4001be <_read+0x22>
  4001ce:	bf00      	nop
  4001d0:	20000ab0 	.word	0x20000ab0
  4001d4:	20000aa4 	.word	0x20000aa4

004001d8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  4001d8:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4001da:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4001de:	4b46      	ldr	r3, [pc, #280]	; (4002f8 <board_init+0x120>)
  4001e0:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001e2:	200b      	movs	r0, #11
  4001e4:	4c45      	ldr	r4, [pc, #276]	; (4002fc <board_init+0x124>)
  4001e6:	47a0      	blx	r4
  4001e8:	200c      	movs	r0, #12
  4001ea:	47a0      	blx	r4
  4001ec:	200d      	movs	r0, #13
  4001ee:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4001f0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001f4:	2013      	movs	r0, #19
  4001f6:	4c42      	ldr	r4, [pc, #264]	; (400300 <board_init+0x128>)
  4001f8:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4001fa:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001fe:	2014      	movs	r0, #20
  400200:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400202:	4940      	ldr	r1, [pc, #256]	; (400304 <board_init+0x12c>)
  400204:	2023      	movs	r0, #35	; 0x23
  400206:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400208:	493f      	ldr	r1, [pc, #252]	; (400308 <board_init+0x130>)
  40020a:	204c      	movs	r0, #76	; 0x4c
  40020c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40020e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400212:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400216:	483d      	ldr	r0, [pc, #244]	; (40030c <board_init+0x134>)
  400218:	4b3d      	ldr	r3, [pc, #244]	; (400310 <board_init+0x138>)
  40021a:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  40021c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400220:	2000      	movs	r0, #0
  400222:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400224:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400228:	2008      	movs	r0, #8
  40022a:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  40022c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400230:	2052      	movs	r0, #82	; 0x52
  400232:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400234:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400238:	200c      	movs	r0, #12
  40023a:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40023c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400240:	200d      	movs	r0, #13
  400242:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400244:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400248:	200e      	movs	r0, #14
  40024a:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  40024c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400250:	200b      	movs	r0, #11
  400252:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400254:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400258:	2015      	movs	r0, #21
  40025a:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  40025c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400260:	2016      	movs	r0, #22
  400262:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400264:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400268:	2017      	movs	r0, #23
  40026a:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  40026c:	2017      	movs	r0, #23
  40026e:	4b29      	ldr	r3, [pc, #164]	; (400314 <board_init+0x13c>)
  400270:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400272:	4d29      	ldr	r5, [pc, #164]	; (400318 <board_init+0x140>)
  400274:	4629      	mov	r1, r5
  400276:	2040      	movs	r0, #64	; 0x40
  400278:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  40027a:	4629      	mov	r1, r5
  40027c:	2041      	movs	r0, #65	; 0x41
  40027e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400280:	4629      	mov	r1, r5
  400282:	2042      	movs	r0, #66	; 0x42
  400284:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400286:	4629      	mov	r1, r5
  400288:	2043      	movs	r0, #67	; 0x43
  40028a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  40028c:	4629      	mov	r1, r5
  40028e:	2044      	movs	r0, #68	; 0x44
  400290:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400292:	4629      	mov	r1, r5
  400294:	2045      	movs	r0, #69	; 0x45
  400296:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400298:	4629      	mov	r1, r5
  40029a:	2046      	movs	r0, #70	; 0x46
  40029c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  40029e:	4629      	mov	r1, r5
  4002a0:	2047      	movs	r0, #71	; 0x47
  4002a2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  4002a4:	4629      	mov	r1, r5
  4002a6:	204b      	movs	r0, #75	; 0x4b
  4002a8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  4002aa:	4629      	mov	r1, r5
  4002ac:	2048      	movs	r0, #72	; 0x48
  4002ae:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  4002b0:	4629      	mov	r1, r5
  4002b2:	204f      	movs	r0, #79	; 0x4f
  4002b4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  4002b6:	4629      	mov	r1, r5
  4002b8:	2053      	movs	r0, #83	; 0x53
  4002ba:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4002bc:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4002c0:	204d      	movs	r0, #77	; 0x4d
  4002c2:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  4002c4:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  4002c8:	4629      	mov	r1, r5
  4002ca:	2010      	movs	r0, #16
  4002cc:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  4002ce:	4629      	mov	r1, r5
  4002d0:	2011      	movs	r0, #17
  4002d2:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4002d4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002d8:	200c      	movs	r0, #12
  4002da:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4002dc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002e0:	200d      	movs	r0, #13
  4002e2:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4002e4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002e8:	200e      	movs	r0, #14
  4002ea:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  4002ec:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002f0:	200b      	movs	r0, #11
  4002f2:	47a0      	blx	r4
  4002f4:	bd38      	pop	{r3, r4, r5, pc}
  4002f6:	bf00      	nop
  4002f8:	400e1450 	.word	0x400e1450
  4002fc:	00400879 	.word	0x00400879
  400300:	00400479 	.word	0x00400479
  400304:	28000079 	.word	0x28000079
  400308:	28000059 	.word	0x28000059
  40030c:	400e0e00 	.word	0x400e0e00
  400310:	00400599 	.word	0x00400599
  400314:	0040043f 	.word	0x0040043f
  400318:	08000001 	.word	0x08000001

0040031c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40031c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40031e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400322:	d039      	beq.n	400398 <pio_set_peripheral+0x7c>
  400324:	d813      	bhi.n	40034e <pio_set_peripheral+0x32>
  400326:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40032a:	d025      	beq.n	400378 <pio_set_peripheral+0x5c>
  40032c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400330:	d10a      	bne.n	400348 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400332:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400334:	4313      	orrs	r3, r2
  400336:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400338:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40033a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40033c:	400b      	ands	r3, r1
  40033e:	ea23 0302 	bic.w	r3, r3, r2
  400342:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400344:	6042      	str	r2, [r0, #4]
  400346:	4770      	bx	lr
	switch (ul_type) {
  400348:	2900      	cmp	r1, #0
  40034a:	d1fb      	bne.n	400344 <pio_set_peripheral+0x28>
  40034c:	4770      	bx	lr
  40034e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400352:	d020      	beq.n	400396 <pio_set_peripheral+0x7a>
  400354:	d809      	bhi.n	40036a <pio_set_peripheral+0x4e>
  400356:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40035a:	d1f3      	bne.n	400344 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  40035c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40035e:	4313      	orrs	r3, r2
  400360:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400362:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400364:	4313      	orrs	r3, r2
  400366:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400368:	e7ec      	b.n	400344 <pio_set_peripheral+0x28>
	switch (ul_type) {
  40036a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40036e:	d012      	beq.n	400396 <pio_set_peripheral+0x7a>
  400370:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400374:	d00f      	beq.n	400396 <pio_set_peripheral+0x7a>
  400376:	e7e5      	b.n	400344 <pio_set_peripheral+0x28>
{
  400378:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40037a:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40037c:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40037e:	43d3      	mvns	r3, r2
  400380:	4021      	ands	r1, r4
  400382:	461c      	mov	r4, r3
  400384:	4019      	ands	r1, r3
  400386:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400388:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40038a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40038c:	400b      	ands	r3, r1
  40038e:	4023      	ands	r3, r4
  400390:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400392:	6042      	str	r2, [r0, #4]
}
  400394:	bc10      	pop	{r4}
  400396:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400398:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40039a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40039c:	400b      	ands	r3, r1
  40039e:	ea23 0302 	bic.w	r3, r3, r2
  4003a2:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4003a4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4003a6:	4313      	orrs	r3, r2
  4003a8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4003aa:	e7cb      	b.n	400344 <pio_set_peripheral+0x28>

004003ac <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4003ac:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4003ae:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4003b2:	bf14      	ite	ne
  4003b4:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4003b6:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4003b8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  4003bc:	bf14      	ite	ne
  4003be:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  4003c0:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  4003c2:	f012 0f02 	tst.w	r2, #2
  4003c6:	d107      	bne.n	4003d8 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  4003c8:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  4003cc:	bf18      	it	ne
  4003ce:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  4003d2:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4003d4:	6001      	str	r1, [r0, #0]
  4003d6:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  4003d8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4003dc:	e7f9      	b.n	4003d2 <pio_set_input+0x26>

004003de <pio_set_output>:
{
  4003de:	b410      	push	{r4}
  4003e0:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4003e2:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4003e4:	b944      	cbnz	r4, 4003f8 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  4003e6:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4003e8:	b143      	cbz	r3, 4003fc <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  4003ea:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4003ec:	b942      	cbnz	r2, 400400 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  4003ee:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4003f0:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4003f2:	6001      	str	r1, [r0, #0]
}
  4003f4:	bc10      	pop	{r4}
  4003f6:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4003f8:	6641      	str	r1, [r0, #100]	; 0x64
  4003fa:	e7f5      	b.n	4003e8 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4003fc:	6541      	str	r1, [r0, #84]	; 0x54
  4003fe:	e7f5      	b.n	4003ec <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400400:	6301      	str	r1, [r0, #48]	; 0x30
  400402:	e7f5      	b.n	4003f0 <pio_set_output+0x12>

00400404 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400404:	f012 0f10 	tst.w	r2, #16
  400408:	d010      	beq.n	40042c <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
  40040a:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40040e:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
  400412:	bf14      	ite	ne
  400414:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
  400418:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
  40041c:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
  400420:	bf14      	ite	ne
  400422:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
  400426:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  40042a:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  40042c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400430:	4770      	bx	lr

00400432 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400432:	6401      	str	r1, [r0, #64]	; 0x40
  400434:	4770      	bx	lr

00400436 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400436:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400438:	4770      	bx	lr

0040043a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40043a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40043c:	4770      	bx	lr

0040043e <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40043e:	0943      	lsrs	r3, r0, #5
  400440:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400444:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400448:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  40044a:	f000 001f 	and.w	r0, r0, #31
  40044e:	2201      	movs	r2, #1
  400450:	fa02 f000 	lsl.w	r0, r2, r0
  400454:	6358      	str	r0, [r3, #52]	; 0x34
  400456:	4770      	bx	lr

00400458 <pio_toggle_pin>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400458:	0943      	lsrs	r3, r0, #5
  40045a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40045e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400462:	025b      	lsls	r3, r3, #9
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  400464:	6b99      	ldr	r1, [r3, #56]	; 0x38
  400466:	f000 021f 	and.w	r2, r0, #31
  40046a:	2001      	movs	r0, #1
  40046c:	4090      	lsls	r0, r2
  40046e:	4201      	tst	r1, r0
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400470:	bf14      	ite	ne
  400472:	6358      	strne	r0, [r3, #52]	; 0x34
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400474:	6318      	streq	r0, [r3, #48]	; 0x30
  400476:	4770      	bx	lr

00400478 <pio_configure_pin>:
{
  400478:	b570      	push	{r4, r5, r6, lr}
  40047a:	b082      	sub	sp, #8
  40047c:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40047e:	0943      	lsrs	r3, r0, #5
  400480:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400484:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400488:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  40048a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  40048e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400492:	d053      	beq.n	40053c <pio_configure_pin+0xc4>
  400494:	d80a      	bhi.n	4004ac <pio_configure_pin+0x34>
  400496:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40049a:	d02d      	beq.n	4004f8 <pio_configure_pin+0x80>
  40049c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4004a0:	d03b      	beq.n	40051a <pio_configure_pin+0xa2>
  4004a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4004a6:	d015      	beq.n	4004d4 <pio_configure_pin+0x5c>
		return 0;
  4004a8:	2000      	movs	r0, #0
  4004aa:	e023      	b.n	4004f4 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  4004ac:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4004b0:	d055      	beq.n	40055e <pio_configure_pin+0xe6>
  4004b2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4004b6:	d052      	beq.n	40055e <pio_configure_pin+0xe6>
  4004b8:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4004bc:	d1f4      	bne.n	4004a8 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4004be:	f000 011f 	and.w	r1, r0, #31
  4004c2:	2601      	movs	r6, #1
  4004c4:	462a      	mov	r2, r5
  4004c6:	fa06 f101 	lsl.w	r1, r6, r1
  4004ca:	4620      	mov	r0, r4
  4004cc:	4b2f      	ldr	r3, [pc, #188]	; (40058c <pio_configure_pin+0x114>)
  4004ce:	4798      	blx	r3
	return 1;
  4004d0:	4630      	mov	r0, r6
		break;
  4004d2:	e00f      	b.n	4004f4 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4004d4:	f000 001f 	and.w	r0, r0, #31
  4004d8:	2601      	movs	r6, #1
  4004da:	4086      	lsls	r6, r0
  4004dc:	4632      	mov	r2, r6
  4004de:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004e2:	4620      	mov	r0, r4
  4004e4:	4b2a      	ldr	r3, [pc, #168]	; (400590 <pio_configure_pin+0x118>)
  4004e6:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4004e8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4004ec:	bf14      	ite	ne
  4004ee:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4004f0:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4004f2:	2001      	movs	r0, #1
}
  4004f4:	b002      	add	sp, #8
  4004f6:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4004f8:	f000 001f 	and.w	r0, r0, #31
  4004fc:	2601      	movs	r6, #1
  4004fe:	4086      	lsls	r6, r0
  400500:	4632      	mov	r2, r6
  400502:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400506:	4620      	mov	r0, r4
  400508:	4b21      	ldr	r3, [pc, #132]	; (400590 <pio_configure_pin+0x118>)
  40050a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40050c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400510:	bf14      	ite	ne
  400512:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400514:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400516:	2001      	movs	r0, #1
  400518:	e7ec      	b.n	4004f4 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40051a:	f000 001f 	and.w	r0, r0, #31
  40051e:	2601      	movs	r6, #1
  400520:	4086      	lsls	r6, r0
  400522:	4632      	mov	r2, r6
  400524:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400528:	4620      	mov	r0, r4
  40052a:	4b19      	ldr	r3, [pc, #100]	; (400590 <pio_configure_pin+0x118>)
  40052c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40052e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400532:	bf14      	ite	ne
  400534:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400536:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400538:	2001      	movs	r0, #1
  40053a:	e7db      	b.n	4004f4 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40053c:	f000 001f 	and.w	r0, r0, #31
  400540:	2601      	movs	r6, #1
  400542:	4086      	lsls	r6, r0
  400544:	4632      	mov	r2, r6
  400546:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40054a:	4620      	mov	r0, r4
  40054c:	4b10      	ldr	r3, [pc, #64]	; (400590 <pio_configure_pin+0x118>)
  40054e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400550:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400554:	bf14      	ite	ne
  400556:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400558:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  40055a:	2001      	movs	r0, #1
  40055c:	e7ca      	b.n	4004f4 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40055e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400562:	f000 011f 	and.w	r1, r0, #31
  400566:	2601      	movs	r6, #1
  400568:	ea05 0306 	and.w	r3, r5, r6
  40056c:	9300      	str	r3, [sp, #0]
  40056e:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400572:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400576:	bf14      	ite	ne
  400578:	2200      	movne	r2, #0
  40057a:	2201      	moveq	r2, #1
  40057c:	fa06 f101 	lsl.w	r1, r6, r1
  400580:	4620      	mov	r0, r4
  400582:	4c04      	ldr	r4, [pc, #16]	; (400594 <pio_configure_pin+0x11c>)
  400584:	47a0      	blx	r4
	return 1;
  400586:	4630      	mov	r0, r6
		break;
  400588:	e7b4      	b.n	4004f4 <pio_configure_pin+0x7c>
  40058a:	bf00      	nop
  40058c:	004003ad 	.word	0x004003ad
  400590:	0040031d 	.word	0x0040031d
  400594:	004003df 	.word	0x004003df

00400598 <pio_configure_pin_group>:
{
  400598:	b570      	push	{r4, r5, r6, lr}
  40059a:	b082      	sub	sp, #8
  40059c:	4605      	mov	r5, r0
  40059e:	460e      	mov	r6, r1
  4005a0:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  4005a2:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4005a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4005aa:	d03d      	beq.n	400628 <pio_configure_pin_group+0x90>
  4005ac:	d80a      	bhi.n	4005c4 <pio_configure_pin_group+0x2c>
  4005ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005b2:	d021      	beq.n	4005f8 <pio_configure_pin_group+0x60>
  4005b4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005b8:	d02a      	beq.n	400610 <pio_configure_pin_group+0x78>
  4005ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005be:	d00e      	beq.n	4005de <pio_configure_pin_group+0x46>
		return 0;
  4005c0:	2000      	movs	r0, #0
  4005c2:	e017      	b.n	4005f4 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  4005c4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005c8:	d03a      	beq.n	400640 <pio_configure_pin_group+0xa8>
  4005ca:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005ce:	d037      	beq.n	400640 <pio_configure_pin_group+0xa8>
  4005d0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005d4:	d1f4      	bne.n	4005c0 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  4005d6:	4b23      	ldr	r3, [pc, #140]	; (400664 <pio_configure_pin_group+0xcc>)
  4005d8:	4798      	blx	r3
	return 1;
  4005da:	2001      	movs	r0, #1
		break;
  4005dc:	e00a      	b.n	4005f4 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4005de:	460a      	mov	r2, r1
  4005e0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4005e4:	4b20      	ldr	r3, [pc, #128]	; (400668 <pio_configure_pin_group+0xd0>)
  4005e6:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4005e8:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4005ec:	bf14      	ite	ne
  4005ee:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4005f0:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4005f2:	2001      	movs	r0, #1
}
  4005f4:	b002      	add	sp, #8
  4005f6:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4005f8:	460a      	mov	r2, r1
  4005fa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4005fe:	4b1a      	ldr	r3, [pc, #104]	; (400668 <pio_configure_pin_group+0xd0>)
  400600:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400602:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400606:	bf14      	ite	ne
  400608:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40060a:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  40060c:	2001      	movs	r0, #1
  40060e:	e7f1      	b.n	4005f4 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400610:	460a      	mov	r2, r1
  400612:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400616:	4b14      	ldr	r3, [pc, #80]	; (400668 <pio_configure_pin_group+0xd0>)
  400618:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40061a:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40061e:	bf14      	ite	ne
  400620:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400622:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400624:	2001      	movs	r0, #1
  400626:	e7e5      	b.n	4005f4 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400628:	460a      	mov	r2, r1
  40062a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40062e:	4b0e      	ldr	r3, [pc, #56]	; (400668 <pio_configure_pin_group+0xd0>)
  400630:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400632:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400636:	bf14      	ite	ne
  400638:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40063a:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  40063c:	2001      	movs	r0, #1
  40063e:	e7d9      	b.n	4005f4 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400640:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  400644:	f004 0301 	and.w	r3, r4, #1
  400648:	9300      	str	r3, [sp, #0]
  40064a:	f3c4 0380 	ubfx	r3, r4, #2, #1
  40064e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400652:	bf14      	ite	ne
  400654:	2200      	movne	r2, #0
  400656:	2201      	moveq	r2, #1
  400658:	4631      	mov	r1, r6
  40065a:	4628      	mov	r0, r5
  40065c:	4c03      	ldr	r4, [pc, #12]	; (40066c <pio_configure_pin_group+0xd4>)
  40065e:	47a0      	blx	r4
	return 1;
  400660:	2001      	movs	r0, #1
		break;
  400662:	e7c7      	b.n	4005f4 <pio_configure_pin_group+0x5c>
  400664:	004003ad 	.word	0x004003ad
  400668:	0040031d 	.word	0x0040031d
  40066c:	004003df 	.word	0x004003df

00400670 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400674:	4681      	mov	r9, r0
  400676:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400678:	4b12      	ldr	r3, [pc, #72]	; (4006c4 <pio_handler_process+0x54>)
  40067a:	4798      	blx	r3
  40067c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40067e:	4648      	mov	r0, r9
  400680:	4b11      	ldr	r3, [pc, #68]	; (4006c8 <pio_handler_process+0x58>)
  400682:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400684:	4005      	ands	r5, r0
  400686:	d013      	beq.n	4006b0 <pio_handler_process+0x40>
  400688:	4c10      	ldr	r4, [pc, #64]	; (4006cc <pio_handler_process+0x5c>)
  40068a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40068e:	e003      	b.n	400698 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400690:	42b4      	cmp	r4, r6
  400692:	d00d      	beq.n	4006b0 <pio_handler_process+0x40>
  400694:	3410      	adds	r4, #16
		while (status != 0) {
  400696:	b15d      	cbz	r5, 4006b0 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400698:	6820      	ldr	r0, [r4, #0]
  40069a:	42b8      	cmp	r0, r7
  40069c:	d1f8      	bne.n	400690 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40069e:	6861      	ldr	r1, [r4, #4]
  4006a0:	4229      	tst	r1, r5
  4006a2:	d0f5      	beq.n	400690 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4006a4:	68e3      	ldr	r3, [r4, #12]
  4006a6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4006a8:	6863      	ldr	r3, [r4, #4]
  4006aa:	ea25 0503 	bic.w	r5, r5, r3
  4006ae:	e7ef      	b.n	400690 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4006b0:	4b07      	ldr	r3, [pc, #28]	; (4006d0 <pio_handler_process+0x60>)
  4006b2:	681b      	ldr	r3, [r3, #0]
  4006b4:	b123      	cbz	r3, 4006c0 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4006b6:	4b07      	ldr	r3, [pc, #28]	; (4006d4 <pio_handler_process+0x64>)
  4006b8:	681b      	ldr	r3, [r3, #0]
  4006ba:	b10b      	cbz	r3, 4006c0 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  4006bc:	4648      	mov	r0, r9
  4006be:	4798      	blx	r3
  4006c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4006c4:	00400437 	.word	0x00400437
  4006c8:	0040043b 	.word	0x0040043b
  4006cc:	200009ec 	.word	0x200009ec
  4006d0:	20000aa8 	.word	0x20000aa8
  4006d4:	20000a60 	.word	0x20000a60

004006d8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4006d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4006da:	4c18      	ldr	r4, [pc, #96]	; (40073c <pio_handler_set+0x64>)
  4006dc:	6826      	ldr	r6, [r4, #0]
  4006de:	2e06      	cmp	r6, #6
  4006e0:	d829      	bhi.n	400736 <pio_handler_set+0x5e>
  4006e2:	f04f 0c00 	mov.w	ip, #0
  4006e6:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4006e8:	4f15      	ldr	r7, [pc, #84]	; (400740 <pio_handler_set+0x68>)
  4006ea:	e004      	b.n	4006f6 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4006ec:	3401      	adds	r4, #1
  4006ee:	b2e4      	uxtb	r4, r4
  4006f0:	46a4      	mov	ip, r4
  4006f2:	42a6      	cmp	r6, r4
  4006f4:	d309      	bcc.n	40070a <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  4006f6:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4006f8:	0125      	lsls	r5, r4, #4
  4006fa:	597d      	ldr	r5, [r7, r5]
  4006fc:	428d      	cmp	r5, r1
  4006fe:	d1f5      	bne.n	4006ec <pio_handler_set+0x14>
  400700:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400704:	686d      	ldr	r5, [r5, #4]
  400706:	4295      	cmp	r5, r2
  400708:	d1f0      	bne.n	4006ec <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40070a:	4d0d      	ldr	r5, [pc, #52]	; (400740 <pio_handler_set+0x68>)
  40070c:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400710:	eb05 040e 	add.w	r4, r5, lr
  400714:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400718:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  40071a:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  40071c:	9906      	ldr	r1, [sp, #24]
  40071e:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400720:	3601      	adds	r6, #1
  400722:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  400724:	bf04      	itt	eq
  400726:	4905      	ldreq	r1, [pc, #20]	; (40073c <pio_handler_set+0x64>)
  400728:	600e      	streq	r6, [r1, #0]
  40072a:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40072c:	461a      	mov	r2, r3
  40072e:	4b05      	ldr	r3, [pc, #20]	; (400744 <pio_handler_set+0x6c>)
  400730:	4798      	blx	r3

	return 0;
  400732:	2000      	movs	r0, #0
  400734:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  400736:	2001      	movs	r0, #1
}
  400738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40073a:	bf00      	nop
  40073c:	20000a5c 	.word	0x20000a5c
  400740:	200009ec 	.word	0x200009ec
  400744:	00400405 	.word	0x00400405

00400748 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400748:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40074a:	210b      	movs	r1, #11
  40074c:	4801      	ldr	r0, [pc, #4]	; (400754 <PIOA_Handler+0xc>)
  40074e:	4b02      	ldr	r3, [pc, #8]	; (400758 <PIOA_Handler+0x10>)
  400750:	4798      	blx	r3
  400752:	bd08      	pop	{r3, pc}
  400754:	400e0e00 	.word	0x400e0e00
  400758:	00400671 	.word	0x00400671

0040075c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40075c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40075e:	210c      	movs	r1, #12
  400760:	4801      	ldr	r0, [pc, #4]	; (400768 <PIOB_Handler+0xc>)
  400762:	4b02      	ldr	r3, [pc, #8]	; (40076c <PIOB_Handler+0x10>)
  400764:	4798      	blx	r3
  400766:	bd08      	pop	{r3, pc}
  400768:	400e1000 	.word	0x400e1000
  40076c:	00400671 	.word	0x00400671

00400770 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400770:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400772:	210d      	movs	r1, #13
  400774:	4801      	ldr	r0, [pc, #4]	; (40077c <PIOC_Handler+0xc>)
  400776:	4b02      	ldr	r3, [pc, #8]	; (400780 <PIOC_Handler+0x10>)
  400778:	4798      	blx	r3
  40077a:	bd08      	pop	{r3, pc}
  40077c:	400e1200 	.word	0x400e1200
  400780:	00400671 	.word	0x00400671

00400784 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400784:	4a17      	ldr	r2, [pc, #92]	; (4007e4 <pmc_switch_mck_to_pllack+0x60>)
  400786:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400788:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40078c:	4318      	orrs	r0, r3
  40078e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400790:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400792:	f013 0f08 	tst.w	r3, #8
  400796:	d10a      	bne.n	4007ae <pmc_switch_mck_to_pllack+0x2a>
  400798:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40079c:	4911      	ldr	r1, [pc, #68]	; (4007e4 <pmc_switch_mck_to_pllack+0x60>)
  40079e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4007a0:	f012 0f08 	tst.w	r2, #8
  4007a4:	d103      	bne.n	4007ae <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4007a6:	3b01      	subs	r3, #1
  4007a8:	d1f9      	bne.n	40079e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4007aa:	2001      	movs	r0, #1
  4007ac:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4007ae:	4a0d      	ldr	r2, [pc, #52]	; (4007e4 <pmc_switch_mck_to_pllack+0x60>)
  4007b0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4007b2:	f023 0303 	bic.w	r3, r3, #3
  4007b6:	f043 0302 	orr.w	r3, r3, #2
  4007ba:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4007bc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4007be:	f013 0f08 	tst.w	r3, #8
  4007c2:	d10a      	bne.n	4007da <pmc_switch_mck_to_pllack+0x56>
  4007c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4007c8:	4906      	ldr	r1, [pc, #24]	; (4007e4 <pmc_switch_mck_to_pllack+0x60>)
  4007ca:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4007cc:	f012 0f08 	tst.w	r2, #8
  4007d0:	d105      	bne.n	4007de <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4007d2:	3b01      	subs	r3, #1
  4007d4:	d1f9      	bne.n	4007ca <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4007d6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4007d8:	4770      	bx	lr
	return 0;
  4007da:	2000      	movs	r0, #0
  4007dc:	4770      	bx	lr
  4007de:	2000      	movs	r0, #0
  4007e0:	4770      	bx	lr
  4007e2:	bf00      	nop
  4007e4:	400e0400 	.word	0x400e0400

004007e8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4007e8:	b9c8      	cbnz	r0, 40081e <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4007ea:	4a11      	ldr	r2, [pc, #68]	; (400830 <pmc_switch_mainck_to_xtal+0x48>)
  4007ec:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4007ee:	0209      	lsls	r1, r1, #8
  4007f0:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4007f2:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4007f6:	f023 0303 	bic.w	r3, r3, #3
  4007fa:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4007fe:	f043 0301 	orr.w	r3, r3, #1
  400802:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400804:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400806:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400808:	f013 0f01 	tst.w	r3, #1
  40080c:	d0fb      	beq.n	400806 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40080e:	4a08      	ldr	r2, [pc, #32]	; (400830 <pmc_switch_mainck_to_xtal+0x48>)
  400810:	6a13      	ldr	r3, [r2, #32]
  400812:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400816:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40081a:	6213      	str	r3, [r2, #32]
  40081c:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40081e:	4904      	ldr	r1, [pc, #16]	; (400830 <pmc_switch_mainck_to_xtal+0x48>)
  400820:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400822:	4a04      	ldr	r2, [pc, #16]	; (400834 <pmc_switch_mainck_to_xtal+0x4c>)
  400824:	401a      	ands	r2, r3
  400826:	4b04      	ldr	r3, [pc, #16]	; (400838 <pmc_switch_mainck_to_xtal+0x50>)
  400828:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40082a:	620b      	str	r3, [r1, #32]
  40082c:	4770      	bx	lr
  40082e:	bf00      	nop
  400830:	400e0400 	.word	0x400e0400
  400834:	fec8fffc 	.word	0xfec8fffc
  400838:	01370002 	.word	0x01370002

0040083c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40083c:	4b02      	ldr	r3, [pc, #8]	; (400848 <pmc_osc_is_ready_mainck+0xc>)
  40083e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400840:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400844:	4770      	bx	lr
  400846:	bf00      	nop
  400848:	400e0400 	.word	0x400e0400

0040084c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40084c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400850:	4b01      	ldr	r3, [pc, #4]	; (400858 <pmc_disable_pllack+0xc>)
  400852:	629a      	str	r2, [r3, #40]	; 0x28
  400854:	4770      	bx	lr
  400856:	bf00      	nop
  400858:	400e0400 	.word	0x400e0400

0040085c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40085c:	4b02      	ldr	r3, [pc, #8]	; (400868 <pmc_is_locked_pllack+0xc>)
  40085e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400860:	f000 0002 	and.w	r0, r0, #2
  400864:	4770      	bx	lr
  400866:	bf00      	nop
  400868:	400e0400 	.word	0x400e0400

0040086c <pmc_disable_pllbck>:
/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  40086c:	2200      	movs	r2, #0
  40086e:	4b01      	ldr	r3, [pc, #4]	; (400874 <pmc_disable_pllbck+0x8>)
  400870:	62da      	str	r2, [r3, #44]	; 0x2c
  400872:	4770      	bx	lr
  400874:	400e0400 	.word	0x400e0400

00400878 <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  400878:	2822      	cmp	r0, #34	; 0x22
  40087a:	d81e      	bhi.n	4008ba <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40087c:	281f      	cmp	r0, #31
  40087e:	d80c      	bhi.n	40089a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400880:	4b11      	ldr	r3, [pc, #68]	; (4008c8 <pmc_enable_periph_clk+0x50>)
  400882:	699a      	ldr	r2, [r3, #24]
  400884:	2301      	movs	r3, #1
  400886:	4083      	lsls	r3, r0
  400888:	4393      	bics	r3, r2
  40088a:	d018      	beq.n	4008be <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40088c:	2301      	movs	r3, #1
  40088e:	fa03 f000 	lsl.w	r0, r3, r0
  400892:	4b0d      	ldr	r3, [pc, #52]	; (4008c8 <pmc_enable_periph_clk+0x50>)
  400894:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400896:	2000      	movs	r0, #0
  400898:	4770      	bx	lr
		ul_id -= 32;
  40089a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40089c:	4b0a      	ldr	r3, [pc, #40]	; (4008c8 <pmc_enable_periph_clk+0x50>)
  40089e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4008a2:	2301      	movs	r3, #1
  4008a4:	4083      	lsls	r3, r0
  4008a6:	4393      	bics	r3, r2
  4008a8:	d00b      	beq.n	4008c2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4008aa:	2301      	movs	r3, #1
  4008ac:	fa03 f000 	lsl.w	r0, r3, r0
  4008b0:	4b05      	ldr	r3, [pc, #20]	; (4008c8 <pmc_enable_periph_clk+0x50>)
  4008b2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4008b6:	2000      	movs	r0, #0
  4008b8:	4770      	bx	lr
		return 1;
  4008ba:	2001      	movs	r0, #1
  4008bc:	4770      	bx	lr
	return 0;
  4008be:	2000      	movs	r0, #0
  4008c0:	4770      	bx	lr
  4008c2:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  4008c4:	4770      	bx	lr
  4008c6:	bf00      	nop
  4008c8:	400e0400 	.word	0x400e0400

004008cc <pmc_set_flash_in_wait_mode>:
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
	ul_flash_in_wait_mode = ul_flash_state;
  4008cc:	4b01      	ldr	r3, [pc, #4]	; (4008d4 <pmc_set_flash_in_wait_mode+0x8>)
  4008ce:	6018      	str	r0, [r3, #0]
  4008d0:	4770      	bx	lr
  4008d2:	bf00      	nop
  4008d4:	2000000c 	.word	0x2000000c

004008d8 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  4008d8:	4a11      	ldr	r2, [pc, #68]	; (400920 <pmc_enable_waitmode+0x48>)
  4008da:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  4008dc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
  4008e0:	4910      	ldr	r1, [pc, #64]	; (400924 <pmc_enable_waitmode+0x4c>)
  4008e2:	6809      	ldr	r1, [r1, #0]
  4008e4:	430b      	orrs	r3, r1
#else
	(void)ul_flash_in_wait_mode;
	i |= PMC_WAIT_MODE_FLASH_IDLE;
#endif
	PMC->PMC_FSMR = i;
  4008e6:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  4008e8:	6a13      	ldr	r3, [r2, #32]
  4008ea:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4008ee:	f043 0304 	orr.w	r3, r3, #4
  4008f2:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4008f4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4008f6:	f013 0f08 	tst.w	r3, #8
  4008fa:	d0fb      	beq.n	4008f4 <pmc_enable_waitmode+0x1c>
  4008fc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
		__NOP();
  400900:	bf00      	nop
	for (i = 0; i < 500; i++) {
  400902:	3b01      	subs	r3, #1
  400904:	d1fc      	bne.n	400900 <pmc_enable_waitmode+0x28>
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  400906:	4a06      	ldr	r2, [pc, #24]	; (400920 <pmc_enable_waitmode+0x48>)
  400908:	6a13      	ldr	r3, [r2, #32]
  40090a:	f013 0f08 	tst.w	r3, #8
  40090e:	d0fb      	beq.n	400908 <pmc_enable_waitmode+0x30>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  400910:	4a03      	ldr	r2, [pc, #12]	; (400920 <pmc_enable_waitmode+0x48>)
  400912:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400914:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400918:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  40091c:	6713      	str	r3, [r2, #112]	; 0x70
  40091e:	4770      	bx	lr
  400920:	400e0400 	.word	0x400e0400
  400924:	2000000c 	.word	0x2000000c

00400928 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  400928:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	switch (sleep_mode) {
  40092c:	1e43      	subs	r3, r0, #1
  40092e:	2b04      	cmp	r3, #4
  400930:	f200 8139 	bhi.w	400ba6 <pmc_sleep+0x27e>
  400934:	e8df f013 	tbh	[pc, r3, lsl #1]
  400938:	00050005 	.word	0x00050005
  40093c:	00150015 	.word	0x00150015
  400940:	0128      	.short	0x0128
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  400942:	4a9a      	ldr	r2, [pc, #616]	; (400bac <pmc_sleep+0x284>)
  400944:	6913      	ldr	r3, [r2, #16]
  400946:	f023 0304 	bic.w	r3, r3, #4
  40094a:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  40094c:	2201      	movs	r2, #1
  40094e:	4b98      	ldr	r3, [pc, #608]	; (400bb0 <pmc_sleep+0x288>)
  400950:	701a      	strb	r2, [r3, #0]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  400952:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400956:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
  400958:	f3bf 8f4f 	dsb	sy
		__DSB();
		__WFI();
  40095c:	bf30      	wfi
		break;
  40095e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400962:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  400964:	2803      	cmp	r0, #3
  400966:	bf0c      	ite	eq
  400968:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40096a:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  40096e:	4b91      	ldr	r3, [pc, #580]	; (400bb4 <pmc_sleep+0x28c>)
  400970:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  400972:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  400974:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  400978:	2200      	movs	r2, #0
  40097a:	4b8d      	ldr	r3, [pc, #564]	; (400bb0 <pmc_sleep+0x288>)
  40097c:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  40097e:	2201      	movs	r2, #1
  400980:	4b8d      	ldr	r3, [pc, #564]	; (400bb8 <pmc_sleep+0x290>)
  400982:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  400984:	4b8d      	ldr	r3, [pc, #564]	; (400bbc <pmc_sleep+0x294>)
  400986:	f8d3 8020 	ldr.w	r8, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  40098a:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  40098c:	4a8c      	ldr	r2, [pc, #560]	; (400bc0 <pmc_sleep+0x298>)
  40098e:	f8d2 a000 	ldr.w	sl, [r2]
	uint32_t fmr1 = EFC1->EEFC_FMR;
  400992:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400996:	f8d2 9000 	ldr.w	r9, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  40099a:	6a9f      	ldr	r7, [r3, #40]	; 0x28
		*p_pll1_setting = PMC->CKGR_PLLBR;
  40099c:	f8d3 b02c 	ldr.w	fp, [r3, #44]	; 0x2c
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4009a0:	f448 125c 	orr.w	r2, r8, #3604480	; 0x370000
  4009a4:	f042 0208 	orr.w	r2, r2, #8
  4009a8:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4009aa:	f005 0603 	and.w	r6, r5, #3
  4009ae:	2e01      	cmp	r6, #1
  4009b0:	f240 809e 	bls.w	400af0 <pmc_sleep+0x1c8>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4009b4:	f025 0103 	bic.w	r1, r5, #3
  4009b8:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  4009bc:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4009be:	461a      	mov	r2, r3
  4009c0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4009c2:	f013 0f08 	tst.w	r3, #8
  4009c6:	d0fb      	beq.n	4009c0 <pmc_sleep+0x98>
	if (mckr & PMC_MCKR_PRES_Msk) {
  4009c8:	f011 0f70 	tst.w	r1, #112	; 0x70
  4009cc:	d008      	beq.n	4009e0 <pmc_sleep+0xb8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4009ce:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  4009d2:	4b7a      	ldr	r3, [pc, #488]	; (400bbc <pmc_sleep+0x294>)
  4009d4:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4009d6:	461a      	mov	r2, r3
  4009d8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4009da:	f013 0f08 	tst.w	r3, #8
  4009de:	d0fb      	beq.n	4009d8 <pmc_sleep+0xb0>
	pmc_disable_pllack();
  4009e0:	4b78      	ldr	r3, [pc, #480]	; (400bc4 <pmc_sleep+0x29c>)
  4009e2:	4798      	blx	r3
	pmc_disable_pllbck();
  4009e4:	4b78      	ldr	r3, [pc, #480]	; (400bc8 <pmc_sleep+0x2a0>)
  4009e6:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4009e8:	4a74      	ldr	r2, [pc, #464]	; (400bbc <pmc_sleep+0x294>)
  4009ea:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4009ec:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4009f0:	d0fb      	beq.n	4009ea <pmc_sleep+0xc2>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4009f2:	4a72      	ldr	r2, [pc, #456]	; (400bbc <pmc_sleep+0x294>)
  4009f4:	6a13      	ldr	r3, [r2, #32]
  4009f6:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  4009fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4009fe:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400a02:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  400a04:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400a06:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400a0a:	d0fb      	beq.n	400a04 <pmc_sleep+0xdc>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  400a0c:	f42a 6370 	bic.w	r3, sl, #3840	; 0xf00
  400a10:	4a6b      	ldr	r2, [pc, #428]	; (400bc0 <pmc_sleep+0x298>)
  400a12:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = fmr1 & (~EEFC_FMR_FWS_Msk);
  400a14:	f429 6370 	bic.w	r3, r9, #3840	; 0xf00
  400a18:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a1c:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  400a1e:	2c04      	cmp	r4, #4
  400a20:	d068      	beq.n	400af4 <pmc_sleep+0x1cc>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  400a22:	4c63      	ldr	r4, [pc, #396]	; (400bb0 <pmc_sleep+0x288>)
  400a24:	2301      	movs	r3, #1
  400a26:	7023      	strb	r3, [r4, #0]
  400a28:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400a2c:	b662      	cpsie	i

		pmc_enable_waitmode();
  400a2e:	4b67      	ldr	r3, [pc, #412]	; (400bcc <pmc_sleep+0x2a4>)
  400a30:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  400a32:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  400a34:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  400a38:	2300      	movs	r3, #0
  400a3a:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  400a3c:	f018 0f02 	tst.w	r8, #2
  400a40:	d063      	beq.n	400b0a <pmc_sleep+0x1e2>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400a42:	4a5e      	ldr	r2, [pc, #376]	; (400bbc <pmc_sleep+0x294>)
  400a44:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400a46:	4962      	ldr	r1, [pc, #392]	; (400bd0 <pmc_sleep+0x2a8>)
  400a48:	4019      	ands	r1, r3
  400a4a:	4b62      	ldr	r3, [pc, #392]	; (400bd4 <pmc_sleep+0x2ac>)
  400a4c:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400a4e:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400a50:	6a13      	ldr	r3, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  400a52:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400a56:	f023 0378 	bic.w	r3, r3, #120	; 0x78
  400a5a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400a5e:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  400a60:	4b5d      	ldr	r3, [pc, #372]	; (400bd8 <pmc_sleep+0x2b0>)
  400a62:	403b      	ands	r3, r7
  400a64:	2b00      	cmp	r3, #0
  400a66:	f000 8081 	beq.w	400b6c <pmc_sleep+0x244>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  400a6a:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
  400a6e:	4b53      	ldr	r3, [pc, #332]	; (400bbc <pmc_sleep+0x294>)
  400a70:	629f      	str	r7, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  400a72:	2202      	movs	r2, #2
	if (pll1_setting & CKGR_PLLBR_MULB_Msk) {
  400a74:	4b58      	ldr	r3, [pc, #352]	; (400bd8 <pmc_sleep+0x2b0>)
  400a76:	ea0b 0303 	and.w	r3, fp, r3
  400a7a:	b123      	cbz	r3, 400a86 <pmc_sleep+0x15e>
		PMC->CKGR_PLLBR = pll1_setting;
  400a7c:	4b4f      	ldr	r3, [pc, #316]	; (400bbc <pmc_sleep+0x294>)
  400a7e:	f8c3 b02c 	str.w	fp, [r3, #44]	; 0x2c
		pll_sr |= PMC_SR_LOCKB;
  400a82:	f042 0204 	orr.w	r2, r2, #4
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  400a86:	2e02      	cmp	r6, #2
  400a88:	d072      	beq.n	400b70 <pmc_sleep+0x248>
  400a8a:	2e03      	cmp	r6, #3
  400a8c:	d076      	beq.n	400b7c <pmc_sleep+0x254>
	mckr = PMC->PMC_MCKR;
  400a8e:	494b      	ldr	r1, [pc, #300]	; (400bbc <pmc_sleep+0x294>)
  400a90:	6b0b      	ldr	r3, [r1, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  400a92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  400a96:	f005 0070 	and.w	r0, r5, #112	; 0x70
  400a9a:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  400a9c:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400a9e:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  400aa0:	f013 0f08 	tst.w	r3, #8
  400aa4:	d0fb      	beq.n	400a9e <pmc_sleep+0x176>
	EFC0->EEFC_FMR = fmr_setting;
  400aa6:	4b46      	ldr	r3, [pc, #280]	; (400bc0 <pmc_sleep+0x298>)
  400aa8:	f8c3 a000 	str.w	sl, [r3]
	EFC1->EEFC_FMR = fmr_setting1;
  400aac:	f503 7300 	add.w	r3, r3, #512	; 0x200
  400ab0:	f8c3 9000 	str.w	r9, [r3]
	PMC->PMC_MCKR = mck_setting;
  400ab4:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
  400ab8:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400aba:	4619      	mov	r1, r3
  400abc:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  400abe:	f013 0f08 	tst.w	r3, #8
  400ac2:	d0fb      	beq.n	400abc <pmc_sleep+0x194>
	while (!(PMC->PMC_SR & pll_sr));
  400ac4:	493d      	ldr	r1, [pc, #244]	; (400bbc <pmc_sleep+0x294>)
  400ac6:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  400ac8:	4213      	tst	r3, r2
  400aca:	d0fc      	beq.n	400ac6 <pmc_sleep+0x19e>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  400acc:	2200      	movs	r2, #0
  400ace:	4b3a      	ldr	r3, [pc, #232]	; (400bb8 <pmc_sleep+0x290>)
  400ad0:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  400ad2:	4b42      	ldr	r3, [pc, #264]	; (400bdc <pmc_sleep+0x2b4>)
  400ad4:	681b      	ldr	r3, [r3, #0]
  400ad6:	b11b      	cbz	r3, 400ae0 <pmc_sleep+0x1b8>
			callback_clocks_restored();
  400ad8:	4798      	blx	r3
			callback_clocks_restored = NULL;
  400ada:	2200      	movs	r2, #0
  400adc:	4b3f      	ldr	r3, [pc, #252]	; (400bdc <pmc_sleep+0x2b4>)
  400ade:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  400ae0:	2201      	movs	r2, #1
  400ae2:	4b33      	ldr	r3, [pc, #204]	; (400bb0 <pmc_sleep+0x288>)
  400ae4:	701a      	strb	r2, [r3, #0]
  400ae6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400aea:	b662      	cpsie	i
  400aec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  400af0:	4629      	mov	r1, r5
  400af2:	e769      	b.n	4009c8 <pmc_sleep+0xa0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400af4:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
  400af8:	6a13      	ldr	r3, [r2, #32]
  400afa:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400afe:	f023 0301 	bic.w	r3, r3, #1
  400b02:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400b06:	6213      	str	r3, [r2, #32]
  400b08:	e78b      	b.n	400a22 <pmc_sleep+0xfa>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  400b0a:	f018 0f01 	tst.w	r8, #1
  400b0e:	d0a7      	beq.n	400a60 <pmc_sleep+0x138>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  400b10:	4b2a      	ldr	r3, [pc, #168]	; (400bbc <pmc_sleep+0x294>)
  400b12:	6a1b      	ldr	r3, [r3, #32]
  400b14:	f013 0f01 	tst.w	r3, #1
  400b18:	d10e      	bne.n	400b38 <pmc_sleep+0x210>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b1a:	4a28      	ldr	r2, [pc, #160]	; (400bbc <pmc_sleep+0x294>)
  400b1c:	6a13      	ldr	r3, [r2, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  400b1e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400b22:	f023 0303 	bic.w	r3, r3, #3
  400b26:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400b2a:	f043 0301 	orr.w	r3, r3, #1
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b2e:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400b30:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b32:	f013 0f01 	tst.w	r3, #1
  400b36:	d0fb      	beq.n	400b30 <pmc_sleep+0x208>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  400b38:	4b20      	ldr	r3, [pc, #128]	; (400bbc <pmc_sleep+0x294>)
  400b3a:	6a1b      	ldr	r3, [r3, #32]
  400b3c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400b40:	d10a      	bne.n	400b58 <pmc_sleep+0x230>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400b42:	4a1e      	ldr	r2, [pc, #120]	; (400bbc <pmc_sleep+0x294>)
  400b44:	6a13      	ldr	r3, [r2, #32]
  400b46:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400b4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400b4e:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  400b50:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b52:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400b56:	d0fb      	beq.n	400b50 <pmc_sleep+0x228>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400b58:	4a18      	ldr	r2, [pc, #96]	; (400bbc <pmc_sleep+0x294>)
  400b5a:	6a13      	ldr	r3, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  400b5c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400b60:	f023 0378 	bic.w	r3, r3, #120	; 0x78
  400b64:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400b68:	6213      	str	r3, [r2, #32]
  400b6a:	e779      	b.n	400a60 <pmc_sleep+0x138>
	uint32_t pll_sr = 0;
  400b6c:	2200      	movs	r2, #0
  400b6e:	e781      	b.n	400a74 <pmc_sleep+0x14c>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  400b70:	4912      	ldr	r1, [pc, #72]	; (400bbc <pmc_sleep+0x294>)
  400b72:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  400b74:	f013 0f02 	tst.w	r3, #2
  400b78:	d0fb      	beq.n	400b72 <pmc_sleep+0x24a>
  400b7a:	e788      	b.n	400a8e <pmc_sleep+0x166>
		while (!(PMC->PMC_SR & PMC_SR_LOCKB));
  400b7c:	490f      	ldr	r1, [pc, #60]	; (400bbc <pmc_sleep+0x294>)
  400b7e:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  400b80:	f013 0f04 	tst.w	r3, #4
  400b84:	d0fb      	beq.n	400b7e <pmc_sleep+0x256>
  400b86:	e782      	b.n	400a8e <pmc_sleep+0x166>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  400b88:	4a08      	ldr	r2, [pc, #32]	; (400bac <pmc_sleep+0x284>)
  400b8a:	6913      	ldr	r3, [r2, #16]
  400b8c:	f043 0304 	orr.w	r3, r3, #4
  400b90:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  400b92:	4a13      	ldr	r2, [pc, #76]	; (400be0 <pmc_sleep+0x2b8>)
  400b94:	4b13      	ldr	r3, [pc, #76]	; (400be4 <pmc_sleep+0x2bc>)
  400b96:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  400b98:	2201      	movs	r2, #1
  400b9a:	4b05      	ldr	r3, [pc, #20]	; (400bb0 <pmc_sleep+0x288>)
  400b9c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  400b9e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400ba2:	b662      	cpsie	i
		__WFI() ;
  400ba4:	bf30      	wfi
  400ba6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400baa:	bf00      	nop
  400bac:	e000ed00 	.word	0xe000ed00
  400bb0:	2000000a 	.word	0x2000000a
  400bb4:	004008cd 	.word	0x004008cd
  400bb8:	20000a64 	.word	0x20000a64
  400bbc:	400e0400 	.word	0x400e0400
  400bc0:	400e0a00 	.word	0x400e0a00
  400bc4:	0040084d 	.word	0x0040084d
  400bc8:	0040086d 	.word	0x0040086d
  400bcc:	004008d9 	.word	0x004008d9
  400bd0:	fec8fffc 	.word	0xfec8fffc
  400bd4:	01370002 	.word	0x01370002
  400bd8:	07ff0000 	.word	0x07ff0000
  400bdc:	20000a68 	.word	0x20000a68
  400be0:	a5000004 	.word	0xa5000004
  400be4:	400e1410 	.word	0x400e1410

00400be8 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400be8:	6943      	ldr	r3, [r0, #20]
  400bea:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400bee:	bf1d      	ittte	ne
  400bf0:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400bf4:	61c1      	strne	r1, [r0, #28]
	return 0;
  400bf6:	2000      	movne	r0, #0
		return 1;
  400bf8:	2001      	moveq	r0, #1
}
  400bfa:	4770      	bx	lr

00400bfc <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400bfc:	6943      	ldr	r3, [r0, #20]
  400bfe:	f013 0f01 	tst.w	r3, #1
  400c02:	d005      	beq.n	400c10 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400c04:	6983      	ldr	r3, [r0, #24]
  400c06:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400c0a:	600b      	str	r3, [r1, #0]

	return 0;
  400c0c:	2000      	movs	r0, #0
  400c0e:	4770      	bx	lr
		return 1;
  400c10:	2001      	movs	r0, #1
}
  400c12:	4770      	bx	lr

00400c14 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400c14:	3801      	subs	r0, #1
  400c16:	2802      	cmp	r0, #2
  400c18:	d815      	bhi.n	400c46 <_write+0x32>
{
  400c1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c1e:	460e      	mov	r6, r1
  400c20:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400c22:	b19a      	cbz	r2, 400c4c <_write+0x38>
  400c24:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400c26:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400c60 <_write+0x4c>
  400c2a:	4f0c      	ldr	r7, [pc, #48]	; (400c5c <_write+0x48>)
  400c2c:	f8d8 0000 	ldr.w	r0, [r8]
  400c30:	f815 1b01 	ldrb.w	r1, [r5], #1
  400c34:	683b      	ldr	r3, [r7, #0]
  400c36:	4798      	blx	r3
  400c38:	2800      	cmp	r0, #0
  400c3a:	db0a      	blt.n	400c52 <_write+0x3e>
  400c3c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400c3e:	3c01      	subs	r4, #1
  400c40:	d1f4      	bne.n	400c2c <_write+0x18>
  400c42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400c46:	f04f 30ff 	mov.w	r0, #4294967295
  400c4a:	4770      	bx	lr
	for (; len != 0; --len) {
  400c4c:	4610      	mov	r0, r2
  400c4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400c52:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400c56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c5a:	bf00      	nop
  400c5c:	20000aac 	.word	0x20000aac
  400c60:	20000ab0 	.word	0x20000ab0

00400c64 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400c64:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400c66:	23ac      	movs	r3, #172	; 0xac
  400c68:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400c6a:	680b      	ldr	r3, [r1, #0]
  400c6c:	684a      	ldr	r2, [r1, #4]
  400c6e:	fbb3 f3f2 	udiv	r3, r3, r2
  400c72:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400c74:	1e5c      	subs	r4, r3, #1
  400c76:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400c7a:	4294      	cmp	r4, r2
  400c7c:	d80b      	bhi.n	400c96 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  400c7e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400c80:	688b      	ldr	r3, [r1, #8]
  400c82:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400c84:	f240 2302 	movw	r3, #514	; 0x202
  400c88:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400c8c:	2350      	movs	r3, #80	; 0x50
  400c8e:	6003      	str	r3, [r0, #0]

	return 0;
  400c90:	2000      	movs	r0, #0
}
  400c92:	bc10      	pop	{r4}
  400c94:	4770      	bx	lr
		return 1;
  400c96:	2001      	movs	r0, #1
  400c98:	e7fb      	b.n	400c92 <uart_init+0x2e>

00400c9a <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400c9a:	6943      	ldr	r3, [r0, #20]
  400c9c:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400ca0:	bf1a      	itte	ne
  400ca2:	61c1      	strne	r1, [r0, #28]
	return 0;
  400ca4:	2000      	movne	r0, #0
		return 1;
  400ca6:	2001      	moveq	r0, #1
}
  400ca8:	4770      	bx	lr

00400caa <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400caa:	6943      	ldr	r3, [r0, #20]
  400cac:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400cb0:	bf1d      	ittte	ne
  400cb2:	6983      	ldrne	r3, [r0, #24]
  400cb4:	700b      	strbne	r3, [r1, #0]
	return 0;
  400cb6:	2000      	movne	r0, #0
		return 1;
  400cb8:	2001      	moveq	r0, #1
}
  400cba:	4770      	bx	lr

00400cbc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400cbc:	e7fe      	b.n	400cbc <Dummy_Handler>
	...

00400cc0 <Reset_Handler>:
{
  400cc0:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  400cc2:	4b21      	ldr	r3, [pc, #132]	; (400d48 <Reset_Handler+0x88>)
  400cc4:	4a21      	ldr	r2, [pc, #132]	; (400d4c <Reset_Handler+0x8c>)
  400cc6:	429a      	cmp	r2, r3
  400cc8:	d928      	bls.n	400d1c <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  400cca:	4b21      	ldr	r3, [pc, #132]	; (400d50 <Reset_Handler+0x90>)
  400ccc:	4a1e      	ldr	r2, [pc, #120]	; (400d48 <Reset_Handler+0x88>)
  400cce:	429a      	cmp	r2, r3
  400cd0:	d20c      	bcs.n	400cec <Reset_Handler+0x2c>
  400cd2:	3b01      	subs	r3, #1
  400cd4:	1a9b      	subs	r3, r3, r2
  400cd6:	f023 0303 	bic.w	r3, r3, #3
  400cda:	3304      	adds	r3, #4
  400cdc:	4413      	add	r3, r2
  400cde:	491b      	ldr	r1, [pc, #108]	; (400d4c <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  400ce0:	f851 0b04 	ldr.w	r0, [r1], #4
  400ce4:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  400ce8:	429a      	cmp	r2, r3
  400cea:	d1f9      	bne.n	400ce0 <Reset_Handler+0x20>
	__NOP();
  400cec:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  400cee:	4b19      	ldr	r3, [pc, #100]	; (400d54 <Reset_Handler+0x94>)
  400cf0:	4a19      	ldr	r2, [pc, #100]	; (400d58 <Reset_Handler+0x98>)
  400cf2:	429a      	cmp	r2, r3
  400cf4:	d20a      	bcs.n	400d0c <Reset_Handler+0x4c>
  400cf6:	3b01      	subs	r3, #1
  400cf8:	1a9b      	subs	r3, r3, r2
  400cfa:	f023 0303 	bic.w	r3, r3, #3
  400cfe:	3304      	adds	r3, #4
  400d00:	4413      	add	r3, r2
		*pDest++ = 0;
  400d02:	2100      	movs	r1, #0
  400d04:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  400d08:	429a      	cmp	r2, r3
  400d0a:	d1fb      	bne.n	400d04 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  400d0c:	4b13      	ldr	r3, [pc, #76]	; (400d5c <Reset_Handler+0x9c>)
  400d0e:	4a14      	ldr	r2, [pc, #80]	; (400d60 <Reset_Handler+0xa0>)
  400d10:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  400d12:	4b14      	ldr	r3, [pc, #80]	; (400d64 <Reset_Handler+0xa4>)
  400d14:	4798      	blx	r3
	main();
  400d16:	4b14      	ldr	r3, [pc, #80]	; (400d68 <Reset_Handler+0xa8>)
  400d18:	4798      	blx	r3
  400d1a:	e7fe      	b.n	400d1a <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  400d1c:	4b0a      	ldr	r3, [pc, #40]	; (400d48 <Reset_Handler+0x88>)
  400d1e:	4a0b      	ldr	r2, [pc, #44]	; (400d4c <Reset_Handler+0x8c>)
  400d20:	429a      	cmp	r2, r3
  400d22:	d2e3      	bcs.n	400cec <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400d24:	4b0a      	ldr	r3, [pc, #40]	; (400d50 <Reset_Handler+0x90>)
  400d26:	4808      	ldr	r0, [pc, #32]	; (400d48 <Reset_Handler+0x88>)
  400d28:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400d2a:	4611      	mov	r1, r2
  400d2c:	3a04      	subs	r2, #4
  400d2e:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  400d30:	2800      	cmp	r0, #0
  400d32:	d0db      	beq.n	400cec <Reset_Handler+0x2c>
  400d34:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  400d38:	f852 0904 	ldr.w	r0, [r2], #-4
  400d3c:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  400d40:	42ca      	cmn	r2, r1
  400d42:	d1f9      	bne.n	400d38 <Reset_Handler+0x78>
  400d44:	e7d2      	b.n	400cec <Reset_Handler+0x2c>
  400d46:	bf00      	nop
  400d48:	20000000 	.word	0x20000000
  400d4c:	00404468 	.word	0x00404468
  400d50:	200009d0 	.word	0x200009d0
  400d54:	20000adc 	.word	0x20000adc
  400d58:	200009d0 	.word	0x200009d0
  400d5c:	e000ed00 	.word	0xe000ed00
  400d60:	00400000 	.word	0x00400000
  400d64:	00401231 	.word	0x00401231
  400d68:	004011b1 	.word	0x004011b1

00400d6c <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400d6c:	4b3c      	ldr	r3, [pc, #240]	; (400e60 <SystemCoreClockUpdate+0xf4>)
  400d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d70:	f003 0303 	and.w	r3, r3, #3
  400d74:	2b03      	cmp	r3, #3
  400d76:	d80e      	bhi.n	400d96 <SystemCoreClockUpdate+0x2a>
  400d78:	e8df f003 	tbb	[pc, r3]
  400d7c:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400d80:	4b38      	ldr	r3, [pc, #224]	; (400e64 <SystemCoreClockUpdate+0xf8>)
  400d82:	695b      	ldr	r3, [r3, #20]
  400d84:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400d88:	bf14      	ite	ne
  400d8a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400d8e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400d92:	4b35      	ldr	r3, [pc, #212]	; (400e68 <SystemCoreClockUpdate+0xfc>)
  400d94:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400d96:	4b32      	ldr	r3, [pc, #200]	; (400e60 <SystemCoreClockUpdate+0xf4>)
  400d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d9a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d9e:	2b70      	cmp	r3, #112	; 0x70
  400da0:	d055      	beq.n	400e4e <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400da2:	4b2f      	ldr	r3, [pc, #188]	; (400e60 <SystemCoreClockUpdate+0xf4>)
  400da4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  400da6:	4930      	ldr	r1, [pc, #192]	; (400e68 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400da8:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  400dac:	680b      	ldr	r3, [r1, #0]
  400dae:	40d3      	lsrs	r3, r2
  400db0:	600b      	str	r3, [r1, #0]
  400db2:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400db4:	4b2a      	ldr	r3, [pc, #168]	; (400e60 <SystemCoreClockUpdate+0xf4>)
  400db6:	6a1b      	ldr	r3, [r3, #32]
  400db8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400dbc:	d003      	beq.n	400dc6 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400dbe:	4a2b      	ldr	r2, [pc, #172]	; (400e6c <SystemCoreClockUpdate+0x100>)
  400dc0:	4b29      	ldr	r3, [pc, #164]	; (400e68 <SystemCoreClockUpdate+0xfc>)
  400dc2:	601a      	str	r2, [r3, #0]
  400dc4:	e7e7      	b.n	400d96 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400dc6:	4a2a      	ldr	r2, [pc, #168]	; (400e70 <SystemCoreClockUpdate+0x104>)
  400dc8:	4b27      	ldr	r3, [pc, #156]	; (400e68 <SystemCoreClockUpdate+0xfc>)
  400dca:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400dcc:	4b24      	ldr	r3, [pc, #144]	; (400e60 <SystemCoreClockUpdate+0xf4>)
  400dce:	6a1b      	ldr	r3, [r3, #32]
  400dd0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400dd4:	2b10      	cmp	r3, #16
  400dd6:	d005      	beq.n	400de4 <SystemCoreClockUpdate+0x78>
  400dd8:	2b20      	cmp	r3, #32
  400dda:	d1dc      	bne.n	400d96 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400ddc:	4a23      	ldr	r2, [pc, #140]	; (400e6c <SystemCoreClockUpdate+0x100>)
  400dde:	4b22      	ldr	r3, [pc, #136]	; (400e68 <SystemCoreClockUpdate+0xfc>)
  400de0:	601a      	str	r2, [r3, #0]
			break;
  400de2:	e7d8      	b.n	400d96 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400de4:	4a23      	ldr	r2, [pc, #140]	; (400e74 <SystemCoreClockUpdate+0x108>)
  400de6:	4b20      	ldr	r3, [pc, #128]	; (400e68 <SystemCoreClockUpdate+0xfc>)
  400de8:	601a      	str	r2, [r3, #0]
			break;
  400dea:	e7d4      	b.n	400d96 <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400dec:	4b1c      	ldr	r3, [pc, #112]	; (400e60 <SystemCoreClockUpdate+0xf4>)
  400dee:	6a1b      	ldr	r3, [r3, #32]
  400df0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400df4:	d018      	beq.n	400e28 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400df6:	4a1d      	ldr	r2, [pc, #116]	; (400e6c <SystemCoreClockUpdate+0x100>)
  400df8:	4b1b      	ldr	r3, [pc, #108]	; (400e68 <SystemCoreClockUpdate+0xfc>)
  400dfa:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400dfc:	4b18      	ldr	r3, [pc, #96]	; (400e60 <SystemCoreClockUpdate+0xf4>)
  400dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e00:	f003 0303 	and.w	r3, r3, #3
  400e04:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400e06:	4a16      	ldr	r2, [pc, #88]	; (400e60 <SystemCoreClockUpdate+0xf4>)
  400e08:	bf07      	ittee	eq
  400e0a:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400e0c:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400e0e:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400e10:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400e12:	4815      	ldr	r0, [pc, #84]	; (400e68 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400e14:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400e18:	6803      	ldr	r3, [r0, #0]
  400e1a:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  400e1e:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400e20:	fbb3 f3f2 	udiv	r3, r3, r2
  400e24:	6003      	str	r3, [r0, #0]
  400e26:	e7b6      	b.n	400d96 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400e28:	4a11      	ldr	r2, [pc, #68]	; (400e70 <SystemCoreClockUpdate+0x104>)
  400e2a:	4b0f      	ldr	r3, [pc, #60]	; (400e68 <SystemCoreClockUpdate+0xfc>)
  400e2c:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400e2e:	4b0c      	ldr	r3, [pc, #48]	; (400e60 <SystemCoreClockUpdate+0xf4>)
  400e30:	6a1b      	ldr	r3, [r3, #32]
  400e32:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400e36:	2b10      	cmp	r3, #16
  400e38:	d005      	beq.n	400e46 <SystemCoreClockUpdate+0xda>
  400e3a:	2b20      	cmp	r3, #32
  400e3c:	d1de      	bne.n	400dfc <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400e3e:	4a0b      	ldr	r2, [pc, #44]	; (400e6c <SystemCoreClockUpdate+0x100>)
  400e40:	4b09      	ldr	r3, [pc, #36]	; (400e68 <SystemCoreClockUpdate+0xfc>)
  400e42:	601a      	str	r2, [r3, #0]
					break;
  400e44:	e7da      	b.n	400dfc <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400e46:	4a0b      	ldr	r2, [pc, #44]	; (400e74 <SystemCoreClockUpdate+0x108>)
  400e48:	4b07      	ldr	r3, [pc, #28]	; (400e68 <SystemCoreClockUpdate+0xfc>)
  400e4a:	601a      	str	r2, [r3, #0]
					break;
  400e4c:	e7d6      	b.n	400dfc <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  400e4e:	4a06      	ldr	r2, [pc, #24]	; (400e68 <SystemCoreClockUpdate+0xfc>)
  400e50:	6813      	ldr	r3, [r2, #0]
  400e52:	4909      	ldr	r1, [pc, #36]	; (400e78 <SystemCoreClockUpdate+0x10c>)
  400e54:	fba1 1303 	umull	r1, r3, r1, r3
  400e58:	085b      	lsrs	r3, r3, #1
  400e5a:	6013      	str	r3, [r2, #0]
  400e5c:	4770      	bx	lr
  400e5e:	bf00      	nop
  400e60:	400e0400 	.word	0x400e0400
  400e64:	400e1410 	.word	0x400e1410
  400e68:	20000010 	.word	0x20000010
  400e6c:	00b71b00 	.word	0x00b71b00
  400e70:	003d0900 	.word	0x003d0900
  400e74:	007a1200 	.word	0x007a1200
  400e78:	aaaaaaab 	.word	0xaaaaaaab

00400e7c <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400e7c:	4b1a      	ldr	r3, [pc, #104]	; (400ee8 <system_init_flash+0x6c>)
  400e7e:	4298      	cmp	r0, r3
  400e80:	d914      	bls.n	400eac <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400e82:	4b1a      	ldr	r3, [pc, #104]	; (400eec <system_init_flash+0x70>)
  400e84:	4298      	cmp	r0, r3
  400e86:	d919      	bls.n	400ebc <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400e88:	4b19      	ldr	r3, [pc, #100]	; (400ef0 <system_init_flash+0x74>)
  400e8a:	4298      	cmp	r0, r3
  400e8c:	d91d      	bls.n	400eca <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400e8e:	4b19      	ldr	r3, [pc, #100]	; (400ef4 <system_init_flash+0x78>)
  400e90:	4298      	cmp	r0, r3
  400e92:	d921      	bls.n	400ed8 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400e94:	4b18      	ldr	r3, [pc, #96]	; (400ef8 <system_init_flash+0x7c>)
  400e96:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400e98:	bf94      	ite	ls
  400e9a:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400e9e:	4b17      	ldrhi	r3, [pc, #92]	; (400efc <system_init_flash+0x80>)
  400ea0:	4a17      	ldr	r2, [pc, #92]	; (400f00 <system_init_flash+0x84>)
  400ea2:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400ea4:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400ea8:	6013      	str	r3, [r2, #0]
  400eaa:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400eac:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400eb0:	4a13      	ldr	r2, [pc, #76]	; (400f00 <system_init_flash+0x84>)
  400eb2:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400eb4:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400eb8:	6013      	str	r3, [r2, #0]
  400eba:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400ebc:	4b11      	ldr	r3, [pc, #68]	; (400f04 <system_init_flash+0x88>)
  400ebe:	4a10      	ldr	r2, [pc, #64]	; (400f00 <system_init_flash+0x84>)
  400ec0:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400ec2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400ec6:	6013      	str	r3, [r2, #0]
  400ec8:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400eca:	4b0f      	ldr	r3, [pc, #60]	; (400f08 <system_init_flash+0x8c>)
  400ecc:	4a0c      	ldr	r2, [pc, #48]	; (400f00 <system_init_flash+0x84>)
  400ece:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400ed0:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400ed4:	6013      	str	r3, [r2, #0]
  400ed6:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400ed8:	4b0c      	ldr	r3, [pc, #48]	; (400f0c <system_init_flash+0x90>)
  400eda:	4a09      	ldr	r2, [pc, #36]	; (400f00 <system_init_flash+0x84>)
  400edc:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400ede:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400ee2:	6013      	str	r3, [r2, #0]
  400ee4:	4770      	bx	lr
  400ee6:	bf00      	nop
  400ee8:	01312cff 	.word	0x01312cff
  400eec:	026259ff 	.word	0x026259ff
  400ef0:	039386ff 	.word	0x039386ff
  400ef4:	04c4b3ff 	.word	0x04c4b3ff
  400ef8:	05f5e0ff 	.word	0x05f5e0ff
  400efc:	04000500 	.word	0x04000500
  400f00:	400e0a00 	.word	0x400e0a00
  400f04:	04000100 	.word	0x04000100
  400f08:	04000200 	.word	0x04000200
  400f0c:	04000300 	.word	0x04000300

00400f10 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400f10:	4b0a      	ldr	r3, [pc, #40]	; (400f3c <_sbrk+0x2c>)
  400f12:	681b      	ldr	r3, [r3, #0]
  400f14:	b153      	cbz	r3, 400f2c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400f16:	4b09      	ldr	r3, [pc, #36]	; (400f3c <_sbrk+0x2c>)
  400f18:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400f1a:	181a      	adds	r2, r3, r0
  400f1c:	4908      	ldr	r1, [pc, #32]	; (400f40 <_sbrk+0x30>)
  400f1e:	4291      	cmp	r1, r2
  400f20:	db08      	blt.n	400f34 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400f22:	4610      	mov	r0, r2
  400f24:	4a05      	ldr	r2, [pc, #20]	; (400f3c <_sbrk+0x2c>)
  400f26:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400f28:	4618      	mov	r0, r3
  400f2a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400f2c:	4a05      	ldr	r2, [pc, #20]	; (400f44 <_sbrk+0x34>)
  400f2e:	4b03      	ldr	r3, [pc, #12]	; (400f3c <_sbrk+0x2c>)
  400f30:	601a      	str	r2, [r3, #0]
  400f32:	e7f0      	b.n	400f16 <_sbrk+0x6>
		return (caddr_t) -1;	
  400f34:	f04f 30ff 	mov.w	r0, #4294967295
}
  400f38:	4770      	bx	lr
  400f3a:	bf00      	nop
  400f3c:	20000a6c 	.word	0x20000a6c
  400f40:	20027ffc 	.word	0x20027ffc
  400f44:	20003ae0 	.word	0x20003ae0

00400f48 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400f48:	f04f 30ff 	mov.w	r0, #4294967295
  400f4c:	4770      	bx	lr

00400f4e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400f4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400f52:	604b      	str	r3, [r1, #4]

	return 0;
}
  400f54:	2000      	movs	r0, #0
  400f56:	4770      	bx	lr

00400f58 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400f58:	2001      	movs	r0, #1
  400f5a:	4770      	bx	lr

00400f5c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400f5c:	2000      	movs	r0, #0
  400f5e:	4770      	bx	lr

00400f60 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400f60:	b5f0      	push	{r4, r5, r6, r7, lr}
  400f62:	b083      	sub	sp, #12
  400f64:	4605      	mov	r5, r0
  400f66:	460c      	mov	r4, r1
	uint32_t val = 0;
  400f68:	2300      	movs	r3, #0
  400f6a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400f6c:	4b18      	ldr	r3, [pc, #96]	; (400fd0 <usart_serial_getchar+0x70>)
  400f6e:	4298      	cmp	r0, r3
  400f70:	d00a      	beq.n	400f88 <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400f72:	4b18      	ldr	r3, [pc, #96]	; (400fd4 <usart_serial_getchar+0x74>)
  400f74:	4298      	cmp	r0, r3
  400f76:	d00f      	beq.n	400f98 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400f78:	4b17      	ldr	r3, [pc, #92]	; (400fd8 <usart_serial_getchar+0x78>)
  400f7a:	4298      	cmp	r0, r3
  400f7c:	d014      	beq.n	400fa8 <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400f7e:	4b17      	ldr	r3, [pc, #92]	; (400fdc <usart_serial_getchar+0x7c>)
  400f80:	429d      	cmp	r5, r3
  400f82:	d01b      	beq.n	400fbc <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400f84:	b003      	add	sp, #12
  400f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400f88:	461f      	mov	r7, r3
  400f8a:	4e15      	ldr	r6, [pc, #84]	; (400fe0 <usart_serial_getchar+0x80>)
  400f8c:	4621      	mov	r1, r4
  400f8e:	4638      	mov	r0, r7
  400f90:	47b0      	blx	r6
  400f92:	2800      	cmp	r0, #0
  400f94:	d1fa      	bne.n	400f8c <usart_serial_getchar+0x2c>
  400f96:	e7f2      	b.n	400f7e <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400f98:	461e      	mov	r6, r3
  400f9a:	4d11      	ldr	r5, [pc, #68]	; (400fe0 <usart_serial_getchar+0x80>)
  400f9c:	4621      	mov	r1, r4
  400f9e:	4630      	mov	r0, r6
  400fa0:	47a8      	blx	r5
  400fa2:	2800      	cmp	r0, #0
  400fa4:	d1fa      	bne.n	400f9c <usart_serial_getchar+0x3c>
  400fa6:	e7ed      	b.n	400f84 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  400fa8:	461e      	mov	r6, r3
  400faa:	4d0e      	ldr	r5, [pc, #56]	; (400fe4 <usart_serial_getchar+0x84>)
  400fac:	a901      	add	r1, sp, #4
  400fae:	4630      	mov	r0, r6
  400fb0:	47a8      	blx	r5
  400fb2:	2800      	cmp	r0, #0
  400fb4:	d1fa      	bne.n	400fac <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  400fb6:	9b01      	ldr	r3, [sp, #4]
  400fb8:	7023      	strb	r3, [r4, #0]
  400fba:	e7e3      	b.n	400f84 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  400fbc:	461e      	mov	r6, r3
  400fbe:	4d09      	ldr	r5, [pc, #36]	; (400fe4 <usart_serial_getchar+0x84>)
  400fc0:	a901      	add	r1, sp, #4
  400fc2:	4630      	mov	r0, r6
  400fc4:	47a8      	blx	r5
  400fc6:	2800      	cmp	r0, #0
  400fc8:	d1fa      	bne.n	400fc0 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  400fca:	9b01      	ldr	r3, [sp, #4]
  400fcc:	7023      	strb	r3, [r4, #0]
}
  400fce:	e7d9      	b.n	400f84 <usart_serial_getchar+0x24>
  400fd0:	400e0600 	.word	0x400e0600
  400fd4:	400e0800 	.word	0x400e0800
  400fd8:	40024000 	.word	0x40024000
  400fdc:	40028000 	.word	0x40028000
  400fe0:	00400cab 	.word	0x00400cab
  400fe4:	00400bfd 	.word	0x00400bfd

00400fe8 <usart_serial_putchar>:
{
  400fe8:	b570      	push	{r4, r5, r6, lr}
  400fea:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400fec:	4b18      	ldr	r3, [pc, #96]	; (401050 <usart_serial_putchar+0x68>)
  400fee:	4298      	cmp	r0, r3
  400ff0:	d00a      	beq.n	401008 <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  400ff2:	4b18      	ldr	r3, [pc, #96]	; (401054 <usart_serial_putchar+0x6c>)
  400ff4:	4298      	cmp	r0, r3
  400ff6:	d010      	beq.n	40101a <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  400ff8:	4b17      	ldr	r3, [pc, #92]	; (401058 <usart_serial_putchar+0x70>)
  400ffa:	4298      	cmp	r0, r3
  400ffc:	d016      	beq.n	40102c <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  400ffe:	4b17      	ldr	r3, [pc, #92]	; (40105c <usart_serial_putchar+0x74>)
  401000:	4298      	cmp	r0, r3
  401002:	d01c      	beq.n	40103e <usart_serial_putchar+0x56>
	return 0;
  401004:	2000      	movs	r0, #0
}
  401006:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401008:	461e      	mov	r6, r3
  40100a:	4d15      	ldr	r5, [pc, #84]	; (401060 <usart_serial_putchar+0x78>)
  40100c:	4621      	mov	r1, r4
  40100e:	4630      	mov	r0, r6
  401010:	47a8      	blx	r5
  401012:	2800      	cmp	r0, #0
  401014:	d1fa      	bne.n	40100c <usart_serial_putchar+0x24>
		return 1;
  401016:	2001      	movs	r0, #1
  401018:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40101a:	461e      	mov	r6, r3
  40101c:	4d10      	ldr	r5, [pc, #64]	; (401060 <usart_serial_putchar+0x78>)
  40101e:	4621      	mov	r1, r4
  401020:	4630      	mov	r0, r6
  401022:	47a8      	blx	r5
  401024:	2800      	cmp	r0, #0
  401026:	d1fa      	bne.n	40101e <usart_serial_putchar+0x36>
		return 1;
  401028:	2001      	movs	r0, #1
  40102a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40102c:	461e      	mov	r6, r3
  40102e:	4d0d      	ldr	r5, [pc, #52]	; (401064 <usart_serial_putchar+0x7c>)
  401030:	4621      	mov	r1, r4
  401032:	4630      	mov	r0, r6
  401034:	47a8      	blx	r5
  401036:	2800      	cmp	r0, #0
  401038:	d1fa      	bne.n	401030 <usart_serial_putchar+0x48>
		return 1;
  40103a:	2001      	movs	r0, #1
  40103c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40103e:	461e      	mov	r6, r3
  401040:	4d08      	ldr	r5, [pc, #32]	; (401064 <usart_serial_putchar+0x7c>)
  401042:	4621      	mov	r1, r4
  401044:	4630      	mov	r0, r6
  401046:	47a8      	blx	r5
  401048:	2800      	cmp	r0, #0
  40104a:	d1fa      	bne.n	401042 <usart_serial_putchar+0x5a>
		return 1;
  40104c:	2001      	movs	r0, #1
  40104e:	bd70      	pop	{r4, r5, r6, pc}
  401050:	400e0600 	.word	0x400e0600
  401054:	400e0800 	.word	0x400e0800
  401058:	40024000 	.word	0x40024000
  40105c:	40028000 	.word	0x40028000
  401060:	00400c9b 	.word	0x00400c9b
  401064:	00400be9 	.word	0x00400be9

00401068 <tratamento_interrupcao_pioB>:
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
}


void tratamento_interrupcao_pioB(const uint32_t id, const uint32_t index) // rotina de interrupo
{
  401068:	b570      	push	{r4, r5, r6, lr}
  40106a:	4606      	mov	r6, r0
  40106c:	460d      	mov	r5, r1
	puts("\n\rEntrando - Interrupcao B\r");
  40106e:	4808      	ldr	r0, [pc, #32]	; (401090 <tratamento_interrupcao_pioB+0x28>)
  401070:	4c08      	ldr	r4, [pc, #32]	; (401094 <tratamento_interrupcao_pioB+0x2c>)
  401072:	47a0      	blx	r4
	puts("*Parametros entrada\r");
  401074:	4808      	ldr	r0, [pc, #32]	; (401098 <tratamento_interrupcao_pioB+0x30>)
  401076:	47a0      	blx	r4
	printf( "****id = %u \n\r", (unsigned int)id );		  // o id  a instncia (perifrico) que interrompeu que para o PIOB  12
  401078:	4631      	mov	r1, r6
  40107a:	4808      	ldr	r0, [pc, #32]	; (40109c <tratamento_interrupcao_pioB+0x34>)
  40107c:	4c08      	ldr	r4, [pc, #32]	; (4010a0 <tratamento_interrupcao_pioB+0x38>)
  40107e:	47a0      	blx	r4
	printf( "****index = %u \n\r", (unsigned int)index ); // o index  o pino que interrompeu em decimal. No caso pino 3 d 8 em decimal
  401080:	4629      	mov	r1, r5
  401082:	4808      	ldr	r0, [pc, #32]	; (4010a4 <tratamento_interrupcao_pioB+0x3c>)
  401084:	47a0      	blx	r4
	
	LED_Toggle(LED0_GPIO);						// esta  uma funo de alto nvel que vem no ambiente da Atmel pois carregamos um kit conhecido
  401086:	2013      	movs	r0, #19
  401088:	4b07      	ldr	r3, [pc, #28]	; (4010a8 <tratamento_interrupcao_pioB+0x40>)
  40108a:	4798      	blx	r3
  40108c:	bd70      	pop	{r4, r5, r6, pc}
  40108e:	bf00      	nop
  401090:	00404278 	.word	0x00404278
  401094:	004013e1 	.word	0x004013e1
  401098:	00404294 	.word	0x00404294
  40109c:	004042ac 	.word	0x004042ac
  4010a0:	00401281 	.word	0x00401281
  4010a4:	004042bc 	.word	0x004042bc
  4010a8:	00400459 	.word	0x00400459

004010ac <inicializacao_UART>:
void inicializacao_UART (){
  4010ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4010b0:	b084      	sub	sp, #16
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4010b2:	f8df 808c 	ldr.w	r8, [pc, #140]	; 401140 <inicializacao_UART+0x94>
  4010b6:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  4010ba:	4c16      	ldr	r4, [pc, #88]	; (401114 <inicializacao_UART+0x68>)
  4010bc:	6823      	ldr	r3, [r4, #0]
  4010be:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  4010c0:	68a3      	ldr	r3, [r4, #8]
  4010c2:	9303      	str	r3, [sp, #12]
  4010c4:	2008      	movs	r0, #8
  4010c6:	4f14      	ldr	r7, [pc, #80]	; (401118 <inicializacao_UART+0x6c>)
  4010c8:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  4010ca:	4d14      	ldr	r5, [pc, #80]	; (40111c <inicializacao_UART+0x70>)
  4010cc:	a901      	add	r1, sp, #4
  4010ce:	4628      	mov	r0, r5
  4010d0:	4e13      	ldr	r6, [pc, #76]	; (401120 <inicializacao_UART+0x74>)
  4010d2:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4010d4:	4b13      	ldr	r3, [pc, #76]	; (401124 <inicializacao_UART+0x78>)
  4010d6:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4010d8:	4a13      	ldr	r2, [pc, #76]	; (401128 <inicializacao_UART+0x7c>)
  4010da:	4b14      	ldr	r3, [pc, #80]	; (40112c <inicializacao_UART+0x80>)
  4010dc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4010de:	4a14      	ldr	r2, [pc, #80]	; (401130 <inicializacao_UART+0x84>)
  4010e0:	4b14      	ldr	r3, [pc, #80]	; (401134 <inicializacao_UART+0x88>)
  4010e2:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4010e4:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  4010e8:	6823      	ldr	r3, [r4, #0]
  4010ea:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  4010ec:	68a3      	ldr	r3, [r4, #8]
  4010ee:	9303      	str	r3, [sp, #12]
  4010f0:	2008      	movs	r0, #8
  4010f2:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  4010f4:	a901      	add	r1, sp, #4
  4010f6:	4628      	mov	r0, r5
  4010f8:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4010fa:	4d0f      	ldr	r5, [pc, #60]	; (401138 <inicializacao_UART+0x8c>)
  4010fc:	682b      	ldr	r3, [r5, #0]
  4010fe:	2100      	movs	r1, #0
  401100:	6898      	ldr	r0, [r3, #8]
  401102:	4c0e      	ldr	r4, [pc, #56]	; (40113c <inicializacao_UART+0x90>)
  401104:	47a0      	blx	r4
	setbuf(stdin, NULL);
  401106:	682b      	ldr	r3, [r5, #0]
  401108:	2100      	movs	r1, #0
  40110a:	6858      	ldr	r0, [r3, #4]
  40110c:	47a0      	blx	r4
}
  40110e:	b004      	add	sp, #16
  401110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401114:	20000014 	.word	0x20000014
  401118:	00400879 	.word	0x00400879
  40111c:	400e0600 	.word	0x400e0600
  401120:	00400c65 	.word	0x00400c65
  401124:	20000ab0 	.word	0x20000ab0
  401128:	00400fe9 	.word	0x00400fe9
  40112c:	20000aac 	.word	0x20000aac
  401130:	00400f61 	.word	0x00400f61
  401134:	20000aa4 	.word	0x20000aa4
  401138:	20000024 	.word	0x20000024
  40113c:	004013f1 	.word	0x004013f1
  401140:	07270e00 	.word	0x07270e00

00401144 <configurar_botao1>:
												// LED0_GPIO  o pino 19 do PIOA --> Led azul
	
}


void configurar_botao1 (){
  401144:	b5f0      	push	{r4, r5, r6, r7, lr}
  401146:	b083      	sub	sp, #12
	
	pmc_enable_periph_clk(ID_PIOB); // habilita o clock do perifrico PIOB (para usar debouncing)
  401148:	200c      	movs	r0, #12
  40114a:	4b12      	ldr	r3, [pc, #72]	; (401194 <configurar_botao1+0x50>)
  40114c:	4798      	blx	r3
	pio_set_input(PIOB, PIO_PB3, PIO_PULLUP | PIO_DEBOUNCE);  // configura pino 3 do PIOB como entrada (PIO_PB3 = 1<<3), ativa pull up e 
  40114e:	4e12      	ldr	r6, [pc, #72]	; (401198 <configurar_botao1+0x54>)
  401150:	2209      	movs	r2, #9
  401152:	2108      	movs	r1, #8
  401154:	4630      	mov	r0, r6
  401156:	4b11      	ldr	r3, [pc, #68]	; (40119c <configurar_botao1+0x58>)
  401158:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40115a:	4c11      	ldr	r4, [pc, #68]	; (4011a0 <configurar_botao1+0x5c>)
  40115c:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  401160:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  401164:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401168:	f3bf 8f6f 	isb	sy
	NVIC_DisableIRQ(PIOB_IRQn);		// desabilita a interrupo no NVIC do PIOB que tem ID =12 (instncia id PIOB = PIOB_IRQn=12) 
															   
	// configura interrupo do PIOB (intncia 12 = ID_PIOB), Pino 3 , (PIO_PB3),borda de subida (PIO_IT_RISE_EDGE). 
	//Quando isto ocorrer chama a rotina especificada. No caso atribuiu-se o nome: "tratamento_interrupcao_pioB()" 		
													  
	pio_handler_set(PIOB, ID_PIOB, PIO_PB3, PIO_IT_RISE_EDGE, tratamento_interrupcao_pioB);
  40116c:	4b0d      	ldr	r3, [pc, #52]	; (4011a4 <configurar_botao1+0x60>)
  40116e:	9300      	str	r3, [sp, #0]
  401170:	2370      	movs	r3, #112	; 0x70
  401172:	2208      	movs	r2, #8
  401174:	210c      	movs	r1, #12
  401176:	4630      	mov	r0, r6
  401178:	4f0b      	ldr	r7, [pc, #44]	; (4011a8 <configurar_botao1+0x64>)
  40117a:	47b8      	blx	r7
	
	
	pio_enable_interrupt(PIOB, PIO_PB3); //habilita interrupo do pino 3 do PIOB no registrador PIO_IER do PIOB (funo da API PIO)
  40117c:	2108      	movs	r1, #8
  40117e:	4630      	mov	r0, r6
  401180:	4b0a      	ldr	r3, [pc, #40]	; (4011ac <configurar_botao1+0x68>)
  401182:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401184:	f8c4 5180 	str.w	r5, [r4, #384]	; 0x180
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401188:	23f0      	movs	r3, #240	; 0xf0
  40118a:	f884 330c 	strb.w	r3, [r4, #780]	; 0x30c
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40118e:	6025      	str	r5, [r4, #0]
	
	NVIC_ClearPendingIRQ(PIOB_IRQn); // limpa interrupes pendentes do PIOB
	NVIC_SetPriority(PIOB_IRQn,15);  // seta a prioridade da interrupo no controlador de interrupo (NVIC) como 15
	NVIC_EnableIRQ(PIOB_IRQn);       // habilita a interrupo no NVIC do PIOB
}
  401190:	b003      	add	sp, #12
  401192:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401194:	00400879 	.word	0x00400879
  401198:	400e1000 	.word	0x400e1000
  40119c:	004003ad 	.word	0x004003ad
  4011a0:	e000e100 	.word	0xe000e100
  4011a4:	00401069 	.word	0x00401069
  4011a8:	004006d9 	.word	0x004006d9
  4011ac:	00400433 	.word	0x00400433

004011b0 <main>:



int main (void)
{
  4011b0:	b580      	push	{r7, lr}
  4011b2:	b082      	sub	sp, #8
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
  4011b4:	4b14      	ldr	r3, [pc, #80]	; (401208 <main+0x58>)
  4011b6:	4798      	blx	r3
	board_init();
  4011b8:	4b14      	ldr	r3, [pc, #80]	; (40120c <main+0x5c>)
  4011ba:	4798      	blx	r3
	
	inicializacao_UART();
  4011bc:	4b14      	ldr	r3, [pc, #80]	; (401210 <main+0x60>)
  4011be:	4798      	blx	r3
	configurar_botao1();
  4011c0:	4b14      	ldr	r3, [pc, #80]	; (401214 <main+0x64>)
  4011c2:	4798      	blx	r3

	//Configura os PIOs de saida (LEDs)
	pio_set_output(PIOA, PIO_PA19, LOW, DISABLE, ENABLE); // funo do PIO ASF: configura o pino 19 do PIOA como sada, nvel baixo, sada no
  4011c4:	4d14      	ldr	r5, [pc, #80]	; (401218 <main+0x68>)
  4011c6:	2601      	movs	r6, #1
  4011c8:	9600      	str	r6, [sp, #0]
  4011ca:	2300      	movs	r3, #0
  4011cc:	461a      	mov	r2, r3
  4011ce:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4011d2:	4628      	mov	r0, r5
  4011d4:	4c11      	ldr	r4, [pc, #68]	; (40121c <main+0x6c>)
  4011d6:	47a0      	blx	r4
														  //  dreno aberto, e ativa pull up no pino
	pio_set_output(PIOA, PIO_PA20, LOW, DISABLE, ENABLE); // idem para pino 20 do PIOA
  4011d8:	9600      	str	r6, [sp, #0]
  4011da:	2300      	movs	r3, #0
  4011dc:	461a      	mov	r2, r3
  4011de:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  4011e2:	4628      	mov	r0, r5
  4011e4:	47a0      	blx	r4
	{
        /**
         * Entra em modo Sleep 
         * s  acordado por uma interrupo
         */
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI); //manda o processador para modo sleep esperando interrupo 
  4011e6:	f8df 8044 	ldr.w	r8, [pc, #68]	; 40122c <main+0x7c>
       
		LED_Toggle(LED1_GPIO);	// quando  acordado atende a interrupo, pisca uma vez e volta para sleep
  4011ea:	2714      	movs	r7, #20
		delay_ms(500);
  4011ec:	4e0c      	ldr	r6, [pc, #48]	; (401220 <main+0x70>)
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI); //manda o processador para modo sleep esperando interrupo 
  4011ee:	2002      	movs	r0, #2
  4011f0:	47c0      	blx	r8
		LED_Toggle(LED1_GPIO);	// quando  acordado atende a interrupo, pisca uma vez e volta para sleep
  4011f2:	4638      	mov	r0, r7
  4011f4:	4d0b      	ldr	r5, [pc, #44]	; (401224 <main+0x74>)
  4011f6:	47a8      	blx	r5
		delay_ms(500);
  4011f8:	4630      	mov	r0, r6
  4011fa:	4c0b      	ldr	r4, [pc, #44]	; (401228 <main+0x78>)
  4011fc:	47a0      	blx	r4
		LED_Toggle(LED1_GPIO);
  4011fe:	4638      	mov	r0, r7
  401200:	47a8      	blx	r5
		delay_ms(500);
  401202:	4630      	mov	r0, r6
  401204:	47a0      	blx	r4
  401206:	e7f2      	b.n	4011ee <main+0x3e>
  401208:	00400139 	.word	0x00400139
  40120c:	004001d9 	.word	0x004001d9
  401210:	004010ad 	.word	0x004010ad
  401214:	00401145 	.word	0x00401145
  401218:	400e0e00 	.word	0x400e0e00
  40121c:	004003df 	.word	0x004003df
  401220:	00416513 	.word	0x00416513
  401224:	00400459 	.word	0x00400459
  401228:	20000001 	.word	0x20000001
  40122c:	00400929 	.word	0x00400929

00401230 <__libc_init_array>:
  401230:	b570      	push	{r4, r5, r6, lr}
  401232:	4e0f      	ldr	r6, [pc, #60]	; (401270 <__libc_init_array+0x40>)
  401234:	4d0f      	ldr	r5, [pc, #60]	; (401274 <__libc_init_array+0x44>)
  401236:	1b76      	subs	r6, r6, r5
  401238:	10b6      	asrs	r6, r6, #2
  40123a:	bf18      	it	ne
  40123c:	2400      	movne	r4, #0
  40123e:	d005      	beq.n	40124c <__libc_init_array+0x1c>
  401240:	3401      	adds	r4, #1
  401242:	f855 3b04 	ldr.w	r3, [r5], #4
  401246:	4798      	blx	r3
  401248:	42a6      	cmp	r6, r4
  40124a:	d1f9      	bne.n	401240 <__libc_init_array+0x10>
  40124c:	4e0a      	ldr	r6, [pc, #40]	; (401278 <__libc_init_array+0x48>)
  40124e:	4d0b      	ldr	r5, [pc, #44]	; (40127c <__libc_init_array+0x4c>)
  401250:	1b76      	subs	r6, r6, r5
  401252:	f003 f8f3 	bl	40443c <_init>
  401256:	10b6      	asrs	r6, r6, #2
  401258:	bf18      	it	ne
  40125a:	2400      	movne	r4, #0
  40125c:	d006      	beq.n	40126c <__libc_init_array+0x3c>
  40125e:	3401      	adds	r4, #1
  401260:	f855 3b04 	ldr.w	r3, [r5], #4
  401264:	4798      	blx	r3
  401266:	42a6      	cmp	r6, r4
  401268:	d1f9      	bne.n	40125e <__libc_init_array+0x2e>
  40126a:	bd70      	pop	{r4, r5, r6, pc}
  40126c:	bd70      	pop	{r4, r5, r6, pc}
  40126e:	bf00      	nop
  401270:	00404448 	.word	0x00404448
  401274:	00404448 	.word	0x00404448
  401278:	00404450 	.word	0x00404450
  40127c:	00404448 	.word	0x00404448

00401280 <iprintf>:
  401280:	b40f      	push	{r0, r1, r2, r3}
  401282:	b500      	push	{lr}
  401284:	4907      	ldr	r1, [pc, #28]	; (4012a4 <iprintf+0x24>)
  401286:	b083      	sub	sp, #12
  401288:	ab04      	add	r3, sp, #16
  40128a:	6808      	ldr	r0, [r1, #0]
  40128c:	f853 2b04 	ldr.w	r2, [r3], #4
  401290:	6881      	ldr	r1, [r0, #8]
  401292:	9301      	str	r3, [sp, #4]
  401294:	f000 fa42 	bl	40171c <_vfiprintf_r>
  401298:	b003      	add	sp, #12
  40129a:	f85d eb04 	ldr.w	lr, [sp], #4
  40129e:	b004      	add	sp, #16
  4012a0:	4770      	bx	lr
  4012a2:	bf00      	nop
  4012a4:	20000024 	.word	0x20000024

004012a8 <memset>:
  4012a8:	b470      	push	{r4, r5, r6}
  4012aa:	0786      	lsls	r6, r0, #30
  4012ac:	d046      	beq.n	40133c <memset+0x94>
  4012ae:	1e54      	subs	r4, r2, #1
  4012b0:	2a00      	cmp	r2, #0
  4012b2:	d041      	beq.n	401338 <memset+0x90>
  4012b4:	b2ca      	uxtb	r2, r1
  4012b6:	4603      	mov	r3, r0
  4012b8:	e002      	b.n	4012c0 <memset+0x18>
  4012ba:	f114 34ff 	adds.w	r4, r4, #4294967295
  4012be:	d33b      	bcc.n	401338 <memset+0x90>
  4012c0:	f803 2b01 	strb.w	r2, [r3], #1
  4012c4:	079d      	lsls	r5, r3, #30
  4012c6:	d1f8      	bne.n	4012ba <memset+0x12>
  4012c8:	2c03      	cmp	r4, #3
  4012ca:	d92e      	bls.n	40132a <memset+0x82>
  4012cc:	b2cd      	uxtb	r5, r1
  4012ce:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4012d2:	2c0f      	cmp	r4, #15
  4012d4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4012d8:	d919      	bls.n	40130e <memset+0x66>
  4012da:	f103 0210 	add.w	r2, r3, #16
  4012de:	4626      	mov	r6, r4
  4012e0:	3e10      	subs	r6, #16
  4012e2:	2e0f      	cmp	r6, #15
  4012e4:	f842 5c10 	str.w	r5, [r2, #-16]
  4012e8:	f842 5c0c 	str.w	r5, [r2, #-12]
  4012ec:	f842 5c08 	str.w	r5, [r2, #-8]
  4012f0:	f842 5c04 	str.w	r5, [r2, #-4]
  4012f4:	f102 0210 	add.w	r2, r2, #16
  4012f8:	d8f2      	bhi.n	4012e0 <memset+0x38>
  4012fa:	f1a4 0210 	sub.w	r2, r4, #16
  4012fe:	f022 020f 	bic.w	r2, r2, #15
  401302:	f004 040f 	and.w	r4, r4, #15
  401306:	3210      	adds	r2, #16
  401308:	2c03      	cmp	r4, #3
  40130a:	4413      	add	r3, r2
  40130c:	d90d      	bls.n	40132a <memset+0x82>
  40130e:	461e      	mov	r6, r3
  401310:	4622      	mov	r2, r4
  401312:	3a04      	subs	r2, #4
  401314:	2a03      	cmp	r2, #3
  401316:	f846 5b04 	str.w	r5, [r6], #4
  40131a:	d8fa      	bhi.n	401312 <memset+0x6a>
  40131c:	1f22      	subs	r2, r4, #4
  40131e:	f022 0203 	bic.w	r2, r2, #3
  401322:	3204      	adds	r2, #4
  401324:	4413      	add	r3, r2
  401326:	f004 0403 	and.w	r4, r4, #3
  40132a:	b12c      	cbz	r4, 401338 <memset+0x90>
  40132c:	b2c9      	uxtb	r1, r1
  40132e:	441c      	add	r4, r3
  401330:	f803 1b01 	strb.w	r1, [r3], #1
  401334:	429c      	cmp	r4, r3
  401336:	d1fb      	bne.n	401330 <memset+0x88>
  401338:	bc70      	pop	{r4, r5, r6}
  40133a:	4770      	bx	lr
  40133c:	4614      	mov	r4, r2
  40133e:	4603      	mov	r3, r0
  401340:	e7c2      	b.n	4012c8 <memset+0x20>
  401342:	bf00      	nop

00401344 <_puts_r>:
  401344:	b5f0      	push	{r4, r5, r6, r7, lr}
  401346:	4605      	mov	r5, r0
  401348:	b089      	sub	sp, #36	; 0x24
  40134a:	4608      	mov	r0, r1
  40134c:	460c      	mov	r4, r1
  40134e:	f000 f937 	bl	4015c0 <strlen>
  401352:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401354:	4f21      	ldr	r7, [pc, #132]	; (4013dc <_puts_r+0x98>)
  401356:	9404      	str	r4, [sp, #16]
  401358:	2601      	movs	r6, #1
  40135a:	1c44      	adds	r4, r0, #1
  40135c:	a904      	add	r1, sp, #16
  40135e:	2202      	movs	r2, #2
  401360:	9403      	str	r4, [sp, #12]
  401362:	9005      	str	r0, [sp, #20]
  401364:	68ac      	ldr	r4, [r5, #8]
  401366:	9706      	str	r7, [sp, #24]
  401368:	9607      	str	r6, [sp, #28]
  40136a:	9101      	str	r1, [sp, #4]
  40136c:	9202      	str	r2, [sp, #8]
  40136e:	b353      	cbz	r3, 4013c6 <_puts_r+0x82>
  401370:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401372:	f013 0f01 	tst.w	r3, #1
  401376:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40137a:	b29a      	uxth	r2, r3
  40137c:	d101      	bne.n	401382 <_puts_r+0x3e>
  40137e:	0590      	lsls	r0, r2, #22
  401380:	d525      	bpl.n	4013ce <_puts_r+0x8a>
  401382:	0491      	lsls	r1, r2, #18
  401384:	d406      	bmi.n	401394 <_puts_r+0x50>
  401386:	6e62      	ldr	r2, [r4, #100]	; 0x64
  401388:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40138c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401390:	81a3      	strh	r3, [r4, #12]
  401392:	6662      	str	r2, [r4, #100]	; 0x64
  401394:	4628      	mov	r0, r5
  401396:	aa01      	add	r2, sp, #4
  401398:	4621      	mov	r1, r4
  40139a:	f001 fbc1 	bl	402b20 <__sfvwrite_r>
  40139e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4013a0:	2800      	cmp	r0, #0
  4013a2:	bf0c      	ite	eq
  4013a4:	250a      	moveq	r5, #10
  4013a6:	f04f 35ff 	movne.w	r5, #4294967295
  4013aa:	07da      	lsls	r2, r3, #31
  4013ac:	d402      	bmi.n	4013b4 <_puts_r+0x70>
  4013ae:	89a3      	ldrh	r3, [r4, #12]
  4013b0:	059b      	lsls	r3, r3, #22
  4013b2:	d502      	bpl.n	4013ba <_puts_r+0x76>
  4013b4:	4628      	mov	r0, r5
  4013b6:	b009      	add	sp, #36	; 0x24
  4013b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4013ba:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4013bc:	f001 fd66 	bl	402e8c <__retarget_lock_release_recursive>
  4013c0:	4628      	mov	r0, r5
  4013c2:	b009      	add	sp, #36	; 0x24
  4013c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4013c6:	4628      	mov	r0, r5
  4013c8:	f001 f99e 	bl	402708 <__sinit>
  4013cc:	e7d0      	b.n	401370 <_puts_r+0x2c>
  4013ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4013d0:	f001 fd5a 	bl	402e88 <__retarget_lock_acquire_recursive>
  4013d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4013d8:	b29a      	uxth	r2, r3
  4013da:	e7d2      	b.n	401382 <_puts_r+0x3e>
  4013dc:	004042d4 	.word	0x004042d4

004013e0 <puts>:
  4013e0:	4b02      	ldr	r3, [pc, #8]	; (4013ec <puts+0xc>)
  4013e2:	4601      	mov	r1, r0
  4013e4:	6818      	ldr	r0, [r3, #0]
  4013e6:	f7ff bfad 	b.w	401344 <_puts_r>
  4013ea:	bf00      	nop
  4013ec:	20000024 	.word	0x20000024

004013f0 <setbuf>:
  4013f0:	2900      	cmp	r1, #0
  4013f2:	bf0c      	ite	eq
  4013f4:	2202      	moveq	r2, #2
  4013f6:	2200      	movne	r2, #0
  4013f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4013fc:	f000 b800 	b.w	401400 <setvbuf>

00401400 <setvbuf>:
  401400:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401404:	4c61      	ldr	r4, [pc, #388]	; (40158c <setvbuf+0x18c>)
  401406:	6825      	ldr	r5, [r4, #0]
  401408:	b083      	sub	sp, #12
  40140a:	4604      	mov	r4, r0
  40140c:	460f      	mov	r7, r1
  40140e:	4690      	mov	r8, r2
  401410:	461e      	mov	r6, r3
  401412:	b115      	cbz	r5, 40141a <setvbuf+0x1a>
  401414:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401416:	2b00      	cmp	r3, #0
  401418:	d064      	beq.n	4014e4 <setvbuf+0xe4>
  40141a:	f1b8 0f02 	cmp.w	r8, #2
  40141e:	d006      	beq.n	40142e <setvbuf+0x2e>
  401420:	f1b8 0f01 	cmp.w	r8, #1
  401424:	f200 809f 	bhi.w	401566 <setvbuf+0x166>
  401428:	2e00      	cmp	r6, #0
  40142a:	f2c0 809c 	blt.w	401566 <setvbuf+0x166>
  40142e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401430:	07d8      	lsls	r0, r3, #31
  401432:	d534      	bpl.n	40149e <setvbuf+0x9e>
  401434:	4621      	mov	r1, r4
  401436:	4628      	mov	r0, r5
  401438:	f001 f90e 	bl	402658 <_fflush_r>
  40143c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40143e:	b141      	cbz	r1, 401452 <setvbuf+0x52>
  401440:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401444:	4299      	cmp	r1, r3
  401446:	d002      	beq.n	40144e <setvbuf+0x4e>
  401448:	4628      	mov	r0, r5
  40144a:	f001 fa83 	bl	402954 <_free_r>
  40144e:	2300      	movs	r3, #0
  401450:	6323      	str	r3, [r4, #48]	; 0x30
  401452:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401456:	2200      	movs	r2, #0
  401458:	61a2      	str	r2, [r4, #24]
  40145a:	6062      	str	r2, [r4, #4]
  40145c:	061a      	lsls	r2, r3, #24
  40145e:	d43a      	bmi.n	4014d6 <setvbuf+0xd6>
  401460:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401464:	f023 0303 	bic.w	r3, r3, #3
  401468:	f1b8 0f02 	cmp.w	r8, #2
  40146c:	81a3      	strh	r3, [r4, #12]
  40146e:	d01d      	beq.n	4014ac <setvbuf+0xac>
  401470:	ab01      	add	r3, sp, #4
  401472:	466a      	mov	r2, sp
  401474:	4621      	mov	r1, r4
  401476:	4628      	mov	r0, r5
  401478:	f001 fd0a 	bl	402e90 <__swhatbuf_r>
  40147c:	89a3      	ldrh	r3, [r4, #12]
  40147e:	4318      	orrs	r0, r3
  401480:	81a0      	strh	r0, [r4, #12]
  401482:	2e00      	cmp	r6, #0
  401484:	d132      	bne.n	4014ec <setvbuf+0xec>
  401486:	9e00      	ldr	r6, [sp, #0]
  401488:	4630      	mov	r0, r6
  40148a:	f001 fd79 	bl	402f80 <malloc>
  40148e:	4607      	mov	r7, r0
  401490:	2800      	cmp	r0, #0
  401492:	d06b      	beq.n	40156c <setvbuf+0x16c>
  401494:	89a3      	ldrh	r3, [r4, #12]
  401496:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40149a:	81a3      	strh	r3, [r4, #12]
  40149c:	e028      	b.n	4014f0 <setvbuf+0xf0>
  40149e:	89a3      	ldrh	r3, [r4, #12]
  4014a0:	0599      	lsls	r1, r3, #22
  4014a2:	d4c7      	bmi.n	401434 <setvbuf+0x34>
  4014a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4014a6:	f001 fcef 	bl	402e88 <__retarget_lock_acquire_recursive>
  4014aa:	e7c3      	b.n	401434 <setvbuf+0x34>
  4014ac:	2500      	movs	r5, #0
  4014ae:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4014b0:	2600      	movs	r6, #0
  4014b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4014b6:	f043 0302 	orr.w	r3, r3, #2
  4014ba:	2001      	movs	r0, #1
  4014bc:	60a6      	str	r6, [r4, #8]
  4014be:	07ce      	lsls	r6, r1, #31
  4014c0:	81a3      	strh	r3, [r4, #12]
  4014c2:	6022      	str	r2, [r4, #0]
  4014c4:	6122      	str	r2, [r4, #16]
  4014c6:	6160      	str	r0, [r4, #20]
  4014c8:	d401      	bmi.n	4014ce <setvbuf+0xce>
  4014ca:	0598      	lsls	r0, r3, #22
  4014cc:	d53e      	bpl.n	40154c <setvbuf+0x14c>
  4014ce:	4628      	mov	r0, r5
  4014d0:	b003      	add	sp, #12
  4014d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4014d6:	6921      	ldr	r1, [r4, #16]
  4014d8:	4628      	mov	r0, r5
  4014da:	f001 fa3b 	bl	402954 <_free_r>
  4014de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4014e2:	e7bd      	b.n	401460 <setvbuf+0x60>
  4014e4:	4628      	mov	r0, r5
  4014e6:	f001 f90f 	bl	402708 <__sinit>
  4014ea:	e796      	b.n	40141a <setvbuf+0x1a>
  4014ec:	2f00      	cmp	r7, #0
  4014ee:	d0cb      	beq.n	401488 <setvbuf+0x88>
  4014f0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4014f2:	2b00      	cmp	r3, #0
  4014f4:	d033      	beq.n	40155e <setvbuf+0x15e>
  4014f6:	9b00      	ldr	r3, [sp, #0]
  4014f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4014fc:	6027      	str	r7, [r4, #0]
  4014fe:	429e      	cmp	r6, r3
  401500:	bf1c      	itt	ne
  401502:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  401506:	81a2      	strhne	r2, [r4, #12]
  401508:	f1b8 0f01 	cmp.w	r8, #1
  40150c:	bf04      	itt	eq
  40150e:	f042 0201 	orreq.w	r2, r2, #1
  401512:	81a2      	strheq	r2, [r4, #12]
  401514:	b292      	uxth	r2, r2
  401516:	f012 0308 	ands.w	r3, r2, #8
  40151a:	6127      	str	r7, [r4, #16]
  40151c:	6166      	str	r6, [r4, #20]
  40151e:	d00e      	beq.n	40153e <setvbuf+0x13e>
  401520:	07d1      	lsls	r1, r2, #31
  401522:	d51a      	bpl.n	40155a <setvbuf+0x15a>
  401524:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401526:	4276      	negs	r6, r6
  401528:	2300      	movs	r3, #0
  40152a:	f015 0501 	ands.w	r5, r5, #1
  40152e:	61a6      	str	r6, [r4, #24]
  401530:	60a3      	str	r3, [r4, #8]
  401532:	d009      	beq.n	401548 <setvbuf+0x148>
  401534:	2500      	movs	r5, #0
  401536:	4628      	mov	r0, r5
  401538:	b003      	add	sp, #12
  40153a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40153e:	60a3      	str	r3, [r4, #8]
  401540:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401542:	f015 0501 	ands.w	r5, r5, #1
  401546:	d1f5      	bne.n	401534 <setvbuf+0x134>
  401548:	0593      	lsls	r3, r2, #22
  40154a:	d4c0      	bmi.n	4014ce <setvbuf+0xce>
  40154c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40154e:	f001 fc9d 	bl	402e8c <__retarget_lock_release_recursive>
  401552:	4628      	mov	r0, r5
  401554:	b003      	add	sp, #12
  401556:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40155a:	60a6      	str	r6, [r4, #8]
  40155c:	e7f0      	b.n	401540 <setvbuf+0x140>
  40155e:	4628      	mov	r0, r5
  401560:	f001 f8d2 	bl	402708 <__sinit>
  401564:	e7c7      	b.n	4014f6 <setvbuf+0xf6>
  401566:	f04f 35ff 	mov.w	r5, #4294967295
  40156a:	e7b0      	b.n	4014ce <setvbuf+0xce>
  40156c:	f8dd 9000 	ldr.w	r9, [sp]
  401570:	45b1      	cmp	r9, r6
  401572:	d004      	beq.n	40157e <setvbuf+0x17e>
  401574:	4648      	mov	r0, r9
  401576:	f001 fd03 	bl	402f80 <malloc>
  40157a:	4607      	mov	r7, r0
  40157c:	b920      	cbnz	r0, 401588 <setvbuf+0x188>
  40157e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401582:	f04f 35ff 	mov.w	r5, #4294967295
  401586:	e792      	b.n	4014ae <setvbuf+0xae>
  401588:	464e      	mov	r6, r9
  40158a:	e783      	b.n	401494 <setvbuf+0x94>
  40158c:	20000024 	.word	0x20000024
	...

004015c0 <strlen>:
  4015c0:	f890 f000 	pld	[r0]
  4015c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4015c8:	f020 0107 	bic.w	r1, r0, #7
  4015cc:	f06f 0c00 	mvn.w	ip, #0
  4015d0:	f010 0407 	ands.w	r4, r0, #7
  4015d4:	f891 f020 	pld	[r1, #32]
  4015d8:	f040 8049 	bne.w	40166e <strlen+0xae>
  4015dc:	f04f 0400 	mov.w	r4, #0
  4015e0:	f06f 0007 	mvn.w	r0, #7
  4015e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4015e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4015ec:	f100 0008 	add.w	r0, r0, #8
  4015f0:	fa82 f24c 	uadd8	r2, r2, ip
  4015f4:	faa4 f28c 	sel	r2, r4, ip
  4015f8:	fa83 f34c 	uadd8	r3, r3, ip
  4015fc:	faa2 f38c 	sel	r3, r2, ip
  401600:	bb4b      	cbnz	r3, 401656 <strlen+0x96>
  401602:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401606:	fa82 f24c 	uadd8	r2, r2, ip
  40160a:	f100 0008 	add.w	r0, r0, #8
  40160e:	faa4 f28c 	sel	r2, r4, ip
  401612:	fa83 f34c 	uadd8	r3, r3, ip
  401616:	faa2 f38c 	sel	r3, r2, ip
  40161a:	b9e3      	cbnz	r3, 401656 <strlen+0x96>
  40161c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401620:	fa82 f24c 	uadd8	r2, r2, ip
  401624:	f100 0008 	add.w	r0, r0, #8
  401628:	faa4 f28c 	sel	r2, r4, ip
  40162c:	fa83 f34c 	uadd8	r3, r3, ip
  401630:	faa2 f38c 	sel	r3, r2, ip
  401634:	b97b      	cbnz	r3, 401656 <strlen+0x96>
  401636:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40163a:	f101 0120 	add.w	r1, r1, #32
  40163e:	fa82 f24c 	uadd8	r2, r2, ip
  401642:	f100 0008 	add.w	r0, r0, #8
  401646:	faa4 f28c 	sel	r2, r4, ip
  40164a:	fa83 f34c 	uadd8	r3, r3, ip
  40164e:	faa2 f38c 	sel	r3, r2, ip
  401652:	2b00      	cmp	r3, #0
  401654:	d0c6      	beq.n	4015e4 <strlen+0x24>
  401656:	2a00      	cmp	r2, #0
  401658:	bf04      	itt	eq
  40165a:	3004      	addeq	r0, #4
  40165c:	461a      	moveq	r2, r3
  40165e:	ba12      	rev	r2, r2
  401660:	fab2 f282 	clz	r2, r2
  401664:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401668:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40166c:	4770      	bx	lr
  40166e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401672:	f004 0503 	and.w	r5, r4, #3
  401676:	f1c4 0000 	rsb	r0, r4, #0
  40167a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40167e:	f014 0f04 	tst.w	r4, #4
  401682:	f891 f040 	pld	[r1, #64]	; 0x40
  401686:	fa0c f505 	lsl.w	r5, ip, r5
  40168a:	ea62 0205 	orn	r2, r2, r5
  40168e:	bf1c      	itt	ne
  401690:	ea63 0305 	ornne	r3, r3, r5
  401694:	4662      	movne	r2, ip
  401696:	f04f 0400 	mov.w	r4, #0
  40169a:	e7a9      	b.n	4015f0 <strlen+0x30>

0040169c <__sprint_r.part.0>:
  40169c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4016a0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4016a2:	049c      	lsls	r4, r3, #18
  4016a4:	4693      	mov	fp, r2
  4016a6:	d52f      	bpl.n	401708 <__sprint_r.part.0+0x6c>
  4016a8:	6893      	ldr	r3, [r2, #8]
  4016aa:	6812      	ldr	r2, [r2, #0]
  4016ac:	b353      	cbz	r3, 401704 <__sprint_r.part.0+0x68>
  4016ae:	460e      	mov	r6, r1
  4016b0:	4607      	mov	r7, r0
  4016b2:	f102 0908 	add.w	r9, r2, #8
  4016b6:	e919 0420 	ldmdb	r9, {r5, sl}
  4016ba:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4016be:	d017      	beq.n	4016f0 <__sprint_r.part.0+0x54>
  4016c0:	3d04      	subs	r5, #4
  4016c2:	2400      	movs	r4, #0
  4016c4:	e001      	b.n	4016ca <__sprint_r.part.0+0x2e>
  4016c6:	45a0      	cmp	r8, r4
  4016c8:	d010      	beq.n	4016ec <__sprint_r.part.0+0x50>
  4016ca:	4632      	mov	r2, r6
  4016cc:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4016d0:	4638      	mov	r0, r7
  4016d2:	f001 f8bb 	bl	40284c <_fputwc_r>
  4016d6:	1c43      	adds	r3, r0, #1
  4016d8:	f104 0401 	add.w	r4, r4, #1
  4016dc:	d1f3      	bne.n	4016c6 <__sprint_r.part.0+0x2a>
  4016de:	2300      	movs	r3, #0
  4016e0:	f8cb 3008 	str.w	r3, [fp, #8]
  4016e4:	f8cb 3004 	str.w	r3, [fp, #4]
  4016e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4016ec:	f8db 3008 	ldr.w	r3, [fp, #8]
  4016f0:	f02a 0a03 	bic.w	sl, sl, #3
  4016f4:	eba3 030a 	sub.w	r3, r3, sl
  4016f8:	f8cb 3008 	str.w	r3, [fp, #8]
  4016fc:	f109 0908 	add.w	r9, r9, #8
  401700:	2b00      	cmp	r3, #0
  401702:	d1d8      	bne.n	4016b6 <__sprint_r.part.0+0x1a>
  401704:	2000      	movs	r0, #0
  401706:	e7ea      	b.n	4016de <__sprint_r.part.0+0x42>
  401708:	f001 fa0a 	bl	402b20 <__sfvwrite_r>
  40170c:	2300      	movs	r3, #0
  40170e:	f8cb 3008 	str.w	r3, [fp, #8]
  401712:	f8cb 3004 	str.w	r3, [fp, #4]
  401716:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40171a:	bf00      	nop

0040171c <_vfiprintf_r>:
  40171c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401720:	b0ad      	sub	sp, #180	; 0xb4
  401722:	461d      	mov	r5, r3
  401724:	468b      	mov	fp, r1
  401726:	4690      	mov	r8, r2
  401728:	9307      	str	r3, [sp, #28]
  40172a:	9006      	str	r0, [sp, #24]
  40172c:	b118      	cbz	r0, 401736 <_vfiprintf_r+0x1a>
  40172e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401730:	2b00      	cmp	r3, #0
  401732:	f000 80f3 	beq.w	40191c <_vfiprintf_r+0x200>
  401736:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40173a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40173e:	07df      	lsls	r7, r3, #31
  401740:	b281      	uxth	r1, r0
  401742:	d402      	bmi.n	40174a <_vfiprintf_r+0x2e>
  401744:	058e      	lsls	r6, r1, #22
  401746:	f140 80fc 	bpl.w	401942 <_vfiprintf_r+0x226>
  40174a:	048c      	lsls	r4, r1, #18
  40174c:	d40a      	bmi.n	401764 <_vfiprintf_r+0x48>
  40174e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401752:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  401756:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40175a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40175e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  401762:	b289      	uxth	r1, r1
  401764:	0708      	lsls	r0, r1, #28
  401766:	f140 80b3 	bpl.w	4018d0 <_vfiprintf_r+0x1b4>
  40176a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40176e:	2b00      	cmp	r3, #0
  401770:	f000 80ae 	beq.w	4018d0 <_vfiprintf_r+0x1b4>
  401774:	f001 031a 	and.w	r3, r1, #26
  401778:	2b0a      	cmp	r3, #10
  40177a:	f000 80b5 	beq.w	4018e8 <_vfiprintf_r+0x1cc>
  40177e:	2300      	movs	r3, #0
  401780:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  401784:	930b      	str	r3, [sp, #44]	; 0x2c
  401786:	9311      	str	r3, [sp, #68]	; 0x44
  401788:	9310      	str	r3, [sp, #64]	; 0x40
  40178a:	9303      	str	r3, [sp, #12]
  40178c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401790:	46ca      	mov	sl, r9
  401792:	f8cd b010 	str.w	fp, [sp, #16]
  401796:	f898 3000 	ldrb.w	r3, [r8]
  40179a:	4644      	mov	r4, r8
  40179c:	b1fb      	cbz	r3, 4017de <_vfiprintf_r+0xc2>
  40179e:	2b25      	cmp	r3, #37	; 0x25
  4017a0:	d102      	bne.n	4017a8 <_vfiprintf_r+0x8c>
  4017a2:	e01c      	b.n	4017de <_vfiprintf_r+0xc2>
  4017a4:	2b25      	cmp	r3, #37	; 0x25
  4017a6:	d003      	beq.n	4017b0 <_vfiprintf_r+0x94>
  4017a8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4017ac:	2b00      	cmp	r3, #0
  4017ae:	d1f9      	bne.n	4017a4 <_vfiprintf_r+0x88>
  4017b0:	eba4 0508 	sub.w	r5, r4, r8
  4017b4:	b19d      	cbz	r5, 4017de <_vfiprintf_r+0xc2>
  4017b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4017b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4017ba:	f8ca 8000 	str.w	r8, [sl]
  4017be:	3301      	adds	r3, #1
  4017c0:	442a      	add	r2, r5
  4017c2:	2b07      	cmp	r3, #7
  4017c4:	f8ca 5004 	str.w	r5, [sl, #4]
  4017c8:	9211      	str	r2, [sp, #68]	; 0x44
  4017ca:	9310      	str	r3, [sp, #64]	; 0x40
  4017cc:	dd7a      	ble.n	4018c4 <_vfiprintf_r+0x1a8>
  4017ce:	2a00      	cmp	r2, #0
  4017d0:	f040 84b0 	bne.w	402134 <_vfiprintf_r+0xa18>
  4017d4:	9b03      	ldr	r3, [sp, #12]
  4017d6:	9210      	str	r2, [sp, #64]	; 0x40
  4017d8:	442b      	add	r3, r5
  4017da:	46ca      	mov	sl, r9
  4017dc:	9303      	str	r3, [sp, #12]
  4017de:	7823      	ldrb	r3, [r4, #0]
  4017e0:	2b00      	cmp	r3, #0
  4017e2:	f000 83e0 	beq.w	401fa6 <_vfiprintf_r+0x88a>
  4017e6:	2000      	movs	r0, #0
  4017e8:	f04f 0300 	mov.w	r3, #0
  4017ec:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4017f0:	f104 0801 	add.w	r8, r4, #1
  4017f4:	7862      	ldrb	r2, [r4, #1]
  4017f6:	4605      	mov	r5, r0
  4017f8:	4606      	mov	r6, r0
  4017fa:	4603      	mov	r3, r0
  4017fc:	f04f 34ff 	mov.w	r4, #4294967295
  401800:	f108 0801 	add.w	r8, r8, #1
  401804:	f1a2 0120 	sub.w	r1, r2, #32
  401808:	2958      	cmp	r1, #88	; 0x58
  40180a:	f200 82de 	bhi.w	401dca <_vfiprintf_r+0x6ae>
  40180e:	e8df f011 	tbh	[pc, r1, lsl #1]
  401812:	0221      	.short	0x0221
  401814:	02dc02dc 	.word	0x02dc02dc
  401818:	02dc0229 	.word	0x02dc0229
  40181c:	02dc02dc 	.word	0x02dc02dc
  401820:	02dc02dc 	.word	0x02dc02dc
  401824:	028902dc 	.word	0x028902dc
  401828:	02dc0295 	.word	0x02dc0295
  40182c:	02bd00a2 	.word	0x02bd00a2
  401830:	019f02dc 	.word	0x019f02dc
  401834:	01a401a4 	.word	0x01a401a4
  401838:	01a401a4 	.word	0x01a401a4
  40183c:	01a401a4 	.word	0x01a401a4
  401840:	01a401a4 	.word	0x01a401a4
  401844:	02dc01a4 	.word	0x02dc01a4
  401848:	02dc02dc 	.word	0x02dc02dc
  40184c:	02dc02dc 	.word	0x02dc02dc
  401850:	02dc02dc 	.word	0x02dc02dc
  401854:	02dc02dc 	.word	0x02dc02dc
  401858:	01b202dc 	.word	0x01b202dc
  40185c:	02dc02dc 	.word	0x02dc02dc
  401860:	02dc02dc 	.word	0x02dc02dc
  401864:	02dc02dc 	.word	0x02dc02dc
  401868:	02dc02dc 	.word	0x02dc02dc
  40186c:	02dc02dc 	.word	0x02dc02dc
  401870:	02dc0197 	.word	0x02dc0197
  401874:	02dc02dc 	.word	0x02dc02dc
  401878:	02dc02dc 	.word	0x02dc02dc
  40187c:	02dc019b 	.word	0x02dc019b
  401880:	025302dc 	.word	0x025302dc
  401884:	02dc02dc 	.word	0x02dc02dc
  401888:	02dc02dc 	.word	0x02dc02dc
  40188c:	02dc02dc 	.word	0x02dc02dc
  401890:	02dc02dc 	.word	0x02dc02dc
  401894:	02dc02dc 	.word	0x02dc02dc
  401898:	021b025a 	.word	0x021b025a
  40189c:	02dc02dc 	.word	0x02dc02dc
  4018a0:	026e02dc 	.word	0x026e02dc
  4018a4:	02dc021b 	.word	0x02dc021b
  4018a8:	027302dc 	.word	0x027302dc
  4018ac:	01f502dc 	.word	0x01f502dc
  4018b0:	02090182 	.word	0x02090182
  4018b4:	02dc02d7 	.word	0x02dc02d7
  4018b8:	02dc029a 	.word	0x02dc029a
  4018bc:	02dc00a7 	.word	0x02dc00a7
  4018c0:	022e02dc 	.word	0x022e02dc
  4018c4:	f10a 0a08 	add.w	sl, sl, #8
  4018c8:	9b03      	ldr	r3, [sp, #12]
  4018ca:	442b      	add	r3, r5
  4018cc:	9303      	str	r3, [sp, #12]
  4018ce:	e786      	b.n	4017de <_vfiprintf_r+0xc2>
  4018d0:	4659      	mov	r1, fp
  4018d2:	9806      	ldr	r0, [sp, #24]
  4018d4:	f000 fdac 	bl	402430 <__swsetup_r>
  4018d8:	bb18      	cbnz	r0, 401922 <_vfiprintf_r+0x206>
  4018da:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  4018de:	f001 031a 	and.w	r3, r1, #26
  4018e2:	2b0a      	cmp	r3, #10
  4018e4:	f47f af4b 	bne.w	40177e <_vfiprintf_r+0x62>
  4018e8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4018ec:	2b00      	cmp	r3, #0
  4018ee:	f6ff af46 	blt.w	40177e <_vfiprintf_r+0x62>
  4018f2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4018f6:	07db      	lsls	r3, r3, #31
  4018f8:	d405      	bmi.n	401906 <_vfiprintf_r+0x1ea>
  4018fa:	058f      	lsls	r7, r1, #22
  4018fc:	d403      	bmi.n	401906 <_vfiprintf_r+0x1ea>
  4018fe:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401902:	f001 fac3 	bl	402e8c <__retarget_lock_release_recursive>
  401906:	462b      	mov	r3, r5
  401908:	4642      	mov	r2, r8
  40190a:	4659      	mov	r1, fp
  40190c:	9806      	ldr	r0, [sp, #24]
  40190e:	f000 fd4d 	bl	4023ac <__sbprintf>
  401912:	9003      	str	r0, [sp, #12]
  401914:	9803      	ldr	r0, [sp, #12]
  401916:	b02d      	add	sp, #180	; 0xb4
  401918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40191c:	f000 fef4 	bl	402708 <__sinit>
  401920:	e709      	b.n	401736 <_vfiprintf_r+0x1a>
  401922:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401926:	07d9      	lsls	r1, r3, #31
  401928:	d404      	bmi.n	401934 <_vfiprintf_r+0x218>
  40192a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40192e:	059a      	lsls	r2, r3, #22
  401930:	f140 84aa 	bpl.w	402288 <_vfiprintf_r+0xb6c>
  401934:	f04f 33ff 	mov.w	r3, #4294967295
  401938:	9303      	str	r3, [sp, #12]
  40193a:	9803      	ldr	r0, [sp, #12]
  40193c:	b02d      	add	sp, #180	; 0xb4
  40193e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401942:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401946:	f001 fa9f 	bl	402e88 <__retarget_lock_acquire_recursive>
  40194a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40194e:	b281      	uxth	r1, r0
  401950:	e6fb      	b.n	40174a <_vfiprintf_r+0x2e>
  401952:	4276      	negs	r6, r6
  401954:	9207      	str	r2, [sp, #28]
  401956:	f043 0304 	orr.w	r3, r3, #4
  40195a:	f898 2000 	ldrb.w	r2, [r8]
  40195e:	e74f      	b.n	401800 <_vfiprintf_r+0xe4>
  401960:	9608      	str	r6, [sp, #32]
  401962:	069e      	lsls	r6, r3, #26
  401964:	f100 8450 	bmi.w	402208 <_vfiprintf_r+0xaec>
  401968:	9907      	ldr	r1, [sp, #28]
  40196a:	06dd      	lsls	r5, r3, #27
  40196c:	460a      	mov	r2, r1
  40196e:	f100 83ef 	bmi.w	402150 <_vfiprintf_r+0xa34>
  401972:	0658      	lsls	r0, r3, #25
  401974:	f140 83ec 	bpl.w	402150 <_vfiprintf_r+0xa34>
  401978:	880e      	ldrh	r6, [r1, #0]
  40197a:	3104      	adds	r1, #4
  40197c:	2700      	movs	r7, #0
  40197e:	2201      	movs	r2, #1
  401980:	9107      	str	r1, [sp, #28]
  401982:	f04f 0100 	mov.w	r1, #0
  401986:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40198a:	2500      	movs	r5, #0
  40198c:	1c61      	adds	r1, r4, #1
  40198e:	f000 8116 	beq.w	401bbe <_vfiprintf_r+0x4a2>
  401992:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401996:	9102      	str	r1, [sp, #8]
  401998:	ea56 0107 	orrs.w	r1, r6, r7
  40199c:	f040 8114 	bne.w	401bc8 <_vfiprintf_r+0x4ac>
  4019a0:	2c00      	cmp	r4, #0
  4019a2:	f040 835c 	bne.w	40205e <_vfiprintf_r+0x942>
  4019a6:	2a00      	cmp	r2, #0
  4019a8:	f040 83b7 	bne.w	40211a <_vfiprintf_r+0x9fe>
  4019ac:	f013 0301 	ands.w	r3, r3, #1
  4019b0:	9305      	str	r3, [sp, #20]
  4019b2:	f000 8457 	beq.w	402264 <_vfiprintf_r+0xb48>
  4019b6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4019ba:	2330      	movs	r3, #48	; 0x30
  4019bc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4019c0:	9b05      	ldr	r3, [sp, #20]
  4019c2:	42a3      	cmp	r3, r4
  4019c4:	bfb8      	it	lt
  4019c6:	4623      	movlt	r3, r4
  4019c8:	9301      	str	r3, [sp, #4]
  4019ca:	b10d      	cbz	r5, 4019d0 <_vfiprintf_r+0x2b4>
  4019cc:	3301      	adds	r3, #1
  4019ce:	9301      	str	r3, [sp, #4]
  4019d0:	9b02      	ldr	r3, [sp, #8]
  4019d2:	f013 0302 	ands.w	r3, r3, #2
  4019d6:	9309      	str	r3, [sp, #36]	; 0x24
  4019d8:	d002      	beq.n	4019e0 <_vfiprintf_r+0x2c4>
  4019da:	9b01      	ldr	r3, [sp, #4]
  4019dc:	3302      	adds	r3, #2
  4019de:	9301      	str	r3, [sp, #4]
  4019e0:	9b02      	ldr	r3, [sp, #8]
  4019e2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4019e6:	930a      	str	r3, [sp, #40]	; 0x28
  4019e8:	f040 8217 	bne.w	401e1a <_vfiprintf_r+0x6fe>
  4019ec:	9b08      	ldr	r3, [sp, #32]
  4019ee:	9a01      	ldr	r2, [sp, #4]
  4019f0:	1a9d      	subs	r5, r3, r2
  4019f2:	2d00      	cmp	r5, #0
  4019f4:	f340 8211 	ble.w	401e1a <_vfiprintf_r+0x6fe>
  4019f8:	2d10      	cmp	r5, #16
  4019fa:	f340 8490 	ble.w	40231e <_vfiprintf_r+0xc02>
  4019fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401a00:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401a02:	4ec4      	ldr	r6, [pc, #784]	; (401d14 <_vfiprintf_r+0x5f8>)
  401a04:	46d6      	mov	lr, sl
  401a06:	2710      	movs	r7, #16
  401a08:	46a2      	mov	sl, r4
  401a0a:	4619      	mov	r1, r3
  401a0c:	9c06      	ldr	r4, [sp, #24]
  401a0e:	e007      	b.n	401a20 <_vfiprintf_r+0x304>
  401a10:	f101 0c02 	add.w	ip, r1, #2
  401a14:	f10e 0e08 	add.w	lr, lr, #8
  401a18:	4601      	mov	r1, r0
  401a1a:	3d10      	subs	r5, #16
  401a1c:	2d10      	cmp	r5, #16
  401a1e:	dd11      	ble.n	401a44 <_vfiprintf_r+0x328>
  401a20:	1c48      	adds	r0, r1, #1
  401a22:	3210      	adds	r2, #16
  401a24:	2807      	cmp	r0, #7
  401a26:	9211      	str	r2, [sp, #68]	; 0x44
  401a28:	e88e 00c0 	stmia.w	lr, {r6, r7}
  401a2c:	9010      	str	r0, [sp, #64]	; 0x40
  401a2e:	ddef      	ble.n	401a10 <_vfiprintf_r+0x2f4>
  401a30:	2a00      	cmp	r2, #0
  401a32:	f040 81e4 	bne.w	401dfe <_vfiprintf_r+0x6e2>
  401a36:	3d10      	subs	r5, #16
  401a38:	2d10      	cmp	r5, #16
  401a3a:	4611      	mov	r1, r2
  401a3c:	f04f 0c01 	mov.w	ip, #1
  401a40:	46ce      	mov	lr, r9
  401a42:	dced      	bgt.n	401a20 <_vfiprintf_r+0x304>
  401a44:	4654      	mov	r4, sl
  401a46:	4661      	mov	r1, ip
  401a48:	46f2      	mov	sl, lr
  401a4a:	442a      	add	r2, r5
  401a4c:	2907      	cmp	r1, #7
  401a4e:	9211      	str	r2, [sp, #68]	; 0x44
  401a50:	f8ca 6000 	str.w	r6, [sl]
  401a54:	f8ca 5004 	str.w	r5, [sl, #4]
  401a58:	9110      	str	r1, [sp, #64]	; 0x40
  401a5a:	f300 82ec 	bgt.w	402036 <_vfiprintf_r+0x91a>
  401a5e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401a62:	f10a 0a08 	add.w	sl, sl, #8
  401a66:	1c48      	adds	r0, r1, #1
  401a68:	2d00      	cmp	r5, #0
  401a6a:	f040 81de 	bne.w	401e2a <_vfiprintf_r+0x70e>
  401a6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401a70:	2b00      	cmp	r3, #0
  401a72:	f000 81f8 	beq.w	401e66 <_vfiprintf_r+0x74a>
  401a76:	3202      	adds	r2, #2
  401a78:	a90e      	add	r1, sp, #56	; 0x38
  401a7a:	2302      	movs	r3, #2
  401a7c:	2807      	cmp	r0, #7
  401a7e:	9211      	str	r2, [sp, #68]	; 0x44
  401a80:	9010      	str	r0, [sp, #64]	; 0x40
  401a82:	e88a 000a 	stmia.w	sl, {r1, r3}
  401a86:	f340 81ea 	ble.w	401e5e <_vfiprintf_r+0x742>
  401a8a:	2a00      	cmp	r2, #0
  401a8c:	f040 838c 	bne.w	4021a8 <_vfiprintf_r+0xa8c>
  401a90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401a92:	2b80      	cmp	r3, #128	; 0x80
  401a94:	f04f 0001 	mov.w	r0, #1
  401a98:	4611      	mov	r1, r2
  401a9a:	46ca      	mov	sl, r9
  401a9c:	f040 81e7 	bne.w	401e6e <_vfiprintf_r+0x752>
  401aa0:	9b08      	ldr	r3, [sp, #32]
  401aa2:	9d01      	ldr	r5, [sp, #4]
  401aa4:	1b5e      	subs	r6, r3, r5
  401aa6:	2e00      	cmp	r6, #0
  401aa8:	f340 81e1 	ble.w	401e6e <_vfiprintf_r+0x752>
  401aac:	2e10      	cmp	r6, #16
  401aae:	4d9a      	ldr	r5, [pc, #616]	; (401d18 <_vfiprintf_r+0x5fc>)
  401ab0:	f340 8450 	ble.w	402354 <_vfiprintf_r+0xc38>
  401ab4:	46d4      	mov	ip, sl
  401ab6:	2710      	movs	r7, #16
  401ab8:	46a2      	mov	sl, r4
  401aba:	9c06      	ldr	r4, [sp, #24]
  401abc:	e007      	b.n	401ace <_vfiprintf_r+0x3b2>
  401abe:	f101 0e02 	add.w	lr, r1, #2
  401ac2:	f10c 0c08 	add.w	ip, ip, #8
  401ac6:	4601      	mov	r1, r0
  401ac8:	3e10      	subs	r6, #16
  401aca:	2e10      	cmp	r6, #16
  401acc:	dd11      	ble.n	401af2 <_vfiprintf_r+0x3d6>
  401ace:	1c48      	adds	r0, r1, #1
  401ad0:	3210      	adds	r2, #16
  401ad2:	2807      	cmp	r0, #7
  401ad4:	9211      	str	r2, [sp, #68]	; 0x44
  401ad6:	e88c 00a0 	stmia.w	ip, {r5, r7}
  401ada:	9010      	str	r0, [sp, #64]	; 0x40
  401adc:	ddef      	ble.n	401abe <_vfiprintf_r+0x3a2>
  401ade:	2a00      	cmp	r2, #0
  401ae0:	f040 829d 	bne.w	40201e <_vfiprintf_r+0x902>
  401ae4:	3e10      	subs	r6, #16
  401ae6:	2e10      	cmp	r6, #16
  401ae8:	f04f 0e01 	mov.w	lr, #1
  401aec:	4611      	mov	r1, r2
  401aee:	46cc      	mov	ip, r9
  401af0:	dced      	bgt.n	401ace <_vfiprintf_r+0x3b2>
  401af2:	4654      	mov	r4, sl
  401af4:	46e2      	mov	sl, ip
  401af6:	4432      	add	r2, r6
  401af8:	f1be 0f07 	cmp.w	lr, #7
  401afc:	9211      	str	r2, [sp, #68]	; 0x44
  401afe:	e88a 0060 	stmia.w	sl, {r5, r6}
  401b02:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401b06:	f300 8369 	bgt.w	4021dc <_vfiprintf_r+0xac0>
  401b0a:	f10a 0a08 	add.w	sl, sl, #8
  401b0e:	f10e 0001 	add.w	r0, lr, #1
  401b12:	4671      	mov	r1, lr
  401b14:	e1ab      	b.n	401e6e <_vfiprintf_r+0x752>
  401b16:	9608      	str	r6, [sp, #32]
  401b18:	f013 0220 	ands.w	r2, r3, #32
  401b1c:	f040 838c 	bne.w	402238 <_vfiprintf_r+0xb1c>
  401b20:	f013 0110 	ands.w	r1, r3, #16
  401b24:	f040 831a 	bne.w	40215c <_vfiprintf_r+0xa40>
  401b28:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  401b2c:	f000 8316 	beq.w	40215c <_vfiprintf_r+0xa40>
  401b30:	9807      	ldr	r0, [sp, #28]
  401b32:	460a      	mov	r2, r1
  401b34:	4601      	mov	r1, r0
  401b36:	3104      	adds	r1, #4
  401b38:	8806      	ldrh	r6, [r0, #0]
  401b3a:	9107      	str	r1, [sp, #28]
  401b3c:	2700      	movs	r7, #0
  401b3e:	e720      	b.n	401982 <_vfiprintf_r+0x266>
  401b40:	9608      	str	r6, [sp, #32]
  401b42:	f043 0310 	orr.w	r3, r3, #16
  401b46:	e7e7      	b.n	401b18 <_vfiprintf_r+0x3fc>
  401b48:	9608      	str	r6, [sp, #32]
  401b4a:	f043 0310 	orr.w	r3, r3, #16
  401b4e:	e708      	b.n	401962 <_vfiprintf_r+0x246>
  401b50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401b54:	f898 2000 	ldrb.w	r2, [r8]
  401b58:	e652      	b.n	401800 <_vfiprintf_r+0xe4>
  401b5a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401b5e:	2600      	movs	r6, #0
  401b60:	f818 2b01 	ldrb.w	r2, [r8], #1
  401b64:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401b68:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  401b6c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401b70:	2909      	cmp	r1, #9
  401b72:	d9f5      	bls.n	401b60 <_vfiprintf_r+0x444>
  401b74:	e646      	b.n	401804 <_vfiprintf_r+0xe8>
  401b76:	9608      	str	r6, [sp, #32]
  401b78:	2800      	cmp	r0, #0
  401b7a:	f040 8408 	bne.w	40238e <_vfiprintf_r+0xc72>
  401b7e:	f043 0310 	orr.w	r3, r3, #16
  401b82:	069e      	lsls	r6, r3, #26
  401b84:	f100 834c 	bmi.w	402220 <_vfiprintf_r+0xb04>
  401b88:	06dd      	lsls	r5, r3, #27
  401b8a:	f100 82f3 	bmi.w	402174 <_vfiprintf_r+0xa58>
  401b8e:	0658      	lsls	r0, r3, #25
  401b90:	f140 82f0 	bpl.w	402174 <_vfiprintf_r+0xa58>
  401b94:	9d07      	ldr	r5, [sp, #28]
  401b96:	f9b5 6000 	ldrsh.w	r6, [r5]
  401b9a:	462a      	mov	r2, r5
  401b9c:	17f7      	asrs	r7, r6, #31
  401b9e:	3204      	adds	r2, #4
  401ba0:	4630      	mov	r0, r6
  401ba2:	4639      	mov	r1, r7
  401ba4:	9207      	str	r2, [sp, #28]
  401ba6:	2800      	cmp	r0, #0
  401ba8:	f171 0200 	sbcs.w	r2, r1, #0
  401bac:	f2c0 835d 	blt.w	40226a <_vfiprintf_r+0xb4e>
  401bb0:	1c61      	adds	r1, r4, #1
  401bb2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401bb6:	f04f 0201 	mov.w	r2, #1
  401bba:	f47f aeea 	bne.w	401992 <_vfiprintf_r+0x276>
  401bbe:	ea56 0107 	orrs.w	r1, r6, r7
  401bc2:	f000 824d 	beq.w	402060 <_vfiprintf_r+0x944>
  401bc6:	9302      	str	r3, [sp, #8]
  401bc8:	2a01      	cmp	r2, #1
  401bca:	f000 828c 	beq.w	4020e6 <_vfiprintf_r+0x9ca>
  401bce:	2a02      	cmp	r2, #2
  401bd0:	f040 825c 	bne.w	40208c <_vfiprintf_r+0x970>
  401bd4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401bd6:	46cb      	mov	fp, r9
  401bd8:	0933      	lsrs	r3, r6, #4
  401bda:	f006 010f 	and.w	r1, r6, #15
  401bde:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401be2:	093a      	lsrs	r2, r7, #4
  401be4:	461e      	mov	r6, r3
  401be6:	4617      	mov	r7, r2
  401be8:	5c43      	ldrb	r3, [r0, r1]
  401bea:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  401bee:	ea56 0307 	orrs.w	r3, r6, r7
  401bf2:	d1f1      	bne.n	401bd8 <_vfiprintf_r+0x4bc>
  401bf4:	eba9 030b 	sub.w	r3, r9, fp
  401bf8:	9305      	str	r3, [sp, #20]
  401bfa:	e6e1      	b.n	4019c0 <_vfiprintf_r+0x2a4>
  401bfc:	2800      	cmp	r0, #0
  401bfe:	f040 83c0 	bne.w	402382 <_vfiprintf_r+0xc66>
  401c02:	0699      	lsls	r1, r3, #26
  401c04:	f100 8367 	bmi.w	4022d6 <_vfiprintf_r+0xbba>
  401c08:	06da      	lsls	r2, r3, #27
  401c0a:	f100 80f1 	bmi.w	401df0 <_vfiprintf_r+0x6d4>
  401c0e:	065b      	lsls	r3, r3, #25
  401c10:	f140 80ee 	bpl.w	401df0 <_vfiprintf_r+0x6d4>
  401c14:	9a07      	ldr	r2, [sp, #28]
  401c16:	6813      	ldr	r3, [r2, #0]
  401c18:	3204      	adds	r2, #4
  401c1a:	9207      	str	r2, [sp, #28]
  401c1c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  401c20:	801a      	strh	r2, [r3, #0]
  401c22:	e5b8      	b.n	401796 <_vfiprintf_r+0x7a>
  401c24:	9807      	ldr	r0, [sp, #28]
  401c26:	4a3d      	ldr	r2, [pc, #244]	; (401d1c <_vfiprintf_r+0x600>)
  401c28:	9608      	str	r6, [sp, #32]
  401c2a:	920b      	str	r2, [sp, #44]	; 0x2c
  401c2c:	6806      	ldr	r6, [r0, #0]
  401c2e:	2278      	movs	r2, #120	; 0x78
  401c30:	2130      	movs	r1, #48	; 0x30
  401c32:	3004      	adds	r0, #4
  401c34:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401c38:	f043 0302 	orr.w	r3, r3, #2
  401c3c:	9007      	str	r0, [sp, #28]
  401c3e:	2700      	movs	r7, #0
  401c40:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401c44:	2202      	movs	r2, #2
  401c46:	e69c      	b.n	401982 <_vfiprintf_r+0x266>
  401c48:	9608      	str	r6, [sp, #32]
  401c4a:	2800      	cmp	r0, #0
  401c4c:	d099      	beq.n	401b82 <_vfiprintf_r+0x466>
  401c4e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401c52:	e796      	b.n	401b82 <_vfiprintf_r+0x466>
  401c54:	f898 2000 	ldrb.w	r2, [r8]
  401c58:	2d00      	cmp	r5, #0
  401c5a:	f47f add1 	bne.w	401800 <_vfiprintf_r+0xe4>
  401c5e:	2001      	movs	r0, #1
  401c60:	2520      	movs	r5, #32
  401c62:	e5cd      	b.n	401800 <_vfiprintf_r+0xe4>
  401c64:	f043 0301 	orr.w	r3, r3, #1
  401c68:	f898 2000 	ldrb.w	r2, [r8]
  401c6c:	e5c8      	b.n	401800 <_vfiprintf_r+0xe4>
  401c6e:	9608      	str	r6, [sp, #32]
  401c70:	2800      	cmp	r0, #0
  401c72:	f040 8393 	bne.w	40239c <_vfiprintf_r+0xc80>
  401c76:	4929      	ldr	r1, [pc, #164]	; (401d1c <_vfiprintf_r+0x600>)
  401c78:	910b      	str	r1, [sp, #44]	; 0x2c
  401c7a:	069f      	lsls	r7, r3, #26
  401c7c:	f100 82e8 	bmi.w	402250 <_vfiprintf_r+0xb34>
  401c80:	9807      	ldr	r0, [sp, #28]
  401c82:	06de      	lsls	r6, r3, #27
  401c84:	4601      	mov	r1, r0
  401c86:	f100 8270 	bmi.w	40216a <_vfiprintf_r+0xa4e>
  401c8a:	065d      	lsls	r5, r3, #25
  401c8c:	f140 826d 	bpl.w	40216a <_vfiprintf_r+0xa4e>
  401c90:	3104      	adds	r1, #4
  401c92:	8806      	ldrh	r6, [r0, #0]
  401c94:	9107      	str	r1, [sp, #28]
  401c96:	2700      	movs	r7, #0
  401c98:	07d8      	lsls	r0, r3, #31
  401c9a:	f140 8222 	bpl.w	4020e2 <_vfiprintf_r+0x9c6>
  401c9e:	ea56 0107 	orrs.w	r1, r6, r7
  401ca2:	f000 821e 	beq.w	4020e2 <_vfiprintf_r+0x9c6>
  401ca6:	2130      	movs	r1, #48	; 0x30
  401ca8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401cac:	f043 0302 	orr.w	r3, r3, #2
  401cb0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401cb4:	2202      	movs	r2, #2
  401cb6:	e664      	b.n	401982 <_vfiprintf_r+0x266>
  401cb8:	9608      	str	r6, [sp, #32]
  401cba:	2800      	cmp	r0, #0
  401cbc:	f040 836b 	bne.w	402396 <_vfiprintf_r+0xc7a>
  401cc0:	4917      	ldr	r1, [pc, #92]	; (401d20 <_vfiprintf_r+0x604>)
  401cc2:	910b      	str	r1, [sp, #44]	; 0x2c
  401cc4:	e7d9      	b.n	401c7a <_vfiprintf_r+0x55e>
  401cc6:	9907      	ldr	r1, [sp, #28]
  401cc8:	9608      	str	r6, [sp, #32]
  401cca:	680a      	ldr	r2, [r1, #0]
  401ccc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401cd0:	f04f 0000 	mov.w	r0, #0
  401cd4:	460a      	mov	r2, r1
  401cd6:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  401cda:	3204      	adds	r2, #4
  401cdc:	2001      	movs	r0, #1
  401cde:	9001      	str	r0, [sp, #4]
  401ce0:	9207      	str	r2, [sp, #28]
  401ce2:	9005      	str	r0, [sp, #20]
  401ce4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401ce8:	9302      	str	r3, [sp, #8]
  401cea:	2400      	movs	r4, #0
  401cec:	e670      	b.n	4019d0 <_vfiprintf_r+0x2b4>
  401cee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401cf2:	f898 2000 	ldrb.w	r2, [r8]
  401cf6:	e583      	b.n	401800 <_vfiprintf_r+0xe4>
  401cf8:	f898 2000 	ldrb.w	r2, [r8]
  401cfc:	2a6c      	cmp	r2, #108	; 0x6c
  401cfe:	bf03      	ittte	eq
  401d00:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  401d04:	f043 0320 	orreq.w	r3, r3, #32
  401d08:	f108 0801 	addeq.w	r8, r8, #1
  401d0c:	f043 0310 	orrne.w	r3, r3, #16
  401d10:	e576      	b.n	401800 <_vfiprintf_r+0xe4>
  401d12:	bf00      	nop
  401d14:	00404308 	.word	0x00404308
  401d18:	00404318 	.word	0x00404318
  401d1c:	004042ec 	.word	0x004042ec
  401d20:	004042d8 	.word	0x004042d8
  401d24:	9907      	ldr	r1, [sp, #28]
  401d26:	680e      	ldr	r6, [r1, #0]
  401d28:	460a      	mov	r2, r1
  401d2a:	2e00      	cmp	r6, #0
  401d2c:	f102 0204 	add.w	r2, r2, #4
  401d30:	f6ff ae0f 	blt.w	401952 <_vfiprintf_r+0x236>
  401d34:	9207      	str	r2, [sp, #28]
  401d36:	f898 2000 	ldrb.w	r2, [r8]
  401d3a:	e561      	b.n	401800 <_vfiprintf_r+0xe4>
  401d3c:	f898 2000 	ldrb.w	r2, [r8]
  401d40:	2001      	movs	r0, #1
  401d42:	252b      	movs	r5, #43	; 0x2b
  401d44:	e55c      	b.n	401800 <_vfiprintf_r+0xe4>
  401d46:	9907      	ldr	r1, [sp, #28]
  401d48:	9608      	str	r6, [sp, #32]
  401d4a:	f8d1 b000 	ldr.w	fp, [r1]
  401d4e:	f04f 0200 	mov.w	r2, #0
  401d52:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401d56:	1d0e      	adds	r6, r1, #4
  401d58:	f1bb 0f00 	cmp.w	fp, #0
  401d5c:	f000 82e5 	beq.w	40232a <_vfiprintf_r+0xc0e>
  401d60:	1c67      	adds	r7, r4, #1
  401d62:	f000 82c4 	beq.w	4022ee <_vfiprintf_r+0xbd2>
  401d66:	4622      	mov	r2, r4
  401d68:	2100      	movs	r1, #0
  401d6a:	4658      	mov	r0, fp
  401d6c:	9301      	str	r3, [sp, #4]
  401d6e:	f001 fbd7 	bl	403520 <memchr>
  401d72:	9b01      	ldr	r3, [sp, #4]
  401d74:	2800      	cmp	r0, #0
  401d76:	f000 82e5 	beq.w	402344 <_vfiprintf_r+0xc28>
  401d7a:	eba0 020b 	sub.w	r2, r0, fp
  401d7e:	9205      	str	r2, [sp, #20]
  401d80:	9607      	str	r6, [sp, #28]
  401d82:	9302      	str	r3, [sp, #8]
  401d84:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401d88:	2400      	movs	r4, #0
  401d8a:	e619      	b.n	4019c0 <_vfiprintf_r+0x2a4>
  401d8c:	f898 2000 	ldrb.w	r2, [r8]
  401d90:	2a2a      	cmp	r2, #42	; 0x2a
  401d92:	f108 0701 	add.w	r7, r8, #1
  401d96:	f000 82e9 	beq.w	40236c <_vfiprintf_r+0xc50>
  401d9a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401d9e:	2909      	cmp	r1, #9
  401da0:	46b8      	mov	r8, r7
  401da2:	f04f 0400 	mov.w	r4, #0
  401da6:	f63f ad2d 	bhi.w	401804 <_vfiprintf_r+0xe8>
  401daa:	f818 2b01 	ldrb.w	r2, [r8], #1
  401dae:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401db2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  401db6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401dba:	2909      	cmp	r1, #9
  401dbc:	d9f5      	bls.n	401daa <_vfiprintf_r+0x68e>
  401dbe:	e521      	b.n	401804 <_vfiprintf_r+0xe8>
  401dc0:	f043 0320 	orr.w	r3, r3, #32
  401dc4:	f898 2000 	ldrb.w	r2, [r8]
  401dc8:	e51a      	b.n	401800 <_vfiprintf_r+0xe4>
  401dca:	9608      	str	r6, [sp, #32]
  401dcc:	2800      	cmp	r0, #0
  401dce:	f040 82db 	bne.w	402388 <_vfiprintf_r+0xc6c>
  401dd2:	2a00      	cmp	r2, #0
  401dd4:	f000 80e7 	beq.w	401fa6 <_vfiprintf_r+0x88a>
  401dd8:	2101      	movs	r1, #1
  401dda:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401dde:	f04f 0200 	mov.w	r2, #0
  401de2:	9101      	str	r1, [sp, #4]
  401de4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401de8:	9105      	str	r1, [sp, #20]
  401dea:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401dee:	e77b      	b.n	401ce8 <_vfiprintf_r+0x5cc>
  401df0:	9a07      	ldr	r2, [sp, #28]
  401df2:	6813      	ldr	r3, [r2, #0]
  401df4:	3204      	adds	r2, #4
  401df6:	9207      	str	r2, [sp, #28]
  401df8:	9a03      	ldr	r2, [sp, #12]
  401dfa:	601a      	str	r2, [r3, #0]
  401dfc:	e4cb      	b.n	401796 <_vfiprintf_r+0x7a>
  401dfe:	aa0f      	add	r2, sp, #60	; 0x3c
  401e00:	9904      	ldr	r1, [sp, #16]
  401e02:	4620      	mov	r0, r4
  401e04:	f7ff fc4a 	bl	40169c <__sprint_r.part.0>
  401e08:	2800      	cmp	r0, #0
  401e0a:	f040 8139 	bne.w	402080 <_vfiprintf_r+0x964>
  401e0e:	9910      	ldr	r1, [sp, #64]	; 0x40
  401e10:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401e12:	f101 0c01 	add.w	ip, r1, #1
  401e16:	46ce      	mov	lr, r9
  401e18:	e5ff      	b.n	401a1a <_vfiprintf_r+0x2fe>
  401e1a:	9910      	ldr	r1, [sp, #64]	; 0x40
  401e1c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401e1e:	1c48      	adds	r0, r1, #1
  401e20:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401e24:	2d00      	cmp	r5, #0
  401e26:	f43f ae22 	beq.w	401a6e <_vfiprintf_r+0x352>
  401e2a:	3201      	adds	r2, #1
  401e2c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  401e30:	2101      	movs	r1, #1
  401e32:	2807      	cmp	r0, #7
  401e34:	9211      	str	r2, [sp, #68]	; 0x44
  401e36:	9010      	str	r0, [sp, #64]	; 0x40
  401e38:	f8ca 5000 	str.w	r5, [sl]
  401e3c:	f8ca 1004 	str.w	r1, [sl, #4]
  401e40:	f340 8108 	ble.w	402054 <_vfiprintf_r+0x938>
  401e44:	2a00      	cmp	r2, #0
  401e46:	f040 81bc 	bne.w	4021c2 <_vfiprintf_r+0xaa6>
  401e4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401e4c:	2b00      	cmp	r3, #0
  401e4e:	f43f ae1f 	beq.w	401a90 <_vfiprintf_r+0x374>
  401e52:	ab0e      	add	r3, sp, #56	; 0x38
  401e54:	2202      	movs	r2, #2
  401e56:	4608      	mov	r0, r1
  401e58:	931c      	str	r3, [sp, #112]	; 0x70
  401e5a:	921d      	str	r2, [sp, #116]	; 0x74
  401e5c:	46ca      	mov	sl, r9
  401e5e:	4601      	mov	r1, r0
  401e60:	f10a 0a08 	add.w	sl, sl, #8
  401e64:	3001      	adds	r0, #1
  401e66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401e68:	2b80      	cmp	r3, #128	; 0x80
  401e6a:	f43f ae19 	beq.w	401aa0 <_vfiprintf_r+0x384>
  401e6e:	9b05      	ldr	r3, [sp, #20]
  401e70:	1ae4      	subs	r4, r4, r3
  401e72:	2c00      	cmp	r4, #0
  401e74:	dd2e      	ble.n	401ed4 <_vfiprintf_r+0x7b8>
  401e76:	2c10      	cmp	r4, #16
  401e78:	4db3      	ldr	r5, [pc, #716]	; (402148 <_vfiprintf_r+0xa2c>)
  401e7a:	dd1e      	ble.n	401eba <_vfiprintf_r+0x79e>
  401e7c:	46d6      	mov	lr, sl
  401e7e:	2610      	movs	r6, #16
  401e80:	9f06      	ldr	r7, [sp, #24]
  401e82:	f8dd a010 	ldr.w	sl, [sp, #16]
  401e86:	e006      	b.n	401e96 <_vfiprintf_r+0x77a>
  401e88:	1c88      	adds	r0, r1, #2
  401e8a:	f10e 0e08 	add.w	lr, lr, #8
  401e8e:	4619      	mov	r1, r3
  401e90:	3c10      	subs	r4, #16
  401e92:	2c10      	cmp	r4, #16
  401e94:	dd10      	ble.n	401eb8 <_vfiprintf_r+0x79c>
  401e96:	1c4b      	adds	r3, r1, #1
  401e98:	3210      	adds	r2, #16
  401e9a:	2b07      	cmp	r3, #7
  401e9c:	9211      	str	r2, [sp, #68]	; 0x44
  401e9e:	e88e 0060 	stmia.w	lr, {r5, r6}
  401ea2:	9310      	str	r3, [sp, #64]	; 0x40
  401ea4:	ddf0      	ble.n	401e88 <_vfiprintf_r+0x76c>
  401ea6:	2a00      	cmp	r2, #0
  401ea8:	d165      	bne.n	401f76 <_vfiprintf_r+0x85a>
  401eaa:	3c10      	subs	r4, #16
  401eac:	2c10      	cmp	r4, #16
  401eae:	f04f 0001 	mov.w	r0, #1
  401eb2:	4611      	mov	r1, r2
  401eb4:	46ce      	mov	lr, r9
  401eb6:	dcee      	bgt.n	401e96 <_vfiprintf_r+0x77a>
  401eb8:	46f2      	mov	sl, lr
  401eba:	4422      	add	r2, r4
  401ebc:	2807      	cmp	r0, #7
  401ebe:	9211      	str	r2, [sp, #68]	; 0x44
  401ec0:	f8ca 5000 	str.w	r5, [sl]
  401ec4:	f8ca 4004 	str.w	r4, [sl, #4]
  401ec8:	9010      	str	r0, [sp, #64]	; 0x40
  401eca:	f300 8085 	bgt.w	401fd8 <_vfiprintf_r+0x8bc>
  401ece:	f10a 0a08 	add.w	sl, sl, #8
  401ed2:	3001      	adds	r0, #1
  401ed4:	9905      	ldr	r1, [sp, #20]
  401ed6:	f8ca b000 	str.w	fp, [sl]
  401eda:	440a      	add	r2, r1
  401edc:	2807      	cmp	r0, #7
  401ede:	9211      	str	r2, [sp, #68]	; 0x44
  401ee0:	f8ca 1004 	str.w	r1, [sl, #4]
  401ee4:	9010      	str	r0, [sp, #64]	; 0x40
  401ee6:	f340 8082 	ble.w	401fee <_vfiprintf_r+0x8d2>
  401eea:	2a00      	cmp	r2, #0
  401eec:	f040 8118 	bne.w	402120 <_vfiprintf_r+0xa04>
  401ef0:	9b02      	ldr	r3, [sp, #8]
  401ef2:	9210      	str	r2, [sp, #64]	; 0x40
  401ef4:	0758      	lsls	r0, r3, #29
  401ef6:	d535      	bpl.n	401f64 <_vfiprintf_r+0x848>
  401ef8:	9b08      	ldr	r3, [sp, #32]
  401efa:	9901      	ldr	r1, [sp, #4]
  401efc:	1a5c      	subs	r4, r3, r1
  401efe:	2c00      	cmp	r4, #0
  401f00:	f340 80e7 	ble.w	4020d2 <_vfiprintf_r+0x9b6>
  401f04:	46ca      	mov	sl, r9
  401f06:	2c10      	cmp	r4, #16
  401f08:	f340 8218 	ble.w	40233c <_vfiprintf_r+0xc20>
  401f0c:	9910      	ldr	r1, [sp, #64]	; 0x40
  401f0e:	4e8f      	ldr	r6, [pc, #572]	; (40214c <_vfiprintf_r+0xa30>)
  401f10:	9f06      	ldr	r7, [sp, #24]
  401f12:	f8dd b010 	ldr.w	fp, [sp, #16]
  401f16:	2510      	movs	r5, #16
  401f18:	e006      	b.n	401f28 <_vfiprintf_r+0x80c>
  401f1a:	1c88      	adds	r0, r1, #2
  401f1c:	f10a 0a08 	add.w	sl, sl, #8
  401f20:	4619      	mov	r1, r3
  401f22:	3c10      	subs	r4, #16
  401f24:	2c10      	cmp	r4, #16
  401f26:	dd11      	ble.n	401f4c <_vfiprintf_r+0x830>
  401f28:	1c4b      	adds	r3, r1, #1
  401f2a:	3210      	adds	r2, #16
  401f2c:	2b07      	cmp	r3, #7
  401f2e:	9211      	str	r2, [sp, #68]	; 0x44
  401f30:	f8ca 6000 	str.w	r6, [sl]
  401f34:	f8ca 5004 	str.w	r5, [sl, #4]
  401f38:	9310      	str	r3, [sp, #64]	; 0x40
  401f3a:	ddee      	ble.n	401f1a <_vfiprintf_r+0x7fe>
  401f3c:	bb42      	cbnz	r2, 401f90 <_vfiprintf_r+0x874>
  401f3e:	3c10      	subs	r4, #16
  401f40:	2c10      	cmp	r4, #16
  401f42:	f04f 0001 	mov.w	r0, #1
  401f46:	4611      	mov	r1, r2
  401f48:	46ca      	mov	sl, r9
  401f4a:	dced      	bgt.n	401f28 <_vfiprintf_r+0x80c>
  401f4c:	4422      	add	r2, r4
  401f4e:	2807      	cmp	r0, #7
  401f50:	9211      	str	r2, [sp, #68]	; 0x44
  401f52:	f8ca 6000 	str.w	r6, [sl]
  401f56:	f8ca 4004 	str.w	r4, [sl, #4]
  401f5a:	9010      	str	r0, [sp, #64]	; 0x40
  401f5c:	dd51      	ble.n	402002 <_vfiprintf_r+0x8e6>
  401f5e:	2a00      	cmp	r2, #0
  401f60:	f040 819b 	bne.w	40229a <_vfiprintf_r+0xb7e>
  401f64:	9b03      	ldr	r3, [sp, #12]
  401f66:	9a08      	ldr	r2, [sp, #32]
  401f68:	9901      	ldr	r1, [sp, #4]
  401f6a:	428a      	cmp	r2, r1
  401f6c:	bfac      	ite	ge
  401f6e:	189b      	addge	r3, r3, r2
  401f70:	185b      	addlt	r3, r3, r1
  401f72:	9303      	str	r3, [sp, #12]
  401f74:	e04e      	b.n	402014 <_vfiprintf_r+0x8f8>
  401f76:	aa0f      	add	r2, sp, #60	; 0x3c
  401f78:	4651      	mov	r1, sl
  401f7a:	4638      	mov	r0, r7
  401f7c:	f7ff fb8e 	bl	40169c <__sprint_r.part.0>
  401f80:	2800      	cmp	r0, #0
  401f82:	f040 813f 	bne.w	402204 <_vfiprintf_r+0xae8>
  401f86:	9910      	ldr	r1, [sp, #64]	; 0x40
  401f88:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401f8a:	1c48      	adds	r0, r1, #1
  401f8c:	46ce      	mov	lr, r9
  401f8e:	e77f      	b.n	401e90 <_vfiprintf_r+0x774>
  401f90:	aa0f      	add	r2, sp, #60	; 0x3c
  401f92:	4659      	mov	r1, fp
  401f94:	4638      	mov	r0, r7
  401f96:	f7ff fb81 	bl	40169c <__sprint_r.part.0>
  401f9a:	b960      	cbnz	r0, 401fb6 <_vfiprintf_r+0x89a>
  401f9c:	9910      	ldr	r1, [sp, #64]	; 0x40
  401f9e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401fa0:	1c48      	adds	r0, r1, #1
  401fa2:	46ca      	mov	sl, r9
  401fa4:	e7bd      	b.n	401f22 <_vfiprintf_r+0x806>
  401fa6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401fa8:	f8dd b010 	ldr.w	fp, [sp, #16]
  401fac:	2b00      	cmp	r3, #0
  401fae:	f040 81d4 	bne.w	40235a <_vfiprintf_r+0xc3e>
  401fb2:	2300      	movs	r3, #0
  401fb4:	9310      	str	r3, [sp, #64]	; 0x40
  401fb6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401fba:	f013 0f01 	tst.w	r3, #1
  401fbe:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401fc2:	d102      	bne.n	401fca <_vfiprintf_r+0x8ae>
  401fc4:	059a      	lsls	r2, r3, #22
  401fc6:	f140 80de 	bpl.w	402186 <_vfiprintf_r+0xa6a>
  401fca:	065b      	lsls	r3, r3, #25
  401fcc:	f53f acb2 	bmi.w	401934 <_vfiprintf_r+0x218>
  401fd0:	9803      	ldr	r0, [sp, #12]
  401fd2:	b02d      	add	sp, #180	; 0xb4
  401fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401fd8:	2a00      	cmp	r2, #0
  401fda:	f040 8106 	bne.w	4021ea <_vfiprintf_r+0xace>
  401fde:	9a05      	ldr	r2, [sp, #20]
  401fe0:	921d      	str	r2, [sp, #116]	; 0x74
  401fe2:	2301      	movs	r3, #1
  401fe4:	9211      	str	r2, [sp, #68]	; 0x44
  401fe6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  401fea:	9310      	str	r3, [sp, #64]	; 0x40
  401fec:	46ca      	mov	sl, r9
  401fee:	f10a 0a08 	add.w	sl, sl, #8
  401ff2:	9b02      	ldr	r3, [sp, #8]
  401ff4:	0759      	lsls	r1, r3, #29
  401ff6:	d504      	bpl.n	402002 <_vfiprintf_r+0x8e6>
  401ff8:	9b08      	ldr	r3, [sp, #32]
  401ffa:	9901      	ldr	r1, [sp, #4]
  401ffc:	1a5c      	subs	r4, r3, r1
  401ffe:	2c00      	cmp	r4, #0
  402000:	dc81      	bgt.n	401f06 <_vfiprintf_r+0x7ea>
  402002:	9b03      	ldr	r3, [sp, #12]
  402004:	9908      	ldr	r1, [sp, #32]
  402006:	9801      	ldr	r0, [sp, #4]
  402008:	4281      	cmp	r1, r0
  40200a:	bfac      	ite	ge
  40200c:	185b      	addge	r3, r3, r1
  40200e:	181b      	addlt	r3, r3, r0
  402010:	9303      	str	r3, [sp, #12]
  402012:	bb72      	cbnz	r2, 402072 <_vfiprintf_r+0x956>
  402014:	2300      	movs	r3, #0
  402016:	9310      	str	r3, [sp, #64]	; 0x40
  402018:	46ca      	mov	sl, r9
  40201a:	f7ff bbbc 	b.w	401796 <_vfiprintf_r+0x7a>
  40201e:	aa0f      	add	r2, sp, #60	; 0x3c
  402020:	9904      	ldr	r1, [sp, #16]
  402022:	4620      	mov	r0, r4
  402024:	f7ff fb3a 	bl	40169c <__sprint_r.part.0>
  402028:	bb50      	cbnz	r0, 402080 <_vfiprintf_r+0x964>
  40202a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40202c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40202e:	f101 0e01 	add.w	lr, r1, #1
  402032:	46cc      	mov	ip, r9
  402034:	e548      	b.n	401ac8 <_vfiprintf_r+0x3ac>
  402036:	2a00      	cmp	r2, #0
  402038:	f040 8140 	bne.w	4022bc <_vfiprintf_r+0xba0>
  40203c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  402040:	2900      	cmp	r1, #0
  402042:	f000 811b 	beq.w	40227c <_vfiprintf_r+0xb60>
  402046:	2201      	movs	r2, #1
  402048:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40204c:	4610      	mov	r0, r2
  40204e:	921d      	str	r2, [sp, #116]	; 0x74
  402050:	911c      	str	r1, [sp, #112]	; 0x70
  402052:	46ca      	mov	sl, r9
  402054:	4601      	mov	r1, r0
  402056:	f10a 0a08 	add.w	sl, sl, #8
  40205a:	3001      	adds	r0, #1
  40205c:	e507      	b.n	401a6e <_vfiprintf_r+0x352>
  40205e:	9b02      	ldr	r3, [sp, #8]
  402060:	2a01      	cmp	r2, #1
  402062:	f000 8098 	beq.w	402196 <_vfiprintf_r+0xa7a>
  402066:	2a02      	cmp	r2, #2
  402068:	d10d      	bne.n	402086 <_vfiprintf_r+0x96a>
  40206a:	9302      	str	r3, [sp, #8]
  40206c:	2600      	movs	r6, #0
  40206e:	2700      	movs	r7, #0
  402070:	e5b0      	b.n	401bd4 <_vfiprintf_r+0x4b8>
  402072:	aa0f      	add	r2, sp, #60	; 0x3c
  402074:	9904      	ldr	r1, [sp, #16]
  402076:	9806      	ldr	r0, [sp, #24]
  402078:	f7ff fb10 	bl	40169c <__sprint_r.part.0>
  40207c:	2800      	cmp	r0, #0
  40207e:	d0c9      	beq.n	402014 <_vfiprintf_r+0x8f8>
  402080:	f8dd b010 	ldr.w	fp, [sp, #16]
  402084:	e797      	b.n	401fb6 <_vfiprintf_r+0x89a>
  402086:	9302      	str	r3, [sp, #8]
  402088:	2600      	movs	r6, #0
  40208a:	2700      	movs	r7, #0
  40208c:	4649      	mov	r1, r9
  40208e:	e000      	b.n	402092 <_vfiprintf_r+0x976>
  402090:	4659      	mov	r1, fp
  402092:	08f2      	lsrs	r2, r6, #3
  402094:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  402098:	08f8      	lsrs	r0, r7, #3
  40209a:	f006 0307 	and.w	r3, r6, #7
  40209e:	4607      	mov	r7, r0
  4020a0:	4616      	mov	r6, r2
  4020a2:	3330      	adds	r3, #48	; 0x30
  4020a4:	ea56 0207 	orrs.w	r2, r6, r7
  4020a8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4020ac:	f101 3bff 	add.w	fp, r1, #4294967295
  4020b0:	d1ee      	bne.n	402090 <_vfiprintf_r+0x974>
  4020b2:	9a02      	ldr	r2, [sp, #8]
  4020b4:	07d6      	lsls	r6, r2, #31
  4020b6:	f57f ad9d 	bpl.w	401bf4 <_vfiprintf_r+0x4d8>
  4020ba:	2b30      	cmp	r3, #48	; 0x30
  4020bc:	f43f ad9a 	beq.w	401bf4 <_vfiprintf_r+0x4d8>
  4020c0:	3902      	subs	r1, #2
  4020c2:	2330      	movs	r3, #48	; 0x30
  4020c4:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4020c8:	eba9 0301 	sub.w	r3, r9, r1
  4020cc:	9305      	str	r3, [sp, #20]
  4020ce:	468b      	mov	fp, r1
  4020d0:	e476      	b.n	4019c0 <_vfiprintf_r+0x2a4>
  4020d2:	9b03      	ldr	r3, [sp, #12]
  4020d4:	9a08      	ldr	r2, [sp, #32]
  4020d6:	428a      	cmp	r2, r1
  4020d8:	bfac      	ite	ge
  4020da:	189b      	addge	r3, r3, r2
  4020dc:	185b      	addlt	r3, r3, r1
  4020de:	9303      	str	r3, [sp, #12]
  4020e0:	e798      	b.n	402014 <_vfiprintf_r+0x8f8>
  4020e2:	2202      	movs	r2, #2
  4020e4:	e44d      	b.n	401982 <_vfiprintf_r+0x266>
  4020e6:	2f00      	cmp	r7, #0
  4020e8:	bf08      	it	eq
  4020ea:	2e0a      	cmpeq	r6, #10
  4020ec:	d352      	bcc.n	402194 <_vfiprintf_r+0xa78>
  4020ee:	46cb      	mov	fp, r9
  4020f0:	4630      	mov	r0, r6
  4020f2:	4639      	mov	r1, r7
  4020f4:	220a      	movs	r2, #10
  4020f6:	2300      	movs	r3, #0
  4020f8:	f001 ff36 	bl	403f68 <__aeabi_uldivmod>
  4020fc:	3230      	adds	r2, #48	; 0x30
  4020fe:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  402102:	4630      	mov	r0, r6
  402104:	4639      	mov	r1, r7
  402106:	2300      	movs	r3, #0
  402108:	220a      	movs	r2, #10
  40210a:	f001 ff2d 	bl	403f68 <__aeabi_uldivmod>
  40210e:	4606      	mov	r6, r0
  402110:	460f      	mov	r7, r1
  402112:	ea56 0307 	orrs.w	r3, r6, r7
  402116:	d1eb      	bne.n	4020f0 <_vfiprintf_r+0x9d4>
  402118:	e56c      	b.n	401bf4 <_vfiprintf_r+0x4d8>
  40211a:	9405      	str	r4, [sp, #20]
  40211c:	46cb      	mov	fp, r9
  40211e:	e44f      	b.n	4019c0 <_vfiprintf_r+0x2a4>
  402120:	aa0f      	add	r2, sp, #60	; 0x3c
  402122:	9904      	ldr	r1, [sp, #16]
  402124:	9806      	ldr	r0, [sp, #24]
  402126:	f7ff fab9 	bl	40169c <__sprint_r.part.0>
  40212a:	2800      	cmp	r0, #0
  40212c:	d1a8      	bne.n	402080 <_vfiprintf_r+0x964>
  40212e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402130:	46ca      	mov	sl, r9
  402132:	e75e      	b.n	401ff2 <_vfiprintf_r+0x8d6>
  402134:	aa0f      	add	r2, sp, #60	; 0x3c
  402136:	9904      	ldr	r1, [sp, #16]
  402138:	9806      	ldr	r0, [sp, #24]
  40213a:	f7ff faaf 	bl	40169c <__sprint_r.part.0>
  40213e:	2800      	cmp	r0, #0
  402140:	d19e      	bne.n	402080 <_vfiprintf_r+0x964>
  402142:	46ca      	mov	sl, r9
  402144:	f7ff bbc0 	b.w	4018c8 <_vfiprintf_r+0x1ac>
  402148:	00404318 	.word	0x00404318
  40214c:	00404308 	.word	0x00404308
  402150:	3104      	adds	r1, #4
  402152:	6816      	ldr	r6, [r2, #0]
  402154:	9107      	str	r1, [sp, #28]
  402156:	2201      	movs	r2, #1
  402158:	2700      	movs	r7, #0
  40215a:	e412      	b.n	401982 <_vfiprintf_r+0x266>
  40215c:	9807      	ldr	r0, [sp, #28]
  40215e:	4601      	mov	r1, r0
  402160:	3104      	adds	r1, #4
  402162:	6806      	ldr	r6, [r0, #0]
  402164:	9107      	str	r1, [sp, #28]
  402166:	2700      	movs	r7, #0
  402168:	e40b      	b.n	401982 <_vfiprintf_r+0x266>
  40216a:	680e      	ldr	r6, [r1, #0]
  40216c:	3104      	adds	r1, #4
  40216e:	9107      	str	r1, [sp, #28]
  402170:	2700      	movs	r7, #0
  402172:	e591      	b.n	401c98 <_vfiprintf_r+0x57c>
  402174:	9907      	ldr	r1, [sp, #28]
  402176:	680e      	ldr	r6, [r1, #0]
  402178:	460a      	mov	r2, r1
  40217a:	17f7      	asrs	r7, r6, #31
  40217c:	3204      	adds	r2, #4
  40217e:	9207      	str	r2, [sp, #28]
  402180:	4630      	mov	r0, r6
  402182:	4639      	mov	r1, r7
  402184:	e50f      	b.n	401ba6 <_vfiprintf_r+0x48a>
  402186:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40218a:	f000 fe7f 	bl	402e8c <__retarget_lock_release_recursive>
  40218e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402192:	e71a      	b.n	401fca <_vfiprintf_r+0x8ae>
  402194:	9b02      	ldr	r3, [sp, #8]
  402196:	9302      	str	r3, [sp, #8]
  402198:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40219c:	3630      	adds	r6, #48	; 0x30
  40219e:	2301      	movs	r3, #1
  4021a0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4021a4:	9305      	str	r3, [sp, #20]
  4021a6:	e40b      	b.n	4019c0 <_vfiprintf_r+0x2a4>
  4021a8:	aa0f      	add	r2, sp, #60	; 0x3c
  4021aa:	9904      	ldr	r1, [sp, #16]
  4021ac:	9806      	ldr	r0, [sp, #24]
  4021ae:	f7ff fa75 	bl	40169c <__sprint_r.part.0>
  4021b2:	2800      	cmp	r0, #0
  4021b4:	f47f af64 	bne.w	402080 <_vfiprintf_r+0x964>
  4021b8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4021ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4021bc:	1c48      	adds	r0, r1, #1
  4021be:	46ca      	mov	sl, r9
  4021c0:	e651      	b.n	401e66 <_vfiprintf_r+0x74a>
  4021c2:	aa0f      	add	r2, sp, #60	; 0x3c
  4021c4:	9904      	ldr	r1, [sp, #16]
  4021c6:	9806      	ldr	r0, [sp, #24]
  4021c8:	f7ff fa68 	bl	40169c <__sprint_r.part.0>
  4021cc:	2800      	cmp	r0, #0
  4021ce:	f47f af57 	bne.w	402080 <_vfiprintf_r+0x964>
  4021d2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4021d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4021d6:	1c48      	adds	r0, r1, #1
  4021d8:	46ca      	mov	sl, r9
  4021da:	e448      	b.n	401a6e <_vfiprintf_r+0x352>
  4021dc:	2a00      	cmp	r2, #0
  4021de:	f040 8091 	bne.w	402304 <_vfiprintf_r+0xbe8>
  4021e2:	2001      	movs	r0, #1
  4021e4:	4611      	mov	r1, r2
  4021e6:	46ca      	mov	sl, r9
  4021e8:	e641      	b.n	401e6e <_vfiprintf_r+0x752>
  4021ea:	aa0f      	add	r2, sp, #60	; 0x3c
  4021ec:	9904      	ldr	r1, [sp, #16]
  4021ee:	9806      	ldr	r0, [sp, #24]
  4021f0:	f7ff fa54 	bl	40169c <__sprint_r.part.0>
  4021f4:	2800      	cmp	r0, #0
  4021f6:	f47f af43 	bne.w	402080 <_vfiprintf_r+0x964>
  4021fa:	9810      	ldr	r0, [sp, #64]	; 0x40
  4021fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4021fe:	3001      	adds	r0, #1
  402200:	46ca      	mov	sl, r9
  402202:	e667      	b.n	401ed4 <_vfiprintf_r+0x7b8>
  402204:	46d3      	mov	fp, sl
  402206:	e6d6      	b.n	401fb6 <_vfiprintf_r+0x89a>
  402208:	9e07      	ldr	r6, [sp, #28]
  40220a:	3607      	adds	r6, #7
  40220c:	f026 0207 	bic.w	r2, r6, #7
  402210:	f102 0108 	add.w	r1, r2, #8
  402214:	e9d2 6700 	ldrd	r6, r7, [r2]
  402218:	9107      	str	r1, [sp, #28]
  40221a:	2201      	movs	r2, #1
  40221c:	f7ff bbb1 	b.w	401982 <_vfiprintf_r+0x266>
  402220:	9e07      	ldr	r6, [sp, #28]
  402222:	3607      	adds	r6, #7
  402224:	f026 0607 	bic.w	r6, r6, #7
  402228:	e9d6 0100 	ldrd	r0, r1, [r6]
  40222c:	f106 0208 	add.w	r2, r6, #8
  402230:	9207      	str	r2, [sp, #28]
  402232:	4606      	mov	r6, r0
  402234:	460f      	mov	r7, r1
  402236:	e4b6      	b.n	401ba6 <_vfiprintf_r+0x48a>
  402238:	9e07      	ldr	r6, [sp, #28]
  40223a:	3607      	adds	r6, #7
  40223c:	f026 0207 	bic.w	r2, r6, #7
  402240:	f102 0108 	add.w	r1, r2, #8
  402244:	e9d2 6700 	ldrd	r6, r7, [r2]
  402248:	9107      	str	r1, [sp, #28]
  40224a:	2200      	movs	r2, #0
  40224c:	f7ff bb99 	b.w	401982 <_vfiprintf_r+0x266>
  402250:	9e07      	ldr	r6, [sp, #28]
  402252:	3607      	adds	r6, #7
  402254:	f026 0107 	bic.w	r1, r6, #7
  402258:	f101 0008 	add.w	r0, r1, #8
  40225c:	9007      	str	r0, [sp, #28]
  40225e:	e9d1 6700 	ldrd	r6, r7, [r1]
  402262:	e519      	b.n	401c98 <_vfiprintf_r+0x57c>
  402264:	46cb      	mov	fp, r9
  402266:	f7ff bbab 	b.w	4019c0 <_vfiprintf_r+0x2a4>
  40226a:	252d      	movs	r5, #45	; 0x2d
  40226c:	4276      	negs	r6, r6
  40226e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  402272:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402276:	2201      	movs	r2, #1
  402278:	f7ff bb88 	b.w	40198c <_vfiprintf_r+0x270>
  40227c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40227e:	b9b3      	cbnz	r3, 4022ae <_vfiprintf_r+0xb92>
  402280:	4611      	mov	r1, r2
  402282:	2001      	movs	r0, #1
  402284:	46ca      	mov	sl, r9
  402286:	e5f2      	b.n	401e6e <_vfiprintf_r+0x752>
  402288:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40228c:	f000 fdfe 	bl	402e8c <__retarget_lock_release_recursive>
  402290:	f04f 33ff 	mov.w	r3, #4294967295
  402294:	9303      	str	r3, [sp, #12]
  402296:	f7ff bb50 	b.w	40193a <_vfiprintf_r+0x21e>
  40229a:	aa0f      	add	r2, sp, #60	; 0x3c
  40229c:	9904      	ldr	r1, [sp, #16]
  40229e:	9806      	ldr	r0, [sp, #24]
  4022a0:	f7ff f9fc 	bl	40169c <__sprint_r.part.0>
  4022a4:	2800      	cmp	r0, #0
  4022a6:	f47f aeeb 	bne.w	402080 <_vfiprintf_r+0x964>
  4022aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4022ac:	e6a9      	b.n	402002 <_vfiprintf_r+0x8e6>
  4022ae:	ab0e      	add	r3, sp, #56	; 0x38
  4022b0:	2202      	movs	r2, #2
  4022b2:	931c      	str	r3, [sp, #112]	; 0x70
  4022b4:	921d      	str	r2, [sp, #116]	; 0x74
  4022b6:	2001      	movs	r0, #1
  4022b8:	46ca      	mov	sl, r9
  4022ba:	e5d0      	b.n	401e5e <_vfiprintf_r+0x742>
  4022bc:	aa0f      	add	r2, sp, #60	; 0x3c
  4022be:	9904      	ldr	r1, [sp, #16]
  4022c0:	9806      	ldr	r0, [sp, #24]
  4022c2:	f7ff f9eb 	bl	40169c <__sprint_r.part.0>
  4022c6:	2800      	cmp	r0, #0
  4022c8:	f47f aeda 	bne.w	402080 <_vfiprintf_r+0x964>
  4022cc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4022ce:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4022d0:	1c48      	adds	r0, r1, #1
  4022d2:	46ca      	mov	sl, r9
  4022d4:	e5a4      	b.n	401e20 <_vfiprintf_r+0x704>
  4022d6:	9a07      	ldr	r2, [sp, #28]
  4022d8:	9903      	ldr	r1, [sp, #12]
  4022da:	6813      	ldr	r3, [r2, #0]
  4022dc:	17cd      	asrs	r5, r1, #31
  4022de:	4608      	mov	r0, r1
  4022e0:	3204      	adds	r2, #4
  4022e2:	4629      	mov	r1, r5
  4022e4:	9207      	str	r2, [sp, #28]
  4022e6:	e9c3 0100 	strd	r0, r1, [r3]
  4022ea:	f7ff ba54 	b.w	401796 <_vfiprintf_r+0x7a>
  4022ee:	4658      	mov	r0, fp
  4022f0:	9607      	str	r6, [sp, #28]
  4022f2:	9302      	str	r3, [sp, #8]
  4022f4:	f7ff f964 	bl	4015c0 <strlen>
  4022f8:	2400      	movs	r4, #0
  4022fa:	9005      	str	r0, [sp, #20]
  4022fc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402300:	f7ff bb5e 	b.w	4019c0 <_vfiprintf_r+0x2a4>
  402304:	aa0f      	add	r2, sp, #60	; 0x3c
  402306:	9904      	ldr	r1, [sp, #16]
  402308:	9806      	ldr	r0, [sp, #24]
  40230a:	f7ff f9c7 	bl	40169c <__sprint_r.part.0>
  40230e:	2800      	cmp	r0, #0
  402310:	f47f aeb6 	bne.w	402080 <_vfiprintf_r+0x964>
  402314:	9910      	ldr	r1, [sp, #64]	; 0x40
  402316:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402318:	1c48      	adds	r0, r1, #1
  40231a:	46ca      	mov	sl, r9
  40231c:	e5a7      	b.n	401e6e <_vfiprintf_r+0x752>
  40231e:	9910      	ldr	r1, [sp, #64]	; 0x40
  402320:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402322:	4e20      	ldr	r6, [pc, #128]	; (4023a4 <_vfiprintf_r+0xc88>)
  402324:	3101      	adds	r1, #1
  402326:	f7ff bb90 	b.w	401a4a <_vfiprintf_r+0x32e>
  40232a:	2c06      	cmp	r4, #6
  40232c:	bf28      	it	cs
  40232e:	2406      	movcs	r4, #6
  402330:	9405      	str	r4, [sp, #20]
  402332:	9607      	str	r6, [sp, #28]
  402334:	9401      	str	r4, [sp, #4]
  402336:	f8df b070 	ldr.w	fp, [pc, #112]	; 4023a8 <_vfiprintf_r+0xc8c>
  40233a:	e4d5      	b.n	401ce8 <_vfiprintf_r+0x5cc>
  40233c:	9810      	ldr	r0, [sp, #64]	; 0x40
  40233e:	4e19      	ldr	r6, [pc, #100]	; (4023a4 <_vfiprintf_r+0xc88>)
  402340:	3001      	adds	r0, #1
  402342:	e603      	b.n	401f4c <_vfiprintf_r+0x830>
  402344:	9405      	str	r4, [sp, #20]
  402346:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40234a:	9607      	str	r6, [sp, #28]
  40234c:	9302      	str	r3, [sp, #8]
  40234e:	4604      	mov	r4, r0
  402350:	f7ff bb36 	b.w	4019c0 <_vfiprintf_r+0x2a4>
  402354:	4686      	mov	lr, r0
  402356:	f7ff bbce 	b.w	401af6 <_vfiprintf_r+0x3da>
  40235a:	9806      	ldr	r0, [sp, #24]
  40235c:	aa0f      	add	r2, sp, #60	; 0x3c
  40235e:	4659      	mov	r1, fp
  402360:	f7ff f99c 	bl	40169c <__sprint_r.part.0>
  402364:	2800      	cmp	r0, #0
  402366:	f43f ae24 	beq.w	401fb2 <_vfiprintf_r+0x896>
  40236a:	e624      	b.n	401fb6 <_vfiprintf_r+0x89a>
  40236c:	9907      	ldr	r1, [sp, #28]
  40236e:	f898 2001 	ldrb.w	r2, [r8, #1]
  402372:	680c      	ldr	r4, [r1, #0]
  402374:	3104      	adds	r1, #4
  402376:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  40237a:	46b8      	mov	r8, r7
  40237c:	9107      	str	r1, [sp, #28]
  40237e:	f7ff ba3f 	b.w	401800 <_vfiprintf_r+0xe4>
  402382:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402386:	e43c      	b.n	401c02 <_vfiprintf_r+0x4e6>
  402388:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40238c:	e521      	b.n	401dd2 <_vfiprintf_r+0x6b6>
  40238e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402392:	f7ff bbf4 	b.w	401b7e <_vfiprintf_r+0x462>
  402396:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40239a:	e491      	b.n	401cc0 <_vfiprintf_r+0x5a4>
  40239c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4023a0:	e469      	b.n	401c76 <_vfiprintf_r+0x55a>
  4023a2:	bf00      	nop
  4023a4:	00404308 	.word	0x00404308
  4023a8:	00404300 	.word	0x00404300

004023ac <__sbprintf>:
  4023ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4023b0:	460c      	mov	r4, r1
  4023b2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4023b6:	8989      	ldrh	r1, [r1, #12]
  4023b8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4023ba:	89e5      	ldrh	r5, [r4, #14]
  4023bc:	9619      	str	r6, [sp, #100]	; 0x64
  4023be:	f021 0102 	bic.w	r1, r1, #2
  4023c2:	4606      	mov	r6, r0
  4023c4:	69e0      	ldr	r0, [r4, #28]
  4023c6:	f8ad 100c 	strh.w	r1, [sp, #12]
  4023ca:	4617      	mov	r7, r2
  4023cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4023d0:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4023d2:	f8ad 500e 	strh.w	r5, [sp, #14]
  4023d6:	4698      	mov	r8, r3
  4023d8:	ad1a      	add	r5, sp, #104	; 0x68
  4023da:	2300      	movs	r3, #0
  4023dc:	9007      	str	r0, [sp, #28]
  4023de:	a816      	add	r0, sp, #88	; 0x58
  4023e0:	9209      	str	r2, [sp, #36]	; 0x24
  4023e2:	9306      	str	r3, [sp, #24]
  4023e4:	9500      	str	r5, [sp, #0]
  4023e6:	9504      	str	r5, [sp, #16]
  4023e8:	9102      	str	r1, [sp, #8]
  4023ea:	9105      	str	r1, [sp, #20]
  4023ec:	f000 fd48 	bl	402e80 <__retarget_lock_init_recursive>
  4023f0:	4643      	mov	r3, r8
  4023f2:	463a      	mov	r2, r7
  4023f4:	4669      	mov	r1, sp
  4023f6:	4630      	mov	r0, r6
  4023f8:	f7ff f990 	bl	40171c <_vfiprintf_r>
  4023fc:	1e05      	subs	r5, r0, #0
  4023fe:	db07      	blt.n	402410 <__sbprintf+0x64>
  402400:	4630      	mov	r0, r6
  402402:	4669      	mov	r1, sp
  402404:	f000 f928 	bl	402658 <_fflush_r>
  402408:	2800      	cmp	r0, #0
  40240a:	bf18      	it	ne
  40240c:	f04f 35ff 	movne.w	r5, #4294967295
  402410:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402414:	065b      	lsls	r3, r3, #25
  402416:	d503      	bpl.n	402420 <__sbprintf+0x74>
  402418:	89a3      	ldrh	r3, [r4, #12]
  40241a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40241e:	81a3      	strh	r3, [r4, #12]
  402420:	9816      	ldr	r0, [sp, #88]	; 0x58
  402422:	f000 fd2f 	bl	402e84 <__retarget_lock_close_recursive>
  402426:	4628      	mov	r0, r5
  402428:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40242c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00402430 <__swsetup_r>:
  402430:	b538      	push	{r3, r4, r5, lr}
  402432:	4b30      	ldr	r3, [pc, #192]	; (4024f4 <__swsetup_r+0xc4>)
  402434:	681b      	ldr	r3, [r3, #0]
  402436:	4605      	mov	r5, r0
  402438:	460c      	mov	r4, r1
  40243a:	b113      	cbz	r3, 402442 <__swsetup_r+0x12>
  40243c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40243e:	2a00      	cmp	r2, #0
  402440:	d038      	beq.n	4024b4 <__swsetup_r+0x84>
  402442:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402446:	b293      	uxth	r3, r2
  402448:	0718      	lsls	r0, r3, #28
  40244a:	d50c      	bpl.n	402466 <__swsetup_r+0x36>
  40244c:	6920      	ldr	r0, [r4, #16]
  40244e:	b1a8      	cbz	r0, 40247c <__swsetup_r+0x4c>
  402450:	f013 0201 	ands.w	r2, r3, #1
  402454:	d01e      	beq.n	402494 <__swsetup_r+0x64>
  402456:	6963      	ldr	r3, [r4, #20]
  402458:	2200      	movs	r2, #0
  40245a:	425b      	negs	r3, r3
  40245c:	61a3      	str	r3, [r4, #24]
  40245e:	60a2      	str	r2, [r4, #8]
  402460:	b1f0      	cbz	r0, 4024a0 <__swsetup_r+0x70>
  402462:	2000      	movs	r0, #0
  402464:	bd38      	pop	{r3, r4, r5, pc}
  402466:	06d9      	lsls	r1, r3, #27
  402468:	d53c      	bpl.n	4024e4 <__swsetup_r+0xb4>
  40246a:	0758      	lsls	r0, r3, #29
  40246c:	d426      	bmi.n	4024bc <__swsetup_r+0x8c>
  40246e:	6920      	ldr	r0, [r4, #16]
  402470:	f042 0308 	orr.w	r3, r2, #8
  402474:	81a3      	strh	r3, [r4, #12]
  402476:	b29b      	uxth	r3, r3
  402478:	2800      	cmp	r0, #0
  40247a:	d1e9      	bne.n	402450 <__swsetup_r+0x20>
  40247c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402480:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402484:	d0e4      	beq.n	402450 <__swsetup_r+0x20>
  402486:	4628      	mov	r0, r5
  402488:	4621      	mov	r1, r4
  40248a:	f000 fd2f 	bl	402eec <__smakebuf_r>
  40248e:	89a3      	ldrh	r3, [r4, #12]
  402490:	6920      	ldr	r0, [r4, #16]
  402492:	e7dd      	b.n	402450 <__swsetup_r+0x20>
  402494:	0799      	lsls	r1, r3, #30
  402496:	bf58      	it	pl
  402498:	6962      	ldrpl	r2, [r4, #20]
  40249a:	60a2      	str	r2, [r4, #8]
  40249c:	2800      	cmp	r0, #0
  40249e:	d1e0      	bne.n	402462 <__swsetup_r+0x32>
  4024a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4024a4:	061a      	lsls	r2, r3, #24
  4024a6:	d5dd      	bpl.n	402464 <__swsetup_r+0x34>
  4024a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4024ac:	81a3      	strh	r3, [r4, #12]
  4024ae:	f04f 30ff 	mov.w	r0, #4294967295
  4024b2:	bd38      	pop	{r3, r4, r5, pc}
  4024b4:	4618      	mov	r0, r3
  4024b6:	f000 f927 	bl	402708 <__sinit>
  4024ba:	e7c2      	b.n	402442 <__swsetup_r+0x12>
  4024bc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4024be:	b151      	cbz	r1, 4024d6 <__swsetup_r+0xa6>
  4024c0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4024c4:	4299      	cmp	r1, r3
  4024c6:	d004      	beq.n	4024d2 <__swsetup_r+0xa2>
  4024c8:	4628      	mov	r0, r5
  4024ca:	f000 fa43 	bl	402954 <_free_r>
  4024ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4024d2:	2300      	movs	r3, #0
  4024d4:	6323      	str	r3, [r4, #48]	; 0x30
  4024d6:	2300      	movs	r3, #0
  4024d8:	6920      	ldr	r0, [r4, #16]
  4024da:	6063      	str	r3, [r4, #4]
  4024dc:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4024e0:	6020      	str	r0, [r4, #0]
  4024e2:	e7c5      	b.n	402470 <__swsetup_r+0x40>
  4024e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4024e8:	2309      	movs	r3, #9
  4024ea:	602b      	str	r3, [r5, #0]
  4024ec:	f04f 30ff 	mov.w	r0, #4294967295
  4024f0:	81a2      	strh	r2, [r4, #12]
  4024f2:	bd38      	pop	{r3, r4, r5, pc}
  4024f4:	20000024 	.word	0x20000024

004024f8 <register_fini>:
  4024f8:	4b02      	ldr	r3, [pc, #8]	; (402504 <register_fini+0xc>)
  4024fa:	b113      	cbz	r3, 402502 <register_fini+0xa>
  4024fc:	4802      	ldr	r0, [pc, #8]	; (402508 <register_fini+0x10>)
  4024fe:	f000 b805 	b.w	40250c <atexit>
  402502:	4770      	bx	lr
  402504:	00000000 	.word	0x00000000
  402508:	00402779 	.word	0x00402779

0040250c <atexit>:
  40250c:	2300      	movs	r3, #0
  40250e:	4601      	mov	r1, r0
  402510:	461a      	mov	r2, r3
  402512:	4618      	mov	r0, r3
  402514:	f001 bc00 	b.w	403d18 <__register_exitproc>

00402518 <__sflush_r>:
  402518:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40251c:	b29a      	uxth	r2, r3
  40251e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402522:	460d      	mov	r5, r1
  402524:	0711      	lsls	r1, r2, #28
  402526:	4680      	mov	r8, r0
  402528:	d43a      	bmi.n	4025a0 <__sflush_r+0x88>
  40252a:	686a      	ldr	r2, [r5, #4]
  40252c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402530:	2a00      	cmp	r2, #0
  402532:	81ab      	strh	r3, [r5, #12]
  402534:	dd6f      	ble.n	402616 <__sflush_r+0xfe>
  402536:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402538:	2c00      	cmp	r4, #0
  40253a:	d049      	beq.n	4025d0 <__sflush_r+0xb8>
  40253c:	2200      	movs	r2, #0
  40253e:	b29b      	uxth	r3, r3
  402540:	f8d8 6000 	ldr.w	r6, [r8]
  402544:	f8c8 2000 	str.w	r2, [r8]
  402548:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40254c:	d067      	beq.n	40261e <__sflush_r+0x106>
  40254e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402550:	075f      	lsls	r7, r3, #29
  402552:	d505      	bpl.n	402560 <__sflush_r+0x48>
  402554:	6869      	ldr	r1, [r5, #4]
  402556:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402558:	1a52      	subs	r2, r2, r1
  40255a:	b10b      	cbz	r3, 402560 <__sflush_r+0x48>
  40255c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40255e:	1ad2      	subs	r2, r2, r3
  402560:	2300      	movs	r3, #0
  402562:	69e9      	ldr	r1, [r5, #28]
  402564:	4640      	mov	r0, r8
  402566:	47a0      	blx	r4
  402568:	1c44      	adds	r4, r0, #1
  40256a:	d03c      	beq.n	4025e6 <__sflush_r+0xce>
  40256c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402570:	692a      	ldr	r2, [r5, #16]
  402572:	602a      	str	r2, [r5, #0]
  402574:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402578:	2200      	movs	r2, #0
  40257a:	81ab      	strh	r3, [r5, #12]
  40257c:	04db      	lsls	r3, r3, #19
  40257e:	606a      	str	r2, [r5, #4]
  402580:	d447      	bmi.n	402612 <__sflush_r+0xfa>
  402582:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402584:	f8c8 6000 	str.w	r6, [r8]
  402588:	b311      	cbz	r1, 4025d0 <__sflush_r+0xb8>
  40258a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40258e:	4299      	cmp	r1, r3
  402590:	d002      	beq.n	402598 <__sflush_r+0x80>
  402592:	4640      	mov	r0, r8
  402594:	f000 f9de 	bl	402954 <_free_r>
  402598:	2000      	movs	r0, #0
  40259a:	6328      	str	r0, [r5, #48]	; 0x30
  40259c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4025a0:	692e      	ldr	r6, [r5, #16]
  4025a2:	b1ae      	cbz	r6, 4025d0 <__sflush_r+0xb8>
  4025a4:	682c      	ldr	r4, [r5, #0]
  4025a6:	602e      	str	r6, [r5, #0]
  4025a8:	0791      	lsls	r1, r2, #30
  4025aa:	bf0c      	ite	eq
  4025ac:	696b      	ldreq	r3, [r5, #20]
  4025ae:	2300      	movne	r3, #0
  4025b0:	1ba4      	subs	r4, r4, r6
  4025b2:	60ab      	str	r3, [r5, #8]
  4025b4:	e00a      	b.n	4025cc <__sflush_r+0xb4>
  4025b6:	4623      	mov	r3, r4
  4025b8:	4632      	mov	r2, r6
  4025ba:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4025bc:	69e9      	ldr	r1, [r5, #28]
  4025be:	4640      	mov	r0, r8
  4025c0:	47b8      	blx	r7
  4025c2:	2800      	cmp	r0, #0
  4025c4:	eba4 0400 	sub.w	r4, r4, r0
  4025c8:	4406      	add	r6, r0
  4025ca:	dd04      	ble.n	4025d6 <__sflush_r+0xbe>
  4025cc:	2c00      	cmp	r4, #0
  4025ce:	dcf2      	bgt.n	4025b6 <__sflush_r+0x9e>
  4025d0:	2000      	movs	r0, #0
  4025d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4025d6:	89ab      	ldrh	r3, [r5, #12]
  4025d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4025dc:	81ab      	strh	r3, [r5, #12]
  4025de:	f04f 30ff 	mov.w	r0, #4294967295
  4025e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4025e6:	f8d8 4000 	ldr.w	r4, [r8]
  4025ea:	2c1d      	cmp	r4, #29
  4025ec:	d8f3      	bhi.n	4025d6 <__sflush_r+0xbe>
  4025ee:	4b19      	ldr	r3, [pc, #100]	; (402654 <__sflush_r+0x13c>)
  4025f0:	40e3      	lsrs	r3, r4
  4025f2:	43db      	mvns	r3, r3
  4025f4:	f013 0301 	ands.w	r3, r3, #1
  4025f8:	d1ed      	bne.n	4025d6 <__sflush_r+0xbe>
  4025fa:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4025fe:	606b      	str	r3, [r5, #4]
  402600:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  402604:	6929      	ldr	r1, [r5, #16]
  402606:	81ab      	strh	r3, [r5, #12]
  402608:	04da      	lsls	r2, r3, #19
  40260a:	6029      	str	r1, [r5, #0]
  40260c:	d5b9      	bpl.n	402582 <__sflush_r+0x6a>
  40260e:	2c00      	cmp	r4, #0
  402610:	d1b7      	bne.n	402582 <__sflush_r+0x6a>
  402612:	6528      	str	r0, [r5, #80]	; 0x50
  402614:	e7b5      	b.n	402582 <__sflush_r+0x6a>
  402616:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402618:	2a00      	cmp	r2, #0
  40261a:	dc8c      	bgt.n	402536 <__sflush_r+0x1e>
  40261c:	e7d8      	b.n	4025d0 <__sflush_r+0xb8>
  40261e:	2301      	movs	r3, #1
  402620:	69e9      	ldr	r1, [r5, #28]
  402622:	4640      	mov	r0, r8
  402624:	47a0      	blx	r4
  402626:	1c43      	adds	r3, r0, #1
  402628:	4602      	mov	r2, r0
  40262a:	d002      	beq.n	402632 <__sflush_r+0x11a>
  40262c:	89ab      	ldrh	r3, [r5, #12]
  40262e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402630:	e78e      	b.n	402550 <__sflush_r+0x38>
  402632:	f8d8 3000 	ldr.w	r3, [r8]
  402636:	2b00      	cmp	r3, #0
  402638:	d0f8      	beq.n	40262c <__sflush_r+0x114>
  40263a:	2b1d      	cmp	r3, #29
  40263c:	d001      	beq.n	402642 <__sflush_r+0x12a>
  40263e:	2b16      	cmp	r3, #22
  402640:	d102      	bne.n	402648 <__sflush_r+0x130>
  402642:	f8c8 6000 	str.w	r6, [r8]
  402646:	e7c3      	b.n	4025d0 <__sflush_r+0xb8>
  402648:	89ab      	ldrh	r3, [r5, #12]
  40264a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40264e:	81ab      	strh	r3, [r5, #12]
  402650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402654:	20400001 	.word	0x20400001

00402658 <_fflush_r>:
  402658:	b538      	push	{r3, r4, r5, lr}
  40265a:	460d      	mov	r5, r1
  40265c:	4604      	mov	r4, r0
  40265e:	b108      	cbz	r0, 402664 <_fflush_r+0xc>
  402660:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402662:	b1bb      	cbz	r3, 402694 <_fflush_r+0x3c>
  402664:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  402668:	b188      	cbz	r0, 40268e <_fflush_r+0x36>
  40266a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40266c:	07db      	lsls	r3, r3, #31
  40266e:	d401      	bmi.n	402674 <_fflush_r+0x1c>
  402670:	0581      	lsls	r1, r0, #22
  402672:	d517      	bpl.n	4026a4 <_fflush_r+0x4c>
  402674:	4620      	mov	r0, r4
  402676:	4629      	mov	r1, r5
  402678:	f7ff ff4e 	bl	402518 <__sflush_r>
  40267c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40267e:	07da      	lsls	r2, r3, #31
  402680:	4604      	mov	r4, r0
  402682:	d402      	bmi.n	40268a <_fflush_r+0x32>
  402684:	89ab      	ldrh	r3, [r5, #12]
  402686:	059b      	lsls	r3, r3, #22
  402688:	d507      	bpl.n	40269a <_fflush_r+0x42>
  40268a:	4620      	mov	r0, r4
  40268c:	bd38      	pop	{r3, r4, r5, pc}
  40268e:	4604      	mov	r4, r0
  402690:	4620      	mov	r0, r4
  402692:	bd38      	pop	{r3, r4, r5, pc}
  402694:	f000 f838 	bl	402708 <__sinit>
  402698:	e7e4      	b.n	402664 <_fflush_r+0xc>
  40269a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40269c:	f000 fbf6 	bl	402e8c <__retarget_lock_release_recursive>
  4026a0:	4620      	mov	r0, r4
  4026a2:	bd38      	pop	{r3, r4, r5, pc}
  4026a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4026a6:	f000 fbef 	bl	402e88 <__retarget_lock_acquire_recursive>
  4026aa:	e7e3      	b.n	402674 <_fflush_r+0x1c>

004026ac <_cleanup_r>:
  4026ac:	4901      	ldr	r1, [pc, #4]	; (4026b4 <_cleanup_r+0x8>)
  4026ae:	f000 bbaf 	b.w	402e10 <_fwalk_reent>
  4026b2:	bf00      	nop
  4026b4:	00403e01 	.word	0x00403e01

004026b8 <std.isra.0>:
  4026b8:	b510      	push	{r4, lr}
  4026ba:	2300      	movs	r3, #0
  4026bc:	4604      	mov	r4, r0
  4026be:	8181      	strh	r1, [r0, #12]
  4026c0:	81c2      	strh	r2, [r0, #14]
  4026c2:	6003      	str	r3, [r0, #0]
  4026c4:	6043      	str	r3, [r0, #4]
  4026c6:	6083      	str	r3, [r0, #8]
  4026c8:	6643      	str	r3, [r0, #100]	; 0x64
  4026ca:	6103      	str	r3, [r0, #16]
  4026cc:	6143      	str	r3, [r0, #20]
  4026ce:	6183      	str	r3, [r0, #24]
  4026d0:	4619      	mov	r1, r3
  4026d2:	2208      	movs	r2, #8
  4026d4:	305c      	adds	r0, #92	; 0x5c
  4026d6:	f7fe fde7 	bl	4012a8 <memset>
  4026da:	4807      	ldr	r0, [pc, #28]	; (4026f8 <std.isra.0+0x40>)
  4026dc:	4907      	ldr	r1, [pc, #28]	; (4026fc <std.isra.0+0x44>)
  4026de:	4a08      	ldr	r2, [pc, #32]	; (402700 <std.isra.0+0x48>)
  4026e0:	4b08      	ldr	r3, [pc, #32]	; (402704 <std.isra.0+0x4c>)
  4026e2:	6220      	str	r0, [r4, #32]
  4026e4:	61e4      	str	r4, [r4, #28]
  4026e6:	6261      	str	r1, [r4, #36]	; 0x24
  4026e8:	62a2      	str	r2, [r4, #40]	; 0x28
  4026ea:	62e3      	str	r3, [r4, #44]	; 0x2c
  4026ec:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4026f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4026f4:	f000 bbc4 	b.w	402e80 <__retarget_lock_init_recursive>
  4026f8:	00403b45 	.word	0x00403b45
  4026fc:	00403b69 	.word	0x00403b69
  402700:	00403ba5 	.word	0x00403ba5
  402704:	00403bc5 	.word	0x00403bc5

00402708 <__sinit>:
  402708:	b510      	push	{r4, lr}
  40270a:	4604      	mov	r4, r0
  40270c:	4812      	ldr	r0, [pc, #72]	; (402758 <__sinit+0x50>)
  40270e:	f000 fbbb 	bl	402e88 <__retarget_lock_acquire_recursive>
  402712:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402714:	b9d2      	cbnz	r2, 40274c <__sinit+0x44>
  402716:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40271a:	4810      	ldr	r0, [pc, #64]	; (40275c <__sinit+0x54>)
  40271c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  402720:	2103      	movs	r1, #3
  402722:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  402726:	63e0      	str	r0, [r4, #60]	; 0x3c
  402728:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40272c:	6860      	ldr	r0, [r4, #4]
  40272e:	2104      	movs	r1, #4
  402730:	f7ff ffc2 	bl	4026b8 <std.isra.0>
  402734:	2201      	movs	r2, #1
  402736:	2109      	movs	r1, #9
  402738:	68a0      	ldr	r0, [r4, #8]
  40273a:	f7ff ffbd 	bl	4026b8 <std.isra.0>
  40273e:	2202      	movs	r2, #2
  402740:	2112      	movs	r1, #18
  402742:	68e0      	ldr	r0, [r4, #12]
  402744:	f7ff ffb8 	bl	4026b8 <std.isra.0>
  402748:	2301      	movs	r3, #1
  40274a:	63a3      	str	r3, [r4, #56]	; 0x38
  40274c:	4802      	ldr	r0, [pc, #8]	; (402758 <__sinit+0x50>)
  40274e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402752:	f000 bb9b 	b.w	402e8c <__retarget_lock_release_recursive>
  402756:	bf00      	nop
  402758:	20000ac0 	.word	0x20000ac0
  40275c:	004026ad 	.word	0x004026ad

00402760 <__sfp_lock_acquire>:
  402760:	4801      	ldr	r0, [pc, #4]	; (402768 <__sfp_lock_acquire+0x8>)
  402762:	f000 bb91 	b.w	402e88 <__retarget_lock_acquire_recursive>
  402766:	bf00      	nop
  402768:	20000ad4 	.word	0x20000ad4

0040276c <__sfp_lock_release>:
  40276c:	4801      	ldr	r0, [pc, #4]	; (402774 <__sfp_lock_release+0x8>)
  40276e:	f000 bb8d 	b.w	402e8c <__retarget_lock_release_recursive>
  402772:	bf00      	nop
  402774:	20000ad4 	.word	0x20000ad4

00402778 <__libc_fini_array>:
  402778:	b538      	push	{r3, r4, r5, lr}
  40277a:	4c0a      	ldr	r4, [pc, #40]	; (4027a4 <__libc_fini_array+0x2c>)
  40277c:	4d0a      	ldr	r5, [pc, #40]	; (4027a8 <__libc_fini_array+0x30>)
  40277e:	1b64      	subs	r4, r4, r5
  402780:	10a4      	asrs	r4, r4, #2
  402782:	d00a      	beq.n	40279a <__libc_fini_array+0x22>
  402784:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402788:	3b01      	subs	r3, #1
  40278a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40278e:	3c01      	subs	r4, #1
  402790:	f855 3904 	ldr.w	r3, [r5], #-4
  402794:	4798      	blx	r3
  402796:	2c00      	cmp	r4, #0
  402798:	d1f9      	bne.n	40278e <__libc_fini_array+0x16>
  40279a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40279e:	f001 be57 	b.w	404450 <_fini>
  4027a2:	bf00      	nop
  4027a4:	00404460 	.word	0x00404460
  4027a8:	0040445c 	.word	0x0040445c

004027ac <__fputwc>:
  4027ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4027b0:	b082      	sub	sp, #8
  4027b2:	4680      	mov	r8, r0
  4027b4:	4689      	mov	r9, r1
  4027b6:	4614      	mov	r4, r2
  4027b8:	f000 fb54 	bl	402e64 <__locale_mb_cur_max>
  4027bc:	2801      	cmp	r0, #1
  4027be:	d036      	beq.n	40282e <__fputwc+0x82>
  4027c0:	464a      	mov	r2, r9
  4027c2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4027c6:	a901      	add	r1, sp, #4
  4027c8:	4640      	mov	r0, r8
  4027ca:	f001 fa57 	bl	403c7c <_wcrtomb_r>
  4027ce:	1c42      	adds	r2, r0, #1
  4027d0:	4606      	mov	r6, r0
  4027d2:	d025      	beq.n	402820 <__fputwc+0x74>
  4027d4:	b3a8      	cbz	r0, 402842 <__fputwc+0x96>
  4027d6:	f89d e004 	ldrb.w	lr, [sp, #4]
  4027da:	2500      	movs	r5, #0
  4027dc:	f10d 0a04 	add.w	sl, sp, #4
  4027e0:	e009      	b.n	4027f6 <__fputwc+0x4a>
  4027e2:	6823      	ldr	r3, [r4, #0]
  4027e4:	1c5a      	adds	r2, r3, #1
  4027e6:	6022      	str	r2, [r4, #0]
  4027e8:	f883 e000 	strb.w	lr, [r3]
  4027ec:	3501      	adds	r5, #1
  4027ee:	42b5      	cmp	r5, r6
  4027f0:	d227      	bcs.n	402842 <__fputwc+0x96>
  4027f2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4027f6:	68a3      	ldr	r3, [r4, #8]
  4027f8:	3b01      	subs	r3, #1
  4027fa:	2b00      	cmp	r3, #0
  4027fc:	60a3      	str	r3, [r4, #8]
  4027fe:	daf0      	bge.n	4027e2 <__fputwc+0x36>
  402800:	69a7      	ldr	r7, [r4, #24]
  402802:	42bb      	cmp	r3, r7
  402804:	4671      	mov	r1, lr
  402806:	4622      	mov	r2, r4
  402808:	4640      	mov	r0, r8
  40280a:	db02      	blt.n	402812 <__fputwc+0x66>
  40280c:	f1be 0f0a 	cmp.w	lr, #10
  402810:	d1e7      	bne.n	4027e2 <__fputwc+0x36>
  402812:	f001 f9db 	bl	403bcc <__swbuf_r>
  402816:	1c43      	adds	r3, r0, #1
  402818:	d1e8      	bne.n	4027ec <__fputwc+0x40>
  40281a:	b002      	add	sp, #8
  40281c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402820:	89a3      	ldrh	r3, [r4, #12]
  402822:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402826:	81a3      	strh	r3, [r4, #12]
  402828:	b002      	add	sp, #8
  40282a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40282e:	f109 33ff 	add.w	r3, r9, #4294967295
  402832:	2bfe      	cmp	r3, #254	; 0xfe
  402834:	d8c4      	bhi.n	4027c0 <__fputwc+0x14>
  402836:	fa5f fe89 	uxtb.w	lr, r9
  40283a:	4606      	mov	r6, r0
  40283c:	f88d e004 	strb.w	lr, [sp, #4]
  402840:	e7cb      	b.n	4027da <__fputwc+0x2e>
  402842:	4648      	mov	r0, r9
  402844:	b002      	add	sp, #8
  402846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40284a:	bf00      	nop

0040284c <_fputwc_r>:
  40284c:	b530      	push	{r4, r5, lr}
  40284e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  402850:	f013 0f01 	tst.w	r3, #1
  402854:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402858:	4614      	mov	r4, r2
  40285a:	b083      	sub	sp, #12
  40285c:	4605      	mov	r5, r0
  40285e:	b29a      	uxth	r2, r3
  402860:	d101      	bne.n	402866 <_fputwc_r+0x1a>
  402862:	0590      	lsls	r0, r2, #22
  402864:	d51c      	bpl.n	4028a0 <_fputwc_r+0x54>
  402866:	0490      	lsls	r0, r2, #18
  402868:	d406      	bmi.n	402878 <_fputwc_r+0x2c>
  40286a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40286c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402870:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  402874:	81a3      	strh	r3, [r4, #12]
  402876:	6662      	str	r2, [r4, #100]	; 0x64
  402878:	4628      	mov	r0, r5
  40287a:	4622      	mov	r2, r4
  40287c:	f7ff ff96 	bl	4027ac <__fputwc>
  402880:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402882:	07da      	lsls	r2, r3, #31
  402884:	4605      	mov	r5, r0
  402886:	d402      	bmi.n	40288e <_fputwc_r+0x42>
  402888:	89a3      	ldrh	r3, [r4, #12]
  40288a:	059b      	lsls	r3, r3, #22
  40288c:	d502      	bpl.n	402894 <_fputwc_r+0x48>
  40288e:	4628      	mov	r0, r5
  402890:	b003      	add	sp, #12
  402892:	bd30      	pop	{r4, r5, pc}
  402894:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402896:	f000 faf9 	bl	402e8c <__retarget_lock_release_recursive>
  40289a:	4628      	mov	r0, r5
  40289c:	b003      	add	sp, #12
  40289e:	bd30      	pop	{r4, r5, pc}
  4028a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4028a2:	9101      	str	r1, [sp, #4]
  4028a4:	f000 faf0 	bl	402e88 <__retarget_lock_acquire_recursive>
  4028a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4028ac:	9901      	ldr	r1, [sp, #4]
  4028ae:	b29a      	uxth	r2, r3
  4028b0:	e7d9      	b.n	402866 <_fputwc_r+0x1a>
  4028b2:	bf00      	nop

004028b4 <_malloc_trim_r>:
  4028b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4028b6:	4f24      	ldr	r7, [pc, #144]	; (402948 <_malloc_trim_r+0x94>)
  4028b8:	460c      	mov	r4, r1
  4028ba:	4606      	mov	r6, r0
  4028bc:	f000 ff7e 	bl	4037bc <__malloc_lock>
  4028c0:	68bb      	ldr	r3, [r7, #8]
  4028c2:	685d      	ldr	r5, [r3, #4]
  4028c4:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4028c8:	310f      	adds	r1, #15
  4028ca:	f025 0503 	bic.w	r5, r5, #3
  4028ce:	4429      	add	r1, r5
  4028d0:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4028d4:	f021 010f 	bic.w	r1, r1, #15
  4028d8:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4028dc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4028e0:	db07      	blt.n	4028f2 <_malloc_trim_r+0x3e>
  4028e2:	2100      	movs	r1, #0
  4028e4:	4630      	mov	r0, r6
  4028e6:	f001 f91b 	bl	403b20 <_sbrk_r>
  4028ea:	68bb      	ldr	r3, [r7, #8]
  4028ec:	442b      	add	r3, r5
  4028ee:	4298      	cmp	r0, r3
  4028f0:	d004      	beq.n	4028fc <_malloc_trim_r+0x48>
  4028f2:	4630      	mov	r0, r6
  4028f4:	f000 ff68 	bl	4037c8 <__malloc_unlock>
  4028f8:	2000      	movs	r0, #0
  4028fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4028fc:	4261      	negs	r1, r4
  4028fe:	4630      	mov	r0, r6
  402900:	f001 f90e 	bl	403b20 <_sbrk_r>
  402904:	3001      	adds	r0, #1
  402906:	d00d      	beq.n	402924 <_malloc_trim_r+0x70>
  402908:	4b10      	ldr	r3, [pc, #64]	; (40294c <_malloc_trim_r+0x98>)
  40290a:	68ba      	ldr	r2, [r7, #8]
  40290c:	6819      	ldr	r1, [r3, #0]
  40290e:	1b2d      	subs	r5, r5, r4
  402910:	f045 0501 	orr.w	r5, r5, #1
  402914:	4630      	mov	r0, r6
  402916:	1b09      	subs	r1, r1, r4
  402918:	6055      	str	r5, [r2, #4]
  40291a:	6019      	str	r1, [r3, #0]
  40291c:	f000 ff54 	bl	4037c8 <__malloc_unlock>
  402920:	2001      	movs	r0, #1
  402922:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402924:	2100      	movs	r1, #0
  402926:	4630      	mov	r0, r6
  402928:	f001 f8fa 	bl	403b20 <_sbrk_r>
  40292c:	68ba      	ldr	r2, [r7, #8]
  40292e:	1a83      	subs	r3, r0, r2
  402930:	2b0f      	cmp	r3, #15
  402932:	ddde      	ble.n	4028f2 <_malloc_trim_r+0x3e>
  402934:	4c06      	ldr	r4, [pc, #24]	; (402950 <_malloc_trim_r+0x9c>)
  402936:	4905      	ldr	r1, [pc, #20]	; (40294c <_malloc_trim_r+0x98>)
  402938:	6824      	ldr	r4, [r4, #0]
  40293a:	f043 0301 	orr.w	r3, r3, #1
  40293e:	1b00      	subs	r0, r0, r4
  402940:	6053      	str	r3, [r2, #4]
  402942:	6008      	str	r0, [r1, #0]
  402944:	e7d5      	b.n	4028f2 <_malloc_trim_r+0x3e>
  402946:	bf00      	nop
  402948:	200005c0 	.word	0x200005c0
  40294c:	20000a70 	.word	0x20000a70
  402950:	200009c8 	.word	0x200009c8

00402954 <_free_r>:
  402954:	2900      	cmp	r1, #0
  402956:	d044      	beq.n	4029e2 <_free_r+0x8e>
  402958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40295c:	460d      	mov	r5, r1
  40295e:	4680      	mov	r8, r0
  402960:	f000 ff2c 	bl	4037bc <__malloc_lock>
  402964:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402968:	4969      	ldr	r1, [pc, #420]	; (402b10 <_free_r+0x1bc>)
  40296a:	f027 0301 	bic.w	r3, r7, #1
  40296e:	f1a5 0408 	sub.w	r4, r5, #8
  402972:	18e2      	adds	r2, r4, r3
  402974:	688e      	ldr	r6, [r1, #8]
  402976:	6850      	ldr	r0, [r2, #4]
  402978:	42b2      	cmp	r2, r6
  40297a:	f020 0003 	bic.w	r0, r0, #3
  40297e:	d05e      	beq.n	402a3e <_free_r+0xea>
  402980:	07fe      	lsls	r6, r7, #31
  402982:	6050      	str	r0, [r2, #4]
  402984:	d40b      	bmi.n	40299e <_free_r+0x4a>
  402986:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40298a:	1be4      	subs	r4, r4, r7
  40298c:	f101 0e08 	add.w	lr, r1, #8
  402990:	68a5      	ldr	r5, [r4, #8]
  402992:	4575      	cmp	r5, lr
  402994:	443b      	add	r3, r7
  402996:	d06d      	beq.n	402a74 <_free_r+0x120>
  402998:	68e7      	ldr	r7, [r4, #12]
  40299a:	60ef      	str	r7, [r5, #12]
  40299c:	60bd      	str	r5, [r7, #8]
  40299e:	1815      	adds	r5, r2, r0
  4029a0:	686d      	ldr	r5, [r5, #4]
  4029a2:	07ed      	lsls	r5, r5, #31
  4029a4:	d53e      	bpl.n	402a24 <_free_r+0xd0>
  4029a6:	f043 0201 	orr.w	r2, r3, #1
  4029aa:	6062      	str	r2, [r4, #4]
  4029ac:	50e3      	str	r3, [r4, r3]
  4029ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4029b2:	d217      	bcs.n	4029e4 <_free_r+0x90>
  4029b4:	08db      	lsrs	r3, r3, #3
  4029b6:	1c58      	adds	r0, r3, #1
  4029b8:	109a      	asrs	r2, r3, #2
  4029ba:	684d      	ldr	r5, [r1, #4]
  4029bc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4029c0:	60a7      	str	r7, [r4, #8]
  4029c2:	2301      	movs	r3, #1
  4029c4:	4093      	lsls	r3, r2
  4029c6:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4029ca:	432b      	orrs	r3, r5
  4029cc:	3a08      	subs	r2, #8
  4029ce:	60e2      	str	r2, [r4, #12]
  4029d0:	604b      	str	r3, [r1, #4]
  4029d2:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4029d6:	60fc      	str	r4, [r7, #12]
  4029d8:	4640      	mov	r0, r8
  4029da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4029de:	f000 bef3 	b.w	4037c8 <__malloc_unlock>
  4029e2:	4770      	bx	lr
  4029e4:	0a5a      	lsrs	r2, r3, #9
  4029e6:	2a04      	cmp	r2, #4
  4029e8:	d852      	bhi.n	402a90 <_free_r+0x13c>
  4029ea:	099a      	lsrs	r2, r3, #6
  4029ec:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4029f0:	00ff      	lsls	r7, r7, #3
  4029f2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4029f6:	19c8      	adds	r0, r1, r7
  4029f8:	59ca      	ldr	r2, [r1, r7]
  4029fa:	3808      	subs	r0, #8
  4029fc:	4290      	cmp	r0, r2
  4029fe:	d04f      	beq.n	402aa0 <_free_r+0x14c>
  402a00:	6851      	ldr	r1, [r2, #4]
  402a02:	f021 0103 	bic.w	r1, r1, #3
  402a06:	428b      	cmp	r3, r1
  402a08:	d232      	bcs.n	402a70 <_free_r+0x11c>
  402a0a:	6892      	ldr	r2, [r2, #8]
  402a0c:	4290      	cmp	r0, r2
  402a0e:	d1f7      	bne.n	402a00 <_free_r+0xac>
  402a10:	68c3      	ldr	r3, [r0, #12]
  402a12:	60a0      	str	r0, [r4, #8]
  402a14:	60e3      	str	r3, [r4, #12]
  402a16:	609c      	str	r4, [r3, #8]
  402a18:	60c4      	str	r4, [r0, #12]
  402a1a:	4640      	mov	r0, r8
  402a1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402a20:	f000 bed2 	b.w	4037c8 <__malloc_unlock>
  402a24:	6895      	ldr	r5, [r2, #8]
  402a26:	4f3b      	ldr	r7, [pc, #236]	; (402b14 <_free_r+0x1c0>)
  402a28:	42bd      	cmp	r5, r7
  402a2a:	4403      	add	r3, r0
  402a2c:	d040      	beq.n	402ab0 <_free_r+0x15c>
  402a2e:	68d0      	ldr	r0, [r2, #12]
  402a30:	60e8      	str	r0, [r5, #12]
  402a32:	f043 0201 	orr.w	r2, r3, #1
  402a36:	6085      	str	r5, [r0, #8]
  402a38:	6062      	str	r2, [r4, #4]
  402a3a:	50e3      	str	r3, [r4, r3]
  402a3c:	e7b7      	b.n	4029ae <_free_r+0x5a>
  402a3e:	07ff      	lsls	r7, r7, #31
  402a40:	4403      	add	r3, r0
  402a42:	d407      	bmi.n	402a54 <_free_r+0x100>
  402a44:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402a48:	1aa4      	subs	r4, r4, r2
  402a4a:	4413      	add	r3, r2
  402a4c:	68a0      	ldr	r0, [r4, #8]
  402a4e:	68e2      	ldr	r2, [r4, #12]
  402a50:	60c2      	str	r2, [r0, #12]
  402a52:	6090      	str	r0, [r2, #8]
  402a54:	4a30      	ldr	r2, [pc, #192]	; (402b18 <_free_r+0x1c4>)
  402a56:	6812      	ldr	r2, [r2, #0]
  402a58:	f043 0001 	orr.w	r0, r3, #1
  402a5c:	4293      	cmp	r3, r2
  402a5e:	6060      	str	r0, [r4, #4]
  402a60:	608c      	str	r4, [r1, #8]
  402a62:	d3b9      	bcc.n	4029d8 <_free_r+0x84>
  402a64:	4b2d      	ldr	r3, [pc, #180]	; (402b1c <_free_r+0x1c8>)
  402a66:	4640      	mov	r0, r8
  402a68:	6819      	ldr	r1, [r3, #0]
  402a6a:	f7ff ff23 	bl	4028b4 <_malloc_trim_r>
  402a6e:	e7b3      	b.n	4029d8 <_free_r+0x84>
  402a70:	4610      	mov	r0, r2
  402a72:	e7cd      	b.n	402a10 <_free_r+0xbc>
  402a74:	1811      	adds	r1, r2, r0
  402a76:	6849      	ldr	r1, [r1, #4]
  402a78:	07c9      	lsls	r1, r1, #31
  402a7a:	d444      	bmi.n	402b06 <_free_r+0x1b2>
  402a7c:	6891      	ldr	r1, [r2, #8]
  402a7e:	68d2      	ldr	r2, [r2, #12]
  402a80:	60ca      	str	r2, [r1, #12]
  402a82:	4403      	add	r3, r0
  402a84:	f043 0001 	orr.w	r0, r3, #1
  402a88:	6091      	str	r1, [r2, #8]
  402a8a:	6060      	str	r0, [r4, #4]
  402a8c:	50e3      	str	r3, [r4, r3]
  402a8e:	e7a3      	b.n	4029d8 <_free_r+0x84>
  402a90:	2a14      	cmp	r2, #20
  402a92:	d816      	bhi.n	402ac2 <_free_r+0x16e>
  402a94:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402a98:	00ff      	lsls	r7, r7, #3
  402a9a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402a9e:	e7aa      	b.n	4029f6 <_free_r+0xa2>
  402aa0:	10aa      	asrs	r2, r5, #2
  402aa2:	2301      	movs	r3, #1
  402aa4:	684d      	ldr	r5, [r1, #4]
  402aa6:	4093      	lsls	r3, r2
  402aa8:	432b      	orrs	r3, r5
  402aaa:	604b      	str	r3, [r1, #4]
  402aac:	4603      	mov	r3, r0
  402aae:	e7b0      	b.n	402a12 <_free_r+0xbe>
  402ab0:	f043 0201 	orr.w	r2, r3, #1
  402ab4:	614c      	str	r4, [r1, #20]
  402ab6:	610c      	str	r4, [r1, #16]
  402ab8:	60e5      	str	r5, [r4, #12]
  402aba:	60a5      	str	r5, [r4, #8]
  402abc:	6062      	str	r2, [r4, #4]
  402abe:	50e3      	str	r3, [r4, r3]
  402ac0:	e78a      	b.n	4029d8 <_free_r+0x84>
  402ac2:	2a54      	cmp	r2, #84	; 0x54
  402ac4:	d806      	bhi.n	402ad4 <_free_r+0x180>
  402ac6:	0b1a      	lsrs	r2, r3, #12
  402ac8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402acc:	00ff      	lsls	r7, r7, #3
  402ace:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402ad2:	e790      	b.n	4029f6 <_free_r+0xa2>
  402ad4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402ad8:	d806      	bhi.n	402ae8 <_free_r+0x194>
  402ada:	0bda      	lsrs	r2, r3, #15
  402adc:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402ae0:	00ff      	lsls	r7, r7, #3
  402ae2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402ae6:	e786      	b.n	4029f6 <_free_r+0xa2>
  402ae8:	f240 5054 	movw	r0, #1364	; 0x554
  402aec:	4282      	cmp	r2, r0
  402aee:	d806      	bhi.n	402afe <_free_r+0x1aa>
  402af0:	0c9a      	lsrs	r2, r3, #18
  402af2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402af6:	00ff      	lsls	r7, r7, #3
  402af8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402afc:	e77b      	b.n	4029f6 <_free_r+0xa2>
  402afe:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402b02:	257e      	movs	r5, #126	; 0x7e
  402b04:	e777      	b.n	4029f6 <_free_r+0xa2>
  402b06:	f043 0101 	orr.w	r1, r3, #1
  402b0a:	6061      	str	r1, [r4, #4]
  402b0c:	6013      	str	r3, [r2, #0]
  402b0e:	e763      	b.n	4029d8 <_free_r+0x84>
  402b10:	200005c0 	.word	0x200005c0
  402b14:	200005c8 	.word	0x200005c8
  402b18:	200009cc 	.word	0x200009cc
  402b1c:	20000aa0 	.word	0x20000aa0

00402b20 <__sfvwrite_r>:
  402b20:	6893      	ldr	r3, [r2, #8]
  402b22:	2b00      	cmp	r3, #0
  402b24:	d073      	beq.n	402c0e <__sfvwrite_r+0xee>
  402b26:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402b2a:	898b      	ldrh	r3, [r1, #12]
  402b2c:	b083      	sub	sp, #12
  402b2e:	460c      	mov	r4, r1
  402b30:	0719      	lsls	r1, r3, #28
  402b32:	9000      	str	r0, [sp, #0]
  402b34:	4616      	mov	r6, r2
  402b36:	d526      	bpl.n	402b86 <__sfvwrite_r+0x66>
  402b38:	6922      	ldr	r2, [r4, #16]
  402b3a:	b322      	cbz	r2, 402b86 <__sfvwrite_r+0x66>
  402b3c:	f013 0002 	ands.w	r0, r3, #2
  402b40:	6835      	ldr	r5, [r6, #0]
  402b42:	d02c      	beq.n	402b9e <__sfvwrite_r+0x7e>
  402b44:	f04f 0900 	mov.w	r9, #0
  402b48:	4fb0      	ldr	r7, [pc, #704]	; (402e0c <__sfvwrite_r+0x2ec>)
  402b4a:	46c8      	mov	r8, r9
  402b4c:	46b2      	mov	sl, r6
  402b4e:	45b8      	cmp	r8, r7
  402b50:	4643      	mov	r3, r8
  402b52:	464a      	mov	r2, r9
  402b54:	bf28      	it	cs
  402b56:	463b      	movcs	r3, r7
  402b58:	9800      	ldr	r0, [sp, #0]
  402b5a:	f1b8 0f00 	cmp.w	r8, #0
  402b5e:	d050      	beq.n	402c02 <__sfvwrite_r+0xe2>
  402b60:	69e1      	ldr	r1, [r4, #28]
  402b62:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402b64:	47b0      	blx	r6
  402b66:	2800      	cmp	r0, #0
  402b68:	dd58      	ble.n	402c1c <__sfvwrite_r+0xfc>
  402b6a:	f8da 3008 	ldr.w	r3, [sl, #8]
  402b6e:	1a1b      	subs	r3, r3, r0
  402b70:	4481      	add	r9, r0
  402b72:	eba8 0800 	sub.w	r8, r8, r0
  402b76:	f8ca 3008 	str.w	r3, [sl, #8]
  402b7a:	2b00      	cmp	r3, #0
  402b7c:	d1e7      	bne.n	402b4e <__sfvwrite_r+0x2e>
  402b7e:	2000      	movs	r0, #0
  402b80:	b003      	add	sp, #12
  402b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b86:	4621      	mov	r1, r4
  402b88:	9800      	ldr	r0, [sp, #0]
  402b8a:	f7ff fc51 	bl	402430 <__swsetup_r>
  402b8e:	2800      	cmp	r0, #0
  402b90:	f040 8133 	bne.w	402dfa <__sfvwrite_r+0x2da>
  402b94:	89a3      	ldrh	r3, [r4, #12]
  402b96:	6835      	ldr	r5, [r6, #0]
  402b98:	f013 0002 	ands.w	r0, r3, #2
  402b9c:	d1d2      	bne.n	402b44 <__sfvwrite_r+0x24>
  402b9e:	f013 0901 	ands.w	r9, r3, #1
  402ba2:	d145      	bne.n	402c30 <__sfvwrite_r+0x110>
  402ba4:	464f      	mov	r7, r9
  402ba6:	9601      	str	r6, [sp, #4]
  402ba8:	b337      	cbz	r7, 402bf8 <__sfvwrite_r+0xd8>
  402baa:	059a      	lsls	r2, r3, #22
  402bac:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402bb0:	f140 8083 	bpl.w	402cba <__sfvwrite_r+0x19a>
  402bb4:	4547      	cmp	r7, r8
  402bb6:	46c3      	mov	fp, r8
  402bb8:	f0c0 80ab 	bcc.w	402d12 <__sfvwrite_r+0x1f2>
  402bbc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402bc0:	f040 80ac 	bne.w	402d1c <__sfvwrite_r+0x1fc>
  402bc4:	6820      	ldr	r0, [r4, #0]
  402bc6:	46ba      	mov	sl, r7
  402bc8:	465a      	mov	r2, fp
  402bca:	4649      	mov	r1, r9
  402bcc:	f000 fd92 	bl	4036f4 <memmove>
  402bd0:	68a2      	ldr	r2, [r4, #8]
  402bd2:	6823      	ldr	r3, [r4, #0]
  402bd4:	eba2 0208 	sub.w	r2, r2, r8
  402bd8:	445b      	add	r3, fp
  402bda:	60a2      	str	r2, [r4, #8]
  402bdc:	6023      	str	r3, [r4, #0]
  402bde:	9a01      	ldr	r2, [sp, #4]
  402be0:	6893      	ldr	r3, [r2, #8]
  402be2:	eba3 030a 	sub.w	r3, r3, sl
  402be6:	44d1      	add	r9, sl
  402be8:	eba7 070a 	sub.w	r7, r7, sl
  402bec:	6093      	str	r3, [r2, #8]
  402bee:	2b00      	cmp	r3, #0
  402bf0:	d0c5      	beq.n	402b7e <__sfvwrite_r+0x5e>
  402bf2:	89a3      	ldrh	r3, [r4, #12]
  402bf4:	2f00      	cmp	r7, #0
  402bf6:	d1d8      	bne.n	402baa <__sfvwrite_r+0x8a>
  402bf8:	f8d5 9000 	ldr.w	r9, [r5]
  402bfc:	686f      	ldr	r7, [r5, #4]
  402bfe:	3508      	adds	r5, #8
  402c00:	e7d2      	b.n	402ba8 <__sfvwrite_r+0x88>
  402c02:	f8d5 9000 	ldr.w	r9, [r5]
  402c06:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402c0a:	3508      	adds	r5, #8
  402c0c:	e79f      	b.n	402b4e <__sfvwrite_r+0x2e>
  402c0e:	2000      	movs	r0, #0
  402c10:	4770      	bx	lr
  402c12:	4621      	mov	r1, r4
  402c14:	9800      	ldr	r0, [sp, #0]
  402c16:	f7ff fd1f 	bl	402658 <_fflush_r>
  402c1a:	b370      	cbz	r0, 402c7a <__sfvwrite_r+0x15a>
  402c1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402c24:	f04f 30ff 	mov.w	r0, #4294967295
  402c28:	81a3      	strh	r3, [r4, #12]
  402c2a:	b003      	add	sp, #12
  402c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c30:	4681      	mov	r9, r0
  402c32:	4633      	mov	r3, r6
  402c34:	464e      	mov	r6, r9
  402c36:	46a8      	mov	r8, r5
  402c38:	469a      	mov	sl, r3
  402c3a:	464d      	mov	r5, r9
  402c3c:	b34e      	cbz	r6, 402c92 <__sfvwrite_r+0x172>
  402c3e:	b380      	cbz	r0, 402ca2 <__sfvwrite_r+0x182>
  402c40:	6820      	ldr	r0, [r4, #0]
  402c42:	6923      	ldr	r3, [r4, #16]
  402c44:	6962      	ldr	r2, [r4, #20]
  402c46:	45b1      	cmp	r9, r6
  402c48:	46cb      	mov	fp, r9
  402c4a:	bf28      	it	cs
  402c4c:	46b3      	movcs	fp, r6
  402c4e:	4298      	cmp	r0, r3
  402c50:	465f      	mov	r7, fp
  402c52:	d904      	bls.n	402c5e <__sfvwrite_r+0x13e>
  402c54:	68a3      	ldr	r3, [r4, #8]
  402c56:	4413      	add	r3, r2
  402c58:	459b      	cmp	fp, r3
  402c5a:	f300 80a6 	bgt.w	402daa <__sfvwrite_r+0x28a>
  402c5e:	4593      	cmp	fp, r2
  402c60:	db4b      	blt.n	402cfa <__sfvwrite_r+0x1da>
  402c62:	4613      	mov	r3, r2
  402c64:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402c66:	69e1      	ldr	r1, [r4, #28]
  402c68:	9800      	ldr	r0, [sp, #0]
  402c6a:	462a      	mov	r2, r5
  402c6c:	47b8      	blx	r7
  402c6e:	1e07      	subs	r7, r0, #0
  402c70:	ddd4      	ble.n	402c1c <__sfvwrite_r+0xfc>
  402c72:	ebb9 0907 	subs.w	r9, r9, r7
  402c76:	d0cc      	beq.n	402c12 <__sfvwrite_r+0xf2>
  402c78:	2001      	movs	r0, #1
  402c7a:	f8da 3008 	ldr.w	r3, [sl, #8]
  402c7e:	1bdb      	subs	r3, r3, r7
  402c80:	443d      	add	r5, r7
  402c82:	1bf6      	subs	r6, r6, r7
  402c84:	f8ca 3008 	str.w	r3, [sl, #8]
  402c88:	2b00      	cmp	r3, #0
  402c8a:	f43f af78 	beq.w	402b7e <__sfvwrite_r+0x5e>
  402c8e:	2e00      	cmp	r6, #0
  402c90:	d1d5      	bne.n	402c3e <__sfvwrite_r+0x11e>
  402c92:	f108 0308 	add.w	r3, r8, #8
  402c96:	e913 0060 	ldmdb	r3, {r5, r6}
  402c9a:	4698      	mov	r8, r3
  402c9c:	3308      	adds	r3, #8
  402c9e:	2e00      	cmp	r6, #0
  402ca0:	d0f9      	beq.n	402c96 <__sfvwrite_r+0x176>
  402ca2:	4632      	mov	r2, r6
  402ca4:	210a      	movs	r1, #10
  402ca6:	4628      	mov	r0, r5
  402ca8:	f000 fc3a 	bl	403520 <memchr>
  402cac:	2800      	cmp	r0, #0
  402cae:	f000 80a1 	beq.w	402df4 <__sfvwrite_r+0x2d4>
  402cb2:	3001      	adds	r0, #1
  402cb4:	eba0 0905 	sub.w	r9, r0, r5
  402cb8:	e7c2      	b.n	402c40 <__sfvwrite_r+0x120>
  402cba:	6820      	ldr	r0, [r4, #0]
  402cbc:	6923      	ldr	r3, [r4, #16]
  402cbe:	4298      	cmp	r0, r3
  402cc0:	d802      	bhi.n	402cc8 <__sfvwrite_r+0x1a8>
  402cc2:	6963      	ldr	r3, [r4, #20]
  402cc4:	429f      	cmp	r7, r3
  402cc6:	d25d      	bcs.n	402d84 <__sfvwrite_r+0x264>
  402cc8:	45b8      	cmp	r8, r7
  402cca:	bf28      	it	cs
  402ccc:	46b8      	movcs	r8, r7
  402cce:	4642      	mov	r2, r8
  402cd0:	4649      	mov	r1, r9
  402cd2:	f000 fd0f 	bl	4036f4 <memmove>
  402cd6:	68a3      	ldr	r3, [r4, #8]
  402cd8:	6822      	ldr	r2, [r4, #0]
  402cda:	eba3 0308 	sub.w	r3, r3, r8
  402cde:	4442      	add	r2, r8
  402ce0:	60a3      	str	r3, [r4, #8]
  402ce2:	6022      	str	r2, [r4, #0]
  402ce4:	b10b      	cbz	r3, 402cea <__sfvwrite_r+0x1ca>
  402ce6:	46c2      	mov	sl, r8
  402ce8:	e779      	b.n	402bde <__sfvwrite_r+0xbe>
  402cea:	4621      	mov	r1, r4
  402cec:	9800      	ldr	r0, [sp, #0]
  402cee:	f7ff fcb3 	bl	402658 <_fflush_r>
  402cf2:	2800      	cmp	r0, #0
  402cf4:	d192      	bne.n	402c1c <__sfvwrite_r+0xfc>
  402cf6:	46c2      	mov	sl, r8
  402cf8:	e771      	b.n	402bde <__sfvwrite_r+0xbe>
  402cfa:	465a      	mov	r2, fp
  402cfc:	4629      	mov	r1, r5
  402cfe:	f000 fcf9 	bl	4036f4 <memmove>
  402d02:	68a2      	ldr	r2, [r4, #8]
  402d04:	6823      	ldr	r3, [r4, #0]
  402d06:	eba2 020b 	sub.w	r2, r2, fp
  402d0a:	445b      	add	r3, fp
  402d0c:	60a2      	str	r2, [r4, #8]
  402d0e:	6023      	str	r3, [r4, #0]
  402d10:	e7af      	b.n	402c72 <__sfvwrite_r+0x152>
  402d12:	6820      	ldr	r0, [r4, #0]
  402d14:	46b8      	mov	r8, r7
  402d16:	46ba      	mov	sl, r7
  402d18:	46bb      	mov	fp, r7
  402d1a:	e755      	b.n	402bc8 <__sfvwrite_r+0xa8>
  402d1c:	6962      	ldr	r2, [r4, #20]
  402d1e:	6820      	ldr	r0, [r4, #0]
  402d20:	6921      	ldr	r1, [r4, #16]
  402d22:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402d26:	eba0 0a01 	sub.w	sl, r0, r1
  402d2a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402d2e:	f10a 0001 	add.w	r0, sl, #1
  402d32:	ea4f 0868 	mov.w	r8, r8, asr #1
  402d36:	4438      	add	r0, r7
  402d38:	4540      	cmp	r0, r8
  402d3a:	4642      	mov	r2, r8
  402d3c:	bf84      	itt	hi
  402d3e:	4680      	movhi	r8, r0
  402d40:	4642      	movhi	r2, r8
  402d42:	055b      	lsls	r3, r3, #21
  402d44:	d544      	bpl.n	402dd0 <__sfvwrite_r+0x2b0>
  402d46:	4611      	mov	r1, r2
  402d48:	9800      	ldr	r0, [sp, #0]
  402d4a:	f000 f921 	bl	402f90 <_malloc_r>
  402d4e:	4683      	mov	fp, r0
  402d50:	2800      	cmp	r0, #0
  402d52:	d055      	beq.n	402e00 <__sfvwrite_r+0x2e0>
  402d54:	4652      	mov	r2, sl
  402d56:	6921      	ldr	r1, [r4, #16]
  402d58:	f000 fc32 	bl	4035c0 <memcpy>
  402d5c:	89a3      	ldrh	r3, [r4, #12]
  402d5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402d62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402d66:	81a3      	strh	r3, [r4, #12]
  402d68:	eb0b 000a 	add.w	r0, fp, sl
  402d6c:	eba8 030a 	sub.w	r3, r8, sl
  402d70:	f8c4 b010 	str.w	fp, [r4, #16]
  402d74:	f8c4 8014 	str.w	r8, [r4, #20]
  402d78:	6020      	str	r0, [r4, #0]
  402d7a:	60a3      	str	r3, [r4, #8]
  402d7c:	46b8      	mov	r8, r7
  402d7e:	46ba      	mov	sl, r7
  402d80:	46bb      	mov	fp, r7
  402d82:	e721      	b.n	402bc8 <__sfvwrite_r+0xa8>
  402d84:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  402d88:	42b9      	cmp	r1, r7
  402d8a:	bf28      	it	cs
  402d8c:	4639      	movcs	r1, r7
  402d8e:	464a      	mov	r2, r9
  402d90:	fb91 f1f3 	sdiv	r1, r1, r3
  402d94:	9800      	ldr	r0, [sp, #0]
  402d96:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402d98:	fb03 f301 	mul.w	r3, r3, r1
  402d9c:	69e1      	ldr	r1, [r4, #28]
  402d9e:	47b0      	blx	r6
  402da0:	f1b0 0a00 	subs.w	sl, r0, #0
  402da4:	f73f af1b 	bgt.w	402bde <__sfvwrite_r+0xbe>
  402da8:	e738      	b.n	402c1c <__sfvwrite_r+0xfc>
  402daa:	461a      	mov	r2, r3
  402dac:	4629      	mov	r1, r5
  402dae:	9301      	str	r3, [sp, #4]
  402db0:	f000 fca0 	bl	4036f4 <memmove>
  402db4:	6822      	ldr	r2, [r4, #0]
  402db6:	9b01      	ldr	r3, [sp, #4]
  402db8:	9800      	ldr	r0, [sp, #0]
  402dba:	441a      	add	r2, r3
  402dbc:	6022      	str	r2, [r4, #0]
  402dbe:	4621      	mov	r1, r4
  402dc0:	f7ff fc4a 	bl	402658 <_fflush_r>
  402dc4:	9b01      	ldr	r3, [sp, #4]
  402dc6:	2800      	cmp	r0, #0
  402dc8:	f47f af28 	bne.w	402c1c <__sfvwrite_r+0xfc>
  402dcc:	461f      	mov	r7, r3
  402dce:	e750      	b.n	402c72 <__sfvwrite_r+0x152>
  402dd0:	9800      	ldr	r0, [sp, #0]
  402dd2:	f000 fcff 	bl	4037d4 <_realloc_r>
  402dd6:	4683      	mov	fp, r0
  402dd8:	2800      	cmp	r0, #0
  402dda:	d1c5      	bne.n	402d68 <__sfvwrite_r+0x248>
  402ddc:	9d00      	ldr	r5, [sp, #0]
  402dde:	6921      	ldr	r1, [r4, #16]
  402de0:	4628      	mov	r0, r5
  402de2:	f7ff fdb7 	bl	402954 <_free_r>
  402de6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402dea:	220c      	movs	r2, #12
  402dec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402df0:	602a      	str	r2, [r5, #0]
  402df2:	e715      	b.n	402c20 <__sfvwrite_r+0x100>
  402df4:	f106 0901 	add.w	r9, r6, #1
  402df8:	e722      	b.n	402c40 <__sfvwrite_r+0x120>
  402dfa:	f04f 30ff 	mov.w	r0, #4294967295
  402dfe:	e6bf      	b.n	402b80 <__sfvwrite_r+0x60>
  402e00:	9a00      	ldr	r2, [sp, #0]
  402e02:	230c      	movs	r3, #12
  402e04:	6013      	str	r3, [r2, #0]
  402e06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402e0a:	e709      	b.n	402c20 <__sfvwrite_r+0x100>
  402e0c:	7ffffc00 	.word	0x7ffffc00

00402e10 <_fwalk_reent>:
  402e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402e14:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402e18:	d01f      	beq.n	402e5a <_fwalk_reent+0x4a>
  402e1a:	4688      	mov	r8, r1
  402e1c:	4606      	mov	r6, r0
  402e1e:	f04f 0900 	mov.w	r9, #0
  402e22:	687d      	ldr	r5, [r7, #4]
  402e24:	68bc      	ldr	r4, [r7, #8]
  402e26:	3d01      	subs	r5, #1
  402e28:	d411      	bmi.n	402e4e <_fwalk_reent+0x3e>
  402e2a:	89a3      	ldrh	r3, [r4, #12]
  402e2c:	2b01      	cmp	r3, #1
  402e2e:	f105 35ff 	add.w	r5, r5, #4294967295
  402e32:	d908      	bls.n	402e46 <_fwalk_reent+0x36>
  402e34:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402e38:	3301      	adds	r3, #1
  402e3a:	4621      	mov	r1, r4
  402e3c:	4630      	mov	r0, r6
  402e3e:	d002      	beq.n	402e46 <_fwalk_reent+0x36>
  402e40:	47c0      	blx	r8
  402e42:	ea49 0900 	orr.w	r9, r9, r0
  402e46:	1c6b      	adds	r3, r5, #1
  402e48:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402e4c:	d1ed      	bne.n	402e2a <_fwalk_reent+0x1a>
  402e4e:	683f      	ldr	r7, [r7, #0]
  402e50:	2f00      	cmp	r7, #0
  402e52:	d1e6      	bne.n	402e22 <_fwalk_reent+0x12>
  402e54:	4648      	mov	r0, r9
  402e56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402e5a:	46b9      	mov	r9, r7
  402e5c:	4648      	mov	r0, r9
  402e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402e62:	bf00      	nop

00402e64 <__locale_mb_cur_max>:
  402e64:	4b04      	ldr	r3, [pc, #16]	; (402e78 <__locale_mb_cur_max+0x14>)
  402e66:	4a05      	ldr	r2, [pc, #20]	; (402e7c <__locale_mb_cur_max+0x18>)
  402e68:	681b      	ldr	r3, [r3, #0]
  402e6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  402e6c:	2b00      	cmp	r3, #0
  402e6e:	bf08      	it	eq
  402e70:	4613      	moveq	r3, r2
  402e72:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  402e76:	4770      	bx	lr
  402e78:	20000024 	.word	0x20000024
  402e7c:	20000454 	.word	0x20000454

00402e80 <__retarget_lock_init_recursive>:
  402e80:	4770      	bx	lr
  402e82:	bf00      	nop

00402e84 <__retarget_lock_close_recursive>:
  402e84:	4770      	bx	lr
  402e86:	bf00      	nop

00402e88 <__retarget_lock_acquire_recursive>:
  402e88:	4770      	bx	lr
  402e8a:	bf00      	nop

00402e8c <__retarget_lock_release_recursive>:
  402e8c:	4770      	bx	lr
  402e8e:	bf00      	nop

00402e90 <__swhatbuf_r>:
  402e90:	b570      	push	{r4, r5, r6, lr}
  402e92:	460c      	mov	r4, r1
  402e94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402e98:	2900      	cmp	r1, #0
  402e9a:	b090      	sub	sp, #64	; 0x40
  402e9c:	4615      	mov	r5, r2
  402e9e:	461e      	mov	r6, r3
  402ea0:	db14      	blt.n	402ecc <__swhatbuf_r+0x3c>
  402ea2:	aa01      	add	r2, sp, #4
  402ea4:	f001 f80e 	bl	403ec4 <_fstat_r>
  402ea8:	2800      	cmp	r0, #0
  402eaa:	db0f      	blt.n	402ecc <__swhatbuf_r+0x3c>
  402eac:	9a02      	ldr	r2, [sp, #8]
  402eae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402eb2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402eb6:	fab2 f282 	clz	r2, r2
  402eba:	0952      	lsrs	r2, r2, #5
  402ebc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402ec0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402ec4:	6032      	str	r2, [r6, #0]
  402ec6:	602b      	str	r3, [r5, #0]
  402ec8:	b010      	add	sp, #64	; 0x40
  402eca:	bd70      	pop	{r4, r5, r6, pc}
  402ecc:	89a2      	ldrh	r2, [r4, #12]
  402ece:	2300      	movs	r3, #0
  402ed0:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  402ed4:	6033      	str	r3, [r6, #0]
  402ed6:	d004      	beq.n	402ee2 <__swhatbuf_r+0x52>
  402ed8:	2240      	movs	r2, #64	; 0x40
  402eda:	4618      	mov	r0, r3
  402edc:	602a      	str	r2, [r5, #0]
  402ede:	b010      	add	sp, #64	; 0x40
  402ee0:	bd70      	pop	{r4, r5, r6, pc}
  402ee2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402ee6:	602b      	str	r3, [r5, #0]
  402ee8:	b010      	add	sp, #64	; 0x40
  402eea:	bd70      	pop	{r4, r5, r6, pc}

00402eec <__smakebuf_r>:
  402eec:	898a      	ldrh	r2, [r1, #12]
  402eee:	0792      	lsls	r2, r2, #30
  402ef0:	460b      	mov	r3, r1
  402ef2:	d506      	bpl.n	402f02 <__smakebuf_r+0x16>
  402ef4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  402ef8:	2101      	movs	r1, #1
  402efa:	601a      	str	r2, [r3, #0]
  402efc:	611a      	str	r2, [r3, #16]
  402efe:	6159      	str	r1, [r3, #20]
  402f00:	4770      	bx	lr
  402f02:	b5f0      	push	{r4, r5, r6, r7, lr}
  402f04:	b083      	sub	sp, #12
  402f06:	ab01      	add	r3, sp, #4
  402f08:	466a      	mov	r2, sp
  402f0a:	460c      	mov	r4, r1
  402f0c:	4606      	mov	r6, r0
  402f0e:	f7ff ffbf 	bl	402e90 <__swhatbuf_r>
  402f12:	9900      	ldr	r1, [sp, #0]
  402f14:	4605      	mov	r5, r0
  402f16:	4630      	mov	r0, r6
  402f18:	f000 f83a 	bl	402f90 <_malloc_r>
  402f1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f20:	b1d8      	cbz	r0, 402f5a <__smakebuf_r+0x6e>
  402f22:	9a01      	ldr	r2, [sp, #4]
  402f24:	4f15      	ldr	r7, [pc, #84]	; (402f7c <__smakebuf_r+0x90>)
  402f26:	9900      	ldr	r1, [sp, #0]
  402f28:	63f7      	str	r7, [r6, #60]	; 0x3c
  402f2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402f2e:	81a3      	strh	r3, [r4, #12]
  402f30:	6020      	str	r0, [r4, #0]
  402f32:	6120      	str	r0, [r4, #16]
  402f34:	6161      	str	r1, [r4, #20]
  402f36:	b91a      	cbnz	r2, 402f40 <__smakebuf_r+0x54>
  402f38:	432b      	orrs	r3, r5
  402f3a:	81a3      	strh	r3, [r4, #12]
  402f3c:	b003      	add	sp, #12
  402f3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402f40:	4630      	mov	r0, r6
  402f42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402f46:	f000 ffd1 	bl	403eec <_isatty_r>
  402f4a:	b1a0      	cbz	r0, 402f76 <__smakebuf_r+0x8a>
  402f4c:	89a3      	ldrh	r3, [r4, #12]
  402f4e:	f023 0303 	bic.w	r3, r3, #3
  402f52:	f043 0301 	orr.w	r3, r3, #1
  402f56:	b21b      	sxth	r3, r3
  402f58:	e7ee      	b.n	402f38 <__smakebuf_r+0x4c>
  402f5a:	059a      	lsls	r2, r3, #22
  402f5c:	d4ee      	bmi.n	402f3c <__smakebuf_r+0x50>
  402f5e:	f023 0303 	bic.w	r3, r3, #3
  402f62:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402f66:	f043 0302 	orr.w	r3, r3, #2
  402f6a:	2101      	movs	r1, #1
  402f6c:	81a3      	strh	r3, [r4, #12]
  402f6e:	6022      	str	r2, [r4, #0]
  402f70:	6122      	str	r2, [r4, #16]
  402f72:	6161      	str	r1, [r4, #20]
  402f74:	e7e2      	b.n	402f3c <__smakebuf_r+0x50>
  402f76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f7a:	e7dd      	b.n	402f38 <__smakebuf_r+0x4c>
  402f7c:	004026ad 	.word	0x004026ad

00402f80 <malloc>:
  402f80:	4b02      	ldr	r3, [pc, #8]	; (402f8c <malloc+0xc>)
  402f82:	4601      	mov	r1, r0
  402f84:	6818      	ldr	r0, [r3, #0]
  402f86:	f000 b803 	b.w	402f90 <_malloc_r>
  402f8a:	bf00      	nop
  402f8c:	20000024 	.word	0x20000024

00402f90 <_malloc_r>:
  402f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402f94:	f101 060b 	add.w	r6, r1, #11
  402f98:	2e16      	cmp	r6, #22
  402f9a:	b083      	sub	sp, #12
  402f9c:	4605      	mov	r5, r0
  402f9e:	f240 809e 	bls.w	4030de <_malloc_r+0x14e>
  402fa2:	f036 0607 	bics.w	r6, r6, #7
  402fa6:	f100 80bd 	bmi.w	403124 <_malloc_r+0x194>
  402faa:	42b1      	cmp	r1, r6
  402fac:	f200 80ba 	bhi.w	403124 <_malloc_r+0x194>
  402fb0:	f000 fc04 	bl	4037bc <__malloc_lock>
  402fb4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402fb8:	f0c0 8293 	bcc.w	4034e2 <_malloc_r+0x552>
  402fbc:	0a73      	lsrs	r3, r6, #9
  402fbe:	f000 80b8 	beq.w	403132 <_malloc_r+0x1a2>
  402fc2:	2b04      	cmp	r3, #4
  402fc4:	f200 8179 	bhi.w	4032ba <_malloc_r+0x32a>
  402fc8:	09b3      	lsrs	r3, r6, #6
  402fca:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402fce:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  402fd2:	00c3      	lsls	r3, r0, #3
  402fd4:	4fbf      	ldr	r7, [pc, #764]	; (4032d4 <_malloc_r+0x344>)
  402fd6:	443b      	add	r3, r7
  402fd8:	f1a3 0108 	sub.w	r1, r3, #8
  402fdc:	685c      	ldr	r4, [r3, #4]
  402fde:	42a1      	cmp	r1, r4
  402fe0:	d106      	bne.n	402ff0 <_malloc_r+0x60>
  402fe2:	e00c      	b.n	402ffe <_malloc_r+0x6e>
  402fe4:	2a00      	cmp	r2, #0
  402fe6:	f280 80aa 	bge.w	40313e <_malloc_r+0x1ae>
  402fea:	68e4      	ldr	r4, [r4, #12]
  402fec:	42a1      	cmp	r1, r4
  402fee:	d006      	beq.n	402ffe <_malloc_r+0x6e>
  402ff0:	6863      	ldr	r3, [r4, #4]
  402ff2:	f023 0303 	bic.w	r3, r3, #3
  402ff6:	1b9a      	subs	r2, r3, r6
  402ff8:	2a0f      	cmp	r2, #15
  402ffa:	ddf3      	ble.n	402fe4 <_malloc_r+0x54>
  402ffc:	4670      	mov	r0, lr
  402ffe:	693c      	ldr	r4, [r7, #16]
  403000:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4032e8 <_malloc_r+0x358>
  403004:	4574      	cmp	r4, lr
  403006:	f000 81ab 	beq.w	403360 <_malloc_r+0x3d0>
  40300a:	6863      	ldr	r3, [r4, #4]
  40300c:	f023 0303 	bic.w	r3, r3, #3
  403010:	1b9a      	subs	r2, r3, r6
  403012:	2a0f      	cmp	r2, #15
  403014:	f300 8190 	bgt.w	403338 <_malloc_r+0x3a8>
  403018:	2a00      	cmp	r2, #0
  40301a:	f8c7 e014 	str.w	lr, [r7, #20]
  40301e:	f8c7 e010 	str.w	lr, [r7, #16]
  403022:	f280 809d 	bge.w	403160 <_malloc_r+0x1d0>
  403026:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40302a:	f080 8161 	bcs.w	4032f0 <_malloc_r+0x360>
  40302e:	08db      	lsrs	r3, r3, #3
  403030:	f103 0c01 	add.w	ip, r3, #1
  403034:	1099      	asrs	r1, r3, #2
  403036:	687a      	ldr	r2, [r7, #4]
  403038:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40303c:	f8c4 8008 	str.w	r8, [r4, #8]
  403040:	2301      	movs	r3, #1
  403042:	408b      	lsls	r3, r1
  403044:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403048:	4313      	orrs	r3, r2
  40304a:	3908      	subs	r1, #8
  40304c:	60e1      	str	r1, [r4, #12]
  40304e:	607b      	str	r3, [r7, #4]
  403050:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403054:	f8c8 400c 	str.w	r4, [r8, #12]
  403058:	1082      	asrs	r2, r0, #2
  40305a:	2401      	movs	r4, #1
  40305c:	4094      	lsls	r4, r2
  40305e:	429c      	cmp	r4, r3
  403060:	f200 808b 	bhi.w	40317a <_malloc_r+0x1ea>
  403064:	421c      	tst	r4, r3
  403066:	d106      	bne.n	403076 <_malloc_r+0xe6>
  403068:	f020 0003 	bic.w	r0, r0, #3
  40306c:	0064      	lsls	r4, r4, #1
  40306e:	421c      	tst	r4, r3
  403070:	f100 0004 	add.w	r0, r0, #4
  403074:	d0fa      	beq.n	40306c <_malloc_r+0xdc>
  403076:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40307a:	46cc      	mov	ip, r9
  40307c:	4680      	mov	r8, r0
  40307e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403082:	459c      	cmp	ip, r3
  403084:	d107      	bne.n	403096 <_malloc_r+0x106>
  403086:	e16d      	b.n	403364 <_malloc_r+0x3d4>
  403088:	2a00      	cmp	r2, #0
  40308a:	f280 817b 	bge.w	403384 <_malloc_r+0x3f4>
  40308e:	68db      	ldr	r3, [r3, #12]
  403090:	459c      	cmp	ip, r3
  403092:	f000 8167 	beq.w	403364 <_malloc_r+0x3d4>
  403096:	6859      	ldr	r1, [r3, #4]
  403098:	f021 0103 	bic.w	r1, r1, #3
  40309c:	1b8a      	subs	r2, r1, r6
  40309e:	2a0f      	cmp	r2, #15
  4030a0:	ddf2      	ble.n	403088 <_malloc_r+0xf8>
  4030a2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4030a6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4030aa:	9300      	str	r3, [sp, #0]
  4030ac:	199c      	adds	r4, r3, r6
  4030ae:	4628      	mov	r0, r5
  4030b0:	f046 0601 	orr.w	r6, r6, #1
  4030b4:	f042 0501 	orr.w	r5, r2, #1
  4030b8:	605e      	str	r6, [r3, #4]
  4030ba:	f8c8 c00c 	str.w	ip, [r8, #12]
  4030be:	f8cc 8008 	str.w	r8, [ip, #8]
  4030c2:	617c      	str	r4, [r7, #20]
  4030c4:	613c      	str	r4, [r7, #16]
  4030c6:	f8c4 e00c 	str.w	lr, [r4, #12]
  4030ca:	f8c4 e008 	str.w	lr, [r4, #8]
  4030ce:	6065      	str	r5, [r4, #4]
  4030d0:	505a      	str	r2, [r3, r1]
  4030d2:	f000 fb79 	bl	4037c8 <__malloc_unlock>
  4030d6:	9b00      	ldr	r3, [sp, #0]
  4030d8:	f103 0408 	add.w	r4, r3, #8
  4030dc:	e01e      	b.n	40311c <_malloc_r+0x18c>
  4030de:	2910      	cmp	r1, #16
  4030e0:	d820      	bhi.n	403124 <_malloc_r+0x194>
  4030e2:	f000 fb6b 	bl	4037bc <__malloc_lock>
  4030e6:	2610      	movs	r6, #16
  4030e8:	2318      	movs	r3, #24
  4030ea:	2002      	movs	r0, #2
  4030ec:	4f79      	ldr	r7, [pc, #484]	; (4032d4 <_malloc_r+0x344>)
  4030ee:	443b      	add	r3, r7
  4030f0:	f1a3 0208 	sub.w	r2, r3, #8
  4030f4:	685c      	ldr	r4, [r3, #4]
  4030f6:	4294      	cmp	r4, r2
  4030f8:	f000 813d 	beq.w	403376 <_malloc_r+0x3e6>
  4030fc:	6863      	ldr	r3, [r4, #4]
  4030fe:	68e1      	ldr	r1, [r4, #12]
  403100:	68a6      	ldr	r6, [r4, #8]
  403102:	f023 0303 	bic.w	r3, r3, #3
  403106:	4423      	add	r3, r4
  403108:	4628      	mov	r0, r5
  40310a:	685a      	ldr	r2, [r3, #4]
  40310c:	60f1      	str	r1, [r6, #12]
  40310e:	f042 0201 	orr.w	r2, r2, #1
  403112:	608e      	str	r6, [r1, #8]
  403114:	605a      	str	r2, [r3, #4]
  403116:	f000 fb57 	bl	4037c8 <__malloc_unlock>
  40311a:	3408      	adds	r4, #8
  40311c:	4620      	mov	r0, r4
  40311e:	b003      	add	sp, #12
  403120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403124:	2400      	movs	r4, #0
  403126:	230c      	movs	r3, #12
  403128:	4620      	mov	r0, r4
  40312a:	602b      	str	r3, [r5, #0]
  40312c:	b003      	add	sp, #12
  40312e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403132:	2040      	movs	r0, #64	; 0x40
  403134:	f44f 7300 	mov.w	r3, #512	; 0x200
  403138:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40313c:	e74a      	b.n	402fd4 <_malloc_r+0x44>
  40313e:	4423      	add	r3, r4
  403140:	68e1      	ldr	r1, [r4, #12]
  403142:	685a      	ldr	r2, [r3, #4]
  403144:	68a6      	ldr	r6, [r4, #8]
  403146:	f042 0201 	orr.w	r2, r2, #1
  40314a:	60f1      	str	r1, [r6, #12]
  40314c:	4628      	mov	r0, r5
  40314e:	608e      	str	r6, [r1, #8]
  403150:	605a      	str	r2, [r3, #4]
  403152:	f000 fb39 	bl	4037c8 <__malloc_unlock>
  403156:	3408      	adds	r4, #8
  403158:	4620      	mov	r0, r4
  40315a:	b003      	add	sp, #12
  40315c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403160:	4423      	add	r3, r4
  403162:	4628      	mov	r0, r5
  403164:	685a      	ldr	r2, [r3, #4]
  403166:	f042 0201 	orr.w	r2, r2, #1
  40316a:	605a      	str	r2, [r3, #4]
  40316c:	f000 fb2c 	bl	4037c8 <__malloc_unlock>
  403170:	3408      	adds	r4, #8
  403172:	4620      	mov	r0, r4
  403174:	b003      	add	sp, #12
  403176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40317a:	68bc      	ldr	r4, [r7, #8]
  40317c:	6863      	ldr	r3, [r4, #4]
  40317e:	f023 0803 	bic.w	r8, r3, #3
  403182:	45b0      	cmp	r8, r6
  403184:	d304      	bcc.n	403190 <_malloc_r+0x200>
  403186:	eba8 0306 	sub.w	r3, r8, r6
  40318a:	2b0f      	cmp	r3, #15
  40318c:	f300 8085 	bgt.w	40329a <_malloc_r+0x30a>
  403190:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4032ec <_malloc_r+0x35c>
  403194:	4b50      	ldr	r3, [pc, #320]	; (4032d8 <_malloc_r+0x348>)
  403196:	f8d9 2000 	ldr.w	r2, [r9]
  40319a:	681b      	ldr	r3, [r3, #0]
  40319c:	3201      	adds	r2, #1
  40319e:	4433      	add	r3, r6
  4031a0:	eb04 0a08 	add.w	sl, r4, r8
  4031a4:	f000 8155 	beq.w	403452 <_malloc_r+0x4c2>
  4031a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4031ac:	330f      	adds	r3, #15
  4031ae:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4031b2:	f02b 0b0f 	bic.w	fp, fp, #15
  4031b6:	4659      	mov	r1, fp
  4031b8:	4628      	mov	r0, r5
  4031ba:	f000 fcb1 	bl	403b20 <_sbrk_r>
  4031be:	1c41      	adds	r1, r0, #1
  4031c0:	4602      	mov	r2, r0
  4031c2:	f000 80fc 	beq.w	4033be <_malloc_r+0x42e>
  4031c6:	4582      	cmp	sl, r0
  4031c8:	f200 80f7 	bhi.w	4033ba <_malloc_r+0x42a>
  4031cc:	4b43      	ldr	r3, [pc, #268]	; (4032dc <_malloc_r+0x34c>)
  4031ce:	6819      	ldr	r1, [r3, #0]
  4031d0:	4459      	add	r1, fp
  4031d2:	6019      	str	r1, [r3, #0]
  4031d4:	f000 814d 	beq.w	403472 <_malloc_r+0x4e2>
  4031d8:	f8d9 0000 	ldr.w	r0, [r9]
  4031dc:	3001      	adds	r0, #1
  4031de:	bf1b      	ittet	ne
  4031e0:	eba2 0a0a 	subne.w	sl, r2, sl
  4031e4:	4451      	addne	r1, sl
  4031e6:	f8c9 2000 	streq.w	r2, [r9]
  4031ea:	6019      	strne	r1, [r3, #0]
  4031ec:	f012 0107 	ands.w	r1, r2, #7
  4031f0:	f000 8115 	beq.w	40341e <_malloc_r+0x48e>
  4031f4:	f1c1 0008 	rsb	r0, r1, #8
  4031f8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4031fc:	4402      	add	r2, r0
  4031fe:	3108      	adds	r1, #8
  403200:	eb02 090b 	add.w	r9, r2, fp
  403204:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403208:	eba1 0909 	sub.w	r9, r1, r9
  40320c:	4649      	mov	r1, r9
  40320e:	4628      	mov	r0, r5
  403210:	9301      	str	r3, [sp, #4]
  403212:	9200      	str	r2, [sp, #0]
  403214:	f000 fc84 	bl	403b20 <_sbrk_r>
  403218:	1c43      	adds	r3, r0, #1
  40321a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40321e:	f000 8143 	beq.w	4034a8 <_malloc_r+0x518>
  403222:	1a80      	subs	r0, r0, r2
  403224:	4448      	add	r0, r9
  403226:	f040 0001 	orr.w	r0, r0, #1
  40322a:	6819      	ldr	r1, [r3, #0]
  40322c:	60ba      	str	r2, [r7, #8]
  40322e:	4449      	add	r1, r9
  403230:	42bc      	cmp	r4, r7
  403232:	6050      	str	r0, [r2, #4]
  403234:	6019      	str	r1, [r3, #0]
  403236:	d017      	beq.n	403268 <_malloc_r+0x2d8>
  403238:	f1b8 0f0f 	cmp.w	r8, #15
  40323c:	f240 80fb 	bls.w	403436 <_malloc_r+0x4a6>
  403240:	6860      	ldr	r0, [r4, #4]
  403242:	f1a8 020c 	sub.w	r2, r8, #12
  403246:	f022 0207 	bic.w	r2, r2, #7
  40324a:	eb04 0e02 	add.w	lr, r4, r2
  40324e:	f000 0001 	and.w	r0, r0, #1
  403252:	f04f 0c05 	mov.w	ip, #5
  403256:	4310      	orrs	r0, r2
  403258:	2a0f      	cmp	r2, #15
  40325a:	6060      	str	r0, [r4, #4]
  40325c:	f8ce c004 	str.w	ip, [lr, #4]
  403260:	f8ce c008 	str.w	ip, [lr, #8]
  403264:	f200 8117 	bhi.w	403496 <_malloc_r+0x506>
  403268:	4b1d      	ldr	r3, [pc, #116]	; (4032e0 <_malloc_r+0x350>)
  40326a:	68bc      	ldr	r4, [r7, #8]
  40326c:	681a      	ldr	r2, [r3, #0]
  40326e:	4291      	cmp	r1, r2
  403270:	bf88      	it	hi
  403272:	6019      	strhi	r1, [r3, #0]
  403274:	4b1b      	ldr	r3, [pc, #108]	; (4032e4 <_malloc_r+0x354>)
  403276:	681a      	ldr	r2, [r3, #0]
  403278:	4291      	cmp	r1, r2
  40327a:	6862      	ldr	r2, [r4, #4]
  40327c:	bf88      	it	hi
  40327e:	6019      	strhi	r1, [r3, #0]
  403280:	f022 0203 	bic.w	r2, r2, #3
  403284:	4296      	cmp	r6, r2
  403286:	eba2 0306 	sub.w	r3, r2, r6
  40328a:	d801      	bhi.n	403290 <_malloc_r+0x300>
  40328c:	2b0f      	cmp	r3, #15
  40328e:	dc04      	bgt.n	40329a <_malloc_r+0x30a>
  403290:	4628      	mov	r0, r5
  403292:	f000 fa99 	bl	4037c8 <__malloc_unlock>
  403296:	2400      	movs	r4, #0
  403298:	e740      	b.n	40311c <_malloc_r+0x18c>
  40329a:	19a2      	adds	r2, r4, r6
  40329c:	f043 0301 	orr.w	r3, r3, #1
  4032a0:	f046 0601 	orr.w	r6, r6, #1
  4032a4:	6066      	str	r6, [r4, #4]
  4032a6:	4628      	mov	r0, r5
  4032a8:	60ba      	str	r2, [r7, #8]
  4032aa:	6053      	str	r3, [r2, #4]
  4032ac:	f000 fa8c 	bl	4037c8 <__malloc_unlock>
  4032b0:	3408      	adds	r4, #8
  4032b2:	4620      	mov	r0, r4
  4032b4:	b003      	add	sp, #12
  4032b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032ba:	2b14      	cmp	r3, #20
  4032bc:	d971      	bls.n	4033a2 <_malloc_r+0x412>
  4032be:	2b54      	cmp	r3, #84	; 0x54
  4032c0:	f200 80a3 	bhi.w	40340a <_malloc_r+0x47a>
  4032c4:	0b33      	lsrs	r3, r6, #12
  4032c6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4032ca:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4032ce:	00c3      	lsls	r3, r0, #3
  4032d0:	e680      	b.n	402fd4 <_malloc_r+0x44>
  4032d2:	bf00      	nop
  4032d4:	200005c0 	.word	0x200005c0
  4032d8:	20000aa0 	.word	0x20000aa0
  4032dc:	20000a70 	.word	0x20000a70
  4032e0:	20000a98 	.word	0x20000a98
  4032e4:	20000a9c 	.word	0x20000a9c
  4032e8:	200005c8 	.word	0x200005c8
  4032ec:	200009c8 	.word	0x200009c8
  4032f0:	0a5a      	lsrs	r2, r3, #9
  4032f2:	2a04      	cmp	r2, #4
  4032f4:	d95b      	bls.n	4033ae <_malloc_r+0x41e>
  4032f6:	2a14      	cmp	r2, #20
  4032f8:	f200 80ae 	bhi.w	403458 <_malloc_r+0x4c8>
  4032fc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403300:	00c9      	lsls	r1, r1, #3
  403302:	325b      	adds	r2, #91	; 0x5b
  403304:	eb07 0c01 	add.w	ip, r7, r1
  403308:	5879      	ldr	r1, [r7, r1]
  40330a:	f1ac 0c08 	sub.w	ip, ip, #8
  40330e:	458c      	cmp	ip, r1
  403310:	f000 8088 	beq.w	403424 <_malloc_r+0x494>
  403314:	684a      	ldr	r2, [r1, #4]
  403316:	f022 0203 	bic.w	r2, r2, #3
  40331a:	4293      	cmp	r3, r2
  40331c:	d273      	bcs.n	403406 <_malloc_r+0x476>
  40331e:	6889      	ldr	r1, [r1, #8]
  403320:	458c      	cmp	ip, r1
  403322:	d1f7      	bne.n	403314 <_malloc_r+0x384>
  403324:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403328:	687b      	ldr	r3, [r7, #4]
  40332a:	60e2      	str	r2, [r4, #12]
  40332c:	f8c4 c008 	str.w	ip, [r4, #8]
  403330:	6094      	str	r4, [r2, #8]
  403332:	f8cc 400c 	str.w	r4, [ip, #12]
  403336:	e68f      	b.n	403058 <_malloc_r+0xc8>
  403338:	19a1      	adds	r1, r4, r6
  40333a:	f046 0c01 	orr.w	ip, r6, #1
  40333e:	f042 0601 	orr.w	r6, r2, #1
  403342:	f8c4 c004 	str.w	ip, [r4, #4]
  403346:	4628      	mov	r0, r5
  403348:	6179      	str	r1, [r7, #20]
  40334a:	6139      	str	r1, [r7, #16]
  40334c:	f8c1 e00c 	str.w	lr, [r1, #12]
  403350:	f8c1 e008 	str.w	lr, [r1, #8]
  403354:	604e      	str	r6, [r1, #4]
  403356:	50e2      	str	r2, [r4, r3]
  403358:	f000 fa36 	bl	4037c8 <__malloc_unlock>
  40335c:	3408      	adds	r4, #8
  40335e:	e6dd      	b.n	40311c <_malloc_r+0x18c>
  403360:	687b      	ldr	r3, [r7, #4]
  403362:	e679      	b.n	403058 <_malloc_r+0xc8>
  403364:	f108 0801 	add.w	r8, r8, #1
  403368:	f018 0f03 	tst.w	r8, #3
  40336c:	f10c 0c08 	add.w	ip, ip, #8
  403370:	f47f ae85 	bne.w	40307e <_malloc_r+0xee>
  403374:	e02d      	b.n	4033d2 <_malloc_r+0x442>
  403376:	68dc      	ldr	r4, [r3, #12]
  403378:	42a3      	cmp	r3, r4
  40337a:	bf08      	it	eq
  40337c:	3002      	addeq	r0, #2
  40337e:	f43f ae3e 	beq.w	402ffe <_malloc_r+0x6e>
  403382:	e6bb      	b.n	4030fc <_malloc_r+0x16c>
  403384:	4419      	add	r1, r3
  403386:	461c      	mov	r4, r3
  403388:	684a      	ldr	r2, [r1, #4]
  40338a:	68db      	ldr	r3, [r3, #12]
  40338c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403390:	f042 0201 	orr.w	r2, r2, #1
  403394:	604a      	str	r2, [r1, #4]
  403396:	4628      	mov	r0, r5
  403398:	60f3      	str	r3, [r6, #12]
  40339a:	609e      	str	r6, [r3, #8]
  40339c:	f000 fa14 	bl	4037c8 <__malloc_unlock>
  4033a0:	e6bc      	b.n	40311c <_malloc_r+0x18c>
  4033a2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4033a6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4033aa:	00c3      	lsls	r3, r0, #3
  4033ac:	e612      	b.n	402fd4 <_malloc_r+0x44>
  4033ae:	099a      	lsrs	r2, r3, #6
  4033b0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4033b4:	00c9      	lsls	r1, r1, #3
  4033b6:	3238      	adds	r2, #56	; 0x38
  4033b8:	e7a4      	b.n	403304 <_malloc_r+0x374>
  4033ba:	42bc      	cmp	r4, r7
  4033bc:	d054      	beq.n	403468 <_malloc_r+0x4d8>
  4033be:	68bc      	ldr	r4, [r7, #8]
  4033c0:	6862      	ldr	r2, [r4, #4]
  4033c2:	f022 0203 	bic.w	r2, r2, #3
  4033c6:	e75d      	b.n	403284 <_malloc_r+0x2f4>
  4033c8:	f859 3908 	ldr.w	r3, [r9], #-8
  4033cc:	4599      	cmp	r9, r3
  4033ce:	f040 8086 	bne.w	4034de <_malloc_r+0x54e>
  4033d2:	f010 0f03 	tst.w	r0, #3
  4033d6:	f100 30ff 	add.w	r0, r0, #4294967295
  4033da:	d1f5      	bne.n	4033c8 <_malloc_r+0x438>
  4033dc:	687b      	ldr	r3, [r7, #4]
  4033de:	ea23 0304 	bic.w	r3, r3, r4
  4033e2:	607b      	str	r3, [r7, #4]
  4033e4:	0064      	lsls	r4, r4, #1
  4033e6:	429c      	cmp	r4, r3
  4033e8:	f63f aec7 	bhi.w	40317a <_malloc_r+0x1ea>
  4033ec:	2c00      	cmp	r4, #0
  4033ee:	f43f aec4 	beq.w	40317a <_malloc_r+0x1ea>
  4033f2:	421c      	tst	r4, r3
  4033f4:	4640      	mov	r0, r8
  4033f6:	f47f ae3e 	bne.w	403076 <_malloc_r+0xe6>
  4033fa:	0064      	lsls	r4, r4, #1
  4033fc:	421c      	tst	r4, r3
  4033fe:	f100 0004 	add.w	r0, r0, #4
  403402:	d0fa      	beq.n	4033fa <_malloc_r+0x46a>
  403404:	e637      	b.n	403076 <_malloc_r+0xe6>
  403406:	468c      	mov	ip, r1
  403408:	e78c      	b.n	403324 <_malloc_r+0x394>
  40340a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40340e:	d815      	bhi.n	40343c <_malloc_r+0x4ac>
  403410:	0bf3      	lsrs	r3, r6, #15
  403412:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403416:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40341a:	00c3      	lsls	r3, r0, #3
  40341c:	e5da      	b.n	402fd4 <_malloc_r+0x44>
  40341e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403422:	e6ed      	b.n	403200 <_malloc_r+0x270>
  403424:	687b      	ldr	r3, [r7, #4]
  403426:	1092      	asrs	r2, r2, #2
  403428:	2101      	movs	r1, #1
  40342a:	fa01 f202 	lsl.w	r2, r1, r2
  40342e:	4313      	orrs	r3, r2
  403430:	607b      	str	r3, [r7, #4]
  403432:	4662      	mov	r2, ip
  403434:	e779      	b.n	40332a <_malloc_r+0x39a>
  403436:	2301      	movs	r3, #1
  403438:	6053      	str	r3, [r2, #4]
  40343a:	e729      	b.n	403290 <_malloc_r+0x300>
  40343c:	f240 5254 	movw	r2, #1364	; 0x554
  403440:	4293      	cmp	r3, r2
  403442:	d822      	bhi.n	40348a <_malloc_r+0x4fa>
  403444:	0cb3      	lsrs	r3, r6, #18
  403446:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40344a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40344e:	00c3      	lsls	r3, r0, #3
  403450:	e5c0      	b.n	402fd4 <_malloc_r+0x44>
  403452:	f103 0b10 	add.w	fp, r3, #16
  403456:	e6ae      	b.n	4031b6 <_malloc_r+0x226>
  403458:	2a54      	cmp	r2, #84	; 0x54
  40345a:	d829      	bhi.n	4034b0 <_malloc_r+0x520>
  40345c:	0b1a      	lsrs	r2, r3, #12
  40345e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403462:	00c9      	lsls	r1, r1, #3
  403464:	326e      	adds	r2, #110	; 0x6e
  403466:	e74d      	b.n	403304 <_malloc_r+0x374>
  403468:	4b20      	ldr	r3, [pc, #128]	; (4034ec <_malloc_r+0x55c>)
  40346a:	6819      	ldr	r1, [r3, #0]
  40346c:	4459      	add	r1, fp
  40346e:	6019      	str	r1, [r3, #0]
  403470:	e6b2      	b.n	4031d8 <_malloc_r+0x248>
  403472:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403476:	2800      	cmp	r0, #0
  403478:	f47f aeae 	bne.w	4031d8 <_malloc_r+0x248>
  40347c:	eb08 030b 	add.w	r3, r8, fp
  403480:	68ba      	ldr	r2, [r7, #8]
  403482:	f043 0301 	orr.w	r3, r3, #1
  403486:	6053      	str	r3, [r2, #4]
  403488:	e6ee      	b.n	403268 <_malloc_r+0x2d8>
  40348a:	207f      	movs	r0, #127	; 0x7f
  40348c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403490:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403494:	e59e      	b.n	402fd4 <_malloc_r+0x44>
  403496:	f104 0108 	add.w	r1, r4, #8
  40349a:	4628      	mov	r0, r5
  40349c:	9300      	str	r3, [sp, #0]
  40349e:	f7ff fa59 	bl	402954 <_free_r>
  4034a2:	9b00      	ldr	r3, [sp, #0]
  4034a4:	6819      	ldr	r1, [r3, #0]
  4034a6:	e6df      	b.n	403268 <_malloc_r+0x2d8>
  4034a8:	2001      	movs	r0, #1
  4034aa:	f04f 0900 	mov.w	r9, #0
  4034ae:	e6bc      	b.n	40322a <_malloc_r+0x29a>
  4034b0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4034b4:	d805      	bhi.n	4034c2 <_malloc_r+0x532>
  4034b6:	0bda      	lsrs	r2, r3, #15
  4034b8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4034bc:	00c9      	lsls	r1, r1, #3
  4034be:	3277      	adds	r2, #119	; 0x77
  4034c0:	e720      	b.n	403304 <_malloc_r+0x374>
  4034c2:	f240 5154 	movw	r1, #1364	; 0x554
  4034c6:	428a      	cmp	r2, r1
  4034c8:	d805      	bhi.n	4034d6 <_malloc_r+0x546>
  4034ca:	0c9a      	lsrs	r2, r3, #18
  4034cc:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4034d0:	00c9      	lsls	r1, r1, #3
  4034d2:	327c      	adds	r2, #124	; 0x7c
  4034d4:	e716      	b.n	403304 <_malloc_r+0x374>
  4034d6:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4034da:	227e      	movs	r2, #126	; 0x7e
  4034dc:	e712      	b.n	403304 <_malloc_r+0x374>
  4034de:	687b      	ldr	r3, [r7, #4]
  4034e0:	e780      	b.n	4033e4 <_malloc_r+0x454>
  4034e2:	08f0      	lsrs	r0, r6, #3
  4034e4:	f106 0308 	add.w	r3, r6, #8
  4034e8:	e600      	b.n	4030ec <_malloc_r+0x15c>
  4034ea:	bf00      	nop
  4034ec:	20000a70 	.word	0x20000a70

004034f0 <__ascii_mbtowc>:
  4034f0:	b082      	sub	sp, #8
  4034f2:	b149      	cbz	r1, 403508 <__ascii_mbtowc+0x18>
  4034f4:	b15a      	cbz	r2, 40350e <__ascii_mbtowc+0x1e>
  4034f6:	b16b      	cbz	r3, 403514 <__ascii_mbtowc+0x24>
  4034f8:	7813      	ldrb	r3, [r2, #0]
  4034fa:	600b      	str	r3, [r1, #0]
  4034fc:	7812      	ldrb	r2, [r2, #0]
  4034fe:	1c10      	adds	r0, r2, #0
  403500:	bf18      	it	ne
  403502:	2001      	movne	r0, #1
  403504:	b002      	add	sp, #8
  403506:	4770      	bx	lr
  403508:	a901      	add	r1, sp, #4
  40350a:	2a00      	cmp	r2, #0
  40350c:	d1f3      	bne.n	4034f6 <__ascii_mbtowc+0x6>
  40350e:	4610      	mov	r0, r2
  403510:	b002      	add	sp, #8
  403512:	4770      	bx	lr
  403514:	f06f 0001 	mvn.w	r0, #1
  403518:	e7f4      	b.n	403504 <__ascii_mbtowc+0x14>
  40351a:	bf00      	nop
  40351c:	0000      	movs	r0, r0
	...

00403520 <memchr>:
  403520:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403524:	2a10      	cmp	r2, #16
  403526:	db2b      	blt.n	403580 <memchr+0x60>
  403528:	f010 0f07 	tst.w	r0, #7
  40352c:	d008      	beq.n	403540 <memchr+0x20>
  40352e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403532:	3a01      	subs	r2, #1
  403534:	428b      	cmp	r3, r1
  403536:	d02d      	beq.n	403594 <memchr+0x74>
  403538:	f010 0f07 	tst.w	r0, #7
  40353c:	b342      	cbz	r2, 403590 <memchr+0x70>
  40353e:	d1f6      	bne.n	40352e <memchr+0xe>
  403540:	b4f0      	push	{r4, r5, r6, r7}
  403542:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403546:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40354a:	f022 0407 	bic.w	r4, r2, #7
  40354e:	f07f 0700 	mvns.w	r7, #0
  403552:	2300      	movs	r3, #0
  403554:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403558:	3c08      	subs	r4, #8
  40355a:	ea85 0501 	eor.w	r5, r5, r1
  40355e:	ea86 0601 	eor.w	r6, r6, r1
  403562:	fa85 f547 	uadd8	r5, r5, r7
  403566:	faa3 f587 	sel	r5, r3, r7
  40356a:	fa86 f647 	uadd8	r6, r6, r7
  40356e:	faa5 f687 	sel	r6, r5, r7
  403572:	b98e      	cbnz	r6, 403598 <memchr+0x78>
  403574:	d1ee      	bne.n	403554 <memchr+0x34>
  403576:	bcf0      	pop	{r4, r5, r6, r7}
  403578:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40357c:	f002 0207 	and.w	r2, r2, #7
  403580:	b132      	cbz	r2, 403590 <memchr+0x70>
  403582:	f810 3b01 	ldrb.w	r3, [r0], #1
  403586:	3a01      	subs	r2, #1
  403588:	ea83 0301 	eor.w	r3, r3, r1
  40358c:	b113      	cbz	r3, 403594 <memchr+0x74>
  40358e:	d1f8      	bne.n	403582 <memchr+0x62>
  403590:	2000      	movs	r0, #0
  403592:	4770      	bx	lr
  403594:	3801      	subs	r0, #1
  403596:	4770      	bx	lr
  403598:	2d00      	cmp	r5, #0
  40359a:	bf06      	itte	eq
  40359c:	4635      	moveq	r5, r6
  40359e:	3803      	subeq	r0, #3
  4035a0:	3807      	subne	r0, #7
  4035a2:	f015 0f01 	tst.w	r5, #1
  4035a6:	d107      	bne.n	4035b8 <memchr+0x98>
  4035a8:	3001      	adds	r0, #1
  4035aa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4035ae:	bf02      	ittt	eq
  4035b0:	3001      	addeq	r0, #1
  4035b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4035b6:	3001      	addeq	r0, #1
  4035b8:	bcf0      	pop	{r4, r5, r6, r7}
  4035ba:	3801      	subs	r0, #1
  4035bc:	4770      	bx	lr
  4035be:	bf00      	nop

004035c0 <memcpy>:
  4035c0:	4684      	mov	ip, r0
  4035c2:	ea41 0300 	orr.w	r3, r1, r0
  4035c6:	f013 0303 	ands.w	r3, r3, #3
  4035ca:	d16d      	bne.n	4036a8 <memcpy+0xe8>
  4035cc:	3a40      	subs	r2, #64	; 0x40
  4035ce:	d341      	bcc.n	403654 <memcpy+0x94>
  4035d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035d4:	f840 3b04 	str.w	r3, [r0], #4
  4035d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035dc:	f840 3b04 	str.w	r3, [r0], #4
  4035e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035e4:	f840 3b04 	str.w	r3, [r0], #4
  4035e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035ec:	f840 3b04 	str.w	r3, [r0], #4
  4035f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035f4:	f840 3b04 	str.w	r3, [r0], #4
  4035f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035fc:	f840 3b04 	str.w	r3, [r0], #4
  403600:	f851 3b04 	ldr.w	r3, [r1], #4
  403604:	f840 3b04 	str.w	r3, [r0], #4
  403608:	f851 3b04 	ldr.w	r3, [r1], #4
  40360c:	f840 3b04 	str.w	r3, [r0], #4
  403610:	f851 3b04 	ldr.w	r3, [r1], #4
  403614:	f840 3b04 	str.w	r3, [r0], #4
  403618:	f851 3b04 	ldr.w	r3, [r1], #4
  40361c:	f840 3b04 	str.w	r3, [r0], #4
  403620:	f851 3b04 	ldr.w	r3, [r1], #4
  403624:	f840 3b04 	str.w	r3, [r0], #4
  403628:	f851 3b04 	ldr.w	r3, [r1], #4
  40362c:	f840 3b04 	str.w	r3, [r0], #4
  403630:	f851 3b04 	ldr.w	r3, [r1], #4
  403634:	f840 3b04 	str.w	r3, [r0], #4
  403638:	f851 3b04 	ldr.w	r3, [r1], #4
  40363c:	f840 3b04 	str.w	r3, [r0], #4
  403640:	f851 3b04 	ldr.w	r3, [r1], #4
  403644:	f840 3b04 	str.w	r3, [r0], #4
  403648:	f851 3b04 	ldr.w	r3, [r1], #4
  40364c:	f840 3b04 	str.w	r3, [r0], #4
  403650:	3a40      	subs	r2, #64	; 0x40
  403652:	d2bd      	bcs.n	4035d0 <memcpy+0x10>
  403654:	3230      	adds	r2, #48	; 0x30
  403656:	d311      	bcc.n	40367c <memcpy+0xbc>
  403658:	f851 3b04 	ldr.w	r3, [r1], #4
  40365c:	f840 3b04 	str.w	r3, [r0], #4
  403660:	f851 3b04 	ldr.w	r3, [r1], #4
  403664:	f840 3b04 	str.w	r3, [r0], #4
  403668:	f851 3b04 	ldr.w	r3, [r1], #4
  40366c:	f840 3b04 	str.w	r3, [r0], #4
  403670:	f851 3b04 	ldr.w	r3, [r1], #4
  403674:	f840 3b04 	str.w	r3, [r0], #4
  403678:	3a10      	subs	r2, #16
  40367a:	d2ed      	bcs.n	403658 <memcpy+0x98>
  40367c:	320c      	adds	r2, #12
  40367e:	d305      	bcc.n	40368c <memcpy+0xcc>
  403680:	f851 3b04 	ldr.w	r3, [r1], #4
  403684:	f840 3b04 	str.w	r3, [r0], #4
  403688:	3a04      	subs	r2, #4
  40368a:	d2f9      	bcs.n	403680 <memcpy+0xc0>
  40368c:	3204      	adds	r2, #4
  40368e:	d008      	beq.n	4036a2 <memcpy+0xe2>
  403690:	07d2      	lsls	r2, r2, #31
  403692:	bf1c      	itt	ne
  403694:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403698:	f800 3b01 	strbne.w	r3, [r0], #1
  40369c:	d301      	bcc.n	4036a2 <memcpy+0xe2>
  40369e:	880b      	ldrh	r3, [r1, #0]
  4036a0:	8003      	strh	r3, [r0, #0]
  4036a2:	4660      	mov	r0, ip
  4036a4:	4770      	bx	lr
  4036a6:	bf00      	nop
  4036a8:	2a08      	cmp	r2, #8
  4036aa:	d313      	bcc.n	4036d4 <memcpy+0x114>
  4036ac:	078b      	lsls	r3, r1, #30
  4036ae:	d08d      	beq.n	4035cc <memcpy+0xc>
  4036b0:	f010 0303 	ands.w	r3, r0, #3
  4036b4:	d08a      	beq.n	4035cc <memcpy+0xc>
  4036b6:	f1c3 0304 	rsb	r3, r3, #4
  4036ba:	1ad2      	subs	r2, r2, r3
  4036bc:	07db      	lsls	r3, r3, #31
  4036be:	bf1c      	itt	ne
  4036c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4036c4:	f800 3b01 	strbne.w	r3, [r0], #1
  4036c8:	d380      	bcc.n	4035cc <memcpy+0xc>
  4036ca:	f831 3b02 	ldrh.w	r3, [r1], #2
  4036ce:	f820 3b02 	strh.w	r3, [r0], #2
  4036d2:	e77b      	b.n	4035cc <memcpy+0xc>
  4036d4:	3a04      	subs	r2, #4
  4036d6:	d3d9      	bcc.n	40368c <memcpy+0xcc>
  4036d8:	3a01      	subs	r2, #1
  4036da:	f811 3b01 	ldrb.w	r3, [r1], #1
  4036de:	f800 3b01 	strb.w	r3, [r0], #1
  4036e2:	d2f9      	bcs.n	4036d8 <memcpy+0x118>
  4036e4:	780b      	ldrb	r3, [r1, #0]
  4036e6:	7003      	strb	r3, [r0, #0]
  4036e8:	784b      	ldrb	r3, [r1, #1]
  4036ea:	7043      	strb	r3, [r0, #1]
  4036ec:	788b      	ldrb	r3, [r1, #2]
  4036ee:	7083      	strb	r3, [r0, #2]
  4036f0:	4660      	mov	r0, ip
  4036f2:	4770      	bx	lr

004036f4 <memmove>:
  4036f4:	4288      	cmp	r0, r1
  4036f6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4036f8:	d90d      	bls.n	403716 <memmove+0x22>
  4036fa:	188b      	adds	r3, r1, r2
  4036fc:	4298      	cmp	r0, r3
  4036fe:	d20a      	bcs.n	403716 <memmove+0x22>
  403700:	1884      	adds	r4, r0, r2
  403702:	2a00      	cmp	r2, #0
  403704:	d051      	beq.n	4037aa <memmove+0xb6>
  403706:	4622      	mov	r2, r4
  403708:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40370c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  403710:	4299      	cmp	r1, r3
  403712:	d1f9      	bne.n	403708 <memmove+0x14>
  403714:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403716:	2a0f      	cmp	r2, #15
  403718:	d948      	bls.n	4037ac <memmove+0xb8>
  40371a:	ea41 0300 	orr.w	r3, r1, r0
  40371e:	079b      	lsls	r3, r3, #30
  403720:	d146      	bne.n	4037b0 <memmove+0xbc>
  403722:	f100 0410 	add.w	r4, r0, #16
  403726:	f101 0310 	add.w	r3, r1, #16
  40372a:	4615      	mov	r5, r2
  40372c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403730:	f844 6c10 	str.w	r6, [r4, #-16]
  403734:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403738:	f844 6c0c 	str.w	r6, [r4, #-12]
  40373c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403740:	f844 6c08 	str.w	r6, [r4, #-8]
  403744:	3d10      	subs	r5, #16
  403746:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40374a:	f844 6c04 	str.w	r6, [r4, #-4]
  40374e:	2d0f      	cmp	r5, #15
  403750:	f103 0310 	add.w	r3, r3, #16
  403754:	f104 0410 	add.w	r4, r4, #16
  403758:	d8e8      	bhi.n	40372c <memmove+0x38>
  40375a:	f1a2 0310 	sub.w	r3, r2, #16
  40375e:	f023 030f 	bic.w	r3, r3, #15
  403762:	f002 0e0f 	and.w	lr, r2, #15
  403766:	3310      	adds	r3, #16
  403768:	f1be 0f03 	cmp.w	lr, #3
  40376c:	4419      	add	r1, r3
  40376e:	4403      	add	r3, r0
  403770:	d921      	bls.n	4037b6 <memmove+0xc2>
  403772:	1f1e      	subs	r6, r3, #4
  403774:	460d      	mov	r5, r1
  403776:	4674      	mov	r4, lr
  403778:	3c04      	subs	r4, #4
  40377a:	f855 7b04 	ldr.w	r7, [r5], #4
  40377e:	f846 7f04 	str.w	r7, [r6, #4]!
  403782:	2c03      	cmp	r4, #3
  403784:	d8f8      	bhi.n	403778 <memmove+0x84>
  403786:	f1ae 0404 	sub.w	r4, lr, #4
  40378a:	f024 0403 	bic.w	r4, r4, #3
  40378e:	3404      	adds	r4, #4
  403790:	4421      	add	r1, r4
  403792:	4423      	add	r3, r4
  403794:	f002 0203 	and.w	r2, r2, #3
  403798:	b162      	cbz	r2, 4037b4 <memmove+0xc0>
  40379a:	3b01      	subs	r3, #1
  40379c:	440a      	add	r2, r1
  40379e:	f811 4b01 	ldrb.w	r4, [r1], #1
  4037a2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4037a6:	428a      	cmp	r2, r1
  4037a8:	d1f9      	bne.n	40379e <memmove+0xaa>
  4037aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4037ac:	4603      	mov	r3, r0
  4037ae:	e7f3      	b.n	403798 <memmove+0xa4>
  4037b0:	4603      	mov	r3, r0
  4037b2:	e7f2      	b.n	40379a <memmove+0xa6>
  4037b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4037b6:	4672      	mov	r2, lr
  4037b8:	e7ee      	b.n	403798 <memmove+0xa4>
  4037ba:	bf00      	nop

004037bc <__malloc_lock>:
  4037bc:	4801      	ldr	r0, [pc, #4]	; (4037c4 <__malloc_lock+0x8>)
  4037be:	f7ff bb63 	b.w	402e88 <__retarget_lock_acquire_recursive>
  4037c2:	bf00      	nop
  4037c4:	20000ac4 	.word	0x20000ac4

004037c8 <__malloc_unlock>:
  4037c8:	4801      	ldr	r0, [pc, #4]	; (4037d0 <__malloc_unlock+0x8>)
  4037ca:	f7ff bb5f 	b.w	402e8c <__retarget_lock_release_recursive>
  4037ce:	bf00      	nop
  4037d0:	20000ac4 	.word	0x20000ac4

004037d4 <_realloc_r>:
  4037d4:	2900      	cmp	r1, #0
  4037d6:	f000 8095 	beq.w	403904 <_realloc_r+0x130>
  4037da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4037de:	460d      	mov	r5, r1
  4037e0:	4616      	mov	r6, r2
  4037e2:	b083      	sub	sp, #12
  4037e4:	4680      	mov	r8, r0
  4037e6:	f106 070b 	add.w	r7, r6, #11
  4037ea:	f7ff ffe7 	bl	4037bc <__malloc_lock>
  4037ee:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4037f2:	2f16      	cmp	r7, #22
  4037f4:	f02e 0403 	bic.w	r4, lr, #3
  4037f8:	f1a5 0908 	sub.w	r9, r5, #8
  4037fc:	d83c      	bhi.n	403878 <_realloc_r+0xa4>
  4037fe:	2210      	movs	r2, #16
  403800:	4617      	mov	r7, r2
  403802:	42be      	cmp	r6, r7
  403804:	d83d      	bhi.n	403882 <_realloc_r+0xae>
  403806:	4294      	cmp	r4, r2
  403808:	da43      	bge.n	403892 <_realloc_r+0xbe>
  40380a:	4bc4      	ldr	r3, [pc, #784]	; (403b1c <_realloc_r+0x348>)
  40380c:	6899      	ldr	r1, [r3, #8]
  40380e:	eb09 0004 	add.w	r0, r9, r4
  403812:	4288      	cmp	r0, r1
  403814:	f000 80b4 	beq.w	403980 <_realloc_r+0x1ac>
  403818:	6843      	ldr	r3, [r0, #4]
  40381a:	f023 0101 	bic.w	r1, r3, #1
  40381e:	4401      	add	r1, r0
  403820:	6849      	ldr	r1, [r1, #4]
  403822:	07c9      	lsls	r1, r1, #31
  403824:	d54c      	bpl.n	4038c0 <_realloc_r+0xec>
  403826:	f01e 0f01 	tst.w	lr, #1
  40382a:	f000 809b 	beq.w	403964 <_realloc_r+0x190>
  40382e:	4631      	mov	r1, r6
  403830:	4640      	mov	r0, r8
  403832:	f7ff fbad 	bl	402f90 <_malloc_r>
  403836:	4606      	mov	r6, r0
  403838:	2800      	cmp	r0, #0
  40383a:	d03a      	beq.n	4038b2 <_realloc_r+0xde>
  40383c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403840:	f023 0301 	bic.w	r3, r3, #1
  403844:	444b      	add	r3, r9
  403846:	f1a0 0208 	sub.w	r2, r0, #8
  40384a:	429a      	cmp	r2, r3
  40384c:	f000 8121 	beq.w	403a92 <_realloc_r+0x2be>
  403850:	1f22      	subs	r2, r4, #4
  403852:	2a24      	cmp	r2, #36	; 0x24
  403854:	f200 8107 	bhi.w	403a66 <_realloc_r+0x292>
  403858:	2a13      	cmp	r2, #19
  40385a:	f200 80db 	bhi.w	403a14 <_realloc_r+0x240>
  40385e:	4603      	mov	r3, r0
  403860:	462a      	mov	r2, r5
  403862:	6811      	ldr	r1, [r2, #0]
  403864:	6019      	str	r1, [r3, #0]
  403866:	6851      	ldr	r1, [r2, #4]
  403868:	6059      	str	r1, [r3, #4]
  40386a:	6892      	ldr	r2, [r2, #8]
  40386c:	609a      	str	r2, [r3, #8]
  40386e:	4629      	mov	r1, r5
  403870:	4640      	mov	r0, r8
  403872:	f7ff f86f 	bl	402954 <_free_r>
  403876:	e01c      	b.n	4038b2 <_realloc_r+0xde>
  403878:	f027 0707 	bic.w	r7, r7, #7
  40387c:	2f00      	cmp	r7, #0
  40387e:	463a      	mov	r2, r7
  403880:	dabf      	bge.n	403802 <_realloc_r+0x2e>
  403882:	2600      	movs	r6, #0
  403884:	230c      	movs	r3, #12
  403886:	4630      	mov	r0, r6
  403888:	f8c8 3000 	str.w	r3, [r8]
  40388c:	b003      	add	sp, #12
  40388e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403892:	462e      	mov	r6, r5
  403894:	1be3      	subs	r3, r4, r7
  403896:	2b0f      	cmp	r3, #15
  403898:	d81e      	bhi.n	4038d8 <_realloc_r+0x104>
  40389a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40389e:	f003 0301 	and.w	r3, r3, #1
  4038a2:	4323      	orrs	r3, r4
  4038a4:	444c      	add	r4, r9
  4038a6:	f8c9 3004 	str.w	r3, [r9, #4]
  4038aa:	6863      	ldr	r3, [r4, #4]
  4038ac:	f043 0301 	orr.w	r3, r3, #1
  4038b0:	6063      	str	r3, [r4, #4]
  4038b2:	4640      	mov	r0, r8
  4038b4:	f7ff ff88 	bl	4037c8 <__malloc_unlock>
  4038b8:	4630      	mov	r0, r6
  4038ba:	b003      	add	sp, #12
  4038bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038c0:	f023 0303 	bic.w	r3, r3, #3
  4038c4:	18e1      	adds	r1, r4, r3
  4038c6:	4291      	cmp	r1, r2
  4038c8:	db1f      	blt.n	40390a <_realloc_r+0x136>
  4038ca:	68c3      	ldr	r3, [r0, #12]
  4038cc:	6882      	ldr	r2, [r0, #8]
  4038ce:	462e      	mov	r6, r5
  4038d0:	60d3      	str	r3, [r2, #12]
  4038d2:	460c      	mov	r4, r1
  4038d4:	609a      	str	r2, [r3, #8]
  4038d6:	e7dd      	b.n	403894 <_realloc_r+0xc0>
  4038d8:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4038dc:	eb09 0107 	add.w	r1, r9, r7
  4038e0:	f002 0201 	and.w	r2, r2, #1
  4038e4:	444c      	add	r4, r9
  4038e6:	f043 0301 	orr.w	r3, r3, #1
  4038ea:	4317      	orrs	r7, r2
  4038ec:	f8c9 7004 	str.w	r7, [r9, #4]
  4038f0:	604b      	str	r3, [r1, #4]
  4038f2:	6863      	ldr	r3, [r4, #4]
  4038f4:	f043 0301 	orr.w	r3, r3, #1
  4038f8:	3108      	adds	r1, #8
  4038fa:	6063      	str	r3, [r4, #4]
  4038fc:	4640      	mov	r0, r8
  4038fe:	f7ff f829 	bl	402954 <_free_r>
  403902:	e7d6      	b.n	4038b2 <_realloc_r+0xde>
  403904:	4611      	mov	r1, r2
  403906:	f7ff bb43 	b.w	402f90 <_malloc_r>
  40390a:	f01e 0f01 	tst.w	lr, #1
  40390e:	d18e      	bne.n	40382e <_realloc_r+0x5a>
  403910:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403914:	eba9 0a01 	sub.w	sl, r9, r1
  403918:	f8da 1004 	ldr.w	r1, [sl, #4]
  40391c:	f021 0103 	bic.w	r1, r1, #3
  403920:	440b      	add	r3, r1
  403922:	4423      	add	r3, r4
  403924:	4293      	cmp	r3, r2
  403926:	db25      	blt.n	403974 <_realloc_r+0x1a0>
  403928:	68c2      	ldr	r2, [r0, #12]
  40392a:	6881      	ldr	r1, [r0, #8]
  40392c:	4656      	mov	r6, sl
  40392e:	60ca      	str	r2, [r1, #12]
  403930:	6091      	str	r1, [r2, #8]
  403932:	f8da 100c 	ldr.w	r1, [sl, #12]
  403936:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40393a:	1f22      	subs	r2, r4, #4
  40393c:	2a24      	cmp	r2, #36	; 0x24
  40393e:	60c1      	str	r1, [r0, #12]
  403940:	6088      	str	r0, [r1, #8]
  403942:	f200 8094 	bhi.w	403a6e <_realloc_r+0x29a>
  403946:	2a13      	cmp	r2, #19
  403948:	d96f      	bls.n	403a2a <_realloc_r+0x256>
  40394a:	6829      	ldr	r1, [r5, #0]
  40394c:	f8ca 1008 	str.w	r1, [sl, #8]
  403950:	6869      	ldr	r1, [r5, #4]
  403952:	f8ca 100c 	str.w	r1, [sl, #12]
  403956:	2a1b      	cmp	r2, #27
  403958:	f200 80a2 	bhi.w	403aa0 <_realloc_r+0x2cc>
  40395c:	3508      	adds	r5, #8
  40395e:	f10a 0210 	add.w	r2, sl, #16
  403962:	e063      	b.n	403a2c <_realloc_r+0x258>
  403964:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403968:	eba9 0a03 	sub.w	sl, r9, r3
  40396c:	f8da 1004 	ldr.w	r1, [sl, #4]
  403970:	f021 0103 	bic.w	r1, r1, #3
  403974:	1863      	adds	r3, r4, r1
  403976:	4293      	cmp	r3, r2
  403978:	f6ff af59 	blt.w	40382e <_realloc_r+0x5a>
  40397c:	4656      	mov	r6, sl
  40397e:	e7d8      	b.n	403932 <_realloc_r+0x15e>
  403980:	6841      	ldr	r1, [r0, #4]
  403982:	f021 0b03 	bic.w	fp, r1, #3
  403986:	44a3      	add	fp, r4
  403988:	f107 0010 	add.w	r0, r7, #16
  40398c:	4583      	cmp	fp, r0
  40398e:	da56      	bge.n	403a3e <_realloc_r+0x26a>
  403990:	f01e 0f01 	tst.w	lr, #1
  403994:	f47f af4b 	bne.w	40382e <_realloc_r+0x5a>
  403998:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40399c:	eba9 0a01 	sub.w	sl, r9, r1
  4039a0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4039a4:	f021 0103 	bic.w	r1, r1, #3
  4039a8:	448b      	add	fp, r1
  4039aa:	4558      	cmp	r0, fp
  4039ac:	dce2      	bgt.n	403974 <_realloc_r+0x1a0>
  4039ae:	4656      	mov	r6, sl
  4039b0:	f8da 100c 	ldr.w	r1, [sl, #12]
  4039b4:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4039b8:	1f22      	subs	r2, r4, #4
  4039ba:	2a24      	cmp	r2, #36	; 0x24
  4039bc:	60c1      	str	r1, [r0, #12]
  4039be:	6088      	str	r0, [r1, #8]
  4039c0:	f200 808f 	bhi.w	403ae2 <_realloc_r+0x30e>
  4039c4:	2a13      	cmp	r2, #19
  4039c6:	f240 808a 	bls.w	403ade <_realloc_r+0x30a>
  4039ca:	6829      	ldr	r1, [r5, #0]
  4039cc:	f8ca 1008 	str.w	r1, [sl, #8]
  4039d0:	6869      	ldr	r1, [r5, #4]
  4039d2:	f8ca 100c 	str.w	r1, [sl, #12]
  4039d6:	2a1b      	cmp	r2, #27
  4039d8:	f200 808a 	bhi.w	403af0 <_realloc_r+0x31c>
  4039dc:	3508      	adds	r5, #8
  4039de:	f10a 0210 	add.w	r2, sl, #16
  4039e2:	6829      	ldr	r1, [r5, #0]
  4039e4:	6011      	str	r1, [r2, #0]
  4039e6:	6869      	ldr	r1, [r5, #4]
  4039e8:	6051      	str	r1, [r2, #4]
  4039ea:	68a9      	ldr	r1, [r5, #8]
  4039ec:	6091      	str	r1, [r2, #8]
  4039ee:	eb0a 0107 	add.w	r1, sl, r7
  4039f2:	ebab 0207 	sub.w	r2, fp, r7
  4039f6:	f042 0201 	orr.w	r2, r2, #1
  4039fa:	6099      	str	r1, [r3, #8]
  4039fc:	604a      	str	r2, [r1, #4]
  4039fe:	f8da 3004 	ldr.w	r3, [sl, #4]
  403a02:	f003 0301 	and.w	r3, r3, #1
  403a06:	431f      	orrs	r7, r3
  403a08:	4640      	mov	r0, r8
  403a0a:	f8ca 7004 	str.w	r7, [sl, #4]
  403a0e:	f7ff fedb 	bl	4037c8 <__malloc_unlock>
  403a12:	e751      	b.n	4038b8 <_realloc_r+0xe4>
  403a14:	682b      	ldr	r3, [r5, #0]
  403a16:	6003      	str	r3, [r0, #0]
  403a18:	686b      	ldr	r3, [r5, #4]
  403a1a:	6043      	str	r3, [r0, #4]
  403a1c:	2a1b      	cmp	r2, #27
  403a1e:	d82d      	bhi.n	403a7c <_realloc_r+0x2a8>
  403a20:	f100 0308 	add.w	r3, r0, #8
  403a24:	f105 0208 	add.w	r2, r5, #8
  403a28:	e71b      	b.n	403862 <_realloc_r+0x8e>
  403a2a:	4632      	mov	r2, r6
  403a2c:	6829      	ldr	r1, [r5, #0]
  403a2e:	6011      	str	r1, [r2, #0]
  403a30:	6869      	ldr	r1, [r5, #4]
  403a32:	6051      	str	r1, [r2, #4]
  403a34:	68a9      	ldr	r1, [r5, #8]
  403a36:	6091      	str	r1, [r2, #8]
  403a38:	461c      	mov	r4, r3
  403a3a:	46d1      	mov	r9, sl
  403a3c:	e72a      	b.n	403894 <_realloc_r+0xc0>
  403a3e:	eb09 0107 	add.w	r1, r9, r7
  403a42:	ebab 0b07 	sub.w	fp, fp, r7
  403a46:	f04b 0201 	orr.w	r2, fp, #1
  403a4a:	6099      	str	r1, [r3, #8]
  403a4c:	604a      	str	r2, [r1, #4]
  403a4e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403a52:	f003 0301 	and.w	r3, r3, #1
  403a56:	431f      	orrs	r7, r3
  403a58:	4640      	mov	r0, r8
  403a5a:	f845 7c04 	str.w	r7, [r5, #-4]
  403a5e:	f7ff feb3 	bl	4037c8 <__malloc_unlock>
  403a62:	462e      	mov	r6, r5
  403a64:	e728      	b.n	4038b8 <_realloc_r+0xe4>
  403a66:	4629      	mov	r1, r5
  403a68:	f7ff fe44 	bl	4036f4 <memmove>
  403a6c:	e6ff      	b.n	40386e <_realloc_r+0x9a>
  403a6e:	4629      	mov	r1, r5
  403a70:	4630      	mov	r0, r6
  403a72:	461c      	mov	r4, r3
  403a74:	46d1      	mov	r9, sl
  403a76:	f7ff fe3d 	bl	4036f4 <memmove>
  403a7a:	e70b      	b.n	403894 <_realloc_r+0xc0>
  403a7c:	68ab      	ldr	r3, [r5, #8]
  403a7e:	6083      	str	r3, [r0, #8]
  403a80:	68eb      	ldr	r3, [r5, #12]
  403a82:	60c3      	str	r3, [r0, #12]
  403a84:	2a24      	cmp	r2, #36	; 0x24
  403a86:	d017      	beq.n	403ab8 <_realloc_r+0x2e4>
  403a88:	f100 0310 	add.w	r3, r0, #16
  403a8c:	f105 0210 	add.w	r2, r5, #16
  403a90:	e6e7      	b.n	403862 <_realloc_r+0x8e>
  403a92:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403a96:	f023 0303 	bic.w	r3, r3, #3
  403a9a:	441c      	add	r4, r3
  403a9c:	462e      	mov	r6, r5
  403a9e:	e6f9      	b.n	403894 <_realloc_r+0xc0>
  403aa0:	68a9      	ldr	r1, [r5, #8]
  403aa2:	f8ca 1010 	str.w	r1, [sl, #16]
  403aa6:	68e9      	ldr	r1, [r5, #12]
  403aa8:	f8ca 1014 	str.w	r1, [sl, #20]
  403aac:	2a24      	cmp	r2, #36	; 0x24
  403aae:	d00c      	beq.n	403aca <_realloc_r+0x2f6>
  403ab0:	3510      	adds	r5, #16
  403ab2:	f10a 0218 	add.w	r2, sl, #24
  403ab6:	e7b9      	b.n	403a2c <_realloc_r+0x258>
  403ab8:	692b      	ldr	r3, [r5, #16]
  403aba:	6103      	str	r3, [r0, #16]
  403abc:	696b      	ldr	r3, [r5, #20]
  403abe:	6143      	str	r3, [r0, #20]
  403ac0:	f105 0218 	add.w	r2, r5, #24
  403ac4:	f100 0318 	add.w	r3, r0, #24
  403ac8:	e6cb      	b.n	403862 <_realloc_r+0x8e>
  403aca:	692a      	ldr	r2, [r5, #16]
  403acc:	f8ca 2018 	str.w	r2, [sl, #24]
  403ad0:	696a      	ldr	r2, [r5, #20]
  403ad2:	f8ca 201c 	str.w	r2, [sl, #28]
  403ad6:	3518      	adds	r5, #24
  403ad8:	f10a 0220 	add.w	r2, sl, #32
  403adc:	e7a6      	b.n	403a2c <_realloc_r+0x258>
  403ade:	4632      	mov	r2, r6
  403ae0:	e77f      	b.n	4039e2 <_realloc_r+0x20e>
  403ae2:	4629      	mov	r1, r5
  403ae4:	4630      	mov	r0, r6
  403ae6:	9301      	str	r3, [sp, #4]
  403ae8:	f7ff fe04 	bl	4036f4 <memmove>
  403aec:	9b01      	ldr	r3, [sp, #4]
  403aee:	e77e      	b.n	4039ee <_realloc_r+0x21a>
  403af0:	68a9      	ldr	r1, [r5, #8]
  403af2:	f8ca 1010 	str.w	r1, [sl, #16]
  403af6:	68e9      	ldr	r1, [r5, #12]
  403af8:	f8ca 1014 	str.w	r1, [sl, #20]
  403afc:	2a24      	cmp	r2, #36	; 0x24
  403afe:	d003      	beq.n	403b08 <_realloc_r+0x334>
  403b00:	3510      	adds	r5, #16
  403b02:	f10a 0218 	add.w	r2, sl, #24
  403b06:	e76c      	b.n	4039e2 <_realloc_r+0x20e>
  403b08:	692a      	ldr	r2, [r5, #16]
  403b0a:	f8ca 2018 	str.w	r2, [sl, #24]
  403b0e:	696a      	ldr	r2, [r5, #20]
  403b10:	f8ca 201c 	str.w	r2, [sl, #28]
  403b14:	3518      	adds	r5, #24
  403b16:	f10a 0220 	add.w	r2, sl, #32
  403b1a:	e762      	b.n	4039e2 <_realloc_r+0x20e>
  403b1c:	200005c0 	.word	0x200005c0

00403b20 <_sbrk_r>:
  403b20:	b538      	push	{r3, r4, r5, lr}
  403b22:	4c07      	ldr	r4, [pc, #28]	; (403b40 <_sbrk_r+0x20>)
  403b24:	2300      	movs	r3, #0
  403b26:	4605      	mov	r5, r0
  403b28:	4608      	mov	r0, r1
  403b2a:	6023      	str	r3, [r4, #0]
  403b2c:	f7fd f9f0 	bl	400f10 <_sbrk>
  403b30:	1c43      	adds	r3, r0, #1
  403b32:	d000      	beq.n	403b36 <_sbrk_r+0x16>
  403b34:	bd38      	pop	{r3, r4, r5, pc}
  403b36:	6823      	ldr	r3, [r4, #0]
  403b38:	2b00      	cmp	r3, #0
  403b3a:	d0fb      	beq.n	403b34 <_sbrk_r+0x14>
  403b3c:	602b      	str	r3, [r5, #0]
  403b3e:	bd38      	pop	{r3, r4, r5, pc}
  403b40:	20000ad8 	.word	0x20000ad8

00403b44 <__sread>:
  403b44:	b510      	push	{r4, lr}
  403b46:	460c      	mov	r4, r1
  403b48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403b4c:	f000 f9f6 	bl	403f3c <_read_r>
  403b50:	2800      	cmp	r0, #0
  403b52:	db03      	blt.n	403b5c <__sread+0x18>
  403b54:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403b56:	4403      	add	r3, r0
  403b58:	6523      	str	r3, [r4, #80]	; 0x50
  403b5a:	bd10      	pop	{r4, pc}
  403b5c:	89a3      	ldrh	r3, [r4, #12]
  403b5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403b62:	81a3      	strh	r3, [r4, #12]
  403b64:	bd10      	pop	{r4, pc}
  403b66:	bf00      	nop

00403b68 <__swrite>:
  403b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403b6c:	4616      	mov	r6, r2
  403b6e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403b72:	461f      	mov	r7, r3
  403b74:	05d3      	lsls	r3, r2, #23
  403b76:	460c      	mov	r4, r1
  403b78:	4605      	mov	r5, r0
  403b7a:	d507      	bpl.n	403b8c <__swrite+0x24>
  403b7c:	2200      	movs	r2, #0
  403b7e:	2302      	movs	r3, #2
  403b80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403b84:	f000 f9c4 	bl	403f10 <_lseek_r>
  403b88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403b8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403b90:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403b94:	81a2      	strh	r2, [r4, #12]
  403b96:	463b      	mov	r3, r7
  403b98:	4632      	mov	r2, r6
  403b9a:	4628      	mov	r0, r5
  403b9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403ba0:	f000 b8a4 	b.w	403cec <_write_r>

00403ba4 <__sseek>:
  403ba4:	b510      	push	{r4, lr}
  403ba6:	460c      	mov	r4, r1
  403ba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403bac:	f000 f9b0 	bl	403f10 <_lseek_r>
  403bb0:	89a3      	ldrh	r3, [r4, #12]
  403bb2:	1c42      	adds	r2, r0, #1
  403bb4:	bf0e      	itee	eq
  403bb6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403bba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403bbe:	6520      	strne	r0, [r4, #80]	; 0x50
  403bc0:	81a3      	strh	r3, [r4, #12]
  403bc2:	bd10      	pop	{r4, pc}

00403bc4 <__sclose>:
  403bc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403bc8:	f000 b908 	b.w	403ddc <_close_r>

00403bcc <__swbuf_r>:
  403bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403bce:	460d      	mov	r5, r1
  403bd0:	4614      	mov	r4, r2
  403bd2:	4606      	mov	r6, r0
  403bd4:	b110      	cbz	r0, 403bdc <__swbuf_r+0x10>
  403bd6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403bd8:	2b00      	cmp	r3, #0
  403bda:	d04b      	beq.n	403c74 <__swbuf_r+0xa8>
  403bdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403be0:	69a3      	ldr	r3, [r4, #24]
  403be2:	60a3      	str	r3, [r4, #8]
  403be4:	b291      	uxth	r1, r2
  403be6:	0708      	lsls	r0, r1, #28
  403be8:	d539      	bpl.n	403c5e <__swbuf_r+0x92>
  403bea:	6923      	ldr	r3, [r4, #16]
  403bec:	2b00      	cmp	r3, #0
  403bee:	d036      	beq.n	403c5e <__swbuf_r+0x92>
  403bf0:	b2ed      	uxtb	r5, r5
  403bf2:	0489      	lsls	r1, r1, #18
  403bf4:	462f      	mov	r7, r5
  403bf6:	d515      	bpl.n	403c24 <__swbuf_r+0x58>
  403bf8:	6822      	ldr	r2, [r4, #0]
  403bfa:	6961      	ldr	r1, [r4, #20]
  403bfc:	1ad3      	subs	r3, r2, r3
  403bfe:	428b      	cmp	r3, r1
  403c00:	da1c      	bge.n	403c3c <__swbuf_r+0x70>
  403c02:	3301      	adds	r3, #1
  403c04:	68a1      	ldr	r1, [r4, #8]
  403c06:	1c50      	adds	r0, r2, #1
  403c08:	3901      	subs	r1, #1
  403c0a:	60a1      	str	r1, [r4, #8]
  403c0c:	6020      	str	r0, [r4, #0]
  403c0e:	7015      	strb	r5, [r2, #0]
  403c10:	6962      	ldr	r2, [r4, #20]
  403c12:	429a      	cmp	r2, r3
  403c14:	d01a      	beq.n	403c4c <__swbuf_r+0x80>
  403c16:	89a3      	ldrh	r3, [r4, #12]
  403c18:	07db      	lsls	r3, r3, #31
  403c1a:	d501      	bpl.n	403c20 <__swbuf_r+0x54>
  403c1c:	2d0a      	cmp	r5, #10
  403c1e:	d015      	beq.n	403c4c <__swbuf_r+0x80>
  403c20:	4638      	mov	r0, r7
  403c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403c24:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403c26:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403c2a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403c2e:	81a2      	strh	r2, [r4, #12]
  403c30:	6822      	ldr	r2, [r4, #0]
  403c32:	6661      	str	r1, [r4, #100]	; 0x64
  403c34:	6961      	ldr	r1, [r4, #20]
  403c36:	1ad3      	subs	r3, r2, r3
  403c38:	428b      	cmp	r3, r1
  403c3a:	dbe2      	blt.n	403c02 <__swbuf_r+0x36>
  403c3c:	4621      	mov	r1, r4
  403c3e:	4630      	mov	r0, r6
  403c40:	f7fe fd0a 	bl	402658 <_fflush_r>
  403c44:	b940      	cbnz	r0, 403c58 <__swbuf_r+0x8c>
  403c46:	6822      	ldr	r2, [r4, #0]
  403c48:	2301      	movs	r3, #1
  403c4a:	e7db      	b.n	403c04 <__swbuf_r+0x38>
  403c4c:	4621      	mov	r1, r4
  403c4e:	4630      	mov	r0, r6
  403c50:	f7fe fd02 	bl	402658 <_fflush_r>
  403c54:	2800      	cmp	r0, #0
  403c56:	d0e3      	beq.n	403c20 <__swbuf_r+0x54>
  403c58:	f04f 37ff 	mov.w	r7, #4294967295
  403c5c:	e7e0      	b.n	403c20 <__swbuf_r+0x54>
  403c5e:	4621      	mov	r1, r4
  403c60:	4630      	mov	r0, r6
  403c62:	f7fe fbe5 	bl	402430 <__swsetup_r>
  403c66:	2800      	cmp	r0, #0
  403c68:	d1f6      	bne.n	403c58 <__swbuf_r+0x8c>
  403c6a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403c6e:	6923      	ldr	r3, [r4, #16]
  403c70:	b291      	uxth	r1, r2
  403c72:	e7bd      	b.n	403bf0 <__swbuf_r+0x24>
  403c74:	f7fe fd48 	bl	402708 <__sinit>
  403c78:	e7b0      	b.n	403bdc <__swbuf_r+0x10>
  403c7a:	bf00      	nop

00403c7c <_wcrtomb_r>:
  403c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  403c7e:	4606      	mov	r6, r0
  403c80:	b085      	sub	sp, #20
  403c82:	461f      	mov	r7, r3
  403c84:	b189      	cbz	r1, 403caa <_wcrtomb_r+0x2e>
  403c86:	4c10      	ldr	r4, [pc, #64]	; (403cc8 <_wcrtomb_r+0x4c>)
  403c88:	4d10      	ldr	r5, [pc, #64]	; (403ccc <_wcrtomb_r+0x50>)
  403c8a:	6824      	ldr	r4, [r4, #0]
  403c8c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403c8e:	2c00      	cmp	r4, #0
  403c90:	bf08      	it	eq
  403c92:	462c      	moveq	r4, r5
  403c94:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403c98:	47a0      	blx	r4
  403c9a:	1c43      	adds	r3, r0, #1
  403c9c:	d103      	bne.n	403ca6 <_wcrtomb_r+0x2a>
  403c9e:	2200      	movs	r2, #0
  403ca0:	238a      	movs	r3, #138	; 0x8a
  403ca2:	603a      	str	r2, [r7, #0]
  403ca4:	6033      	str	r3, [r6, #0]
  403ca6:	b005      	add	sp, #20
  403ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403caa:	460c      	mov	r4, r1
  403cac:	4906      	ldr	r1, [pc, #24]	; (403cc8 <_wcrtomb_r+0x4c>)
  403cae:	4a07      	ldr	r2, [pc, #28]	; (403ccc <_wcrtomb_r+0x50>)
  403cb0:	6809      	ldr	r1, [r1, #0]
  403cb2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403cb4:	2900      	cmp	r1, #0
  403cb6:	bf08      	it	eq
  403cb8:	4611      	moveq	r1, r2
  403cba:	4622      	mov	r2, r4
  403cbc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403cc0:	a901      	add	r1, sp, #4
  403cc2:	47a0      	blx	r4
  403cc4:	e7e9      	b.n	403c9a <_wcrtomb_r+0x1e>
  403cc6:	bf00      	nop
  403cc8:	20000024 	.word	0x20000024
  403ccc:	20000454 	.word	0x20000454

00403cd0 <__ascii_wctomb>:
  403cd0:	b121      	cbz	r1, 403cdc <__ascii_wctomb+0xc>
  403cd2:	2aff      	cmp	r2, #255	; 0xff
  403cd4:	d804      	bhi.n	403ce0 <__ascii_wctomb+0x10>
  403cd6:	700a      	strb	r2, [r1, #0]
  403cd8:	2001      	movs	r0, #1
  403cda:	4770      	bx	lr
  403cdc:	4608      	mov	r0, r1
  403cde:	4770      	bx	lr
  403ce0:	238a      	movs	r3, #138	; 0x8a
  403ce2:	6003      	str	r3, [r0, #0]
  403ce4:	f04f 30ff 	mov.w	r0, #4294967295
  403ce8:	4770      	bx	lr
  403cea:	bf00      	nop

00403cec <_write_r>:
  403cec:	b570      	push	{r4, r5, r6, lr}
  403cee:	460d      	mov	r5, r1
  403cf0:	4c08      	ldr	r4, [pc, #32]	; (403d14 <_write_r+0x28>)
  403cf2:	4611      	mov	r1, r2
  403cf4:	4606      	mov	r6, r0
  403cf6:	461a      	mov	r2, r3
  403cf8:	4628      	mov	r0, r5
  403cfa:	2300      	movs	r3, #0
  403cfc:	6023      	str	r3, [r4, #0]
  403cfe:	f7fc ff89 	bl	400c14 <_write>
  403d02:	1c43      	adds	r3, r0, #1
  403d04:	d000      	beq.n	403d08 <_write_r+0x1c>
  403d06:	bd70      	pop	{r4, r5, r6, pc}
  403d08:	6823      	ldr	r3, [r4, #0]
  403d0a:	2b00      	cmp	r3, #0
  403d0c:	d0fb      	beq.n	403d06 <_write_r+0x1a>
  403d0e:	6033      	str	r3, [r6, #0]
  403d10:	bd70      	pop	{r4, r5, r6, pc}
  403d12:	bf00      	nop
  403d14:	20000ad8 	.word	0x20000ad8

00403d18 <__register_exitproc>:
  403d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403d1c:	4d2c      	ldr	r5, [pc, #176]	; (403dd0 <__register_exitproc+0xb8>)
  403d1e:	4606      	mov	r6, r0
  403d20:	6828      	ldr	r0, [r5, #0]
  403d22:	4698      	mov	r8, r3
  403d24:	460f      	mov	r7, r1
  403d26:	4691      	mov	r9, r2
  403d28:	f7ff f8ae 	bl	402e88 <__retarget_lock_acquire_recursive>
  403d2c:	4b29      	ldr	r3, [pc, #164]	; (403dd4 <__register_exitproc+0xbc>)
  403d2e:	681c      	ldr	r4, [r3, #0]
  403d30:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403d34:	2b00      	cmp	r3, #0
  403d36:	d03e      	beq.n	403db6 <__register_exitproc+0x9e>
  403d38:	685a      	ldr	r2, [r3, #4]
  403d3a:	2a1f      	cmp	r2, #31
  403d3c:	dc1c      	bgt.n	403d78 <__register_exitproc+0x60>
  403d3e:	f102 0e01 	add.w	lr, r2, #1
  403d42:	b176      	cbz	r6, 403d62 <__register_exitproc+0x4a>
  403d44:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403d48:	2401      	movs	r4, #1
  403d4a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403d4e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403d52:	4094      	lsls	r4, r2
  403d54:	4320      	orrs	r0, r4
  403d56:	2e02      	cmp	r6, #2
  403d58:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403d5c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403d60:	d023      	beq.n	403daa <__register_exitproc+0x92>
  403d62:	3202      	adds	r2, #2
  403d64:	f8c3 e004 	str.w	lr, [r3, #4]
  403d68:	6828      	ldr	r0, [r5, #0]
  403d6a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403d6e:	f7ff f88d 	bl	402e8c <__retarget_lock_release_recursive>
  403d72:	2000      	movs	r0, #0
  403d74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403d78:	4b17      	ldr	r3, [pc, #92]	; (403dd8 <__register_exitproc+0xc0>)
  403d7a:	b30b      	cbz	r3, 403dc0 <__register_exitproc+0xa8>
  403d7c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403d80:	f7ff f8fe 	bl	402f80 <malloc>
  403d84:	4603      	mov	r3, r0
  403d86:	b1d8      	cbz	r0, 403dc0 <__register_exitproc+0xa8>
  403d88:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403d8c:	6002      	str	r2, [r0, #0]
  403d8e:	2100      	movs	r1, #0
  403d90:	6041      	str	r1, [r0, #4]
  403d92:	460a      	mov	r2, r1
  403d94:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403d98:	f04f 0e01 	mov.w	lr, #1
  403d9c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403da0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403da4:	2e00      	cmp	r6, #0
  403da6:	d0dc      	beq.n	403d62 <__register_exitproc+0x4a>
  403da8:	e7cc      	b.n	403d44 <__register_exitproc+0x2c>
  403daa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403dae:	430c      	orrs	r4, r1
  403db0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403db4:	e7d5      	b.n	403d62 <__register_exitproc+0x4a>
  403db6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403dba:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403dbe:	e7bb      	b.n	403d38 <__register_exitproc+0x20>
  403dc0:	6828      	ldr	r0, [r5, #0]
  403dc2:	f7ff f863 	bl	402e8c <__retarget_lock_release_recursive>
  403dc6:	f04f 30ff 	mov.w	r0, #4294967295
  403dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403dce:	bf00      	nop
  403dd0:	20000450 	.word	0x20000450
  403dd4:	004042d0 	.word	0x004042d0
  403dd8:	00402f81 	.word	0x00402f81

00403ddc <_close_r>:
  403ddc:	b538      	push	{r3, r4, r5, lr}
  403dde:	4c07      	ldr	r4, [pc, #28]	; (403dfc <_close_r+0x20>)
  403de0:	2300      	movs	r3, #0
  403de2:	4605      	mov	r5, r0
  403de4:	4608      	mov	r0, r1
  403de6:	6023      	str	r3, [r4, #0]
  403de8:	f7fd f8ae 	bl	400f48 <_close>
  403dec:	1c43      	adds	r3, r0, #1
  403dee:	d000      	beq.n	403df2 <_close_r+0x16>
  403df0:	bd38      	pop	{r3, r4, r5, pc}
  403df2:	6823      	ldr	r3, [r4, #0]
  403df4:	2b00      	cmp	r3, #0
  403df6:	d0fb      	beq.n	403df0 <_close_r+0x14>
  403df8:	602b      	str	r3, [r5, #0]
  403dfa:	bd38      	pop	{r3, r4, r5, pc}
  403dfc:	20000ad8 	.word	0x20000ad8

00403e00 <_fclose_r>:
  403e00:	b570      	push	{r4, r5, r6, lr}
  403e02:	b159      	cbz	r1, 403e1c <_fclose_r+0x1c>
  403e04:	4605      	mov	r5, r0
  403e06:	460c      	mov	r4, r1
  403e08:	b110      	cbz	r0, 403e10 <_fclose_r+0x10>
  403e0a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403e0c:	2b00      	cmp	r3, #0
  403e0e:	d03c      	beq.n	403e8a <_fclose_r+0x8a>
  403e10:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403e12:	07d8      	lsls	r0, r3, #31
  403e14:	d505      	bpl.n	403e22 <_fclose_r+0x22>
  403e16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403e1a:	b92b      	cbnz	r3, 403e28 <_fclose_r+0x28>
  403e1c:	2600      	movs	r6, #0
  403e1e:	4630      	mov	r0, r6
  403e20:	bd70      	pop	{r4, r5, r6, pc}
  403e22:	89a3      	ldrh	r3, [r4, #12]
  403e24:	0599      	lsls	r1, r3, #22
  403e26:	d53c      	bpl.n	403ea2 <_fclose_r+0xa2>
  403e28:	4621      	mov	r1, r4
  403e2a:	4628      	mov	r0, r5
  403e2c:	f7fe fb74 	bl	402518 <__sflush_r>
  403e30:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403e32:	4606      	mov	r6, r0
  403e34:	b133      	cbz	r3, 403e44 <_fclose_r+0x44>
  403e36:	69e1      	ldr	r1, [r4, #28]
  403e38:	4628      	mov	r0, r5
  403e3a:	4798      	blx	r3
  403e3c:	2800      	cmp	r0, #0
  403e3e:	bfb8      	it	lt
  403e40:	f04f 36ff 	movlt.w	r6, #4294967295
  403e44:	89a3      	ldrh	r3, [r4, #12]
  403e46:	061a      	lsls	r2, r3, #24
  403e48:	d422      	bmi.n	403e90 <_fclose_r+0x90>
  403e4a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403e4c:	b141      	cbz	r1, 403e60 <_fclose_r+0x60>
  403e4e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403e52:	4299      	cmp	r1, r3
  403e54:	d002      	beq.n	403e5c <_fclose_r+0x5c>
  403e56:	4628      	mov	r0, r5
  403e58:	f7fe fd7c 	bl	402954 <_free_r>
  403e5c:	2300      	movs	r3, #0
  403e5e:	6323      	str	r3, [r4, #48]	; 0x30
  403e60:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403e62:	b121      	cbz	r1, 403e6e <_fclose_r+0x6e>
  403e64:	4628      	mov	r0, r5
  403e66:	f7fe fd75 	bl	402954 <_free_r>
  403e6a:	2300      	movs	r3, #0
  403e6c:	6463      	str	r3, [r4, #68]	; 0x44
  403e6e:	f7fe fc77 	bl	402760 <__sfp_lock_acquire>
  403e72:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403e74:	2200      	movs	r2, #0
  403e76:	07db      	lsls	r3, r3, #31
  403e78:	81a2      	strh	r2, [r4, #12]
  403e7a:	d50e      	bpl.n	403e9a <_fclose_r+0x9a>
  403e7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403e7e:	f7ff f801 	bl	402e84 <__retarget_lock_close_recursive>
  403e82:	f7fe fc73 	bl	40276c <__sfp_lock_release>
  403e86:	4630      	mov	r0, r6
  403e88:	bd70      	pop	{r4, r5, r6, pc}
  403e8a:	f7fe fc3d 	bl	402708 <__sinit>
  403e8e:	e7bf      	b.n	403e10 <_fclose_r+0x10>
  403e90:	6921      	ldr	r1, [r4, #16]
  403e92:	4628      	mov	r0, r5
  403e94:	f7fe fd5e 	bl	402954 <_free_r>
  403e98:	e7d7      	b.n	403e4a <_fclose_r+0x4a>
  403e9a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403e9c:	f7fe fff6 	bl	402e8c <__retarget_lock_release_recursive>
  403ea0:	e7ec      	b.n	403e7c <_fclose_r+0x7c>
  403ea2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403ea4:	f7fe fff0 	bl	402e88 <__retarget_lock_acquire_recursive>
  403ea8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403eac:	2b00      	cmp	r3, #0
  403eae:	d1bb      	bne.n	403e28 <_fclose_r+0x28>
  403eb0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403eb2:	f016 0601 	ands.w	r6, r6, #1
  403eb6:	d1b1      	bne.n	403e1c <_fclose_r+0x1c>
  403eb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403eba:	f7fe ffe7 	bl	402e8c <__retarget_lock_release_recursive>
  403ebe:	4630      	mov	r0, r6
  403ec0:	bd70      	pop	{r4, r5, r6, pc}
  403ec2:	bf00      	nop

00403ec4 <_fstat_r>:
  403ec4:	b538      	push	{r3, r4, r5, lr}
  403ec6:	460b      	mov	r3, r1
  403ec8:	4c07      	ldr	r4, [pc, #28]	; (403ee8 <_fstat_r+0x24>)
  403eca:	4605      	mov	r5, r0
  403ecc:	4611      	mov	r1, r2
  403ece:	4618      	mov	r0, r3
  403ed0:	2300      	movs	r3, #0
  403ed2:	6023      	str	r3, [r4, #0]
  403ed4:	f7fd f83b 	bl	400f4e <_fstat>
  403ed8:	1c43      	adds	r3, r0, #1
  403eda:	d000      	beq.n	403ede <_fstat_r+0x1a>
  403edc:	bd38      	pop	{r3, r4, r5, pc}
  403ede:	6823      	ldr	r3, [r4, #0]
  403ee0:	2b00      	cmp	r3, #0
  403ee2:	d0fb      	beq.n	403edc <_fstat_r+0x18>
  403ee4:	602b      	str	r3, [r5, #0]
  403ee6:	bd38      	pop	{r3, r4, r5, pc}
  403ee8:	20000ad8 	.word	0x20000ad8

00403eec <_isatty_r>:
  403eec:	b538      	push	{r3, r4, r5, lr}
  403eee:	4c07      	ldr	r4, [pc, #28]	; (403f0c <_isatty_r+0x20>)
  403ef0:	2300      	movs	r3, #0
  403ef2:	4605      	mov	r5, r0
  403ef4:	4608      	mov	r0, r1
  403ef6:	6023      	str	r3, [r4, #0]
  403ef8:	f7fd f82e 	bl	400f58 <_isatty>
  403efc:	1c43      	adds	r3, r0, #1
  403efe:	d000      	beq.n	403f02 <_isatty_r+0x16>
  403f00:	bd38      	pop	{r3, r4, r5, pc}
  403f02:	6823      	ldr	r3, [r4, #0]
  403f04:	2b00      	cmp	r3, #0
  403f06:	d0fb      	beq.n	403f00 <_isatty_r+0x14>
  403f08:	602b      	str	r3, [r5, #0]
  403f0a:	bd38      	pop	{r3, r4, r5, pc}
  403f0c:	20000ad8 	.word	0x20000ad8

00403f10 <_lseek_r>:
  403f10:	b570      	push	{r4, r5, r6, lr}
  403f12:	460d      	mov	r5, r1
  403f14:	4c08      	ldr	r4, [pc, #32]	; (403f38 <_lseek_r+0x28>)
  403f16:	4611      	mov	r1, r2
  403f18:	4606      	mov	r6, r0
  403f1a:	461a      	mov	r2, r3
  403f1c:	4628      	mov	r0, r5
  403f1e:	2300      	movs	r3, #0
  403f20:	6023      	str	r3, [r4, #0]
  403f22:	f7fd f81b 	bl	400f5c <_lseek>
  403f26:	1c43      	adds	r3, r0, #1
  403f28:	d000      	beq.n	403f2c <_lseek_r+0x1c>
  403f2a:	bd70      	pop	{r4, r5, r6, pc}
  403f2c:	6823      	ldr	r3, [r4, #0]
  403f2e:	2b00      	cmp	r3, #0
  403f30:	d0fb      	beq.n	403f2a <_lseek_r+0x1a>
  403f32:	6033      	str	r3, [r6, #0]
  403f34:	bd70      	pop	{r4, r5, r6, pc}
  403f36:	bf00      	nop
  403f38:	20000ad8 	.word	0x20000ad8

00403f3c <_read_r>:
  403f3c:	b570      	push	{r4, r5, r6, lr}
  403f3e:	460d      	mov	r5, r1
  403f40:	4c08      	ldr	r4, [pc, #32]	; (403f64 <_read_r+0x28>)
  403f42:	4611      	mov	r1, r2
  403f44:	4606      	mov	r6, r0
  403f46:	461a      	mov	r2, r3
  403f48:	4628      	mov	r0, r5
  403f4a:	2300      	movs	r3, #0
  403f4c:	6023      	str	r3, [r4, #0]
  403f4e:	f7fc f925 	bl	40019c <_read>
  403f52:	1c43      	adds	r3, r0, #1
  403f54:	d000      	beq.n	403f58 <_read_r+0x1c>
  403f56:	bd70      	pop	{r4, r5, r6, pc}
  403f58:	6823      	ldr	r3, [r4, #0]
  403f5a:	2b00      	cmp	r3, #0
  403f5c:	d0fb      	beq.n	403f56 <_read_r+0x1a>
  403f5e:	6033      	str	r3, [r6, #0]
  403f60:	bd70      	pop	{r4, r5, r6, pc}
  403f62:	bf00      	nop
  403f64:	20000ad8 	.word	0x20000ad8

00403f68 <__aeabi_uldivmod>:
  403f68:	b953      	cbnz	r3, 403f80 <__aeabi_uldivmod+0x18>
  403f6a:	b94a      	cbnz	r2, 403f80 <__aeabi_uldivmod+0x18>
  403f6c:	2900      	cmp	r1, #0
  403f6e:	bf08      	it	eq
  403f70:	2800      	cmpeq	r0, #0
  403f72:	bf1c      	itt	ne
  403f74:	f04f 31ff 	movne.w	r1, #4294967295
  403f78:	f04f 30ff 	movne.w	r0, #4294967295
  403f7c:	f000 b97a 	b.w	404274 <__aeabi_idiv0>
  403f80:	f1ad 0c08 	sub.w	ip, sp, #8
  403f84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403f88:	f000 f806 	bl	403f98 <__udivmoddi4>
  403f8c:	f8dd e004 	ldr.w	lr, [sp, #4]
  403f90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403f94:	b004      	add	sp, #16
  403f96:	4770      	bx	lr

00403f98 <__udivmoddi4>:
  403f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403f9c:	468c      	mov	ip, r1
  403f9e:	460d      	mov	r5, r1
  403fa0:	4604      	mov	r4, r0
  403fa2:	9e08      	ldr	r6, [sp, #32]
  403fa4:	2b00      	cmp	r3, #0
  403fa6:	d151      	bne.n	40404c <__udivmoddi4+0xb4>
  403fa8:	428a      	cmp	r2, r1
  403faa:	4617      	mov	r7, r2
  403fac:	d96d      	bls.n	40408a <__udivmoddi4+0xf2>
  403fae:	fab2 fe82 	clz	lr, r2
  403fb2:	f1be 0f00 	cmp.w	lr, #0
  403fb6:	d00b      	beq.n	403fd0 <__udivmoddi4+0x38>
  403fb8:	f1ce 0c20 	rsb	ip, lr, #32
  403fbc:	fa01 f50e 	lsl.w	r5, r1, lr
  403fc0:	fa20 fc0c 	lsr.w	ip, r0, ip
  403fc4:	fa02 f70e 	lsl.w	r7, r2, lr
  403fc8:	ea4c 0c05 	orr.w	ip, ip, r5
  403fcc:	fa00 f40e 	lsl.w	r4, r0, lr
  403fd0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403fd4:	0c25      	lsrs	r5, r4, #16
  403fd6:	fbbc f8fa 	udiv	r8, ip, sl
  403fda:	fa1f f987 	uxth.w	r9, r7
  403fde:	fb0a cc18 	mls	ip, sl, r8, ip
  403fe2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403fe6:	fb08 f309 	mul.w	r3, r8, r9
  403fea:	42ab      	cmp	r3, r5
  403fec:	d90a      	bls.n	404004 <__udivmoddi4+0x6c>
  403fee:	19ed      	adds	r5, r5, r7
  403ff0:	f108 32ff 	add.w	r2, r8, #4294967295
  403ff4:	f080 8123 	bcs.w	40423e <__udivmoddi4+0x2a6>
  403ff8:	42ab      	cmp	r3, r5
  403ffa:	f240 8120 	bls.w	40423e <__udivmoddi4+0x2a6>
  403ffe:	f1a8 0802 	sub.w	r8, r8, #2
  404002:	443d      	add	r5, r7
  404004:	1aed      	subs	r5, r5, r3
  404006:	b2a4      	uxth	r4, r4
  404008:	fbb5 f0fa 	udiv	r0, r5, sl
  40400c:	fb0a 5510 	mls	r5, sl, r0, r5
  404010:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  404014:	fb00 f909 	mul.w	r9, r0, r9
  404018:	45a1      	cmp	r9, r4
  40401a:	d909      	bls.n	404030 <__udivmoddi4+0x98>
  40401c:	19e4      	adds	r4, r4, r7
  40401e:	f100 33ff 	add.w	r3, r0, #4294967295
  404022:	f080 810a 	bcs.w	40423a <__udivmoddi4+0x2a2>
  404026:	45a1      	cmp	r9, r4
  404028:	f240 8107 	bls.w	40423a <__udivmoddi4+0x2a2>
  40402c:	3802      	subs	r0, #2
  40402e:	443c      	add	r4, r7
  404030:	eba4 0409 	sub.w	r4, r4, r9
  404034:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404038:	2100      	movs	r1, #0
  40403a:	2e00      	cmp	r6, #0
  40403c:	d061      	beq.n	404102 <__udivmoddi4+0x16a>
  40403e:	fa24 f40e 	lsr.w	r4, r4, lr
  404042:	2300      	movs	r3, #0
  404044:	6034      	str	r4, [r6, #0]
  404046:	6073      	str	r3, [r6, #4]
  404048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40404c:	428b      	cmp	r3, r1
  40404e:	d907      	bls.n	404060 <__udivmoddi4+0xc8>
  404050:	2e00      	cmp	r6, #0
  404052:	d054      	beq.n	4040fe <__udivmoddi4+0x166>
  404054:	2100      	movs	r1, #0
  404056:	e886 0021 	stmia.w	r6, {r0, r5}
  40405a:	4608      	mov	r0, r1
  40405c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404060:	fab3 f183 	clz	r1, r3
  404064:	2900      	cmp	r1, #0
  404066:	f040 808e 	bne.w	404186 <__udivmoddi4+0x1ee>
  40406a:	42ab      	cmp	r3, r5
  40406c:	d302      	bcc.n	404074 <__udivmoddi4+0xdc>
  40406e:	4282      	cmp	r2, r0
  404070:	f200 80fa 	bhi.w	404268 <__udivmoddi4+0x2d0>
  404074:	1a84      	subs	r4, r0, r2
  404076:	eb65 0503 	sbc.w	r5, r5, r3
  40407a:	2001      	movs	r0, #1
  40407c:	46ac      	mov	ip, r5
  40407e:	2e00      	cmp	r6, #0
  404080:	d03f      	beq.n	404102 <__udivmoddi4+0x16a>
  404082:	e886 1010 	stmia.w	r6, {r4, ip}
  404086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40408a:	b912      	cbnz	r2, 404092 <__udivmoddi4+0xfa>
  40408c:	2701      	movs	r7, #1
  40408e:	fbb7 f7f2 	udiv	r7, r7, r2
  404092:	fab7 fe87 	clz	lr, r7
  404096:	f1be 0f00 	cmp.w	lr, #0
  40409a:	d134      	bne.n	404106 <__udivmoddi4+0x16e>
  40409c:	1beb      	subs	r3, r5, r7
  40409e:	0c3a      	lsrs	r2, r7, #16
  4040a0:	fa1f fc87 	uxth.w	ip, r7
  4040a4:	2101      	movs	r1, #1
  4040a6:	fbb3 f8f2 	udiv	r8, r3, r2
  4040aa:	0c25      	lsrs	r5, r4, #16
  4040ac:	fb02 3318 	mls	r3, r2, r8, r3
  4040b0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4040b4:	fb0c f308 	mul.w	r3, ip, r8
  4040b8:	42ab      	cmp	r3, r5
  4040ba:	d907      	bls.n	4040cc <__udivmoddi4+0x134>
  4040bc:	19ed      	adds	r5, r5, r7
  4040be:	f108 30ff 	add.w	r0, r8, #4294967295
  4040c2:	d202      	bcs.n	4040ca <__udivmoddi4+0x132>
  4040c4:	42ab      	cmp	r3, r5
  4040c6:	f200 80d1 	bhi.w	40426c <__udivmoddi4+0x2d4>
  4040ca:	4680      	mov	r8, r0
  4040cc:	1aed      	subs	r5, r5, r3
  4040ce:	b2a3      	uxth	r3, r4
  4040d0:	fbb5 f0f2 	udiv	r0, r5, r2
  4040d4:	fb02 5510 	mls	r5, r2, r0, r5
  4040d8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4040dc:	fb0c fc00 	mul.w	ip, ip, r0
  4040e0:	45a4      	cmp	ip, r4
  4040e2:	d907      	bls.n	4040f4 <__udivmoddi4+0x15c>
  4040e4:	19e4      	adds	r4, r4, r7
  4040e6:	f100 33ff 	add.w	r3, r0, #4294967295
  4040ea:	d202      	bcs.n	4040f2 <__udivmoddi4+0x15a>
  4040ec:	45a4      	cmp	ip, r4
  4040ee:	f200 80b8 	bhi.w	404262 <__udivmoddi4+0x2ca>
  4040f2:	4618      	mov	r0, r3
  4040f4:	eba4 040c 	sub.w	r4, r4, ip
  4040f8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4040fc:	e79d      	b.n	40403a <__udivmoddi4+0xa2>
  4040fe:	4631      	mov	r1, r6
  404100:	4630      	mov	r0, r6
  404102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404106:	f1ce 0420 	rsb	r4, lr, #32
  40410a:	fa05 f30e 	lsl.w	r3, r5, lr
  40410e:	fa07 f70e 	lsl.w	r7, r7, lr
  404112:	fa20 f804 	lsr.w	r8, r0, r4
  404116:	0c3a      	lsrs	r2, r7, #16
  404118:	fa25 f404 	lsr.w	r4, r5, r4
  40411c:	ea48 0803 	orr.w	r8, r8, r3
  404120:	fbb4 f1f2 	udiv	r1, r4, r2
  404124:	ea4f 4518 	mov.w	r5, r8, lsr #16
  404128:	fb02 4411 	mls	r4, r2, r1, r4
  40412c:	fa1f fc87 	uxth.w	ip, r7
  404130:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  404134:	fb01 f30c 	mul.w	r3, r1, ip
  404138:	42ab      	cmp	r3, r5
  40413a:	fa00 f40e 	lsl.w	r4, r0, lr
  40413e:	d909      	bls.n	404154 <__udivmoddi4+0x1bc>
  404140:	19ed      	adds	r5, r5, r7
  404142:	f101 30ff 	add.w	r0, r1, #4294967295
  404146:	f080 808a 	bcs.w	40425e <__udivmoddi4+0x2c6>
  40414a:	42ab      	cmp	r3, r5
  40414c:	f240 8087 	bls.w	40425e <__udivmoddi4+0x2c6>
  404150:	3902      	subs	r1, #2
  404152:	443d      	add	r5, r7
  404154:	1aeb      	subs	r3, r5, r3
  404156:	fa1f f588 	uxth.w	r5, r8
  40415a:	fbb3 f0f2 	udiv	r0, r3, r2
  40415e:	fb02 3310 	mls	r3, r2, r0, r3
  404162:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404166:	fb00 f30c 	mul.w	r3, r0, ip
  40416a:	42ab      	cmp	r3, r5
  40416c:	d907      	bls.n	40417e <__udivmoddi4+0x1e6>
  40416e:	19ed      	adds	r5, r5, r7
  404170:	f100 38ff 	add.w	r8, r0, #4294967295
  404174:	d26f      	bcs.n	404256 <__udivmoddi4+0x2be>
  404176:	42ab      	cmp	r3, r5
  404178:	d96d      	bls.n	404256 <__udivmoddi4+0x2be>
  40417a:	3802      	subs	r0, #2
  40417c:	443d      	add	r5, r7
  40417e:	1aeb      	subs	r3, r5, r3
  404180:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  404184:	e78f      	b.n	4040a6 <__udivmoddi4+0x10e>
  404186:	f1c1 0720 	rsb	r7, r1, #32
  40418a:	fa22 f807 	lsr.w	r8, r2, r7
  40418e:	408b      	lsls	r3, r1
  404190:	fa05 f401 	lsl.w	r4, r5, r1
  404194:	ea48 0303 	orr.w	r3, r8, r3
  404198:	fa20 fe07 	lsr.w	lr, r0, r7
  40419c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4041a0:	40fd      	lsrs	r5, r7
  4041a2:	ea4e 0e04 	orr.w	lr, lr, r4
  4041a6:	fbb5 f9fc 	udiv	r9, r5, ip
  4041aa:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4041ae:	fb0c 5519 	mls	r5, ip, r9, r5
  4041b2:	fa1f f883 	uxth.w	r8, r3
  4041b6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4041ba:	fb09 f408 	mul.w	r4, r9, r8
  4041be:	42ac      	cmp	r4, r5
  4041c0:	fa02 f201 	lsl.w	r2, r2, r1
  4041c4:	fa00 fa01 	lsl.w	sl, r0, r1
  4041c8:	d908      	bls.n	4041dc <__udivmoddi4+0x244>
  4041ca:	18ed      	adds	r5, r5, r3
  4041cc:	f109 30ff 	add.w	r0, r9, #4294967295
  4041d0:	d243      	bcs.n	40425a <__udivmoddi4+0x2c2>
  4041d2:	42ac      	cmp	r4, r5
  4041d4:	d941      	bls.n	40425a <__udivmoddi4+0x2c2>
  4041d6:	f1a9 0902 	sub.w	r9, r9, #2
  4041da:	441d      	add	r5, r3
  4041dc:	1b2d      	subs	r5, r5, r4
  4041de:	fa1f fe8e 	uxth.w	lr, lr
  4041e2:	fbb5 f0fc 	udiv	r0, r5, ip
  4041e6:	fb0c 5510 	mls	r5, ip, r0, r5
  4041ea:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4041ee:	fb00 f808 	mul.w	r8, r0, r8
  4041f2:	45a0      	cmp	r8, r4
  4041f4:	d907      	bls.n	404206 <__udivmoddi4+0x26e>
  4041f6:	18e4      	adds	r4, r4, r3
  4041f8:	f100 35ff 	add.w	r5, r0, #4294967295
  4041fc:	d229      	bcs.n	404252 <__udivmoddi4+0x2ba>
  4041fe:	45a0      	cmp	r8, r4
  404200:	d927      	bls.n	404252 <__udivmoddi4+0x2ba>
  404202:	3802      	subs	r0, #2
  404204:	441c      	add	r4, r3
  404206:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40420a:	eba4 0408 	sub.w	r4, r4, r8
  40420e:	fba0 8902 	umull	r8, r9, r0, r2
  404212:	454c      	cmp	r4, r9
  404214:	46c6      	mov	lr, r8
  404216:	464d      	mov	r5, r9
  404218:	d315      	bcc.n	404246 <__udivmoddi4+0x2ae>
  40421a:	d012      	beq.n	404242 <__udivmoddi4+0x2aa>
  40421c:	b156      	cbz	r6, 404234 <__udivmoddi4+0x29c>
  40421e:	ebba 030e 	subs.w	r3, sl, lr
  404222:	eb64 0405 	sbc.w	r4, r4, r5
  404226:	fa04 f707 	lsl.w	r7, r4, r7
  40422a:	40cb      	lsrs	r3, r1
  40422c:	431f      	orrs	r7, r3
  40422e:	40cc      	lsrs	r4, r1
  404230:	6037      	str	r7, [r6, #0]
  404232:	6074      	str	r4, [r6, #4]
  404234:	2100      	movs	r1, #0
  404236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40423a:	4618      	mov	r0, r3
  40423c:	e6f8      	b.n	404030 <__udivmoddi4+0x98>
  40423e:	4690      	mov	r8, r2
  404240:	e6e0      	b.n	404004 <__udivmoddi4+0x6c>
  404242:	45c2      	cmp	sl, r8
  404244:	d2ea      	bcs.n	40421c <__udivmoddi4+0x284>
  404246:	ebb8 0e02 	subs.w	lr, r8, r2
  40424a:	eb69 0503 	sbc.w	r5, r9, r3
  40424e:	3801      	subs	r0, #1
  404250:	e7e4      	b.n	40421c <__udivmoddi4+0x284>
  404252:	4628      	mov	r0, r5
  404254:	e7d7      	b.n	404206 <__udivmoddi4+0x26e>
  404256:	4640      	mov	r0, r8
  404258:	e791      	b.n	40417e <__udivmoddi4+0x1e6>
  40425a:	4681      	mov	r9, r0
  40425c:	e7be      	b.n	4041dc <__udivmoddi4+0x244>
  40425e:	4601      	mov	r1, r0
  404260:	e778      	b.n	404154 <__udivmoddi4+0x1bc>
  404262:	3802      	subs	r0, #2
  404264:	443c      	add	r4, r7
  404266:	e745      	b.n	4040f4 <__udivmoddi4+0x15c>
  404268:	4608      	mov	r0, r1
  40426a:	e708      	b.n	40407e <__udivmoddi4+0xe6>
  40426c:	f1a8 0802 	sub.w	r8, r8, #2
  404270:	443d      	add	r5, r7
  404272:	e72b      	b.n	4040cc <__udivmoddi4+0x134>

00404274 <__aeabi_idiv0>:
  404274:	4770      	bx	lr
  404276:	bf00      	nop
  404278:	6e450d0a 	.word	0x6e450d0a
  40427c:	6e617274 	.word	0x6e617274
  404280:	2d206f64 	.word	0x2d206f64
  404284:	746e4920 	.word	0x746e4920
  404288:	75727265 	.word	0x75727265
  40428c:	6f616370 	.word	0x6f616370
  404290:	000d4220 	.word	0x000d4220
  404294:	7261502a 	.word	0x7261502a
  404298:	74656d61 	.word	0x74656d61
  40429c:	20736f72 	.word	0x20736f72
  4042a0:	72746e65 	.word	0x72746e65
  4042a4:	0d616461 	.word	0x0d616461
  4042a8:	00000000 	.word	0x00000000
  4042ac:	2a2a2a2a 	.word	0x2a2a2a2a
  4042b0:	3d206469 	.word	0x3d206469
  4042b4:	20752520 	.word	0x20752520
  4042b8:	00000d0a 	.word	0x00000d0a
  4042bc:	2a2a2a2a 	.word	0x2a2a2a2a
  4042c0:	65646e69 	.word	0x65646e69
  4042c4:	203d2078 	.word	0x203d2078
  4042c8:	0a207525 	.word	0x0a207525
  4042cc:	0000000d 	.word	0x0000000d

004042d0 <_global_impure_ptr>:
  4042d0:	20000028 0000000a 33323130 37363534     (.. ....01234567
  4042e0:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  4042f0:	37363534 62613938 66656463 00000000     456789abcdef....
  404300:	6c756e28 0000296c                       (null)..

00404308 <blanks.7217>:
  404308:	20202020 20202020 20202020 20202020                     

00404318 <zeroes.7218>:
  404318:	30303030 30303030 30303030 30303030     0000000000000000
  404328:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00404338 <_ctype_>:
  404338:	20202000 20202020 28282020 20282828     .         ((((( 
  404348:	20202020 20202020 20202020 20202020                     
  404358:	10108820 10101010 10101010 10101010      ...............
  404368:	04040410 04040404 10040404 10101010     ................
  404378:	41411010 41414141 01010101 01010101     ..AAAAAA........
  404388:	01010101 01010101 01010101 10101010     ................
  404398:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4043a8:	02020202 02020202 02020202 10101010     ................
  4043b8:	00000020 00000000 00000000 00000000      ...............
	...

0040443c <_init>:
  40443c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40443e:	bf00      	nop
  404440:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404442:	bc08      	pop	{r3}
  404444:	469e      	mov	lr, r3
  404446:	4770      	bx	lr

00404448 <__init_array_start>:
  404448:	004024f9 	.word	0x004024f9

0040444c <__frame_dummy_init_array_entry>:
  40444c:	004000f1                                ..@.

00404450 <_fini>:
  404450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404452:	bf00      	nop
  404454:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404456:	bc08      	pop	{r3}
  404458:	469e      	mov	lr, r3
  40445a:	4770      	bx	lr

0040445c <__fini_array_start>:
  40445c:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr

2000000a <g_interrupt_enabled>:
2000000a:	0001                                        ..

2000000c <ul_flash_in_wait_mode>:
2000000c:	0000 0020                                   .. .

20000010 <SystemCoreClock>:
20000010:	0900 003d                                   ..=.

20000014 <usart_options.8540>:
20000014:	c200 0001 00c0 0000 0800 0000 0000 0000     ................

20000024 <_impure_ptr>:
20000024:	0028 2000                                   (.. 

20000028 <impure_data>:
20000028:	0000 0000 0314 2000 037c 2000 03e4 2000     ....... |.. ... 
	...
200000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000450 <__atexit_recursive_mutex>:
20000450:	0ab4 2000                                   ... 

20000454 <__global_locale>:
20000454:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000474:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000494:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200004b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200004d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200004f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000514:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000534:	3cd1 0040 34f1 0040 0000 0000 4338 0040     .<@..4@.....8C@.
20000544:	4334 0040 42a8 0040 42a8 0040 42a8 0040     4C@..B@..B@..B@.
20000554:	42a8 0040 42a8 0040 42a8 0040 42a8 0040     .B@..B@..B@..B@.
20000564:	42a8 0040 42a8 0040 ffff ffff ffff ffff     .B@..B@.........
20000574:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2000059c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

200005c0 <__malloc_av_>:
	...
200005c8:	05c0 2000 05c0 2000 05c8 2000 05c8 2000     ... ... ... ... 
200005d8:	05d0 2000 05d0 2000 05d8 2000 05d8 2000     ... ... ... ... 
200005e8:	05e0 2000 05e0 2000 05e8 2000 05e8 2000     ... ... ... ... 
200005f8:	05f0 2000 05f0 2000 05f8 2000 05f8 2000     ... ... ... ... 
20000608:	0600 2000 0600 2000 0608 2000 0608 2000     ... ... ... ... 
20000618:	0610 2000 0610 2000 0618 2000 0618 2000     ... ... ... ... 
20000628:	0620 2000 0620 2000 0628 2000 0628 2000      ..  .. (.. (.. 
20000638:	0630 2000 0630 2000 0638 2000 0638 2000     0.. 0.. 8.. 8.. 
20000648:	0640 2000 0640 2000 0648 2000 0648 2000     @.. @.. H.. H.. 
20000658:	0650 2000 0650 2000 0658 2000 0658 2000     P.. P.. X.. X.. 
20000668:	0660 2000 0660 2000 0668 2000 0668 2000     `.. `.. h.. h.. 
20000678:	0670 2000 0670 2000 0678 2000 0678 2000     p.. p.. x.. x.. 
20000688:	0680 2000 0680 2000 0688 2000 0688 2000     ... ... ... ... 
20000698:	0690 2000 0690 2000 0698 2000 0698 2000     ... ... ... ... 
200006a8:	06a0 2000 06a0 2000 06a8 2000 06a8 2000     ... ... ... ... 
200006b8:	06b0 2000 06b0 2000 06b8 2000 06b8 2000     ... ... ... ... 
200006c8:	06c0 2000 06c0 2000 06c8 2000 06c8 2000     ... ... ... ... 
200006d8:	06d0 2000 06d0 2000 06d8 2000 06d8 2000     ... ... ... ... 
200006e8:	06e0 2000 06e0 2000 06e8 2000 06e8 2000     ... ... ... ... 
200006f8:	06f0 2000 06f0 2000 06f8 2000 06f8 2000     ... ... ... ... 
20000708:	0700 2000 0700 2000 0708 2000 0708 2000     ... ... ... ... 
20000718:	0710 2000 0710 2000 0718 2000 0718 2000     ... ... ... ... 
20000728:	0720 2000 0720 2000 0728 2000 0728 2000      ..  .. (.. (.. 
20000738:	0730 2000 0730 2000 0738 2000 0738 2000     0.. 0.. 8.. 8.. 
20000748:	0740 2000 0740 2000 0748 2000 0748 2000     @.. @.. H.. H.. 
20000758:	0750 2000 0750 2000 0758 2000 0758 2000     P.. P.. X.. X.. 
20000768:	0760 2000 0760 2000 0768 2000 0768 2000     `.. `.. h.. h.. 
20000778:	0770 2000 0770 2000 0778 2000 0778 2000     p.. p.. x.. x.. 
20000788:	0780 2000 0780 2000 0788 2000 0788 2000     ... ... ... ... 
20000798:	0790 2000 0790 2000 0798 2000 0798 2000     ... ... ... ... 
200007a8:	07a0 2000 07a0 2000 07a8 2000 07a8 2000     ... ... ... ... 
200007b8:	07b0 2000 07b0 2000 07b8 2000 07b8 2000     ... ... ... ... 
200007c8:	07c0 2000 07c0 2000 07c8 2000 07c8 2000     ... ... ... ... 
200007d8:	07d0 2000 07d0 2000 07d8 2000 07d8 2000     ... ... ... ... 
200007e8:	07e0 2000 07e0 2000 07e8 2000 07e8 2000     ... ... ... ... 
200007f8:	07f0 2000 07f0 2000 07f8 2000 07f8 2000     ... ... ... ... 
20000808:	0800 2000 0800 2000 0808 2000 0808 2000     ... ... ... ... 
20000818:	0810 2000 0810 2000 0818 2000 0818 2000     ... ... ... ... 
20000828:	0820 2000 0820 2000 0828 2000 0828 2000      ..  .. (.. (.. 
20000838:	0830 2000 0830 2000 0838 2000 0838 2000     0.. 0.. 8.. 8.. 
20000848:	0840 2000 0840 2000 0848 2000 0848 2000     @.. @.. H.. H.. 
20000858:	0850 2000 0850 2000 0858 2000 0858 2000     P.. P.. X.. X.. 
20000868:	0860 2000 0860 2000 0868 2000 0868 2000     `.. `.. h.. h.. 
20000878:	0870 2000 0870 2000 0878 2000 0878 2000     p.. p.. x.. x.. 
20000888:	0880 2000 0880 2000 0888 2000 0888 2000     ... ... ... ... 
20000898:	0890 2000 0890 2000 0898 2000 0898 2000     ... ... ... ... 
200008a8:	08a0 2000 08a0 2000 08a8 2000 08a8 2000     ... ... ... ... 
200008b8:	08b0 2000 08b0 2000 08b8 2000 08b8 2000     ... ... ... ... 
200008c8:	08c0 2000 08c0 2000 08c8 2000 08c8 2000     ... ... ... ... 
200008d8:	08d0 2000 08d0 2000 08d8 2000 08d8 2000     ... ... ... ... 
200008e8:	08e0 2000 08e0 2000 08e8 2000 08e8 2000     ... ... ... ... 
200008f8:	08f0 2000 08f0 2000 08f8 2000 08f8 2000     ... ... ... ... 
20000908:	0900 2000 0900 2000 0908 2000 0908 2000     ... ... ... ... 
20000918:	0910 2000 0910 2000 0918 2000 0918 2000     ... ... ... ... 
20000928:	0920 2000 0920 2000 0928 2000 0928 2000      ..  .. (.. (.. 
20000938:	0930 2000 0930 2000 0938 2000 0938 2000     0.. 0.. 8.. 8.. 
20000948:	0940 2000 0940 2000 0948 2000 0948 2000     @.. @.. H.. H.. 
20000958:	0950 2000 0950 2000 0958 2000 0958 2000     P.. P.. X.. X.. 
20000968:	0960 2000 0960 2000 0968 2000 0968 2000     `.. `.. h.. h.. 
20000978:	0970 2000 0970 2000 0978 2000 0978 2000     p.. p.. x.. x.. 
20000988:	0980 2000 0980 2000 0988 2000 0988 2000     ... ... ... ... 
20000998:	0990 2000 0990 2000 0998 2000 0998 2000     ... ... ... ... 
200009a8:	09a0 2000 09a0 2000 09a8 2000 09a8 2000     ... ... ... ... 
200009b8:	09b0 2000 09b0 2000 09b8 2000 09b8 2000     ... ... ... ... 

200009c8 <__malloc_sbrk_base>:
200009c8:	ffff ffff                                   ....

200009cc <__malloc_trim_threshold>:
200009cc:	0000 0002                                   ....
