EN adder_top NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Pract1/bitAdder_top.vhd sub00/vhpl02 1670967207
EN bitadder NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Pract1/bitaAdder.vhd sub00/vhpl00 1670967205
AR bitadder structural C:/Users/Ivan/Documents/git/TSI_FPGA/Pract1/bitaAdder.vhd sub00/vhpl01 1670967206
