verilog-simulator is a variable defined in `verilog-mode.el'.<br/>Its value is<br/>"echo 'No verilog-simulator set, see \"M-x describe-variable verilog-simulator\"'"<br/><br/>Documentation:<br/>Program and arguments to use to interpret Verilog source.<br/>Depending on the `verilog-set-compile-command', this may be invoked when<br/>you type M-x compile.  When the compile completes, C-x ` will take<br/>you to the next lint error.<br/><br/>You can customize this variable.