fixed_rate	,	V_16
samsung_clk_register_div	,	F_20
"sclk_vpll"	,	L_16
"Exynos4x12"	,	L_12
exynos4x12_plls	,	V_35
exynos4210_apll_rates	,	V_30
"sclk_mpll"	,	L_14
samsung_clk_register_fixed_rate	,	F_11
ext_clk_match	,	V_25
id	,	V_11
ARRAY_SIZE	,	F_15
exynos4_clk_register_finpll	,	F_6
samsung_clk_init	,	F_14
clk	,	V_7
exynos4210_clk_save	,	V_22
exynos4_clk_regs	,	V_21
panic	,	F_13
EXYNOS4210	,	V_19
__func__	,	V_10
pr_err	,	F_9
"mout_vpllsrc"	,	L_8
"arm_clk"	,	L_17
samsung_clk_register_mux	,	F_17
epll	,	V_31
flags	,	V_14
exynos4210_div_clks	,	V_45
exynos4x12_mux_clks	,	V_48
exynos4_soc	,	V_17
device_node	,	V_3
exynos4x12_apll_rates	,	V_36
exynos4210_clk_init	,	F_24
exynos4_fixed_rate_ext_clks	,	V_24
xom	,	V_1
exynos4x12_gate_clks	,	V_50
samsung_clk_register_pll	,	F_19
exynos4_aliases	,	V_52
"%s: failed to lookup parent clock %s, assuming "	,	L_4
pr_info	,	F_23
exynos4_gate_clks	,	V_42
samsung_fixed_rate_clock	,	V_5
"fin_pll"	,	L_6
"samsung,exynos4210-chipid"	,	L_1
exynos4210_mux_early	,	V_26
exynos4_fixed_rate_clks	,	V_39
CLK_IS_ROOT	,	V_15
exynos4_clk_init	,	F_12
of_iomap	,	F_3
__init	,	T_2
samsung_clk_register_gate	,	F_21
"Exynos4210"	,	L_11
parent_name	,	V_9
rate_table	,	V_29
exynos4_get_xom	,	F_1
__iomem	,	T_1
EXYNOS4X12	,	V_53
vpll	,	V_33
exynos4x12_epll_rates	,	V_37
samsung_clk_register_alias	,	F_22
finpll_f	,	V_8
"fin_pll clock frequency is 24MHz\n"	,	L_5
fin_pll	,	V_12
exynos4x12_aliases	,	V_51
"sclk_epll"	,	L_15
clk_get_rate	,	F_10
"xxti"	,	L_3
"%s: failed to map registers\n"	,	L_7
"xusbxti"	,	L_2
"\tsclk_epll = %ld, sclk_vpll = %ld, arm_clk = %ld\n"	,	L_10
name	,	V_13
exynos4412_clk_init	,	F_25
"%s clocks: sclk_apll = %ld, sclk_mpll = %ld\n"	,	L_9
_get_rate	,	F_18
exynos4x12_vpll_rates	,	V_38
iounmap	,	F_5
np	,	V_4
apll	,	V_28
exynos4210_fixed_rate_clks	,	V_43
exynos4210_plls	,	V_27
exynos4210_mux_clks	,	V_44
exynos4x12_div_clks	,	V_49
exynos4x12_clk_save	,	V_23
fclk	,	V_6
exynos4_mux_clks	,	V_40
exynos4_div_clks	,	V_41
of_find_compatible_node	,	F_2
exynos4210_aliases	,	V_47
reg_base	,	V_18
clk_get	,	F_7
samsung_clk_of_register_fixed_ext	,	F_16
readl	,	F_4
exynos4210_epll_rates	,	V_32
nr_clks	,	V_20
"sclk_apll"	,	L_13
chipid_base	,	V_2
exynos4210_vpll_rates	,	V_34
IS_ERR	,	F_8
exynos4210_gate_clks	,	V_46
