<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p112" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_112{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_112{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_112{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_112{left:81px;bottom:979px;letter-spacing:-0.15px;}
#t5_112{left:142px;bottom:979px;letter-spacing:-0.17px;}
#t6_112{left:189px;bottom:979px;letter-spacing:-0.15px;}
#t7_112{left:429px;bottom:979px;letter-spacing:-0.14px;}
#t8_112{left:522px;bottom:979px;letter-spacing:-0.12px;}
#t9_112{left:522px;bottom:958px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ta_112{left:522px;bottom:936px;letter-spacing:-0.13px;}
#tb_112{left:522px;bottom:920px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tc_112{left:81px;bottom:895px;letter-spacing:-0.15px;}
#td_112{left:142px;bottom:895px;letter-spacing:-0.17px;}
#te_112{left:189px;bottom:895px;letter-spacing:-0.15px;}
#tf_112{left:429px;bottom:895px;letter-spacing:-0.16px;}
#tg_112{left:522px;bottom:895px;letter-spacing:-0.11px;}
#th_112{left:522px;bottom:874px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ti_112{left:81px;bottom:849px;letter-spacing:-0.18px;}
#tj_112{left:142px;bottom:849px;letter-spacing:-0.18px;}
#tk_112{left:188px;bottom:849px;letter-spacing:-0.15px;}
#tl_112{left:429px;bottom:849px;letter-spacing:-0.15px;}
#tm_112{left:522px;bottom:849px;letter-spacing:-0.12px;}
#tn_112{left:522px;bottom:828px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#to_112{left:81px;bottom:804px;letter-spacing:-0.17px;}
#tp_112{left:142px;bottom:804px;letter-spacing:-0.17px;}
#tq_112{left:188px;bottom:804px;letter-spacing:-0.16px;}
#tr_112{left:428px;bottom:804px;letter-spacing:-0.14px;}
#ts_112{left:522px;bottom:804px;letter-spacing:-0.12px;}
#tt_112{left:189px;bottom:779px;letter-spacing:-0.14px;}
#tu_112{left:522px;bottom:779px;letter-spacing:-0.14px;}
#tv_112{left:189px;bottom:755px;letter-spacing:-0.15px;}
#tw_112{left:522px;bottom:755px;letter-spacing:-0.12px;}
#tx_112{left:522px;bottom:733px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#ty_112{left:522px;bottom:716px;letter-spacing:-0.12px;}
#tz_112{left:522px;bottom:700px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t10_112{left:522px;bottom:683px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_112{left:189px;bottom:658px;letter-spacing:-0.14px;}
#t12_112{left:522px;bottom:658px;letter-spacing:-0.11px;}
#t13_112{left:522px;bottom:637px;letter-spacing:-0.1px;word-spacing:-0.25px;}
#t14_112{left:522px;bottom:620px;letter-spacing:-0.12px;}
#t15_112{left:522px;bottom:603px;letter-spacing:-0.12px;}
#t16_112{left:522px;bottom:587px;letter-spacing:-0.1px;}
#t17_112{left:189px;bottom:562px;letter-spacing:-0.12px;}
#t18_112{left:522px;bottom:562px;letter-spacing:-0.14px;}
#t19_112{left:81px;bottom:538px;letter-spacing:-0.14px;}
#t1a_112{left:142px;bottom:538px;letter-spacing:-0.18px;}
#t1b_112{left:189px;bottom:538px;letter-spacing:-0.16px;}
#t1c_112{left:429px;bottom:538px;letter-spacing:-0.15px;}
#t1d_112{left:522px;bottom:538px;letter-spacing:-0.12px;}
#t1e_112{left:81px;bottom:513px;letter-spacing:-0.14px;}
#t1f_112{left:142px;bottom:513px;letter-spacing:-0.18px;}
#t1g_112{left:189px;bottom:513px;letter-spacing:-0.16px;}
#t1h_112{left:429px;bottom:513px;letter-spacing:-0.15px;}
#t1i_112{left:522px;bottom:513px;letter-spacing:-0.12px;}
#t1j_112{left:81px;bottom:489px;letter-spacing:-0.16px;}
#t1k_112{left:142px;bottom:489px;letter-spacing:-0.18px;}
#t1l_112{left:189px;bottom:489px;letter-spacing:-0.14px;}
#t1m_112{left:429px;bottom:489px;letter-spacing:-0.13px;}
#t1n_112{left:522px;bottom:489px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1o_112{left:81px;bottom:464px;letter-spacing:-0.17px;}
#t1p_112{left:142px;bottom:464px;letter-spacing:-0.18px;}
#t1q_112{left:189px;bottom:464px;letter-spacing:-0.14px;}
#t1r_112{left:429px;bottom:464px;letter-spacing:-0.14px;}
#t1s_112{left:522px;bottom:464px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_112{left:522px;bottom:443px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1u_112{left:80px;bottom:419px;letter-spacing:-0.15px;}
#t1v_112{left:142px;bottom:419px;letter-spacing:-0.17px;}
#t1w_112{left:189px;bottom:419px;letter-spacing:-0.15px;}
#t1x_112{left:428px;bottom:419px;letter-spacing:-0.14px;}
#t1y_112{left:522px;bottom:419px;letter-spacing:-0.11px;}
#t1z_112{left:522px;bottom:397px;letter-spacing:-0.11px;}
#t20_112{left:522px;bottom:380px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#t21_112{left:522px;bottom:364px;letter-spacing:-0.11px;}
#t22_112{left:81px;bottom:339px;letter-spacing:-0.18px;}
#t23_112{left:142px;bottom:339px;letter-spacing:-0.18px;}
#t24_112{left:189px;bottom:339px;letter-spacing:-0.14px;}
#t25_112{left:429px;bottom:339px;letter-spacing:-0.14px;}
#t26_112{left:522px;bottom:339px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_112{left:522px;bottom:318px;letter-spacing:-0.11px;}
#t28_112{left:522px;bottom:301px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t29_112{left:522px;bottom:284px;letter-spacing:-0.11px;}
#t2a_112{left:522px;bottom:267px;letter-spacing:-0.11px;}
#t2b_112{left:81px;bottom:243px;letter-spacing:-0.16px;}
#t2c_112{left:142px;bottom:243px;letter-spacing:-0.18px;}
#t2d_112{left:189px;bottom:243px;letter-spacing:-0.15px;}
#t2e_112{left:429px;bottom:243px;letter-spacing:-0.14px;}
#t2f_112{left:522px;bottom:243px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2g_112{left:81px;bottom:218px;letter-spacing:-0.16px;}
#t2h_112{left:142px;bottom:218px;letter-spacing:-0.18px;}
#t2i_112{left:189px;bottom:218px;letter-spacing:-0.15px;}
#t2j_112{left:429px;bottom:218px;letter-spacing:-0.14px;}
#t2k_112{left:522px;bottom:218px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2l_112{left:81px;bottom:194px;letter-spacing:-0.17px;}
#t2m_112{left:142px;bottom:194px;letter-spacing:-0.17px;}
#t2n_112{left:189px;bottom:194px;letter-spacing:-0.15px;}
#t2o_112{left:429px;bottom:194px;letter-spacing:-0.14px;}
#t2p_112{left:522px;bottom:194px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2q_112{left:81px;bottom:169px;letter-spacing:-0.17px;}
#t2r_112{left:142px;bottom:169px;letter-spacing:-0.17px;}
#t2s_112{left:189px;bottom:169px;letter-spacing:-0.15px;}
#t2t_112{left:429px;bottom:169px;letter-spacing:-0.14px;}
#t2u_112{left:522px;bottom:169px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2v_112{left:81px;bottom:145px;letter-spacing:-0.17px;}
#t2w_112{left:142px;bottom:145px;letter-spacing:-0.17px;}
#t2x_112{left:189px;bottom:145px;letter-spacing:-0.15px;}
#t2y_112{left:429px;bottom:145px;letter-spacing:-0.14px;}
#t2z_112{left:522px;bottom:145px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t30_112{left:81px;bottom:121px;letter-spacing:-0.17px;}
#t31_112{left:142px;bottom:121px;letter-spacing:-0.17px;}
#t32_112{left:189px;bottom:121px;letter-spacing:-0.15px;}
#t33_112{left:429px;bottom:121px;letter-spacing:-0.14px;}
#t34_112{left:522px;bottom:121px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t35_112{left:86px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t36_112{left:166px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t37_112{left:391px;bottom:1068px;letter-spacing:0.12px;}
#t38_112{left:473px;bottom:1068px;letter-spacing:0.12px;}
#t39_112{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t3a_112{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t3b_112{left:222px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3c_112{left:450px;bottom:1028px;letter-spacing:-0.14px;}
#t3d_112{left:637px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t3e_112{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t3f_112{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_112{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_112{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_112{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_112{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_112{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts112" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg112Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg112" style="-webkit-user-select: none;"><object width="935" height="1210" data="112/112.svg" type="image/svg+xml" id="pdf112" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_112" class="t s1_112">2-96 </span><span id="t2_112" class="t s1_112">Vol. 4 </span>
<span id="t3_112" class="t s2_112">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_112" class="t s3_112">19AH </span><span id="t5_112" class="t s3_112">410 </span><span id="t6_112" class="t s3_112">IA32_CLOCK_MODULATION </span><span id="t7_112" class="t s3_112">Core </span><span id="t8_112" class="t s3_112">Clock Modulation (R/W) </span>
<span id="t9_112" class="t s3_112">See Table 2-2. </span>
<span id="ta_112" class="t s3_112">IA32_CLOCK_MODULATION MSR was originally named </span>
<span id="tb_112" class="t s3_112">IA32_THERM_CONTROL MSR. </span>
<span id="tc_112" class="t s3_112">19BH </span><span id="td_112" class="t s3_112">411 </span><span id="te_112" class="t s3_112">IA32_THERM_INTERRUPT </span><span id="tf_112" class="t s3_112">Core </span><span id="tg_112" class="t s3_112">Thermal Interrupt Control (R/W) </span>
<span id="th_112" class="t s3_112">See Table 2-2. </span>
<span id="ti_112" class="t s3_112">19CH </span><span id="tj_112" class="t s3_112">412 </span><span id="tk_112" class="t s3_112">IA32_THERM_STATUS </span><span id="tl_112" class="t s3_112">Core </span><span id="tm_112" class="t s3_112">Thermal Monitor Status (R/W) </span>
<span id="tn_112" class="t s3_112">See Table 2-2. </span>
<span id="to_112" class="t s3_112">1A2H </span><span id="tp_112" class="t s3_112">418 </span><span id="tq_112" class="t s3_112">MSR_TEMPERATURE_TARGET </span><span id="tr_112" class="t s3_112">Package </span><span id="ts_112" class="t s3_112">Temperature Target </span>
<span id="tt_112" class="t s3_112">15:0 </span><span id="tu_112" class="t s3_112">Reserved </span>
<span id="tv_112" class="t s3_112">23:16 </span><span id="tw_112" class="t s3_112">Temperature Target (R) </span>
<span id="tx_112" class="t s3_112">The default thermal throttling or PROCHOT# activation </span>
<span id="ty_112" class="t s3_112">temperature in degrees C. The effective temperature </span>
<span id="tz_112" class="t s3_112">for thermal throttling or PROCHOT# activation is </span>
<span id="t10_112" class="t s3_112">“Temperature Target” + “Target Offset”. </span>
<span id="t11_112" class="t s3_112">29:24 </span><span id="t12_112" class="t s3_112">Target Offset (R/W) </span>
<span id="t13_112" class="t s3_112">Specifies an offset in degrees C to adjust the throttling </span>
<span id="t14_112" class="t s3_112">and PROCHOT# activation temperature from the </span>
<span id="t15_112" class="t s3_112">default target specified in TEMPERATURE_TARGET </span>
<span id="t16_112" class="t s3_112">(bits 23:16). </span>
<span id="t17_112" class="t s3_112">63:30 </span><span id="t18_112" class="t s3_112">Reserved </span>
<span id="t19_112" class="t s3_112">1A6H </span><span id="t1a_112" class="t s3_112">422 </span><span id="t1b_112" class="t s3_112">MSR_OFFCORE_RSP_0 </span><span id="t1c_112" class="t s3_112">Module </span><span id="t1d_112" class="t s3_112">Offcore Response Event Select Register (R/W) </span>
<span id="t1e_112" class="t s3_112">1A7H </span><span id="t1f_112" class="t s3_112">423 </span><span id="t1g_112" class="t s3_112">MSR_OFFCORE_RSP_1 </span><span id="t1h_112" class="t s3_112">Module </span><span id="t1i_112" class="t s3_112">Offcore Response Event Select Register (R/W) </span>
<span id="t1j_112" class="t s3_112">1B0H </span><span id="t1k_112" class="t s3_112">432 </span><span id="t1l_112" class="t s3_112">IA32_ENERGY_PERF_BIAS </span><span id="t1m_112" class="t s3_112">Core </span><span id="t1n_112" class="t s3_112">See Table 2-2. </span>
<span id="t1o_112" class="t s3_112">1D9H </span><span id="t1p_112" class="t s3_112">473 </span><span id="t1q_112" class="t s3_112">IA32_DEBUGCTL </span><span id="t1r_112" class="t s3_112">Core </span><span id="t1s_112" class="t s3_112">Debug Control (R/W) </span>
<span id="t1t_112" class="t s3_112">See Table 2-2. </span>
<span id="t1u_112" class="t s3_112">1DDH </span><span id="t1v_112" class="t s3_112">477 </span><span id="t1w_112" class="t s3_112">MSR_LER_FROM_LIP </span><span id="t1x_112" class="t s3_112">Core </span><span id="t1y_112" class="t s3_112">Last Exception Record From Linear IP (R/W) </span>
<span id="t1z_112" class="t s3_112">Contains a pointer to the last branch instruction that </span>
<span id="t20_112" class="t s3_112">the processor executed prior to the last exception that </span>
<span id="t21_112" class="t s3_112">was generated or the last interrupt that was handled. </span>
<span id="t22_112" class="t s3_112">1DEH </span><span id="t23_112" class="t s3_112">478 </span><span id="t24_112" class="t s3_112">MSR_LER_TO_LIP </span><span id="t25_112" class="t s3_112">Core </span><span id="t26_112" class="t s3_112">Last Exception Record To Linear IP (R/W) </span>
<span id="t27_112" class="t s3_112">This area contains a pointer to the target of the last </span>
<span id="t28_112" class="t s3_112">branch instruction that the processor executed prior to </span>
<span id="t29_112" class="t s3_112">the last exception that was generated or the last </span>
<span id="t2a_112" class="t s3_112">interrupt that was handled. </span>
<span id="t2b_112" class="t s3_112">1F2H </span><span id="t2c_112" class="t s3_112">498 </span><span id="t2d_112" class="t s3_112">IA32_SMRR_PHYSBASE </span><span id="t2e_112" class="t s3_112">Core </span><span id="t2f_112" class="t s3_112">See Table 2-2. </span>
<span id="t2g_112" class="t s3_112">1F3H </span><span id="t2h_112" class="t s3_112">499 </span><span id="t2i_112" class="t s3_112">IA32_SMRR_PHYSMASK </span><span id="t2j_112" class="t s3_112">Core </span><span id="t2k_112" class="t s3_112">See Table 2-2. </span>
<span id="t2l_112" class="t s3_112">200H </span><span id="t2m_112" class="t s3_112">512 </span><span id="t2n_112" class="t s3_112">IA32_MTRR_PHYSBASE0 </span><span id="t2o_112" class="t s3_112">Core </span><span id="t2p_112" class="t s3_112">See Table 2-2. </span>
<span id="t2q_112" class="t s3_112">201H </span><span id="t2r_112" class="t s3_112">513 </span><span id="t2s_112" class="t s3_112">IA32_MTRR_PHYSMASK0 </span><span id="t2t_112" class="t s3_112">Core </span><span id="t2u_112" class="t s3_112">See Table 2-2. </span>
<span id="t2v_112" class="t s3_112">202H </span><span id="t2w_112" class="t s3_112">514 </span><span id="t2x_112" class="t s3_112">IA32_MTRR_PHYSBASE1 </span><span id="t2y_112" class="t s3_112">Core </span><span id="t2z_112" class="t s3_112">See Table 2-2. </span>
<span id="t30_112" class="t s3_112">203H </span><span id="t31_112" class="t s3_112">515 </span><span id="t32_112" class="t s3_112">IA32_MTRR_PHYSMASK1 </span><span id="t33_112" class="t s3_112">Core </span><span id="t34_112" class="t s3_112">See Table 2-2. </span>
<span id="t35_112" class="t s4_112">Table 2-6. </span><span id="t36_112" class="t s4_112">MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom® </span>
<span id="t37_112" class="t s4_112">Processors </span><span id="t38_112" class="t s4_112">(Contd.) </span>
<span id="t39_112" class="t s5_112">Register </span>
<span id="t3a_112" class="t s5_112">Address </span><span id="t3b_112" class="t s5_112">Register Name / Bit Fields </span><span id="t3c_112" class="t s5_112">Scope </span><span id="t3d_112" class="t s5_112">Bit Description </span>
<span id="t3e_112" class="t s5_112">Hex </span><span id="t3f_112" class="t s5_112">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
