Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May  1 14:11:02 2025
| Host         : AuraLios_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Fetch_Inst_Code_timing_summary_routed.rpt -pb Fetch_Inst_Code_timing_summary_routed.pb -rpx Fetch_Inst_Code_timing_summary_routed.rpx -warn_on_violation
| Design       : Fetch_Inst_Code
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: mclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.996        0.000                      0                   18        0.274        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.996        0.000                      0                   18        0.274        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 Seg_Display_ins/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/which_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.589ns (29.756%)  route 1.390ns (70.244%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 8.801 - 5.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.429     4.130    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.379     4.509 r  Seg_Display_ins/count_reg[11]/Q
                         net (fo=2, routed)           1.058     5.567    Seg_Display_ins/count_reg[11]
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.105     5.672 r  Seg_Display_ins/which[2]_i_2/O
                         net (fo=3, routed)           0.332     6.004    Seg_Display_ins/which[2]_i_2_n_0
    SLICE_X1Y117         LUT6 (Prop_lut6_I4_O)        0.105     6.109 r  Seg_Display_ins/which[0]_i_1/O
                         net (fo=1, routed)           0.000     6.109    Seg_Display_ins/which[0]_i_1_n_0
    SLICE_X1Y117         FDRE                                         r  Seg_Display_ins/which_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772     5.772 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.477 f  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.324     8.801    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X1Y117         FDRE                                         r  Seg_Display_ins/which_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.306     9.107    
                         clock uncertainty           -0.035     9.071    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.034     9.105    Seg_Display_ins/which_reg[0]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             2.997ns  (required time - arrival time)
  Source:                 Seg_Display_ins/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/which_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.589ns (29.759%)  route 1.390ns (70.241%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 8.800 - 5.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.429     4.130    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.379     4.509 r  Seg_Display_ins/count_reg[11]/Q
                         net (fo=2, routed)           1.058     5.567    Seg_Display_ins/count_reg[11]
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.105     5.672 r  Seg_Display_ins/which[2]_i_2/O
                         net (fo=3, routed)           0.332     6.004    Seg_Display_ins/which[2]_i_2_n_0
    SLICE_X1Y118         LUT5 (Prop_lut5_I1_O)        0.105     6.109 r  Seg_Display_ins/which[1]_i_1/O
                         net (fo=1, routed)           0.000     6.109    Seg_Display_ins/which[1]_i_1_n_0
    SLICE_X1Y118         FDRE                                         r  Seg_Display_ins/which_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772     5.772 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.477 f  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.323     8.800    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  Seg_Display_ins/which_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.306     9.106    
                         clock uncertainty           -0.035     9.070    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)        0.036     9.106    Seg_Display_ins/which_reg[1]
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  2.997    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 Seg_Display_ins/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/which_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.589ns (29.820%)  route 1.386ns (70.180%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 8.800 - 5.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.429     4.130    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.379     4.509 r  Seg_Display_ins/count_reg[11]/Q
                         net (fo=2, routed)           1.058     5.567    Seg_Display_ins/count_reg[11]
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.105     5.672 r  Seg_Display_ins/which[2]_i_2/O
                         net (fo=3, routed)           0.328     6.000    Seg_Display_ins/which[2]_i_2_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I2_O)        0.105     6.105 r  Seg_Display_ins/which[2]_i_1/O
                         net (fo=1, routed)           0.000     6.105    Seg_Display_ins/which[2]_i_1_n_0
    SLICE_X1Y118         FDRE                                         r  Seg_Display_ins/which_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772     5.772 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.477 f  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.323     8.800    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X1Y118         FDRE                                         r  Seg_Display_ins/which_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.306     9.106    
                         clock uncertainty           -0.035     9.070    
    SLICE_X1Y118         FDRE (Setup_fdre_C_D)        0.034     9.104    Seg_Display_ins/which_reg[2]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 Seg_Display_ins/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 1.277ns (66.535%)  route 0.642ns (33.465%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.431     4.132    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  Seg_Display_ins/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.379     4.511 r  Seg_Display_ins/count_reg[3]/Q
                         net (fo=2, routed)           0.642     5.153    Seg_Display_ins/count_reg[3]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     5.590 r  Seg_Display_ins/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.590    Seg_Display_ins/count_reg[0]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.688 r  Seg_Display_ins/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.688    Seg_Display_ins/count_reg[4]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.786 r  Seg_Display_ins/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.786    Seg_Display_ins/count_reg[8]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.051 r  Seg_Display_ins/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.051    Seg_Display_ins/count_reg[12]_i_1_n_6
    SLICE_X0Y120         FDRE                                         r  Seg_Display_ins/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.321    13.798    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  Seg_Display_ins/count_reg[13]/C
                         clock pessimism              0.306    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.059    14.127    Seg_Display_ins/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.141ns  (required time - arrival time)
  Source:                 Seg_Display_ins/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 1.212ns (65.362%)  route 0.642ns (34.638%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.431     4.132    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  Seg_Display_ins/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.379     4.511 r  Seg_Display_ins/count_reg[3]/Q
                         net (fo=2, routed)           0.642     5.153    Seg_Display_ins/count_reg[3]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     5.590 r  Seg_Display_ins/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.590    Seg_Display_ins/count_reg[0]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.688 r  Seg_Display_ins/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.688    Seg_Display_ins/count_reg[4]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.786 r  Seg_Display_ins/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.786    Seg_Display_ins/count_reg[8]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.986 r  Seg_Display_ins/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.986    Seg_Display_ins/count_reg[12]_i_1_n_5
    SLICE_X0Y120         FDRE                                         r  Seg_Display_ins/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.321    13.798    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  Seg_Display_ins/count_reg[14]/C
                         clock pessimism              0.306    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.059    14.127    Seg_Display_ins/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                  8.141    

Slack (MET) :             8.160ns  (required time - arrival time)
  Source:                 Seg_Display_ins/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 1.193ns (65.003%)  route 0.642ns (34.997%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.431     4.132    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  Seg_Display_ins/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.379     4.511 r  Seg_Display_ins/count_reg[3]/Q
                         net (fo=2, routed)           0.642     5.153    Seg_Display_ins/count_reg[3]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     5.590 r  Seg_Display_ins/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.590    Seg_Display_ins/count_reg[0]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.688 r  Seg_Display_ins/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.688    Seg_Display_ins/count_reg[4]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.786 r  Seg_Display_ins/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.786    Seg_Display_ins/count_reg[8]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.967 r  Seg_Display_ins/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.967    Seg_Display_ins/count_reg[12]_i_1_n_7
    SLICE_X0Y120         FDRE                                         r  Seg_Display_ins/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.321    13.798    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  Seg_Display_ins/count_reg[12]/C
                         clock pessimism              0.306    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.059    14.127    Seg_Display_ins/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  8.160    

Slack (MET) :             8.175ns  (required time - arrival time)
  Source:                 Seg_Display_ins/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 1.179ns (64.734%)  route 0.642ns (35.266%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 13.799 - 10.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.431     4.132    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  Seg_Display_ins/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.379     4.511 r  Seg_Display_ins/count_reg[3]/Q
                         net (fo=2, routed)           0.642     5.153    Seg_Display_ins/count_reg[3]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     5.590 r  Seg_Display_ins/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.590    Seg_Display_ins/count_reg[0]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.688 r  Seg_Display_ins/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.688    Seg_Display_ins/count_reg[4]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.953 r  Seg_Display_ins/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.953    Seg_Display_ins/count_reg[8]_i_1_n_6
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.322    13.799    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[9]/C
                         clock pessimism              0.306    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.059    14.128    Seg_Display_ins/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.128    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                                  8.175    

Slack (MET) :             8.180ns  (required time - arrival time)
  Source:                 Seg_Display_ins/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 1.174ns (64.637%)  route 0.642ns (35.363%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 13.799 - 10.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.431     4.132    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  Seg_Display_ins/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.379     4.511 r  Seg_Display_ins/count_reg[3]/Q
                         net (fo=2, routed)           0.642     5.153    Seg_Display_ins/count_reg[3]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     5.590 r  Seg_Display_ins/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.590    Seg_Display_ins/count_reg[0]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.688 r  Seg_Display_ins/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.688    Seg_Display_ins/count_reg[4]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.948 r  Seg_Display_ins/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.948    Seg_Display_ins/count_reg[8]_i_1_n_4
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.322    13.799    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[11]/C
                         clock pessimism              0.306    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.059    14.128    Seg_Display_ins/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.128    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  8.180    

Slack (MET) :             8.240ns  (required time - arrival time)
  Source:                 Seg_Display_ins/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 1.114ns (63.429%)  route 0.642ns (36.571%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 13.799 - 10.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.431     4.132    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  Seg_Display_ins/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.379     4.511 r  Seg_Display_ins/count_reg[3]/Q
                         net (fo=2, routed)           0.642     5.153    Seg_Display_ins/count_reg[3]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     5.590 r  Seg_Display_ins/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.590    Seg_Display_ins/count_reg[0]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.688 r  Seg_Display_ins/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.688    Seg_Display_ins/count_reg[4]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.888 r  Seg_Display_ins/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.888    Seg_Display_ins/count_reg[8]_i_1_n_5
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.322    13.799    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[10]/C
                         clock pessimism              0.306    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.059    14.128    Seg_Display_ins/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.128    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                  8.240    

Slack (MET) :             8.259ns  (required time - arrival time)
  Source:                 Seg_Display_ins/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 1.095ns (63.029%)  route 0.642ns (36.971%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 13.799 - 10.000 ) 
    Source Clock Delay      (SCD):    4.132ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.431     4.132    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  Seg_Display_ins/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.379     4.511 r  Seg_Display_ins/count_reg[3]/Q
                         net (fo=2, routed)           0.642     5.153    Seg_Display_ins/count_reg[3]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     5.590 r  Seg_Display_ins/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.590    Seg_Display_ins/count_reg[0]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.688 r  Seg_Display_ins/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.688    Seg_Display_ins/count_reg[4]_i_1_n_0
    SLICE_X0Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.869 r  Seg_Display_ins/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.869    Seg_Display_ins/count_reg[8]_i_1_n_7
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.322    13.799    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[8]/C
                         clock pessimism              0.306    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X0Y119         FDRE (Setup_fdre_C_D)        0.059    14.128    Seg_Display_ins/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.128    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  8.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Seg_Display_ins/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.252ns (66.407%)  route 0.127ns (33.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.459    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  Seg_Display_ins/count_reg[10]/Q
                         net (fo=2, routed)           0.127     1.728    Seg_Display_ins/count_reg[10]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  Seg_Display_ins/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    Seg_Display_ins/count_reg[8]_i_1_n_5
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     1.977    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[10]/C
                         clock pessimism             -0.517     1.459    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.105     1.564    Seg_Display_ins/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Seg_Display_ins/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.591     1.460    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Seg_Display_ins/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  Seg_Display_ins/count_reg[6]/Q
                         net (fo=2, routed)           0.128     1.729    Seg_Display_ins/count_reg[6]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  Seg_Display_ins/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    Seg_Display_ins/count_reg[4]_i_1_n_5
    SLICE_X0Y118         FDRE                                         r  Seg_Display_ins/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.862     1.978    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Seg_Display_ins/count_reg[6]/C
                         clock pessimism             -0.517     1.460    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105     1.565    Seg_Display_ins/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Seg_Display_ins/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.458    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  Seg_Display_ins/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  Seg_Display_ins/count_reg[14]/Q
                         net (fo=2, routed)           0.129     1.729    Seg_Display_ins/count_reg[14]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  Seg_Display_ins/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    Seg_Display_ins/count_reg[12]_i_1_n_5
    SLICE_X0Y120         FDRE                                         r  Seg_Display_ins/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     1.976    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  Seg_Display_ins/count_reg[14]/C
                         clock pessimism             -0.517     1.458    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.105     1.563    Seg_Display_ins/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 Seg_Display_ins/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.252ns (64.628%)  route 0.138ns (35.372%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.592     1.461    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  Seg_Display_ins/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  Seg_Display_ins/count_reg[2]/Q
                         net (fo=3, routed)           0.138     1.740    Seg_Display_ins/count_reg[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  Seg_Display_ins/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    Seg_Display_ins/count_reg[0]_i_1_n_5
    SLICE_X0Y117         FDRE                                         r  Seg_Display_ins/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.863     1.979    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  Seg_Display_ins/count_reg[2]/C
                         clock pessimism             -0.517     1.461    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105     1.566    Seg_Display_ins/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Seg_Display_ins/which_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/which_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.385ns  (logic 0.191ns (49.648%)  route 0.194ns (50.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 6.979 - 5.000 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 6.461 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     5.199 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.870 f  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.592     6.461    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X1Y117         FDRE                                         r  Seg_Display_ins/which_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.146     6.607 r  Seg_Display_ins/which_reg[0]/Q
                         net (fo=12, routed)          0.194     6.801    Seg_Display_ins/which_OBUF[0]
    SLICE_X1Y117         LUT6 (Prop_lut6_I5_O)        0.045     6.846 r  Seg_Display_ins/which[0]_i_1/O
                         net (fo=1, routed)           0.000     6.846    Seg_Display_ins/which[0]_i_1_n_0
    SLICE_X1Y117         FDRE                                         r  Seg_Display_ins/which_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     5.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.116 f  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.863     6.979    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X1Y117         FDRE                                         r  Seg_Display_ins/which_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.517     6.461    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.098     6.559    Seg_Display_ins/which_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.559    
                         arrival time                           6.846    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 Seg_Display_ins/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.285ns (69.094%)  route 0.127ns (30.906%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.459    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  Seg_Display_ins/count_reg[10]/Q
                         net (fo=2, routed)           0.127     1.728    Seg_Display_ins/count_reg[10]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.872 r  Seg_Display_ins/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    Seg_Display_ins/count_reg[8]_i_1_n_4
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     1.977    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  Seg_Display_ins/count_reg[11]/C
                         clock pessimism             -0.517     1.459    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.105     1.564    Seg_Display_ins/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 Seg_Display_ins/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.285ns (68.989%)  route 0.128ns (31.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.591     1.460    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Seg_Display_ins/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  Seg_Display_ins/count_reg[6]/Q
                         net (fo=2, routed)           0.128     1.729    Seg_Display_ins/count_reg[6]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.873 r  Seg_Display_ins/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    Seg_Display_ins/count_reg[4]_i_1_n_4
    SLICE_X0Y118         FDRE                                         r  Seg_Display_ins/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.862     1.978    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Seg_Display_ins/count_reg[7]/C
                         clock pessimism             -0.517     1.460    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105     1.565    Seg_Display_ins/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 Seg_Display_ins/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.285ns (67.388%)  route 0.138ns (32.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.592     1.461    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  Seg_Display_ins/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  Seg_Display_ins/count_reg[2]/Q
                         net (fo=3, routed)           0.138     1.740    Seg_Display_ins/count_reg[2]
    SLICE_X0Y117         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  Seg_Display_ins/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    Seg_Display_ins/count_reg[0]_i_1_n_4
    SLICE_X0Y117         FDRE                                         r  Seg_Display_ins/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.863     1.979    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  Seg_Display_ins/count_reg[3]/C
                         clock pessimism             -0.517     1.461    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.105     1.566    Seg_Display_ins/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 Seg_Display_ins/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.251ns (57.497%)  route 0.186ns (42.503%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.458    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  Seg_Display_ins/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  Seg_Display_ins/count_reg[13]/Q
                         net (fo=2, routed)           0.186     1.785    Seg_Display_ins/count_reg[13]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.895 r  Seg_Display_ins/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.895    Seg_Display_ins/count_reg[12]_i_1_n_6
    SLICE_X0Y120         FDRE                                         r  Seg_Display_ins/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     1.976    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  Seg_Display_ins/count_reg[13]/C
                         clock pessimism             -0.517     1.458    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.105     1.563    Seg_Display_ins/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 Seg_Display_ins/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg_Display_ins/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.251ns (57.415%)  route 0.186ns (42.585%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.591     1.460    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Seg_Display_ins/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  Seg_Display_ins/count_reg[5]/Q
                         net (fo=2, routed)           0.186     1.787    Seg_Display_ins/count_reg[5]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.897 r  Seg_Display_ins/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.897    Seg_Display_ins/count_reg[4]_i_1_n_6
    SLICE_X0Y118         FDRE                                         r  Seg_Display_ins/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.862     1.978    Seg_Display_ins/clk_IBUF_BUFG
    SLICE_X0Y118         FDRE                                         r  Seg_Display_ins/count_reg[5]/C
                         clock pessimism             -0.517     1.460    
    SLICE_X0Y118         FDRE (Hold_fdre_C_D)         0.105     1.565    Seg_Display_ins/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y119    Seg_Display_ins/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y119    Seg_Display_ins/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y120    Seg_Display_ins/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y120    Seg_Display_ins/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y120    Seg_Display_ins/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y117    Seg_Display_ins/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y117    Seg_Display_ins/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y117    Seg_Display_ins/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y118    Seg_Display_ins/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y119    Seg_Display_ins/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y119    Seg_Display_ins/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y118    Seg_Display_ins/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y118    Seg_Display_ins/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y118    Seg_Display_ins/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y118    Seg_Display_ins/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y119    Seg_Display_ins/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y119    Seg_Display_ins/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    Seg_Display_ins/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    Seg_Display_ins/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y118    Seg_Display_ins/which_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y118    Seg_Display_ins/which_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y119    Seg_Display_ins/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y119    Seg_Display_ins/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    Seg_Display_ins/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    Seg_Display_ins/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    Seg_Display_ins/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y117    Seg_Display_ins/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y117    Seg_Display_ins/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y117    Seg_Display_ins/count_reg[2]/C



