<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v</a>
time_elapsed: 0.092s
ram usage: 11548 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:16</a>: Operator SUB expects 10 bits on the RHS, but RHS&#39;s CONST &#39;3&#39;h5&#39; generates 3 bits.
                                                                                                              : ... In instance up3down5
 cnt_dn = count_out - 3&#39;b 101;
                    ^
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:17</a>: Operator ADD expects 10 bits on the RHS, but RHS&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                                              : ... In instance up3down5
 cnt_up = count_out + 2&#39;b 11;
                    ^
%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:21</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;cnt_dn&#39; generates 10 bits.
                                                                                                              : ... In instance up3down5
  2&#39;b 01 : count_nxt = cnt_dn;
                     ^
%Warning-WIDTH: <a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:22</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;cnt_up&#39; generates 10 bits.
                                                                                                              : ... In instance up3down5
  2&#39;b 10 : count_nxt = cnt_up;
                     ^

</pre>
</body>