Search.setIndex({"docnames": ["index", "userdoc/environment_setup/documents/VScode_setup", "userdoc/environment_setup/documents/linux_setup", "userdoc/environment_setup/documents/setup_verification", "userdoc/environment_setup/documents/ssd_setup", "userdoc/environment_setup/documents/windows_setup", "userdoc/environment_setup/environment_setup", "userdoc/faqs/faqs", "userdoc/fundamentals/fundamentals", "userdoc/fundamentals/lessons/build_process", "userdoc/fundamentals/lessons/cmsis_register", "userdoc/fundamentals/lessons/introduction", "userdoc/fundamentals/lessons/stm32f411_overview", "userdoc/fundamentals/lessons/vmodel", "userdoc/glossary/glossary", "userdoc/introduction/introduction", "userdoc/lessons/interns/adna-njuhovic/Clock", "userdoc/lessons/interns/adna-njuhovic/GPIO", "userdoc/lessons/interns/adna-njuhovic/Timer", "userdoc/lessons/interns/adna-njuhovic/USART", "userdoc/lessons/interns/adna-njuhovic/lessons", "userdoc/lessons/interns/adna-njuhovic/stm32overview", "userdoc/lessons/interns/adna-njuhovic/vmodel", "userdoc/lessons/interns/demir-hasicic/Clock_initialization", "userdoc/lessons/interns/demir-hasicic/GPIO", "userdoc/lessons/interns/demir-hasicic/Timer", "userdoc/lessons/interns/demir-hasicic/USART", "userdoc/lessons/interns/demir-hasicic/lessons", "userdoc/lessons/interns/demir-hasicic/stm32overview", "userdoc/lessons/interns/demir-hasicic/vmodel", "userdoc/lessons/interns/emina-mesic/ClockInitOverview", "userdoc/lessons/interns/emina-mesic/GPIOoverview", "userdoc/lessons/interns/emina-mesic/USARToverview", "userdoc/lessons/interns/emina-mesic/lessons", "userdoc/lessons/interns/emina-mesic/stm32overview", "userdoc/lessons/interns/emina-mesic/timerOverview", "userdoc/lessons/interns/emina-mesic/vmodel", "userdoc/lessons/interns/lamija-fatic/Clock", "userdoc/lessons/interns/lamija-fatic/GPIO", "userdoc/lessons/interns/lamija-fatic/STM32F411MCU", "userdoc/lessons/interns/lamija-fatic/USART", "userdoc/lessons/interns/lamija-fatic/lessons", "userdoc/lessons/interns/lamija-fatic/timer", "userdoc/lessons/interns/lamija-fatic/v-model", "userdoc/lessons/interns/lessons", "userdoc/lessons/interns/muhibija-kavazovic/Clock", "userdoc/lessons/interns/muhibija-kavazovic/GPIO", "userdoc/lessons/interns/muhibija-kavazovic/Timer", "userdoc/lessons/interns/muhibija-kavazovic/USART", "userdoc/lessons/interns/muhibija-kavazovic/lessons", "userdoc/lessons/interns/muhibija-kavazovic/stm32f411", "userdoc/lessons/interns/muhibija-kavazovic/vmodel", "userdoc/lessons/interns/semin-murtic/Clock", "userdoc/lessons/interns/semin-murtic/GPIO", "userdoc/lessons/interns/semin-murtic/STM32F411", "userdoc/lessons/interns/semin-murtic/Timer", "userdoc/lessons/interns/semin-murtic/USART", "userdoc/lessons/interns/semin-murtic/V-Model", "userdoc/lessons/interns/semin-murtic/lessons", "userdoc/lessons/interns/tarik-sinanovic/clockinitialization", "userdoc/lessons/interns/tarik-sinanovic/gpio", "userdoc/lessons/interns/tarik-sinanovic/lessons", "userdoc/lessons/interns/tarik-sinanovic/stm32overview", "userdoc/lessons/interns/tarik-sinanovic/vmodel", "userdoc/lessons/lessons", "userdoc/requirements/interns/adna-njuhovic/GPIO_requirements/functional_requirements", "userdoc/requirements/interns/adna-njuhovic/GPIO_requirements/informational_requirements", "userdoc/requirements/interns/adna-njuhovic/GPIO_requirements/non-functional_requirements", "userdoc/requirements/interns/adna-njuhovic/GPIO_requirements/requirements", "userdoc/requirements/interns/adna-njuhovic/USART_requirements/functional_requirements", "userdoc/requirements/interns/adna-njuhovic/USART_requirements/informational_requirements", "userdoc/requirements/interns/adna-njuhovic/USART_requirements/non-functional_requirements", "userdoc/requirements/interns/adna-njuhovic/USART_requirements/requirements", "userdoc/requirements/interns/adna-njuhovic/requirements", "userdoc/requirements/interns/demir-hasicic/ClockInit_requirements/clock_requirements", "userdoc/requirements/interns/demir-hasicic/ClockInit_requirements/functional_requirements", "userdoc/requirements/interns/demir-hasicic/ClockInit_requirements/informational_requirements", "userdoc/requirements/interns/demir-hasicic/ClockInit_requirements/non-functional_requirements", "userdoc/requirements/interns/demir-hasicic/Timer_requirements/functional_requirements", "userdoc/requirements/interns/demir-hasicic/Timer_requirements/informational_requirements", "userdoc/requirements/interns/demir-hasicic/Timer_requirements/non-functional_requirements", "userdoc/requirements/interns/demir-hasicic/Timer_requirements/requirements", "userdoc/requirements/interns/demir-hasicic/requirements", "userdoc/requirements/interns/emina-mesic/ClockInit_requirements/functional_requirements", "userdoc/requirements/interns/emina-mesic/ClockInit_requirements/informational_requirements", "userdoc/requirements/interns/emina-mesic/ClockInit_requirements/non-functional_requirements", "userdoc/requirements/interns/emina-mesic/ClockInit_requirements/requirements", "userdoc/requirements/interns/emina-mesic/TIMER_requirements/functional_requirements", "userdoc/requirements/interns/emina-mesic/TIMER_requirements/informational_requirements", "userdoc/requirements/interns/emina-mesic/TIMER_requirements/non-functional_requirements", "userdoc/requirements/interns/emina-mesic/TIMER_requirements/requirements", "userdoc/requirements/interns/emina-mesic/requirements", "userdoc/requirements/interns/lamija-fatic/GPIO_requirements/functional_requirements", "userdoc/requirements/interns/lamija-fatic/GPIO_requirements/informational_requirements", "userdoc/requirements/interns/lamija-fatic/GPIO_requirements/non-functional_requirements", "userdoc/requirements/interns/lamija-fatic/GPIO_requirements/requirements", "userdoc/requirements/interns/lamija-fatic/USART_requirements/functional_requirements", "userdoc/requirements/interns/lamija-fatic/USART_requirements/informational_requirements", "userdoc/requirements/interns/lamija-fatic/USART_requirements/non-functional_requirements", "userdoc/requirements/interns/lamija-fatic/USART_requirements/requirements", "userdoc/requirements/interns/lamija-fatic/requirements", "userdoc/requirements/interns/muhibija-kavazovic/ClockInit_requirements/functional_requirements", "userdoc/requirements/interns/muhibija-kavazovic/ClockInit_requirements/informational_requirements", "userdoc/requirements/interns/muhibija-kavazovic/ClockInit_requirements/non-functional_requirements", "userdoc/requirements/interns/muhibija-kavazovic/ClockInit_requirements/requierments", "userdoc/requirements/interns/muhibija-kavazovic/TIMER_requirements/functional_requirements", "userdoc/requirements/interns/muhibija-kavazovic/TIMER_requirements/informational_requirements", "userdoc/requirements/interns/muhibija-kavazovic/TIMER_requirements/non-functional_requirements", "userdoc/requirements/interns/muhibija-kavazovic/TIMER_requirements/requirements", "userdoc/requirements/interns/muhibija-kavazovic/requirements", "userdoc/requirements/interns/requirements", "userdoc/requirements/interns/semin-murtic/GPIO/GPIO_requirements", "userdoc/requirements/interns/semin-murtic/GPIO/functional_requirements", "userdoc/requirements/interns/semin-murtic/GPIO/informational_requirements", "userdoc/requirements/interns/semin-murtic/GPIO/non-functional_requirements", "userdoc/requirements/interns/semin-murtic/USART/USART_requirements", "userdoc/requirements/interns/semin-murtic/USART/functional_requirements", "userdoc/requirements/interns/semin-murtic/USART/informational_requirements", "userdoc/requirements/interns/semin-murtic/USART/non-functional_requirements", "userdoc/requirements/interns/semin-murtic/requirements", "userdoc/requirements/interns/tarik-sinanovic/GPIO_requirements/functional_requirements", "userdoc/requirements/interns/tarik-sinanovic/GPIO_requirements/informational_requirements", "userdoc/requirements/interns/tarik-sinanovic/GPIO_requirements/non-functional_requirements", "userdoc/requirements/interns/tarik-sinanovic/USART_requirements/funtional_requirements", "userdoc/requirements/interns/tarik-sinanovic/USART_requirements/informational_requirements", "userdoc/requirements/interns/tarik-sinanovic/USART_requirements/non-functional_requirements", "userdoc/requirements/interns/tarik-sinanovic/requirements", "userdoc/requirements/requirements", "userdoc/resources/resources"], "filenames": ["index.rst", "userdoc/environment_setup/documents/VScode_setup.rst", "userdoc/environment_setup/documents/linux_setup.rst", "userdoc/environment_setup/documents/setup_verification.rst", "userdoc/environment_setup/documents/ssd_setup.rst", "userdoc/environment_setup/documents/windows_setup.rst", "userdoc/environment_setup/environment_setup.rst", "userdoc/faqs/faqs.rst", "userdoc/fundamentals/fundamentals.rst", "userdoc/fundamentals/lessons/build_process.rst", "userdoc/fundamentals/lessons/cmsis_register.rst", "userdoc/fundamentals/lessons/introduction.rst", "userdoc/fundamentals/lessons/stm32f411_overview.rst", "userdoc/fundamentals/lessons/vmodel.rst", "userdoc/glossary/glossary.rst", "userdoc/introduction/introduction.rst", "userdoc/lessons/interns/adna-njuhovic/Clock.rst", "userdoc/lessons/interns/adna-njuhovic/GPIO.rst", "userdoc/lessons/interns/adna-njuhovic/Timer.rst", "userdoc/lessons/interns/adna-njuhovic/USART.rst", "userdoc/lessons/interns/adna-njuhovic/lessons.rst", "userdoc/lessons/interns/adna-njuhovic/stm32overview.rst", "userdoc/lessons/interns/adna-njuhovic/vmodel.rst", "userdoc/lessons/interns/demir-hasicic/Clock_initialization.rst", "userdoc/lessons/interns/demir-hasicic/GPIO.rst", "userdoc/lessons/interns/demir-hasicic/Timer.rst", "userdoc/lessons/interns/demir-hasicic/USART.rst", "userdoc/lessons/interns/demir-hasicic/lessons.rst", "userdoc/lessons/interns/demir-hasicic/stm32overview.rst", "userdoc/lessons/interns/demir-hasicic/vmodel.rst", "userdoc/lessons/interns/emina-mesic/ClockInitOverview.rst", "userdoc/lessons/interns/emina-mesic/GPIOoverview.rst", "userdoc/lessons/interns/emina-mesic/USARToverview.rst", "userdoc/lessons/interns/emina-mesic/lessons.rst", "userdoc/lessons/interns/emina-mesic/stm32overview.rst", "userdoc/lessons/interns/emina-mesic/timerOverview.rst", "userdoc/lessons/interns/emina-mesic/vmodel.rst", "userdoc/lessons/interns/lamija-fatic/Clock.rst", "userdoc/lessons/interns/lamija-fatic/GPIO.rst", "userdoc/lessons/interns/lamija-fatic/STM32F411MCU.rst", "userdoc/lessons/interns/lamija-fatic/USART.rst", "userdoc/lessons/interns/lamija-fatic/lessons.rst", "userdoc/lessons/interns/lamija-fatic/timer.rst", "userdoc/lessons/interns/lamija-fatic/v-model.rst", "userdoc/lessons/interns/lessons.rst", "userdoc/lessons/interns/muhibija-kavazovic/Clock.rst", "userdoc/lessons/interns/muhibija-kavazovic/GPIO.rst", "userdoc/lessons/interns/muhibija-kavazovic/Timer.rst", "userdoc/lessons/interns/muhibija-kavazovic/USART.rst", "userdoc/lessons/interns/muhibija-kavazovic/lessons.rst", "userdoc/lessons/interns/muhibija-kavazovic/stm32f411.rst", "userdoc/lessons/interns/muhibija-kavazovic/vmodel.rst", "userdoc/lessons/interns/semin-murtic/Clock.rst", "userdoc/lessons/interns/semin-murtic/GPIO.rst", "userdoc/lessons/interns/semin-murtic/STM32F411.rst", "userdoc/lessons/interns/semin-murtic/Timer.rst", "userdoc/lessons/interns/semin-murtic/USART.rst", "userdoc/lessons/interns/semin-murtic/V-Model.rst", "userdoc/lessons/interns/semin-murtic/lessons.rst", "userdoc/lessons/interns/tarik-sinanovic/clockinitialization.rst", "userdoc/lessons/interns/tarik-sinanovic/gpio.rst", "userdoc/lessons/interns/tarik-sinanovic/lessons.rst", "userdoc/lessons/interns/tarik-sinanovic/stm32overview.rst", "userdoc/lessons/interns/tarik-sinanovic/vmodel.rst", "userdoc/lessons/lessons.rst", "userdoc/requirements/interns/adna-njuhovic/GPIO_requirements/functional_requirements.rst", "userdoc/requirements/interns/adna-njuhovic/GPIO_requirements/informational_requirements.rst", "userdoc/requirements/interns/adna-njuhovic/GPIO_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/adna-njuhovic/GPIO_requirements/requirements.rst", "userdoc/requirements/interns/adna-njuhovic/USART_requirements/functional_requirements.rst", "userdoc/requirements/interns/adna-njuhovic/USART_requirements/informational_requirements.rst", "userdoc/requirements/interns/adna-njuhovic/USART_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/adna-njuhovic/USART_requirements/requirements.rst", "userdoc/requirements/interns/adna-njuhovic/requirements.rst", "userdoc/requirements/interns/demir-hasicic/ClockInit_requirements/clock_requirements.rst", "userdoc/requirements/interns/demir-hasicic/ClockInit_requirements/functional_requirements.rst", "userdoc/requirements/interns/demir-hasicic/ClockInit_requirements/informational_requirements.rst", "userdoc/requirements/interns/demir-hasicic/ClockInit_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/demir-hasicic/Timer_requirements/functional_requirements.rst", "userdoc/requirements/interns/demir-hasicic/Timer_requirements/informational_requirements.rst", "userdoc/requirements/interns/demir-hasicic/Timer_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/demir-hasicic/Timer_requirements/requirements.rst", "userdoc/requirements/interns/demir-hasicic/requirements.rst", "userdoc/requirements/interns/emina-mesic/ClockInit_requirements/functional_requirements.rst", "userdoc/requirements/interns/emina-mesic/ClockInit_requirements/informational_requirements.rst", "userdoc/requirements/interns/emina-mesic/ClockInit_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/emina-mesic/ClockInit_requirements/requirements.rst", "userdoc/requirements/interns/emina-mesic/TIMER_requirements/functional_requirements.rst", "userdoc/requirements/interns/emina-mesic/TIMER_requirements/informational_requirements.rst", "userdoc/requirements/interns/emina-mesic/TIMER_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/emina-mesic/TIMER_requirements/requirements.rst", "userdoc/requirements/interns/emina-mesic/requirements.rst", "userdoc/requirements/interns/lamija-fatic/GPIO_requirements/functional_requirements.rst", "userdoc/requirements/interns/lamija-fatic/GPIO_requirements/informational_requirements.rst", "userdoc/requirements/interns/lamija-fatic/GPIO_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/lamija-fatic/GPIO_requirements/requirements.rst", "userdoc/requirements/interns/lamija-fatic/USART_requirements/functional_requirements.rst", "userdoc/requirements/interns/lamija-fatic/USART_requirements/informational_requirements.rst", "userdoc/requirements/interns/lamija-fatic/USART_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/lamija-fatic/USART_requirements/requirements.rst", "userdoc/requirements/interns/lamija-fatic/requirements.rst", "userdoc/requirements/interns/muhibija-kavazovic/ClockInit_requirements/functional_requirements.rst", "userdoc/requirements/interns/muhibija-kavazovic/ClockInit_requirements/informational_requirements.rst", "userdoc/requirements/interns/muhibija-kavazovic/ClockInit_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/muhibija-kavazovic/ClockInit_requirements/requierments.rst", "userdoc/requirements/interns/muhibija-kavazovic/TIMER_requirements/functional_requirements.rst", "userdoc/requirements/interns/muhibija-kavazovic/TIMER_requirements/informational_requirements.rst", "userdoc/requirements/interns/muhibija-kavazovic/TIMER_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/muhibija-kavazovic/TIMER_requirements/requirements.rst", "userdoc/requirements/interns/muhibija-kavazovic/requirements.rst", "userdoc/requirements/interns/requirements.rst", "userdoc/requirements/interns/semin-murtic/GPIO/GPIO_requirements.rst", "userdoc/requirements/interns/semin-murtic/GPIO/functional_requirements.rst", "userdoc/requirements/interns/semin-murtic/GPIO/informational_requirements.rst", "userdoc/requirements/interns/semin-murtic/GPIO/non-functional_requirements.rst", "userdoc/requirements/interns/semin-murtic/USART/USART_requirements.rst", "userdoc/requirements/interns/semin-murtic/USART/functional_requirements.rst", "userdoc/requirements/interns/semin-murtic/USART/informational_requirements.rst", "userdoc/requirements/interns/semin-murtic/USART/non-functional_requirements.rst", "userdoc/requirements/interns/semin-murtic/requirements.rst", "userdoc/requirements/interns/tarik-sinanovic/GPIO_requirements/functional_requirements.rst", "userdoc/requirements/interns/tarik-sinanovic/GPIO_requirements/informational_requirements.rst", "userdoc/requirements/interns/tarik-sinanovic/GPIO_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/tarik-sinanovic/USART_requirements/funtional_requirements.rst", "userdoc/requirements/interns/tarik-sinanovic/USART_requirements/informational_requirements.rst", "userdoc/requirements/interns/tarik-sinanovic/USART_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/tarik-sinanovic/requirements.rst", "userdoc/requirements/requirements.rst", "userdoc/resources/resources.rst"], "titles": ["Welcome to 4th MAASU Internship\u2019s documentation!", "<span class=\"section-number\">3.5. </span>VSCode Setup", "<span class=\"section-number\">3.3. </span>Development Environment Setup for Linux", "<span class=\"section-number\">3.4. </span>Verify installed tools", "<span class=\"section-number\">3.1. </span>How to Format the MAASU SSD", "<span class=\"section-number\">3.2. </span>Development Environment Setup for Windows", "<span class=\"section-number\">3. </span>Development Environment Setup", "<span class=\"section-number\">6. </span>Frequently Asked Questions", "<span class=\"section-number\">2. </span>Fundamentals", "<span class=\"section-number\">2.3. </span>The Build Process", "<span class=\"section-number\">2.4. </span>CMSIS and Register Definitions", "<span class=\"section-number\">2.1. </span>Introduction", "<span class=\"section-number\">2.2. </span>STM32F411 Overview", "<span class=\"section-number\">2.5. </span>SDLC V-Model", "<span class=\"section-number\">7. </span>Glossary", "<span class=\"section-number\">1. </span>Introduction", "<span class=\"section-number\">4.1.1.4. </span>Clock Initialization", "<span class=\"section-number\">4.1.1.3. </span>GPIO Firmware for STM32F411 MCU", "<span class=\"section-number\">4.1.1.6. </span>Timer Lesson", "<span class=\"section-number\">4.1.1.5. </span>USART Functionalities for the STM32F411", "<span class=\"section-number\">4.1.1. </span>Lessons by Adna Njuhovi\u0107", "<span class=\"section-number\">4.1.1.2. </span>MCU (Microcontroller Unit)", "<span class=\"section-number\">4.1.1.1. </span>V Model in Embedded Systems Engineering", "<span class=\"section-number\">4.1.2.4. </span>Clock Initialization", "<span class=\"section-number\">4.1.2.3. </span>GPIO", "<span class=\"section-number\">4.1.2.6. </span>Timer", "<span class=\"section-number\">4.1.2.5. </span>USART", "<span class=\"section-number\">4.1.2. </span>Lessons by Demir Hasi\u010di\u0107", "<span class=\"section-number\">4.1.2.2. </span>STM32F411", "<span class=\"section-number\">4.1.2.1. </span>V-model", "<span class=\"section-number\">4.1.3.4. </span>Clock Initialization Overview", "<span class=\"section-number\">4.1.3.3. </span>GPIO Overview", "<span class=\"section-number\">4.1.3.5. </span>USART Overview", "<span class=\"section-number\">4.1.3. </span>Lessons by Emina Me\u0161i\u0107", "<span class=\"section-number\">4.1.3.2. </span>STM32F411 Overview", "<span class=\"section-number\">4.1.3.6. </span>Timers in STM32", "<span class=\"section-number\">4.1.3.1. </span>V-Model Overview", "<span class=\"section-number\">4.1.4.4. </span>STM32 Clock Initialization", "<span class=\"section-number\">4.1.4.3. </span>GPIO for STM32F411 MCU", "<span class=\"section-number\">4.1.4.2. </span>SMT32F411 Overview", "<span class=\"section-number\">4.1.4.5. </span>Universal Synchronous Asynchronous Receiver Transmitter (USART)", "<span class=\"section-number\">4.1.4. </span>Lessons by Lamija Fati\u0107", "<span class=\"section-number\">4.1.4.6. </span>STM32F411 Timer", "<span class=\"section-number\">4.1.4.1. </span>V-Model in Embedded Engineering", "<span class=\"section-number\">4.1. </span>Lessons written by each intern", "<span class=\"section-number\">4.1.5.3. </span>Clock Initialization on STM32F411", "<span class=\"section-number\">4.1.5.4. </span>GPIO on STM32F411", "<span class=\"section-number\">4.1.5.6. </span>Timer on STM32F411", "<span class=\"section-number\">4.1.5.5. </span>USART on STM32F411", "<span class=\"section-number\">4.1.5. </span>Lessons by Muhibija Kavazovi\u0107", "<span class=\"section-number\">4.1.5.2. </span>STM32F411 Overview", "<span class=\"section-number\">4.1.5.1. </span>V-Model Overview", "<span class=\"section-number\">4.1.6.4. </span>Clock", "<span class=\"section-number\">4.1.6.3. </span>GPIO", "<span class=\"section-number\">4.1.6.2. </span>STM32F411", "<span class=\"section-number\">4.1.6.6. </span>Timer", "<span class=\"section-number\">4.1.6.5. </span>USART", "<span class=\"section-number\">4.1.6.1. </span>V-Model", "<span class=\"section-number\">4.1.6. </span>Lessons by Semin Murti\u0107", "<span class=\"section-number\">4.1.7.4. </span>Clock initialization", "<span class=\"section-number\">4.1.7.3. </span>GPIO", "<span class=\"section-number\">4.1.7. </span>Lessons by Tarik Sinanovi\u0107", "<span class=\"section-number\">4.1.7.2. </span>STM32 Overview", "<span class=\"section-number\">4.1.7.1. </span>V Model Overview", "<span class=\"section-number\">4. </span>Lessons", "<span class=\"section-number\">5.1.1.1.2. </span>Functional Requirements", "<span class=\"section-number\">5.1.1.1.1. </span>Informational Requirements", "<span class=\"section-number\">5.1.1.1.3. </span>Non-Functional Requirements", "<span class=\"section-number\">5.1.1.1. </span>Requirements for GPIO", "<span class=\"section-number\">5.1.1.2.2. </span>Functional Requirements", "<span class=\"section-number\">5.1.1.2.1. </span>Informational requirements", "<span class=\"section-number\">5.1.1.2.3. </span>Non-functional requirements", "<span class=\"section-number\">5.1.1.2. </span>Requirements for USART", "<span class=\"section-number\">5.1.1. </span>Requirements by Adna Njuhovi\u0107", "<span class=\"section-number\">5.1.2.1. </span>Clock Initialization Requirements", "<span class=\"section-number\">5.1.2.1.2. </span>Functional Requirements", "<span class=\"section-number\">5.1.2.1.1. </span>Informational Requirements", "<span class=\"section-number\">5.1.2.1.3. </span>Non-Functional Requirements", "<span class=\"section-number\">5.1.2.2.2. </span>Functional Requirements", "<span class=\"section-number\">5.1.2.2.1. </span>Informational Requirements", "<span class=\"section-number\">5.1.2.2.3. </span>Non-Functional Requirements", "<span class=\"section-number\">5.1.2.2. </span>Timer Module Requirements", "<span class=\"section-number\">5.1.2. </span>Requirements by Demir Hasi\u010di\u0107", "<span class=\"section-number\">5.1.3.1.2. </span>Functional Requirements for the Clock Initialization Function", "<span class=\"section-number\">5.1.3.1.1. </span>Informational Requirements for Clock Initialization Function", "<span class=\"section-number\">5.1.3.1.3. </span>Non-Functional Requirements for the Clock Initialization Function", "<span class=\"section-number\">5.1.3.1. </span>Clock Initialization Requirements", "<span class=\"section-number\">5.1.3.2.2. </span>Functional Requirements for the Timer Module", "<span class=\"section-number\">5.1.3.2.1. </span>Informational Requirements for the Timer Module", "<span class=\"section-number\">5.1.3.2.3. </span>Non-Functional Requirements for the Timer Module", "<span class=\"section-number\">5.1.3.2. </span>Timer Module Requirements", "<span class=\"section-number\">5.1.3. </span>Requirements by Emina Me\u0161i\u0107", "<span class=\"section-number\">5.1.4.1.2. </span>Functional Requirements", "<span class=\"section-number\">5.1.4.1.1. </span>Informational Requirements", "<span class=\"section-number\">5.1.4.1.3. </span>Non-functional Requirements", "<span class=\"section-number\">5.1.4.1. </span>GPIO Requirements", "<span class=\"section-number\">5.1.4.2.1. </span>Functional Requirements", "<span class=\"section-number\">5.1.4.2.3. </span>Informational Requirements", "<span class=\"section-number\">5.1.4.2.2. </span>Non-functional Requirements", "<span class=\"section-number\">5.1.4.2. </span>USART requirements", "<span class=\"section-number\">5.1.4. </span>Requirements by Lamija Fati\u0107", "<span class=\"section-number\">5.1.5.1.2. </span>Functional requirements", "<span class=\"section-number\">5.1.5.1.1. </span>Informational requirements", "<span class=\"section-number\">5.1.5.1.3. </span>Non-functional requirements", "<span class=\"section-number\">5.1.5.1. </span>ClockInit Requirements", "<span class=\"section-number\">5.1.5.2.2. </span>Functional requirements", "<span class=\"section-number\">5.1.5.2.1. </span>Informational requirements", "<span class=\"section-number\">5.1.5.2.3. </span>Non-functional requirements", "<span class=\"section-number\">5.1.5.2. </span>Timer Module Requirements", "<span class=\"section-number\">5.1.5. </span>Requirements by Muhibija Kavazovi\u0107", "<span class=\"section-number\">5.1. </span>Requirements written by each intern", "<span class=\"section-number\">5.1.6.1. </span>GPIO Requirements", "<span class=\"section-number\">5.1.6.1.2. </span>Functional requirements", "<span class=\"section-number\">5.1.6.1.1. </span>Informational requirements", "<span class=\"section-number\">5.1.6.1.3. </span>Non-Functional requirements", "<span class=\"section-number\">5.1.6.2. </span>USART Requirements", "<span class=\"section-number\">5.1.6.2.2. </span>Functional requirements", "<span class=\"section-number\">5.1.6.2.1. </span>Informational requirements", "<span class=\"section-number\">5.1.6.2.3. </span>Non-Functional requirements", "<span class=\"section-number\">5.1.6. </span>Requirements by Semin Murti\u0107", "<span class=\"section-number\">5.1.7.2. </span>Functional Requirements", "<span class=\"section-number\">5.1.7.1. </span>Informational Requirements", "<span class=\"section-number\">5.1.7.3. </span>Non Funtional Requirements", "Functional Requirements", "<span class=\"section-number\">5.1.7.4. </span>Informational Requirements", "<span class=\"section-number\">5.1.7.5. </span>Non Functional Requirements", "<span class=\"section-number\">5.1.7. </span>Requirements by Tarik Sinanovi\u0107", "<span class=\"section-number\">5. </span>Requirements", "<span class=\"section-number\">8. </span>Resources"], "terms": {"introduct": [0, 8, 20, 33, 41, 49, 61], "about": [0, 12, 13, 24, 28, 29, 70], "job": 0, "fundament": [0, 12, 15, 17, 20, 23, 24, 40, 56, 128], "stm32f411": [0, 8, 11, 15, 20, 23, 24, 25, 27, 30, 31, 33, 35, 37, 40, 41, 44, 49, 52, 55, 58, 60, 62, 76, 79, 84, 88, 93, 94, 106, 117, 128], "overview": [0, 1, 8, 9, 20, 33, 41, 42, 44, 49, 58, 61], "The": [0, 1, 8, 10, 11, 12, 13, 15, 16, 17, 19, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 34, 35, 36, 37, 38, 39, 40, 42, 43, 45, 46, 47, 48, 49, 50, 52, 53, 55, 56, 57, 59, 60, 62, 63, 65, 66, 67, 69, 70, 71, 75, 76, 77, 78, 79, 80, 83, 84, 85, 87, 88, 89, 92, 93, 96, 97, 98, 101, 102, 103, 105, 106, 107, 112, 113, 114, 117, 118, 120, 121, 122, 123, 124, 125, 128], "build": [0, 3, 6, 8, 12, 13, 22, 28, 41, 43, 63], "process": [0, 1, 8, 11, 13, 15, 16, 17, 22, 23, 26, 28, 29, 30, 34, 35, 36, 40, 41, 43, 50, 51, 52, 57, 58, 61, 62, 63, 65, 77, 80, 88, 93, 98, 102, 103, 112, 114, 118, 121, 124], "cmsi": [0, 8, 23, 37, 52], "regist": [0, 8, 16, 18, 19, 20, 21, 26, 28, 33, 35, 41, 42, 47, 49, 55, 58, 61, 65, 66, 69, 70, 75, 76, 78, 79, 83, 84, 85, 87, 88, 92, 93, 96, 97, 101, 105, 106, 107, 112, 113, 116, 117, 120, 121, 123, 124], "definit": [0, 8, 43, 97], "sdlc": [0, 8, 20, 36, 41, 63], "v": [0, 8, 12, 15, 20, 27, 28, 33, 41, 44, 49, 58, 61], "model": [0, 8, 15, 20, 27, 33, 41, 44, 49, 58, 61, 98], "develop": [0, 1, 11, 12, 13, 15, 20, 28, 29, 33, 36, 39, 43, 50, 51, 57, 63, 65, 67, 114], "environ": [0, 12, 13, 17, 22, 29, 38, 40, 43, 50, 63, 67, 103, 128], "setup": [0, 12, 17, 18, 23, 25, 40, 42, 56, 59, 80, 98, 128], "how": [0, 6, 7, 9, 12, 19, 23, 29, 35, 38, 42, 43, 45, 47, 50, 51, 52, 55, 57, 88], "format": [0, 6, 7, 15, 19, 26, 32, 39, 48, 97], "ssd": [0, 6, 7], "window": [0, 4, 6, 7, 12], "linux": [0, 4, 6, 7], "verifi": [0, 1, 6, 13, 22, 36, 40, 51, 57, 63, 75, 83, 96, 98], "instal": [0, 1, 4, 5, 6, 7], "tool": [0, 5, 6, 26, 42, 43, 50], "vscode": [0, 6], "lesson": [0, 23, 25], "written": [0, 29, 40, 56, 64, 78, 88, 97, 104, 105, 106, 108, 109, 127], "each": [0, 1, 9, 10, 12, 13, 17, 19, 21, 22, 23, 24, 26, 29, 31, 35, 36, 38, 39, 40, 42, 43, 46, 51, 53, 54, 55, 57, 60, 63, 64, 65, 66, 79, 88, 92, 93, 98, 106, 112, 113, 114, 118, 120, 121, 127], "intern": [0, 12, 13, 15, 16, 18, 22, 23, 24, 30, 34, 37, 38, 45, 53, 54, 59, 60, 64, 65, 66, 76, 92, 101, 102, 112, 113, 127], "requir": [0, 1, 3, 11, 12, 13, 15, 16, 17, 18, 21, 22, 23, 24, 29, 30, 33, 35, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 51, 52, 56, 57, 60, 62], "frequent": [0, 12, 29, 34, 60], "ask": [0, 4, 15], "question": [0, 15, 43], "glossari": 0, "resourc": [0, 15, 43, 89, 114], "gener": [0, 1, 8, 12, 16, 17, 20, 21, 25, 28, 30, 31, 34, 35, 37, 38, 39, 42, 45, 46, 48, 49, 50, 52, 58, 59, 60, 66, 70, 75, 76, 78, 79, 84, 87, 88, 89, 92, 93, 96, 97, 102, 106, 107, 113, 121], "stm32": [0, 6, 15, 21, 25, 26, 28, 33, 34, 41, 44, 46, 49, 50, 52, 53, 54, 59, 61, 67, 85, 88], "refer": [0, 1, 7, 10, 12, 22, 39, 42, 55, 56, 88, 117, 121], "program": [0, 3, 13, 15, 19, 22, 28, 29, 34, 39, 43, 50, 54, 55, 62, 63, 69, 85, 93], "research": 0, "learn": [0, 15], "id": [1, 12, 21], "util": [1, 2, 4, 15, 32, 89], "thi": [1, 2, 3, 7, 8, 9, 11, 12, 13, 15, 17, 18, 19, 20, 22, 23, 24, 25, 26, 28, 29, 30, 35, 36, 38, 39, 40, 42, 43, 44, 45, 46, 48, 51, 52, 53, 55, 56, 60, 63, 64, 79, 84, 88, 102, 103, 104, 106, 108, 109, 110, 117, 124, 127, 128], "project": [1, 8, 11, 13, 15, 21, 22, 29, 36, 43, 44, 52, 57, 63, 64, 109, 110, 114, 127, 128], "both": [1, 12, 13, 17, 19, 22, 26, 31, 32, 34, 36, 38, 40, 42, 43, 54, 55, 56, 59, 60, 63, 66, 70, 88, 92, 93, 96, 97, 116, 117, 123, 124], "i": [1, 2, 4, 7, 8, 9, 10, 11, 12, 13, 15, 16, 20, 21, 22, 23, 24, 26, 28, 29, 30, 32, 34, 35, 36, 37, 38, 39, 40, 42, 43, 45, 46, 47, 48, 50, 51, 52, 54, 55, 56, 57, 58, 59, 60, 61, 63, 65, 66, 67, 69, 70, 75, 76, 79, 83, 84, 88, 92, 93, 96, 97, 102, 105, 106, 107, 112, 113, 117, 121, 123, 124], "visual": [1, 2, 13, 22, 36, 43], "studio": [1, 2], "code": [1, 2, 6, 8, 9, 11, 15, 20, 25, 28, 29, 34, 36, 39, 41, 47, 51, 58, 61, 62, 83, 85, 105, 112, 113, 114, 128], "To": [1, 2, 4, 5, 6, 7, 12, 15, 16, 17, 21, 23, 26, 30, 31, 32, 37, 38, 42, 46, 52, 55, 88], "eas": 1, "overal": [1, 13, 22, 23, 43, 52, 63, 103], "workflow": 1, "well": [1, 13, 15, 22, 29, 34, 43, 51, 52, 57, 62, 63, 94, 96, 122], "make": [1, 2, 3, 4, 5, 6, 10, 11, 12, 13, 15, 16, 17, 19, 26, 29, 32, 34, 36, 37, 38, 39, 40, 42, 43, 48, 50, 52, 55, 57, 60, 63, 122], "uniform": 1, "certain": [1, 28, 51, 102], "extens": [1, 29, 34, 36, 39, 43, 57], "must": [1, 12, 13, 22, 32, 38, 42, 43, 47, 55, 56, 60, 65, 69, 70, 75, 77, 78, 80, 83, 85, 87, 89, 92, 93, 94, 96, 97, 98, 101, 102, 103, 106, 112, 114, 116, 117, 118, 120, 122, 123, 125], "first": [1, 2, 9, 12, 13, 22, 28, 31, 38, 39, 40, 46, 53, 56, 60, 63, 94], "creat": [1, 4, 5, 7, 9, 13, 22, 29, 35, 36, 39, 42, 43, 55, 60, 63, 88], "without": [1, 5, 6, 9, 12, 13, 17, 22, 23, 24, 28, 29, 31, 38, 48, 56, 67, 85, 89, 92, 94, 97, 98, 103, 107, 113, 114, 118, 121, 128], "hassl": 1, "which": [1, 9, 11, 12, 13, 16, 19, 22, 23, 24, 26, 28, 29, 34, 35, 36, 37, 38, 40, 42, 43, 46, 50, 52, 53, 55, 56, 57, 84, 88, 93, 97, 117, 124], "follow": [1, 2, 3, 4, 5, 6, 7, 9, 12, 13, 15, 16, 19, 22, 23, 26, 29, 31, 34, 36, 43, 45, 52, 57, 70, 79, 93, 97, 102, 106, 124, 128], "predefin": [1, 55], "templat": 1, "incorpor": [1, 13, 63], "necessari": [1, 6, 12, 16, 22, 40, 42, 43], "inform": [1, 13, 19, 24, 26, 28, 29, 37, 43, 68, 72, 73, 74, 81, 82, 86, 90, 91, 92, 95, 99, 100, 104, 105, 108, 109, 110, 111, 115, 119, 126, 128], "specif": [1, 11, 12, 13, 17, 21, 22, 23, 24, 25, 28, 35, 36, 37, 38, 39, 42, 43, 46, 47, 51, 53, 55, 57, 59, 60, 65, 79, 88, 92, 93, 96, 105, 106, 112, 114, 128], "categori": [1, 65, 66, 67, 69, 70, 71, 75, 76, 77, 78, 79, 80, 83, 84, 85, 87, 88, 89, 92, 93, 94, 96, 97, 98, 101, 102, 103, 105, 106, 107, 112, 113, 114, 116, 117, 118, 120, 121, 122, 123, 124, 125], "snippet": 1, "ar": [1, 3, 6, 7, 9, 10, 11, 12, 13, 15, 16, 18, 19, 21, 22, 23, 24, 25, 28, 29, 31, 32, 34, 35, 36, 38, 39, 40, 42, 43, 46, 47, 50, 51, 52, 53, 55, 56, 57, 60, 62, 63, 79, 83, 84, 85, 88, 92, 93, 94, 97, 105, 106, 113, 117, 121, 124, 125], "us": [1, 2, 6, 7, 8, 9, 12, 16, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 34, 35, 36, 37, 38, 39, 40, 42, 43, 45, 46, 47, 49, 50, 51, 52, 53, 54, 56, 58, 59, 60, 65, 66, 69, 70, 76, 79, 84, 85, 88, 89, 92, 93, 96, 97, 98, 101, 102, 105, 106, 107, 112, 113, 114, 117, 118, 120, 121, 122, 123, 124, 125, 128], "There": [1, 13, 63, 124], "sever": [1, 9, 12, 13, 17, 19, 22, 26, 34, 35, 40, 42, 45, 53, 55], "differ": [1, 12, 16, 20, 24, 29, 35, 38, 39, 42, 43, 52, 55, 57, 61, 84, 88, 97, 98, 106, 114, 123], "shall": [1, 2, 5, 44, 64, 65, 67, 69, 71, 83, 101, 105, 107, 110, 112, 113, 116, 127], "ad": 1, "have": [1, 15, 17, 21, 38, 43, 88, 94, 106, 116], "straightforward": [1, 36, 38], "wai": [1, 13, 15, 24, 31, 43, 46, 60, 112, 121], "manag": [1, 4, 12, 13, 16, 17, 19, 21, 23, 28, 31, 33, 35, 36, 37, 38, 39, 40, 42, 43, 46, 52, 54, 55, 56, 59, 76, 79, 84, 93, 94, 96, 97, 98, 113], "them": [1, 9, 11, 12, 26, 28, 30, 32, 36, 37, 39, 42, 43, 46, 52, 60, 65, 84, 113], "need": [1, 9, 12, 13, 16, 17, 21, 22, 23, 28, 29, 30, 31, 32, 35, 36, 37, 38, 39, 40, 43, 46, 48, 50, 51, 52, 56, 57, 59, 60, 63, 65, 88, 112, 113, 114, 128], "download": [1, 2, 3, 5, 6], "call": [1, 9, 13, 29, 83], "ha": [1, 10, 12, 13, 17, 22, 23, 28, 31, 34, 35, 36, 37, 40, 42, 43, 52, 53, 55, 56, 57, 60, 63, 66, 84, 88, 93, 97, 113, 117], "zjffun": 1, "snippetsmanag": 1, "when": [1, 3, 4, 7, 8, 9, 10, 12, 17, 22, 24, 29, 31, 35, 36, 38, 39, 40, 42, 43, 46, 50, 53, 55, 56, 60, 62, 63, 65, 67, 69, 71, 76, 79, 80, 84, 92, 93, 97, 102, 103, 105, 107, 122, 125], "you": [1, 4, 7, 12, 15, 17, 35, 38, 43, 52, 55, 60, 128], "enabl": [1, 5, 11, 13, 15, 16, 17, 18, 19, 21, 23, 24, 26, 28, 30, 31, 32, 34, 35, 38, 39, 40, 41, 42, 46, 47, 48, 52, 53, 54, 55, 56, 59, 60, 65, 69, 70, 75, 76, 78, 79, 83, 84, 87, 88, 89, 92, 93, 96, 97, 98, 101, 105, 106, 112, 113, 116, 117, 120, 121, 123, 124], "mention": [1, 51], "can": [1, 7, 12, 13, 16, 17, 21, 23, 24, 28, 29, 31, 35, 36, 38, 39, 40, 42, 43, 45, 46, 52, 53, 54, 55, 56, 57, 59, 60, 63, 79, 84, 88, 93, 97, 102, 106, 113, 117, 121, 124, 128], "click": [1, 4], "squar": 1, "left": [1, 22, 36, 47, 51, 58, 61, 106], "side": [1, 13, 22, 36, 51, 58, 61], "bar": [1, 4], "label": [1, 65, 66, 67, 70, 71, 83, 84, 85, 87, 88, 89, 92, 101, 102, 103, 105, 106, 107, 112, 113, 114, 116, 117, 118, 120, 121, 122, 123, 124, 125], "an": [1, 3, 7, 9, 10, 11, 12, 13, 15, 16, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 34, 35, 36, 37, 38, 39, 42, 43, 45, 46, 48, 52, 53, 54, 55, 63, 65, 66, 67, 71, 75, 76, 77, 83, 84, 87, 89, 92, 93, 96, 97, 98, 102, 105, 112, 117, 120, 121, 128], "open": [1, 12, 17, 21, 24, 31, 38, 53, 60, 66, 92, 93, 113, 121, 128], "4": [1, 5, 7, 12, 13, 15, 16, 20, 21, 25, 26, 30, 32, 35, 36, 37, 41, 42, 48, 52, 54, 62, 75, 76, 79, 88, 106, 114], "add": [1, 5, 7, 12, 48], "snipet": 1, "relev": [1, 8, 44, 54, 64, 110, 127], "onli": [1, 12, 13, 21, 48, 56, 60, 66, 92, 94], "workspac": 1, "hover": 1, "over": [1, 11, 12, 16, 20, 23, 24, 25, 26, 38, 40, 42, 46, 48, 52, 54, 56, 60, 63, 89, 97, 98, 107], "new": [1, 12, 36, 40, 56, 67, 96, 124], "A": [1, 12, 13, 16, 19, 21, 22, 28, 29, 30, 31, 34, 36, 37, 39, 42, 45, 48, 50, 52, 66, 102, 112, 113, 128], "dropdown": 1, "menu": 1, "provid": [1, 11, 12, 13, 15, 16, 17, 18, 21, 22, 23, 24, 25, 26, 28, 30, 31, 36, 37, 38, 39, 40, 42, 43, 46, 52, 54, 55, 56, 60, 62, 63, 65, 66, 70, 71, 76, 84, 85, 89, 92, 94, 96, 97, 101, 105, 107, 112, 114, 117, 121, 128], "list": [1, 4], "languag": [1, 13, 15, 22, 63], "want": [1, 10, 12, 13, 17, 43, 46, 55, 60], "For": [1, 7, 12, 16, 17, 19, 21, 24, 25, 26, 30, 32, 35, 37, 38, 40, 42, 43, 50, 55, 56, 60, 88, 97, 106, 112, 113], "we": [1, 7, 9, 10, 12, 13, 15, 17, 23, 28, 35, 43, 45, 46, 52, 59], "select": [1, 4, 12, 13, 15, 16, 21, 22, 23, 26, 30, 32, 37, 40, 42, 43, 45, 48, 52, 55, 56, 58, 59, 63, 69, 70, 75, 76, 78, 79, 84, 92, 93, 96, 97, 101, 105, 120, 123], "restructuredtext": 1, "file": [1, 4, 9, 28, 39, 52], "past": 1, "block": [1, 8, 25, 106], "insert": [1, 88], "prefix": 1, "req": 1, "bodi": 1, "1": [1, 5, 7, 12, 13, 16, 18, 19, 20, 23, 24, 25, 26, 28, 30, 31, 32, 34, 35, 36, 37, 38, 40, 41, 42, 45, 47, 48, 52, 53, 54, 55, 58, 60, 62, 66, 67, 69, 71, 75, 76, 78, 79, 80, 83, 85, 88, 89, 92, 94, 97, 98, 101, 102, 105, 106, 107, 114, 117, 121, 122, 124, 125, 128], "2": [1, 7, 12, 13, 16, 19, 20, 21, 23, 25, 26, 28, 30, 32, 34, 35, 36, 38, 40, 41, 42, 45, 48, 49, 50, 52, 54, 56, 62, 69, 71, 75, 76, 77, 78, 79, 83, 85, 88, 94, 97, 101, 102, 106, 117, 124], "3": [1, 5, 7, 11, 12, 13, 18, 19, 20, 21, 23, 25, 26, 28, 34, 35, 36, 38, 39, 40, 42, 46, 47, 48, 50, 54, 55, 60, 62, 71, 79, 83, 88, 94, 97, 103, 106, 114, 118], "req_int3_": 1, "current_seconds_unix": 1, "statu": [1, 12, 23, 28, 32, 39, 40, 54, 56, 65, 66, 67, 69, 70, 71, 75, 76, 77, 78, 79, 80, 83, 84, 85, 87, 88, 89, 92, 93, 94, 96, 97, 98, 101, 102, 103, 105, 106, 107, 112, 113, 114, 116, 117, 118, 120, 121, 122, 123, 124, 125], "draft": [1, 65, 66, 67, 69, 70, 71, 75, 76, 77, 78, 79, 80, 83, 84, 85, 87, 88, 89, 92, 93, 94, 96, 97, 98, 101, 102, 103, 105, 106, 107, 112, 113, 114, 116, 117, 118, 120, 121, 122, 123, 124, 125], "date": [1, 96, 98], "releas": [1, 22, 57, 96, 98], "prioriti": [1, 11, 21, 22, 28, 52, 65, 66, 67, 69, 70, 71, 75, 76, 77, 78, 79, 80, 83, 84, 85, 87, 88, 89, 92, 93, 94, 96, 97, 98, 101, 102, 103, 105, 106, 107, 112, 113, 114, 116, 117, 118, 120, 121, 122, 123, 124, 125], "low": [1, 11, 12, 13, 16, 17, 21, 22, 23, 24, 28, 30, 31, 34, 35, 38, 39, 41, 42, 45, 46, 50, 51, 54, 55, 58, 59, 60, 62, 65, 66, 67, 69, 70, 71, 75, 76, 77, 78, 79, 80, 83, 84, 85, 87, 88, 89, 92, 93, 94, 97, 98, 102, 103, 106, 112, 113, 114, 116, 117, 118, 120, 121, 122, 123, 124, 125, 128], "submit": [1, 65, 66, 67, 69, 70, 71, 75, 76, 77, 78, 79, 80, 83, 84, 85, 87, 88, 89, 92, 93, 94, 96, 97, 98, 101, 102, 103, 105, 106, 107, 112, 113, 114, 116, 117, 118, 120, 121, 122, 123, 124, 125], "im": 1, "prezim": 1, "modifi": [1, 12, 17, 38, 46, 60, 88, 112, 114], "function": [1, 9, 12, 13, 18, 20, 21, 22, 23, 24, 25, 26, 28, 29, 31, 32, 33, 34, 36, 38, 39, 40, 41, 44, 45, 49, 51, 52, 54, 57, 58, 59, 63, 66, 68, 72, 73, 74, 76, 79, 81, 82, 86, 88, 90, 91, 93, 95, 97, 99, 100, 102, 104, 106, 108, 109, 110, 111, 113, 115, 117, 119, 121, 122, 124, 126], "safeti": [1, 13, 17, 22, 50, 51, 57, 93], "asil": 1, "verif": [1, 8, 20, 29, 36, 43, 51, 58, 61], "valid": [1, 8, 12, 20, 29, 36, 41, 47, 51, 55, 58, 61, 69, 78, 85, 88, 92, 94, 102, 105, 107, 112], "descript": [1, 37, 52, 58], "5": [1, 7, 12, 13, 20, 31, 32, 35, 36, 41, 42, 62, 67, 71, 80, 89, 94, 98, 103, 107], "custom": [1, 13, 15, 22, 36, 43, 52, 57, 63], "sphinx": 1, "direct": [1, 13, 19, 28, 38, 39, 50, 54, 56, 63, 88, 96, 97, 112, 117], "req_int3_1728980918": 1, "style": [1, 65, 66, 67, 69, 70, 71, 75, 76, 77, 78, 79, 80, 83, 84, 85, 87, 88, 89, 92, 93, 94, 96, 97, 98, 101, 102, 103, 105, 106, 107, 112, 113, 114, 116, 117, 118, 120, 121, 122, 123, 124, 125], "red_bar": [1, 65, 66, 67, 69, 70, 71, 75, 76, 77, 78, 79, 80, 83, 84, 85, 87, 88, 89, 92, 93, 94, 96, 97, 98, 101, 102, 103, 105, 106, 107, 112, 113, 114, 116, 117, 118, 120, 121, 122, 123, 124, 125], "minel": 1, "salihag": 1, "step": [1, 2, 3, 4, 12, 13, 16, 22, 26, 29, 32, 33, 35, 36, 37, 41, 42, 43, 54, 58, 61, 63, 80, 89, 112], "configur": [1, 11, 20, 28, 33, 34, 35, 39, 40, 41, 49, 50, 54, 55, 56, 58, 61, 65, 66, 69, 70, 71, 75, 76, 78, 79, 80, 83, 84, 85, 87, 88, 89, 92, 93, 94, 96, 97, 98, 101, 102, 103, 105, 106, 107, 112, 113, 114, 116, 117, 120, 121, 123, 124, 128], "ssh": [1, 7], "kei": [1, 4, 7, 11, 16, 17, 20, 22, 33, 34, 36, 37, 39, 40, 43, 49, 52, 53, 54, 58, 61, 84, 106, 128], "connect": [1, 12, 17, 31, 32, 34, 37, 38, 40, 46, 57, 58, 59, 76, 84, 92, 98, 113, 117, 121], "your": [1, 2, 4, 6, 15, 38, 42, 43], "github": [1, 3, 42], "account": 1, "seamless": [1, 114], "usag": [1, 12, 17, 19, 20, 23, 34, 37, 38, 43, 46, 52, 54, 114, 123], "updat": [1, 2, 12, 22, 23, 25, 37, 38, 43, 52, 65, 76, 78, 79, 84, 92, 98, 106, 112], "packag": [1, 2, 7, 12, 21, 39, 62], "sure": [1, 2, 4, 12, 13, 42], "up": [1, 2, 5, 6, 9, 10, 11, 12, 16, 17, 21, 23, 24, 25, 28, 30, 31, 33, 34, 35, 38, 39, 40, 42, 43, 45, 46, 47, 49, 50, 52, 54, 56, 59, 60, 62, 65, 66, 71, 76, 83, 84, 88, 92, 93, 94, 97, 98, 101, 106, 112, 113, 114, 117, 118, 121, 122, 125], "run": [1, 4, 9, 12, 16, 21, 22, 23, 25, 34, 39, 52, 54, 55, 62, 76, 80, 88, 102], "sudo": [1, 2, 7], "apt": [1, 2], "get": [1, 2, 12, 37, 59, 124], "next": [1, 2, 4, 7, 12, 13, 22, 38, 40, 56, 63, 88], "command": [1, 2, 3, 4, 7, 9], "after": [1, 4, 9, 13, 22, 29, 30, 40, 47, 53, 56, 63, 84, 85, 96, 98, 102, 105], "correctli": [1, 12, 22, 38, 39, 42, 51, 55, 56, 63, 92, 106, 114], "check": [1, 12, 13, 16, 19, 22, 26, 28, 29, 31, 32, 37, 39, 40, 52, 54, 56, 57, 60, 63, 69, 70, 75, 92, 96, 117, 122, 123, 124], "its": [1, 12, 13, 15, 16, 17, 22, 34, 35, 36, 37, 38, 39, 42, 43, 47, 50, 51, 52, 53, 54, 63, 70, 76, 87, 88, 101, 112, 113], "version": [1, 6, 43], "displai": [1, 4, 37, 39, 92], "user": [1, 13, 16, 17, 22, 29, 36, 37, 43, 51, 53, 57, 65, 77, 92, 96, 98, 105, 107, 112, 123], "now": [1, 3, 13], "name": [1, 2, 13, 36, 52], "email": 1, "These": [1, 9, 12, 13, 17, 21, 24, 28, 37, 39, 40, 42, 43, 53, 56, 60, 63, 88], "associ": [1, 13, 63, 79, 93], "commit": [1, 15, 22], "config": 1, "global": [1, 37], "your_email": 1, "exampl": [1, 3, 9, 13, 16, 20, 21, 23, 33, 35, 38, 41, 49, 53, 56, 58, 61, 106, 128], "com": [1, 3], "secur": [1, 11, 52, 63, 98], "rsa": 1, "encrypt": [1, 98], "keygen": 1, "t": [1, 7, 12, 36, 37, 43], "b": [1, 17, 113], "4096": 1, "c": [1, 5, 9, 12, 15, 19, 25, 28, 34, 52, 62, 67, 71, 94, 103, 107, 113, 122], "prompt": [1, 3, 4, 7], "press": [1, 4, 12, 46, 60, 67], "enter": [1, 3, 4, 28, 92], "accept": [1, 13, 22, 29, 36, 40, 43, 51, 57, 97], "default": [1, 12, 25, 38, 40, 42, 54, 55, 56, 76, 107], "locat": [1, 7, 12, 28, 39, 40, 106], "save": [1, 12, 22, 28, 31, 34, 37, 38, 52, 62, 65, 93], "home": [1, 39], "your_usernam": 1, "id_rsa": [1, 7], "also": [1, 12, 13, 22, 29, 39, 42, 52, 55, 63, 112], "set": [1, 2, 5, 6, 7, 15, 16, 18, 19, 20, 21, 23, 24, 28, 30, 31, 33, 34, 35, 37, 38, 39, 40, 42, 45, 46, 47, 49, 50, 52, 54, 55, 56, 58, 59, 61, 63, 65, 67, 69, 70, 75, 76, 78, 79, 83, 84, 87, 88, 92, 93, 96, 97, 101, 105, 106, 107, 112, 113, 116, 120, 121, 122, 123, 124], "option": [1, 9, 11, 16, 19, 21, 22, 23, 24, 26, 31, 32, 39, 40, 48, 52, 53, 60, 62, 97, 113], "passphras": 1, "copi": [1, 9], "clipboard": 1, "cat": 1, "pub": 1, "entir": [1, 15, 22, 29, 31, 36, 38, 40, 43, 51, 63], "output": [1, 9, 18, 20, 21, 23, 24, 25, 30, 31, 34, 35, 37, 38, 42, 45, 46, 47, 50, 55, 58, 59, 61, 65, 66, 67, 75, 76, 78, 79, 84, 85, 87, 88, 92, 93, 94, 101, 102, 105, 106, 107, 112, 113, 114, 120, 121, 123], "public": 1, "log": [1, 19, 26, 92, 93, 96, 98], "go": [1, 9, 10, 29, 84, 122], "gpg": 1, "give": [1, 30, 60], "titl": 1, "e": [1, 12, 13, 16, 17, 19, 21, 26, 31, 32, 35, 37, 39, 45, 48, 51, 52, 54, 55, 60, 67, 85, 97, 98, 105, 106, 112, 113, 114], "g": [1, 12, 16, 17, 19, 21, 26, 31, 32, 35, 37, 39, 45, 48, 51, 52, 54, 55, 60, 67, 85, 97, 98, 105, 106, 112, 114], "maasu": [1, 6, 14], "test": [1, 13, 15, 22, 29, 36, 43, 51, 57, 128], "work": [1, 12, 13, 15, 22, 23, 29, 36, 43, 51, 52, 57, 63, 106, 114, 120, 122, 128], "should": [1, 9, 13, 16, 31, 38, 42, 43, 51, 85, 89, 93, 106, 114, 117, 118, 120, 122, 123, 125], "receiv": [1, 12, 19, 21, 26, 32, 41, 42, 44, 48, 56, 58, 69, 71, 92, 93, 97, 116, 120, 123, 124, 125], "messag": [1, 19], "confirm": [1, 16, 22, 40, 75, 101], "ve": 1, "successfulli": [1, 56, 124], "authent": 1, "try": 1, "clone": [1, 3], "repositori": [1, 3, 13, 42, 63], "everyth": 1, "from": [1, 2, 7, 12, 13, 18, 20, 22, 28, 29, 31, 33, 34, 35, 36, 37, 38, 39, 40, 42, 43, 45, 46, 54, 55, 56, 58, 60, 61, 71, 88, 89, 92, 93, 94, 97, 102, 103, 107, 121, 123], "usernam": 1, "If": [1, 7, 9, 10, 12, 17, 40, 43, 46, 47, 48, 53, 55, 56, 83, 106, 124], "complet": [1, 4, 13, 28, 36, 40, 43, 56, 57, 65, 69, 77, 80, 88, 89, 96, 97, 98, 103, 105, 112, 114, 118, 123, 124], "That": 1, "": [1, 7, 9, 12, 13, 16, 22, 23, 24, 25, 28, 29, 30, 31, 32, 35, 36, 38, 39, 40, 42, 43, 45, 46, 47, 51, 52, 53, 54, 55, 57, 59, 60, 63, 78, 79, 84, 85, 88, 96, 97], "readi": [1, 9, 12, 13, 19, 22, 23, 37, 40, 42, 52, 56, 57, 63, 76, 84, 96, 123], "repo": 1, "ubuntu": [2, 4, 7], "system": [2, 4, 7, 11, 12, 13, 15, 16, 17, 18, 19, 20, 21, 23, 24, 25, 28, 29, 30, 34, 35, 36, 37, 38, 39, 40, 42, 43, 44, 47, 49, 50, 51, 54, 55, 57, 59, 60, 62, 65, 69, 70, 75, 76, 77, 80, 83, 84, 85, 89, 92, 93, 94, 96, 97, 98, 101, 102, 103, 105, 106, 107, 112, 113, 114, 116, 118, 120, 122, 123, 125, 128], "type": [2, 4, 7, 11, 12, 13, 17, 19, 21, 24, 29, 31, 38, 43, 54, 60, 66, 92, 93, 112, 113, 120, 123], "snap": 2, "classic": 2, "applic": [2, 9, 11, 13, 15, 16, 17, 19, 20, 22, 23, 25, 26, 30, 31, 32, 33, 37, 38, 39, 40, 42, 45, 46, 48, 49, 51, 52, 54, 56, 58, 59, 60, 61, 67, 79, 84, 88, 92, 93, 94, 102, 106, 112], "link": [2, 5, 6, 9, 13, 21, 22, 28, 36, 39], "choos": [2, 4, 12, 19, 37, 43, 45, 47, 56, 123], "o": [2, 12, 34, 39, 50, 58, 61], "onc": [2, 12, 13, 17, 22, 37, 40, 53, 56, 57], "replac": [2, 4, 43], "packagenam": [2, 7], "actual": [2, 12, 13, 22, 23, 26, 29, 36, 43, 51], "dpkg": [2, 7], "execut": [2, 9, 11, 12, 13, 16, 21, 22, 28, 34, 36, 38, 39, 42, 43, 50, 55, 62, 63, 85, 92, 112], "termin": [2, 3, 7, 19, 26, 48], "y": [2, 38, 88], "gcc": [2, 5, 6, 9, 39], "arm": [2, 5, 6, 9, 10, 11, 12, 21, 28, 34, 39, 50, 54, 62], "none": [2, 5, 9, 19, 26, 32, 39, 92], "eabi": [2, 5, 9, 39], "stlink": 2, "git": [2, 3, 5, 6, 7, 43], "dfu": 2, "sourc": [2, 5, 6, 9, 12, 16, 19, 23, 28, 30, 34, 35, 39, 41, 42, 45, 54, 58, 69, 75, 76, 77, 83, 84, 85, 101, 113, 123, 128], "all": [3, 4, 9, 10, 12, 13, 17, 29, 38, 43, 44, 56, 57, 60, 64, 65, 67, 89, 103, 104, 107, 108, 109, 110, 112, 114, 127, 128], "start": [3, 12, 13, 16, 18, 19, 22, 30, 32, 35, 40, 42, 54, 55, 56, 57, 63, 78, 79, 87, 88, 96, 97, 105, 106, 117, 124], "http": 3, "cpq": 3, "bare": 3, "metal": 3, "guid": [3, 6, 7, 12, 15, 22, 25, 63, 128], "cd": 3, "0": [3, 12, 17, 19, 21, 24, 25, 26, 28, 31, 32, 34, 35, 38, 40, 46, 47, 48, 53, 54, 55, 56, 60, 62, 66, 71, 75, 79, 85, 88, 89, 92, 98, 103, 105, 106, 107, 112, 116, 121, 124], "minim": [3, 38, 43, 59, 67, 92, 93, 98, 103, 114], "On": [4, 31, 42, 55], "search": 4, "cmd": 4, "right": [4, 12, 22, 36, 43, 47, 51, 58, 61, 106], "administr": 4, "In": [4, 9, 12, 13, 16, 17, 18, 24, 28, 30, 35, 40, 42, 43, 46, 55, 56, 57, 63, 70, 77, 88, 94, 97, 117, 124], "disk": 4, "diskpart": 4, "avail": [4, 9, 10, 12, 13, 40, 56, 65, 84, 85, 88, 92, 93, 98, 112, 113, 114, 118, 123, 124], "drive": [4, 12, 17, 21, 24, 31, 37, 38, 60, 66, 79, 92, 93, 94], "identifi": [4, 12, 13, 22, 63, 92], "size": [4, 13, 21, 22, 32, 38, 40, 56, 89, 97, 117], "carefulli": [4, 23, 38, 45, 113], "number": [4, 12, 19, 26, 28, 39, 48, 88, 92, 112, 116, 117], "correct": [4, 12, 23, 39, 42, 43, 52, 70, 92, 96, 102, 105, 107, 113], "Be": 4, "cautiou": 4, "wrong": 4, "eras": 4, "clean": 4, "primari": [4, 15, 16, 17, 45, 97, 101], "partit": 4, "ntf": 4, "f": 4, "quick": [4, 16, 17, 52, 62, 92], "restart": [4, 94], "pc": [4, 9], "while": [4, 12, 15, 16, 19, 22, 28, 30, 31, 36, 37, 39, 42, 43, 45, 47, 48, 55, 59, 60, 63, 88, 93, 106], "delet": 4, "multipl": [4, 11, 12, 17, 23, 24, 29, 30, 31, 34, 38, 39, 40, 46, 50, 52, 56, 76, 84, 97, 117, 120, 123, 124], "time": [4, 7, 12, 13, 15, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 28, 30, 34, 35, 36, 37, 38, 39, 40, 42, 43, 45, 47, 48, 50, 52, 54, 55, 57, 59, 62, 66, 71, 79, 83, 84, 85, 88, 92, 93, 94, 97, 98, 102, 106, 112, 114, 122, 123, 124], "bio": 4, "look": [4, 10], "boot": [4, 9], "devic": [4, 10, 12, 17, 19, 21, 26, 31, 32, 34, 37, 38, 39, 40, 42, 46, 48, 50, 54, 56, 60, 62, 67, 93, 97, 98, 102, 117, 120, 121, 123, 124], "usb": [4, 12, 16, 21, 28, 34, 39, 54, 62, 113], "contain": [4, 12, 13, 16, 28, 39, 44, 53, 64, 84, 104, 108, 109, 110, 127], "iso": [4, 12], "oper": [4, 11, 12, 13, 16, 17, 21, 23, 24, 25, 28, 31, 34, 35, 37, 38, 39, 40, 42, 43, 45, 46, 47, 48, 50, 52, 54, 55, 56, 59, 62, 65, 66, 67, 69, 71, 75, 76, 77, 79, 80, 83, 84, 85, 88, 89, 92, 93, 94, 96, 97, 98, 101, 102, 103, 106, 107, 112, 113, 114, 117, 118, 123, 125], "destin": 4, "instruct": [5, 7, 9, 11, 12, 16, 21, 28, 31, 34, 39, 50, 62], "10": [5, 12, 16, 21, 24, 30, 37, 38, 39, 48, 52, 53, 83, 89, 94, 103, 113, 114, 118, 122, 125], "2021": 5, "win32": 5, "ex": 5, "path": 5, "variabl": [5, 23, 35, 37, 42, 52, 55, 75, 76, 79, 84, 85, 88], "dure": [5, 12, 13, 21, 22, 28, 34, 35, 39, 40, 52, 55, 56, 63, 67, 71, 79, 88, 89, 92, 93, 94, 97, 98, 103, 106, 113, 117, 124], "folder": 5, "guil": 5, "w32": 5, "bin": 5, "zip": 5, "unpack": 5, "intoo": 5, "mode": [5, 17, 19, 20, 24, 26, 28, 31, 32, 34, 35, 38, 39, 41, 46, 49, 50, 52, 54, 58, 59, 61, 62, 65, 66, 67, 69, 70, 78, 79, 80, 87, 88, 92, 93, 94, 96, 97, 98, 103, 105, 106, 112, 113, 114, 116, 117, 120, 121, 122, 123, 124], "11": [5, 12, 21, 24, 28, 38, 52, 53, 54, 62, 113], "symbol": [5, 57], "support": [5, 11, 12, 13, 16, 19, 21, 22, 24, 26, 32, 33, 38, 40, 42, 48, 50, 52, 54, 56, 62, 65, 66, 67, 69, 70, 71, 76, 79, 84, 85, 88, 89, 92, 93, 94, 96, 97, 98, 101, 106, 107, 112, 114, 117, 118, 120, 128], "alreadi": [5, 10], "microcontrol": [6, 9, 10, 11, 12, 16, 17, 18, 19, 20, 23, 24, 25, 26, 28, 30, 31, 32, 34, 35, 37, 38, 40, 41, 42, 44, 45, 46, 48, 50, 52, 53, 54, 55, 56, 59, 60, 66, 67, 76, 79, 84, 85, 88, 93, 96, 98, 102, 106, 113, 116, 121, 128], "stm32cubeid": [6, 50], "regardless": [6, 22, 65], "compil": [6, 9, 28, 39], "gnu": [6, 128], "autom": [6, 34, 39, 42], "st": [6, 9, 12], "flash": [6, 9, 12, 21, 23, 28, 34, 39, 50, 54, 59, 62], "control": [6, 11, 12, 16, 17, 18, 19, 21, 23, 24, 25, 26, 28, 30, 31, 32, 34, 35, 39, 40, 41, 42, 43, 47, 48, 50, 53, 54, 55, 58, 62, 66, 69, 70, 76, 79, 84, 88, 89, 92, 93, 97, 106, 107, 112, 113, 116, 117, 121, 124], "perform": [6, 11, 12, 13, 16, 21, 22, 23, 28, 30, 34, 38, 39, 40, 43, 45, 50, 52, 54, 56, 59, 60, 61, 63, 66, 76, 84, 92, 93, 98, 102, 103, 106, 107], "prefer": [6, 12, 13, 17, 21, 46], "navig": 6, "page": 6, "lark": 6, "document": [6, 12, 13, 15, 22, 29, 36, 42, 43, 57, 94, 96, 98, 114, 128], "where": [7, 9, 12, 13, 16, 17, 22, 30, 36, 37, 38, 40, 42, 43, 45, 48, 50, 51, 52, 56, 57, 60, 63, 79, 84, 88, 97, 102, 106, 117, 124], "entranc": 7, "offic": 7, "milana": 7, "preloga": 7, "12a": 7, "11th": 7, "floor": 7, "pleas": 7, "see": 7, "pictur": 7, "attach": 7, "below": [7, 9, 28, 35, 71, 94], "further": [7, 13, 63], "clarif": 7, "detail": [7, 9, 12, 13, 15, 22, 29, 36, 41, 42, 43, 51, 55, 57, 61, 63, 70, 128], "tom": 7, "hardwar": [7, 11, 12, 19, 21, 24, 28, 37, 38, 39, 40, 43, 47, 52, 54, 60, 69, 84, 97, 98, 114, 118, 128], "deb": 7, "problem": [7, 13, 29, 51, 57], "clock": [7, 8, 11, 18, 19, 20, 24, 25, 26, 27, 31, 32, 33, 35, 38, 40, 41, 42, 44, 46, 47, 48, 49, 50, 55, 56, 58, 60, 61, 65, 69, 70, 71, 75, 76, 77, 78, 79, 82, 87, 88, 89, 91, 94, 97, 101, 102, 103, 106, 110, 112, 113, 116, 117, 120, 121, 123, 124, 128], "switch": [7, 12, 17, 23, 30, 31, 37, 38, 46, 60, 76, 77, 84, 88, 93, 94, 122], "experienc": [7, 15], "issu": [7, 22, 36, 38, 43, 56, 57, 60, 101], "between": [7, 12, 13, 16, 19, 20, 21, 22, 23, 26, 28, 29, 30, 32, 36, 37, 38, 39, 40, 43, 46, 48, 50, 51, 52, 54, 55, 56, 61, 62, 67, 71, 76, 84, 85, 88, 92, 94, 97, 98, 106, 107, 117, 122, 123, 124], "fix": [7, 22, 29, 35, 76, 98], "timedatectl": 7, "local": 7, "rtc": [7, 12, 16, 21, 23, 30, 34, 37, 52, 59, 62], "ensur": [7, 9, 12, 13, 15, 16, 19, 21, 22, 23, 24, 26, 29, 30, 35, 36, 37, 38, 39, 40, 42, 43, 45, 47, 48, 51, 52, 54, 55, 56, 57, 59, 60, 62, 63, 65, 66, 75, 78, 79, 85, 88, 92, 93, 94, 96, 98, 101, 102, 103, 105, 106, 107, 112, 118, 123], "won": 7, "out": [7, 12, 13, 22, 34, 40, 93, 97], "sync": [7, 23], "knowledg": [8, 15], "elabor": 8, "section": [8, 9, 43, 44, 46, 64, 79, 104, 108, 109, 110, 127], "featur": [8, 11, 13, 19, 21, 28, 33, 40, 41, 42, 43, 48, 49, 58, 61, 79, 88, 93, 97, 98], "diagram": [8, 28, 29, 43], "gpio": [8, 10, 20, 25, 26, 27, 32, 33, 34, 35, 37, 40, 41, 42, 44, 48, 49, 50, 55, 58, 61, 65, 66, 67, 73, 79, 84, 87, 88, 92, 93, 94, 100, 102, 107, 110, 112, 113, 114, 119, 120, 121, 122], "initi": [8, 9, 20, 22, 26, 27, 33, 36, 39, 41, 44, 49, 50, 52, 58, 61, 77, 80, 82, 89, 91, 93, 98, 101, 102, 103, 110, 118, 123], "usart": [8, 20, 21, 27, 28, 31, 33, 34, 38, 39, 41, 44, 49, 50, 58, 62, 69, 70, 71, 73, 96, 97, 98, 100, 107, 110, 116, 117, 118, 119, 121, 123, 124, 125], "timer": [8, 16, 20, 21, 23, 24, 27, 28, 30, 33, 37, 39, 41, 44, 45, 49, 50, 52, 58, 61, 78, 79, 80, 82, 91, 93, 105, 106, 107, 109, 110, 112], "design": [8, 11, 15, 17, 18, 21, 22, 23, 24, 28, 29, 34, 36, 38, 39, 43, 50, 51, 52, 57, 62, 66, 84, 88, 97, 106], "phase": [8, 12, 16, 20, 23, 29, 30, 33, 34, 41, 48, 49, 52, 57, 61, 69, 76, 84, 97, 102, 103], "import": [8, 20, 23, 36, 37, 40, 43, 51, 52, 58, 61, 106], "principl": [8, 15, 20, 49], "advantag": [8, 15, 20, 33, 42, 43, 49, 52], "disadvantag": [8, 20, 33], "conclus": [8, 20, 29, 33, 49, 61], "befor": [9, 12, 13, 16, 22, 30, 40, 42, 43, 56, 63, 65, 69, 84, 96, 97, 102, 106, 112, 116], "dive": 9, "let": [9, 12], "review": [9, 13, 22, 57, 63], "turn": [9, 12, 17, 28, 32, 38, 46, 65, 121], "machin": [9, 39], "upload": [9, 28, 39], "figur": [9, 28], "show": [9, 28, 29], "simplifi": [9, 12, 28, 36, 48], "our": [9, 11, 15, 21, 124], "pass": [9, 19, 28, 105], "cross": [9, 13, 22], "individu": [9, 12, 17, 21, 22, 24, 28, 29, 43, 46, 51, 53, 54, 57, 60, 63, 65, 93, 112, 121], "object": [9, 22, 25, 28, 36, 39, 43], "togeth": [9, 22, 28, 29, 36, 51, 57, 88], "linker": [9, 28, 39, 128], "form": [9, 22, 28, 62], "programm": [9, 16, 28, 39, 52], "bit": [9, 11, 12, 16, 19, 20, 21, 23, 24, 25, 26, 28, 30, 31, 32, 34, 35, 37, 38, 39, 40, 42, 46, 47, 48, 50, 54, 55, 56, 61, 62, 65, 69, 70, 75, 76, 77, 78, 79, 83, 84, 85, 87, 88, 89, 92, 93, 96, 97, 98, 101, 105, 106, 112, 116, 117, 123, 124], "more": [9, 10, 12, 13, 17, 19, 22, 31, 32, 36, 38, 39, 40, 46, 50, 51, 52, 54, 55, 56, 59, 60, 67, 71, 80, 85, 94, 97, 103, 107, 114, 117, 118, 122, 125, 128], "concret": 9, "script": [9, 39, 128], "linker_script": 9, "ld": 9, "startup": [9, 23, 37, 39, 52, 101], "main": [9, 12, 16, 29, 34, 36, 37, 39, 40, 42, 43, 52, 54, 59, 84, 88, 93, 102], "along": [9, 46], "tell": 9, "place": [9, 13, 22, 39, 40, 63], "memori": [9, 10, 11, 12, 19, 21, 23, 28, 34, 39, 43, 50, 54, 56, 59, 61, 76, 84, 85, 96, 97, 114, 117, 118, 128], "final": [9, 13, 18, 22, 23, 28, 30, 35, 36, 39, 63, 76, 102], "binari": 9, "blink": 9, "elf": [9, 39], "practic": [9, 20, 22, 23, 32, 38, 40, 43, 49], "invok": 9, "separ": [9, 60, 70, 112], "sinc": [9, 12, 13, 35, 36, 43, 55, 56], "pre": 9, "handl": [9, 11, 12, 13, 16, 19, 21, 34, 35, 38, 39, 40, 42, 43, 50, 52, 83, 93, 94, 96, 98, 101, 106, 112, 114, 118, 122, 128], "just": [9, 40], "interest": 9, "ani": [9, 12, 13, 22, 29, 38, 42, 43, 51, 65, 80, 92, 94, 112, 114], "intermedi": [9, 16, 101, 102], "line": [9, 12, 28, 31, 34, 39, 40, 48, 70, 97, 124], "return": [9, 83, 105, 112], "wl": 9, "map": [9, 12, 13, 22, 25, 26, 42, 55, 79, 92, 94, 96, 97, 106, 113, 114], "filenam": 9, "target": [9, 12, 16, 30, 37, 39, 79, 102], "host": [9, 12, 34], "commun": [9, 13, 16, 20, 21, 22, 23, 24, 28, 32, 34, 36, 39, 40, 43, 45, 46, 49, 50, 52, 54, 58, 60, 61, 63, 66, 69, 70, 71, 79, 85, 92, 93, 96, 97, 98, 106, 113, 117, 123, 124], "through": [9, 12, 13, 19, 28, 38, 40, 53, 54, 55, 56, 60, 69, 70, 76, 77, 94, 96, 97, 98, 113, 117, 121, 123], "openocd": 9, "store": [9, 28, 39, 40, 50, 88], "non": [9, 13, 22, 39, 63, 68, 72, 73, 74, 81, 82, 86, 90, 91, 95, 99, 100, 104, 108, 109, 110, 111, 113, 115, 119, 123, 126], "volatil": [9, 39], "specifi": [9, 12, 13, 22, 36, 38, 42, 43, 47, 54, 57, 63, 88, 92, 105, 106, 107, 112], "data": [9, 11, 13, 16, 20, 21, 22, 24, 26, 28, 32, 33, 34, 36, 38, 39, 40, 43, 46, 48, 50, 52, 54, 58, 61, 62, 69, 70, 71, 84, 92, 93, 96, 97, 98, 102, 112, 117, 118, 120, 121, 123, 124, 125, 128], "sram": [9, 12, 21, 34, 50, 54, 62], "uniniti": 9, "bss": 9, "fill": 9, "zero": [9, 12, 28, 42, 47, 62], "Then": [9, 59], "access": [10, 11, 15, 19, 21, 23, 28, 34, 36, 38, 39, 50, 54, 56, 96, 97, 113, 117], "had": 10, "manual": [10, 12, 128], "address": [10, 22, 85, 97], "defin": [10, 12, 13, 16, 18, 21, 22, 24, 29, 32, 35, 36, 38, 42, 43, 47, 48, 51, 53, 55, 57, 63, 65, 78, 88, 105, 106, 112], "do": [10, 13, 29, 43, 52, 84], "everi": [10, 13, 22, 36, 39, 43, 51, 55, 63], "singl": [10, 11, 12, 19, 21, 29, 39, 40, 56, 60, 84, 88, 93, 97, 117], "peripher": [10, 11, 12, 16, 17, 18, 19, 21, 23, 24, 25, 26, 28, 30, 31, 32, 33, 38, 39, 40, 41, 45, 46, 47, 48, 50, 52, 54, 56, 59, 60, 61, 76, 77, 79, 84, 85, 92, 93, 94, 96, 97, 102, 105, 106, 107, 113, 114, 117, 121, 123, 124, 128], "would": [10, 17], "probabl": [10, 13], "insan": 10, "luckili": 10, "someon": 10, "done": [10, 11, 12, 13, 29, 40, 55, 56, 63, 88, 124], "legwork": 10, "u": 10, "collect": [10, 22, 57, 128], "compon": [10, 12, 13, 16, 19, 21, 22, 24, 26, 28, 29, 30, 35, 36, 37, 38, 39, 42, 43, 45, 50, 51, 52, 57, 63, 88, 92, 93], "cortex": [10, 11, 12, 21, 23, 28, 34, 37, 39, 50, 54, 62], "base": [10, 11, 12, 13, 15, 17, 19, 21, 22, 23, 25, 26, 28, 29, 31, 35, 36, 37, 38, 39, 40, 42, 43, 45, 47, 50, 52, 55, 56, 62, 63, 65, 69, 70, 75, 78, 79, 88, 96, 97, 105, 106, 113], "includ": [10, 11, 12, 13, 15, 16, 18, 19, 21, 22, 24, 25, 26, 28, 30, 34, 35, 36, 38, 39, 40, 42, 43, 45, 48, 50, 53, 54, 55, 56, 63, 67, 70, 76, 79, 80, 88, 93, 96, 97, 98, 101, 106, 107, 112, 117, 124], "api": 10, "core": [10, 11, 12, 21, 28, 32, 33, 37, 39, 45, 50, 54, 61, 76, 79, 102], "dsp": [10, 11, 12, 21, 28, 34, 39, 50, 62], "librari": [10, 23, 37, 50, 52], "rto": 10, "abstract": [10, 37, 52], "layer": 10, "stm32f4": [10, 60], "cover": [10, 12, 23, 25, 98, 128], "made": [10, 13], "stmicroelectron": [10, 39, 62], "mcu": [11, 12, 15, 20, 40, 41, 44, 58, 94], "unit": [11, 12, 13, 15, 20, 22, 28, 29, 34, 36, 41, 43, 44, 50, 51, 57, 62], "embed": [11, 12, 15, 19, 20, 24, 25, 26, 29, 34, 38, 39, 40, 41, 42, 44, 50, 52, 60, 62, 128], "integr": [11, 12, 13, 21, 22, 29, 34, 36, 39, 40, 43, 51, 52, 57, 60, 69, 93, 97, 98], "processor": [11, 21, 28, 34, 39, 50, 76, 84, 97], "chip": [11, 12, 15, 21, 24, 34, 38, 39], "m4": [11, 12, 21, 28, 34, 39, 50, 54, 62], "architectur": [11, 13, 21, 22, 28, 29, 36, 39, 43, 51, 57, 102], "hold": [11, 12, 21, 28, 40, 53, 54, 56, 124], "32": [11, 12, 16, 17, 21, 23, 28, 30, 34, 37, 38, 39, 50, 52, 60], "here": [11, 12, 16, 17, 23, 32, 37, 45, 52, 53, 63], "some": [11, 12, 28, 39, 113], "armv7": [11, 21, 28, 39], "m": [11, 21, 28, 39, 67, 69, 71, 76, 83, 85, 89, 98], "offer": [11, 12, 13, 15, 16, 18, 21, 28, 34, 37, 39, 40, 42, 50, 52, 60, 62, 63, 76], "high": [11, 12, 13, 16, 17, 18, 21, 22, 23, 24, 28, 29, 30, 31, 34, 35, 36, 38, 39, 40, 41, 42, 43, 45, 46, 47, 48, 50, 51, 54, 55, 58, 59, 60, 62, 65, 66, 67, 76, 79, 84, 88, 92, 93, 94, 96, 97, 98, 101, 102, 113, 118, 121, 122], "stage": [11, 13, 15, 21, 22, 29, 36, 39, 41, 51, 57, 63], "fetch": [11, 21, 92], "decod": [11, 21], "pipelin": [11, 21], "allow": [11, 12, 15, 16, 17, 18, 19, 21, 22, 23, 24, 28, 29, 30, 31, 32, 35, 36, 37, 38, 39, 40, 42, 43, 45, 46, 50, 52, 53, 54, 55, 56, 60, 65, 69, 76, 79, 83, 84, 87, 89, 92, 93, 94, 96, 97, 98, 101, 106, 107, 112, 113, 114, 120, 121, 122, 123, 128], "effici": [11, 12, 13, 16, 17, 18, 21, 22, 23, 24, 26, 28, 30, 31, 32, 34, 37, 38, 39, 40, 43, 45, 50, 52, 54, 56, 59, 61, 93, 97, 103, 118], "faster": [11, 12, 16, 19, 26, 28, 32, 37, 39, 42, 46, 52, 56, 97, 117, 124], "digit": [11, 12, 21, 28, 31, 34, 38, 39, 46, 50, 54, 60, 93], "signal": [11, 12, 16, 17, 19, 20, 21, 24, 25, 28, 30, 31, 34, 35, 37, 38, 39, 40, 42, 46, 48, 49, 50, 52, 54, 55, 56, 62, 65, 66, 67, 75, 78, 79, 88, 89, 92, 93, 94, 97, 105, 106, 107, 113, 117, 120, 121, 122, 124], "capabl": [11, 21, 24, 30, 33, 39, 42, 50, 52, 63, 97, 114, 125], "cycl": [11, 13, 18, 21, 22, 35, 36, 42, 43, 47, 54, 56, 58, 63, 78, 79, 85, 88, 89, 92, 94, 105, 106, 107, 117], "multipli": [11, 12, 16, 21, 23, 30, 37, 45, 52, 54, 59, 75, 76, 84, 101, 102], "accumul": [11, 21], "mac": [11, 21], "addit": [11, 32, 41, 48, 56, 85, 98, 117], "essenti": [11, 12, 13, 16, 17, 18, 21, 22, 23, 24, 26, 37, 38, 39, 40, 42, 43, 45, 47, 52, 54, 56, 59, 97, 128], "suitabl": [11, 13, 16, 17, 18, 23, 29, 30, 34, 36, 37, 38, 43, 45, 48, 50, 51, 52, 56, 57, 63, 66], "float": [11, 12, 17, 21, 24, 28, 31, 34, 38, 39, 50, 60, 62, 92, 93, 121], "point": [11, 12, 13, 21, 22, 28, 34, 36, 39, 50, 62], "fpu": [11, 12, 21, 28, 34, 39, 50, 54, 62], "come": [11, 39], "benefici": [11, 13, 43, 52], "involv": [11, 12, 13, 16, 22, 28, 30, 31, 36, 39, 43, 45, 56, 59, 63, 93], "complex": [11, 13, 22, 29, 34, 39, 51, 52, 57, 88], "mathemat": [11, 43], "calcul": [11, 12, 19, 23, 25, 26, 35, 37, 39, 40, 42, 47, 48, 52, 58, 75, 76, 78, 87, 88, 89, 96, 102, 105, 106], "protect": [11, 12, 21, 52, 98, 113], "mpu": [11, 21], "enhanc": [11, 13, 15, 32, 34, 36, 40, 43, 52, 97], "reliabl": [11, 12, 13, 16, 19, 21, 22, 26, 34, 36, 40, 43, 52, 54, 56, 59, 60, 67, 71, 85, 94, 97, 98, 103, 118], "prevent": [11, 12, 13, 24, 31, 35, 38, 46, 78, 79, 88, 92, 93, 98], "unauthor": [11, 98], "region": 11, "nest": [11, 21], "vector": [11, 21, 28], "interrupt": [11, 12, 17, 18, 21, 28, 35, 38, 40, 42, 48, 55, 65, 67, 69, 70, 71, 84, 92, 93, 94, 97, 98, 107, 128], "nvic": [11, 21], "240": [11, 21], "level": [11, 12, 13, 17, 21, 22, 23, 24, 28, 36, 38, 39, 43, 46, 51, 93, 94, 97, 113, 114, 118, 120, 128], "precis": [11, 12, 13, 16, 17, 18, 21, 23, 25, 30, 34, 35, 37, 38, 40, 42, 45, 47, 48, 50, 52, 54, 55, 56, 59, 76, 84, 88, 89, 92, 102, 103, 106, 107, 117, 124], "debug": [11, 12, 19, 21, 26, 33, 40, 43, 48, 61, 92, 93, 96, 114, 128], "trace": [11, 12, 13, 21, 34, 61], "optim": [11, 12, 13, 16, 20, 22, 23, 30, 34, 37, 38, 39, 40, 43, 45, 52, 54, 59, 60, 63, 98, 102, 118], "power": [11, 12, 16, 21, 23, 28, 31, 33, 35, 37, 38, 39, 42, 45, 50, 52, 54, 59, 60, 61, 65, 66, 67, 71, 80, 85, 92, 93, 94, 97, 98, 102, 103, 122], "consumpt": [11, 12, 21, 28, 34, 37, 38, 39, 45, 50, 52, 54, 59, 62, 66, 67, 71, 89, 92, 93, 97, 98, 103], "batteri": [11, 39, 50, 52, 62, 67], "energi": [11, 23, 28, 30, 37, 39, 50, 52, 98, 103], "part": [12, 15, 21, 23, 28, 29, 34, 37, 39, 52, 57, 62, 84, 103, 128], "dynam": [12, 13, 21, 22, 28, 34, 39, 62, 63, 76, 94], "repres": [12, 13, 36, 37, 38, 40, 51, 55, 56, 57, 63, 88], "entri": [12, 28, 39], "f4": [12, 28, 39], "seri": [12, 15, 21, 25, 28, 39, 52, 62, 85, 128], "balanc": [12, 15, 16, 21, 28, 34, 39, 42, 45, 50, 52, 54, 62, 66, 92], "combin": [12, 43, 50], "thei": [12, 13, 17, 28, 35, 39, 43, 55, 88], "rich": [12, 34, 39, 50, 60], "compact": [12, 21, 39, 62], "x": [12, 21, 39, 88], "mm": [12, 21, 39, 62], "100": [12, 18, 20, 21, 25, 28, 33, 34, 35, 37, 39, 49, 50, 54, 55, 58, 62, 75, 76, 79, 80, 84, 85, 88, 98, 101, 105, 106, 107], "mhz": [12, 18, 20, 21, 25, 26, 28, 32, 33, 34, 35, 37, 39, 47, 48, 49, 50, 54, 55, 58, 59, 62, 71, 75, 76, 79, 80, 84, 85, 88, 89, 101, 102, 106, 114], "achiev": [12, 16, 23, 30, 37, 45, 52, 66, 75, 79, 101, 102, 106], "exception": 12, "stop": [12, 19, 21, 25, 26, 32, 34, 39, 40, 48, 50, 52, 54, 56, 62, 69, 79, 88, 97, 105, 106, 116, 117, 124], "batch": [12, 28, 34, 39], "acquisit": [12, 28, 34, 39], "bam": [12, 28, 34, 39], "exchang": [12, 13, 19, 26, 28, 34, 40, 48, 56, 98], "keep": [12, 23, 36, 43, 57, 106, 113], "cpu": [12, 16, 21, 28, 31, 39, 50, 84, 89, 97], "other": [12, 13, 15, 17, 19, 21, 22, 24, 26, 28, 36, 38, 39, 40, 43, 48, 50, 52, 55, 56, 60, 63, 79, 85, 88, 98, 102, 107, 114, 121, 128], "state": [12, 13, 17, 21, 23, 24, 28, 31, 38, 39, 42, 46, 53, 54, 55, 59, 60, 62, 65, 66, 67, 92, 93, 94, 98, 107, 112, 113, 121], "art": [12, 21, 28, 39, 54, 62], "patent": 12, "technologi": 12, "voltag": [12, 23, 28, 34, 42, 50, 54, 59, 93, 94, 103, 113], "7": [12, 15, 24, 28, 48, 52, 53, 79, 97, 98, 112, 116, 121], "6": [12, 28, 30, 35, 47, 85, 113], "temperatur": [12, 28, 34, 67, 71, 94, 103, 107, 122], "rang": [12, 16, 28, 30, 35, 39, 40, 42, 47, 50, 52, 54, 55, 67, 71, 76, 78, 88, 89, 93, 94, 102, 103, 105, 107], "40": [12, 28, 34, 67, 71, 94, 107, 122], "85": [12, 28, 67, 71, 94, 107, 122], "105": [12, 28], "125": [12, 28, 34, 39, 62], "adapt": [12, 13, 22, 28, 36, 39, 43, 48, 52, 98], "real": [12, 13, 16, 17, 19, 21, 22, 23, 24, 26, 28, 30, 34, 37, 38, 39, 42, 43, 50, 52, 62, 63, 92, 93, 94, 98], "acceler": [12, 21, 28, 39, 54, 62], "wait": [12, 16, 19, 23, 37, 54, 56, 59, 62, 85, 96, 101], "dmip": [12, 39, 62], "25": [12, 20, 25, 28, 33, 35, 37, 42, 45, 58, 62, 75, 84, 101, 106], "dhryston": 12, "512": [12, 21, 28, 34, 39, 54, 62], "kbyte": 12, "128": [12, 21, 28, 34, 39, 54, 62], "reset": [12, 16, 20, 21, 23, 24, 25, 30, 31, 37, 38, 42, 46, 54, 55, 58, 61, 76, 79, 84, 92, 93, 94, 106, 107, 112, 113, 120, 121, 124], "suppli": [12, 85, 103], "wide": [12, 15, 34, 39, 42, 48, 50, 94], "por": 12, "down": [12, 16, 17, 21, 23, 24, 25, 29, 31, 35, 36, 38, 42, 45, 46, 51, 54, 55, 57, 60, 65, 66, 88, 92, 93, 101, 112, 113, 121], "pdr": 12, "detector": 12, "pvd": 12, "brown": 12, "bor": 12, "26": [12, 76], "crystal": [12, 16, 30, 37, 45, 52, 84, 102], "oscil": [12, 16, 30, 34, 37, 45, 61, 75, 76, 77, 84, 93, 101, 102], "16": [12, 16, 17, 21, 23, 24, 26, 28, 30, 31, 32, 34, 35, 37, 38, 39, 40, 46, 47, 48, 50, 53, 54, 55, 60, 62, 76, 78, 79, 85, 88, 89, 93, 106, 113, 114], "factori": 12, "trim": [12, 52], "rc": [12, 16, 30, 37, 52], "khz": [12, 16, 18, 23, 25, 30, 35, 37, 42, 47, 52, 58, 106, 107], "calibr": [12, 52], "\u03bca": [12, 21, 39, 54], "off": [12, 17, 31, 32, 38, 46, 62, 65, 122], "fast": [12, 21, 23, 24, 30, 34, 37, 38, 39, 52, 54, 56, 62, 63, 84, 121], "wakeup": [12, 97], "42": [12, 54, 102], "typic": [12, 16, 23, 30, 34, 37, 39, 45, 46, 50, 52, 59, 62, 76, 85, 88, 93, 94, 97, 102], "65": 12, "max": [12, 47, 55, 88], "deep": [12, 15, 21, 54], "slow": [12, 29, 36, 55, 57], "9": [12, 19, 21, 32, 40, 46, 48, 54, 56, 62, 69, 70, 96, 97, 117], "28": 12, "standbi": [12, 34, 52, 54, 62, 94], "8": [12, 16, 19, 23, 24, 26, 30, 32, 34, 37, 40, 48, 52, 53, 54, 56, 59, 62, 69, 70, 79, 89, 94, 96, 97, 117, 121, 124], "vbat": 12, "analog": [12, 17, 21, 24, 28, 31, 34, 38, 39, 46, 50, 53, 54, 61, 65, 79, 92, 93, 112, 113, 121], "1x12": [12, 28], "msp": [12, 21, 39, 62], "d": [12, 21, 28, 113], "convert": [12, 21, 28, 34, 39, 46, 50, 93], "channel": [12, 18, 19, 21, 25, 28, 34, 35, 42, 47, 54, 55, 62, 78, 79, 87, 88, 98, 105, 106], "dma": [12, 19, 21, 28, 37, 39, 40, 48, 50, 56, 62, 69, 84, 96, 97], "purpos": [12, 17, 21, 23, 24, 28, 31, 34, 38, 39, 43, 46, 50, 52, 55, 58, 60, 66, 79, 88, 92, 121], "stream": [12, 62], "fifo": [12, 21, 97], "burst": 12, "six": [12, 28], "two": [12, 13, 17, 24, 28, 38, 43, 46, 48, 56, 60, 66, 79, 88, 93, 97, 117, 124], "four": [12, 65, 88, 106, 112], "ic": 12, "oc": 12, "puls": [12, 18, 21, 25, 33, 34, 41, 47, 58, 79, 88, 106], "counter": [12, 18, 28, 42, 55, 78, 79, 88, 105, 106, 107], "quadratur": [12, 62], "increment": [12, 43, 79], "encod": [12, 18, 62], "input": [12, 13, 17, 18, 20, 21, 23, 24, 31, 33, 34, 37, 38, 42, 45, 46, 47, 50, 58, 59, 62, 65, 66, 67, 75, 76, 78, 79, 84, 88, 92, 93, 94, 101, 102, 106, 112, 113, 120, 121, 122, 123], "watchdog": [12, 16, 30, 34, 37, 52, 54], "independ": [12, 17, 30, 31, 36, 40, 43, 48, 52, 106, 112], "systick": [12, 54], "wire": [12, 21, 34, 38, 40, 56, 62, 97, 117], "swd": [12, 21, 34, 62], "jtag": [12, 21, 34, 62], "interfac": [12, 13, 17, 21, 23, 24, 28, 33, 37, 38, 39, 40, 50, 52, 54, 58, 60, 62, 84, 92, 93, 94, 96, 102, 113, 121], "macrocel": [12, 34, 62], "etm": [12, 21, 34, 62], "port": [12, 21, 31, 32, 37, 38, 39, 40, 56, 58, 65, 93, 98, 112, 113, 114, 120, 121], "81": [12, 34, 62], "78": 12, "77": 12, "toler": [12, 34, 62, 71, 94, 98], "13": [12, 21, 118], "i2c": [12, 17, 21, 24, 34, 38, 39, 45, 46, 50, 54, 60, 62, 84, 92, 93, 94, 113, 114, 121], "smbu": 12, "pmbu": 12, "12": [12, 16, 21, 34, 39, 42, 54, 62, 89, 96, 98], "mbit": 12, "7816": 12, "lin": [12, 69], "irda": 12, "modem": 12, "spi": [12, 17, 21, 24, 28, 31, 34, 38, 39, 45, 46, 50, 54, 60, 62, 84, 92, 93, 94, 97, 102, 106, 113, 114, 121], "i2ss": 12, "50": [12, 16, 18, 25, 26, 30, 35, 37, 42, 47, 50, 52, 55, 71, 75, 76, 79, 80, 84, 85, 88, 98, 103, 107], "spi2": 12, "spi3": 12, "mux": 12, "full": [12, 16, 28, 34, 57, 70, 88, 94, 97], "duplex": [12, 28, 40, 56, 70, 96, 97, 117], "i2": [12, 62], "audio": [12, 18, 28, 34, 35, 39, 42, 50], "class": 12, "accuraci": [12, 16, 21, 23, 34, 37, 40, 52, 54, 56, 59, 94, 97, 103, 112, 117, 124], "via": [12, 17, 19, 46, 48, 56, 59, 65, 69, 84, 93], "extern": [12, 13, 16, 17, 18, 19, 21, 22, 23, 24, 26, 30, 31, 34, 35, 37, 38, 42, 45, 46, 48, 50, 54, 55, 59, 60, 62, 66, 76, 84, 92, 93, 97, 98, 101, 102, 120, 121, 123], "sdio": [12, 28, 62], "sd": 12, "mmc": 12, "emmc": 12, "speed": [12, 16, 17, 18, 21, 23, 24, 28, 30, 31, 32, 34, 35, 38, 39, 40, 41, 42, 45, 48, 50, 54, 55, 56, 58, 59, 60, 62, 65, 66, 76, 79, 84, 92, 93, 94, 97, 101, 102, 106, 112, 113, 114, 117, 120, 121, 124], "otg": [12, 28], "phy": [12, 34], "crc": [12, 21, 28, 37, 39], "96": [12, 21], "uniqu": [12, 13, 15, 21, 42, 60], "subsecond": [12, 21], "calendar": [12, 21, 52], "complianc": [12, 61], "ecopack2": [12, 21, 62], "compliant": [12, 21, 62], "pin": [12, 17, 18, 21, 24, 25, 26, 31, 32, 34, 35, 38, 40, 42, 46, 48, 50, 53, 54, 55, 56, 62, 65, 66, 67, 79, 87, 88, 92, 93, 94, 96, 97, 106, 112, 113, 114, 116, 117, 118, 120, 121, 122, 123, 128], "critic": [12, 13, 15, 16, 22, 30, 37, 38, 40, 42, 43, 45, 50, 51, 52, 57, 59, 66, 92, 94, 103, 117], "act": [12, 21, 31], "either": [12, 17, 21, 31, 35, 40, 42, 46, 55, 65, 88, 92, 96, 97], "send": [12, 20, 21, 26, 31, 40, 48, 56, 69, 92, 96, 97, 117, 120, 121, 123, 124, 125], "interact": [12, 21, 22, 24, 29, 38, 39, 43, 51, 57, 63, 92, 121], "sensor": [12, 17, 19, 21, 24, 26, 31, 32, 34, 38, 39, 40, 46, 48, 50, 56, 60, 67, 93, 94, 98, 121], "led": [12, 18, 20, 21, 24, 31, 35, 38, 42, 47, 54, 55, 66, 93, 106, 121], "motor": [12, 16, 18, 21, 31, 34, 35, 38, 39, 42, 47, 50, 52, 54, 55, 88, 93, 106, 121], "versatil": [12, 18, 19, 24, 25, 26, 30, 32, 34, 35, 38, 39, 40, 42, 47, 50, 60, 88], "mean": [12, 17, 19, 35, 46, 55, 56, 88, 117, 124], "serv": [12, 24, 76], "variou": [12, 15, 16, 17, 22, 24, 26, 28, 30, 32, 34, 36, 37, 38, 39, 40, 42, 43, 45, 46, 48, 52, 55, 56, 59, 60, 76, 84, 121], "role": [12, 22, 23, 24, 46], "often": [12, 13, 16, 23, 29, 30, 34, 37, 40, 43, 45, 46, 51, 52, 55, 84, 121], "simultan": [12, 17, 24, 46, 70, 88, 97, 106, 107, 123], "within": [12, 15, 22, 23, 28, 35, 39, 42, 43, 47, 55, 59, 67, 71, 77, 78, 80, 83, 85, 88, 94, 98, 101, 102, 103, 107, 114, 118, 125], "foundat": [12, 22, 39, 63], "skill": [12, 15], "own": [12, 22, 36], "By": [12, 13, 23, 26, 28, 35, 38, 42, 45, 52, 59, 60, 63], "behavior": [12, 17, 24, 28, 38, 46, 52, 60, 63, 78, 79, 85, 88, 93, 121], "group": [12, 29, 44, 64, 110, 127], "moder": [12, 17, 21, 24, 25, 26, 39, 46, 48, 54, 60, 65, 66, 112, 113, 120, 121], "altern": [12, 17, 21, 24, 25, 26, 31, 32, 34, 35, 38, 40, 42, 46, 48, 54, 55, 56, 58, 65, 79, 87, 88, 92, 93, 94, 96, 97, 112, 113, 114, 116, 120, 121, 123, 124], "per": [12, 15, 19, 26, 32, 35, 40, 42, 55, 56, 88, 94, 97, 103, 114, 117, 122], "pair": [12, 22, 23, 29, 36, 53, 57], "one": [12, 13, 17, 19, 31, 35, 38, 40, 46, 47, 55, 56, 60, 65, 79, 88, 93, 97, 106, 112, 117, 123, 124], "00": [12, 21, 24, 37, 38, 52, 53, 101, 113], "01": [12, 21, 24, 37, 38, 52, 53, 85, 113], "pupdr": [12, 21, 24, 46, 54, 60, 66, 112, 113, 120, 121], "pull": [12, 17, 21, 24, 31, 38, 46, 54, 60, 65, 66, 92, 93, 112, 113, 120, 121], "whether": [12, 13, 28, 43, 65, 84, 88, 121], "resistor": [12, 17, 21, 24, 31, 38, 46, 53, 54, 60, 65, 66, 92, 93, 112, 113, 121], "neither": 12, "No": [12, 19, 22, 24, 25, 31, 32, 38, 43, 53, 56, 60], "otyp": [12, 21, 24, 54, 60, 112, 113, 120, 121], "push": [12, 17, 21, 24, 31, 38, 53, 54, 60, 66, 92, 93, 112, 113, 121], "drain": [12, 17, 21, 24, 31, 38, 53, 60, 66, 92, 93, 113, 121], "affect": [12, 17, 23, 24, 31, 35, 38, 103, 121], "load": [12, 42, 50, 94, 97], "activ": [12, 13, 15, 16, 19, 23, 24, 31, 32, 35, 36, 37, 38, 39, 40, 42, 43, 52, 55, 56, 62, 75, 76, 79, 84, 88, 93, 97, 105, 106, 107, 121], "logic": [12, 24, 28, 38, 39, 43, 66, 67, 92, 93, 94, 114, 118, 120], "ospeedr": [12, 21, 24, 54, 65, 112, 113, 120, 121], "medium": [12, 17, 21, 24, 31, 38, 53, 60, 65, 66, 92, 93, 94, 96, 97, 98, 101, 103, 105, 107, 113, 117, 121], "strength": [12, 38, 43, 94], "higher": [12, 16, 19, 23, 26, 30, 34, 35, 37, 40, 42, 45, 52, 59, 63, 76, 84, 102], "deal": [12, 17, 36], "transfer": [12, 19, 28, 32, 39, 40, 50, 56, 62, 84, 96, 97, 98, 102, 118, 123, 124], "increas": [12, 26, 30, 37, 42, 47, 55, 98], "electromagnet": [12, 67], "interfer": [12, 46, 67], "afr": [12, 21, 24, 25, 26, 48, 54, 113, 120, 121], "split": [12, 34, 46, 60], "afrl": [12, 24, 53, 78, 79, 112], "afrh": [12, 24, 78, 79, 93], "15": [12, 24, 53, 60, 79, 106, 121], "alloc": [12, 38, 39], "idr": [12, 21, 24, 54, 60, 120, 121], "read": [12, 17, 21, 23, 24, 31, 38, 40, 46, 48, 53, 54, 56, 60, 65, 75, 76, 92, 93, 96, 97, 120, 121, 122, 123], "current": [12, 17, 21, 23, 28, 31, 37, 39, 52, 60, 65, 66, 76, 84, 93, 94, 113, 120, 128], "odr": [12, 20, 21, 24, 33, 38, 46, 54, 61, 112, 113, 120, 121], "directli": [12, 13, 17, 22, 23, 28, 31, 36, 38, 43, 47, 60, 93, 106, 112], "write": [12, 13, 17, 19, 22, 24, 25, 28, 31, 35, 38, 40, 43, 46, 48, 53, 54, 55, 60, 87, 92, 93], "valu": [12, 18, 19, 23, 25, 26, 28, 31, 32, 35, 37, 38, 40, 42, 43, 47, 48, 52, 53, 55, 56, 59, 60, 78, 79, 83, 85, 87, 88, 89, 92, 93, 97, 105, 106, 107, 112, 116, 117, 124], "chang": [12, 13, 17, 28, 29, 35, 36, 38, 43, 46, 52, 53, 57, 60, 63, 67, 85, 92, 93, 94, 106, 112, 114, 117, 122, 124], "correspond": [12, 13, 17, 22, 24, 29, 36, 38, 42, 43, 46, 51, 53, 55, 56, 57, 60, 63, 65, 88, 92, 112], "bsrr": [12, 20, 21, 24, 33, 38, 46, 61, 112, 113, 121], "special": [12, 28, 39, 43], "clear": [12, 13, 17, 22, 25, 29, 35, 36, 38, 43, 46, 51, 52, 55, 60, 69, 87, 96, 105, 107, 114], "lower": [12, 13, 16, 17, 24, 37, 38, 40, 42, 52, 56, 60, 79, 84, 102, 106], "half": [12, 17, 35, 40, 56, 60, 76, 88, 96, 97, 117], "upper": [12, 17, 24, 38, 60], "ideal": [12, 16, 18, 23, 29, 30, 37, 38, 39, 40, 42, 43, 48, 50, 52, 57], "atom": [12, 17, 21, 24, 38, 46, 112, 113], "tailor": [12, 39], "monitor": [12, 13, 20, 21, 22, 23, 26, 33, 34, 39, 40, 48, 52, 54, 58, 76, 92, 93, 94], "present": [12, 34], "depend": [12, 13, 17, 22, 23, 31, 35, 37, 38, 43, 46, 48, 52, 55, 56, 88, 97, 105, 106, 112, 117], "characterist": [12, 38, 41, 47, 52, 113, 128], "adc": [12, 17, 21, 31, 34, 38, 39, 45, 46, 50, 52, 54, 60, 62, 67, 92, 93, 114, 121], "dac": [12, 21, 31, 38, 39, 50, 54, 60, 92, 93, 121], "like": [12, 13, 16, 17, 19, 21, 22, 23, 24, 26, 28, 32, 35, 36, 37, 38, 39, 40, 42, 43, 46, 47, 48, 50, 51, 52, 55, 60, 63, 66, 76, 79, 88, 93, 97, 106, 113, 121, 128], "effect": [12, 13, 21, 22, 42, 43, 54, 57, 59, 63, 65, 79], "understand": [12, 13, 15, 21, 22, 39, 43, 51, 60, 63, 114, 128], "instanc": [12, 17, 35, 48, 55, 88, 106], "ll": 12, "adjust": [12, 16, 18, 21, 28, 29, 33, 34, 35, 38, 40, 42, 45, 47, 52, 54, 55, 56, 59, 85, 92, 102, 106, 113, 114, 117, 124], "might": [12, 17, 46], "world": [12, 13, 22, 39, 43, 63], "relai": [12, 17, 21, 31], "small": [12, 13, 28, 39, 57, 62, 88], "detect": [12, 13, 22, 28, 29, 32, 39, 40, 43, 51, 56, 57, 66, 67, 69, 70, 92, 93, 94, 96, 97, 98, 101, 106, 117, 121], "door": [12, 21], "close": [12, 15, 22, 43, 63], "react": [12, 122], "event": [12, 13, 18, 21, 25, 35, 36, 42, 55, 79, 88, 92, 93, 94, 97, 98, 106], "protocol": [12, 16, 19, 21, 24, 28, 40, 50, 52, 56, 66, 79, 93, 97, 98, 106, 113], "uart": [12, 17, 21, 24, 38, 45, 46, 48, 60, 84, 92, 93, 106, 113, 114, 121], "dedic": [12, 15, 40, 88], "width": [12, 18, 21, 25, 33, 41, 47, 58, 79, 88, 106], "modul": [12, 13, 16, 18, 19, 21, 22, 23, 25, 26, 29, 32, 33, 34, 36, 37, 39, 40, 41, 43, 45, 47, 48, 56, 57, 58, 67, 69, 70, 71, 79, 82, 91, 92, 93, 97, 105, 106, 107, 109, 110, 123, 124, 125], "dim": [12, 18, 21, 35, 42, 106], "deliv": [12, 13, 35, 43], "mani": [12, 13, 19, 35, 36, 37, 42, 55, 88], "trigger": [12, 21, 35, 40, 42, 55, 65, 67, 83, 92, 93, 98], "button": [12, 24, 31, 38, 67, 93, 121], "respond": [12, 35, 43, 94, 122, 125], "immedi": [12, 35], "respons": [12, 21, 23, 37, 42, 52, 56, 59, 71, 76, 79, 88, 92, 93, 94, 98, 102], "especi": [12, 16, 36, 38, 40, 43, 51, 59, 60, 63], "valuabl": [12, 15, 22, 36], "remain": [12, 24, 35, 42, 52, 60, 79, 85, 88, 94, 106, 123], "accur": [12, 13, 16, 23, 30, 37, 42, 45, 47, 48, 52, 54, 55, 59, 66, 84, 92, 94, 97, 106, 107], "even": [12, 19, 26, 28, 32, 40, 56, 97, 98, 117], "occur": [12, 42, 46, 70, 92, 93, 96, 97, 124, 125], "takeawai": [12, 20], "flexibl": [12, 13, 15, 16, 17, 22, 23, 24, 29, 31, 34, 36, 37, 40, 42, 43, 46, 48, 52, 56, 57, 63, 98, 114, 117], "master": [12, 25, 26, 60, 84], "demand": [12, 23, 29, 34, 39, 45, 52], "solid": [12, 63], "element": [12, 13, 20], "crucial": [12, 13, 16, 17, 23, 24, 32, 35, 37, 39, 40, 42, 43, 46, 50, 52, 54, 56, 60, 63, 102, 106], "rcc": [12, 16, 18, 19, 23, 25, 26, 30, 41, 42, 46, 47, 48, 54, 55, 58, 65, 75, 76, 79, 84, 85, 112, 113, 123, 124], "overse": 12, "circuitri": [12, 23, 93], "cr": [12, 23, 54, 59, 76], "apb1enr": [12, 18, 25, 26, 42, 47, 54, 59], "apb1": [12, 16, 23, 25, 35, 37, 40, 48, 54, 55, 56, 59, 75, 76, 79, 83, 84, 85, 88, 101, 102, 106, 117], "bu": [12, 16, 30, 35, 37, 38, 40, 54, 56, 59, 76, 79, 84, 88, 102, 106, 113, 117], "hsi": [12, 16, 23, 30, 34, 37, 45, 54, 59, 76, 77, 85, 101, 102], "hse": [12, 16, 23, 30, 34, 37, 45, 54, 59, 75, 76, 83, 84, 85, 93, 101, 102], "lsi": [12, 16, 23, 30, 34, 37, 54, 59], "lse": [12, 16, 23, 30, 34, 37, 59, 93], "hsebyp": [12, 52], "bypass": [12, 52, 93], "hseon": [12, 16, 23, 75, 83, 84, 101], "hserdi": [12, 16, 23, 52, 75, 76, 83, 84, 85, 101], "indic": [12, 19, 23, 24, 26, 39, 40, 52, 54, 75, 76, 83, 84, 117, 124], "stabl": [12, 16, 23, 35, 37, 40, 43, 45, 52, 55, 56, 70, 71, 75, 76, 80, 94, 103, 107, 117, 124], "pwren": 12, "vo": [12, 23, 54], "scale": [12, 23, 45, 52, 54, 57, 59, 76], "pwr_cr": [12, 23], "14": 12, "vos_0": 12, "highest": 12, "vos_1": 12, "flash_acr_lat": [12, 23, 54], "90": 12, "3w": 12, "lock": [12, 16, 23, 30, 31, 34, 37, 49, 52, 58, 76, 84, 92, 93, 94, 101, 102], "loop": [12, 16, 23, 30, 34, 49, 52, 76, 84, 102, 112], "pllcfgr": [12, 23, 54, 76], "divid": [12, 13, 16, 18, 23, 24, 25, 30, 32, 37, 43, 45, 47, 52, 54, 55, 59, 75, 76, 78, 79, 84, 88, 101, 102, 106], "desir": [12, 18, 23, 24, 26, 30, 31, 37, 42, 45, 47, 48, 52, 53, 55, 56, 78, 79, 84, 88, 92, 102], "pllm": [12, 16, 23, 30, 37, 45, 54, 59, 75, 76, 84, 85, 101, 102], "hclk": 12, "plln": [12, 16, 23, 30, 37, 45, 54, 59, 75, 76, 83, 84, 85, 101, 102], "pllp": [12, 16, 23, 30, 37, 45, 54, 59, 75, 76, 83, 84, 85, 101, 102], "pllq": 12, "plli2": [12, 52], "rcc_pllcfgr": [12, 16, 30, 41, 58, 59, 75, 83, 84, 101], "rcc_pllcfgr_pllm": [12, 84], "mask": 12, "rcc_pllcfgr_pllm_po": 12, "posit": [12, 18, 42, 55], "formula": [12, 18, 25, 26, 35, 40, 42, 47, 48, 56, 59, 76, 79, 88, 96, 97, 102, 105, 106, 117, 124], "vco": [12, 23, 52, 59, 75, 84], "vital": [12, 54], "sensit": [12, 16, 48, 52, 54, 59, 98], "task": [12, 13, 16, 19, 23, 24, 28, 34, 35, 38, 39, 42, 43, 46, 52, 54, 55, 59, 66, 88], "properli": [12, 13, 26, 52, 60], "reduc": [12, 13, 30, 36, 37, 40, 42, 47, 50, 52, 54, 56, 59, 63, 88, 97, 114], "care": 12, "appropri": [12, 13, 25, 26, 30, 37, 39, 42, 55, 56, 59, 60, 76, 84, 92, 96, 112], "meet": [12, 13, 16, 22, 29, 30, 36, 43, 51, 57, 63, 98], "paramet": [12, 16, 17, 19, 23, 26, 28, 30, 32, 35, 40, 42, 45, 52, 56, 58, 88, 96, 97, 98, 102, 105, 106, 112, 117, 124], "proper": [12, 13, 16, 22, 23, 42, 52, 54, 56, 59, 79, 94, 96, 97, 106], "establish": 12, "univers": [12, 19, 26, 32, 41, 44, 48, 58, 93, 97], "synchron": [12, 19, 23, 26, 30, 32, 37, 41, 42, 44, 49, 52, 58, 69, 71, 78, 79, 96, 97, 102, 117, 123, 124], "asynchron": [12, 19, 26, 32, 41, 44, 49, 58, 69, 93, 96, 97, 117, 124], "transmitt": [12, 19, 26, 32, 41, 44, 48, 56, 58, 71, 93, 97, 117, 123, 124], "facilit": [12, 19, 32, 34, 40, 42, 97, 98, 114], "unlik": [12, 17, 36, 43, 51], "focus": [12, 13, 15, 22, 36, 39, 54, 57, 63, 128], "particularli": [12, 17, 22, 39, 42, 50, 106], "transmit": [12, 20, 26, 32, 40, 48, 56, 71, 96, 97, 98, 116, 123, 124], "sequenti": [12, 13, 22, 36, 43, 63], "It": [12, 13, 16, 19, 22, 23, 26, 29, 30, 32, 34, 36, 37, 38, 39, 40, 42, 43, 46, 48, 50, 52, 53, 56, 57, 59, 60, 62, 63, 76, 84, 121], "begin": [12, 13, 19, 22, 40, 43, 56, 78, 84, 107, 117, 124], "end": [12, 13, 19, 22, 26, 51, 56, 97, 117, 124], "mai": [12, 13, 19, 26, 36, 38, 40, 56, 63, 97, 113], "pariti": [12, 19, 26, 32, 40, 48, 56, 69, 70, 96, 97, 98, 117], "error": [12, 13, 19, 24, 26, 28, 29, 32, 36, 39, 40, 43, 51, 56, 63, 69, 70, 71, 83, 89, 92, 93, 96, 97, 98, 105, 106, 107, 112, 113, 114, 117], "elimin": [12, 13, 43], "sampl": [12, 32, 34, 40, 48, 56, 62, 117, 124], "rate": [12, 19, 23, 26, 32, 38, 41, 48, 54, 58, 62, 69, 70, 71, 96, 97, 98, 116, 117, 118, 123, 124, 125], "piec": 12, "being": [12, 17, 22, 60, 63], "taken": [12, 13, 39, 43], "second": [12, 19, 26, 32, 35, 40, 42, 53, 55, 56, 88, 97, 114, 117, 122], "oversampl": [12, 26, 32, 41, 48, 54, 58, 96, 97, 98, 117, 123, 124], "than": [12, 23, 29, 36, 52, 60, 67, 71, 79, 80, 85, 89, 94, 102, 103, 107, 114, 118, 122, 125], "minimum": [12, 89, 94], "improv": [12, 13, 22, 36, 39, 43, 52, 56, 62, 97, 117], "filter": [12, 92, 93], "baud": [12, 19, 23, 26, 32, 41, 48, 54, 58, 69, 70, 71, 96, 97, 98, 116, 117, 118, 123, 124, 125], "determin": [12, 13, 19, 24, 25, 26, 35, 42, 45, 47, 48, 53, 54, 55, 57, 76, 79, 87, 88, 93, 97, 102, 106, 121], "smooth": [12, 94], "tx": [12, 26, 32, 40, 48, 54, 56, 70, 96, 97, 116, 117, 123, 124], "recept": [12, 32, 40, 48, 58, 69, 70, 96, 97, 98, 117, 123, 124], "rx": [12, 26, 32, 40, 48, 54, 56, 70, 96, 97, 116, 117, 123, 124], "af": [12, 25, 26, 42, 53, 55, 88], "usart1": [12, 19, 26, 37, 40, 48, 56, 76, 97, 117, 124], "pa9": [12, 24, 26, 31, 40, 48, 56, 88, 97, 106, 116, 117, 124], "pb6": [12, 26, 88, 106, 124], "pa10": [12, 26, 40, 48, 56, 88, 97, 106, 116, 117, 124], "pb7": [12, 26, 88, 106, 124], "af7": [12, 26, 32, 48, 116, 117, 124], "usart2": [12, 26, 32, 37, 40, 56, 76, 97, 117, 124], "pa2": [12, 26, 32, 40, 56, 88, 97, 106, 117, 124], "pd5": [12, 26, 124], "pa3": [12, 26, 32, 40, 56, 88, 97, 106, 117, 124], "pd6": [12, 26, 124], "usart6": [12, 26, 40, 56, 97, 117, 124], "pc6": [12, 26, 40, 56, 88, 97, 117, 124], "pg14": [12, 26, 124], "pc7": [12, 26, 40, 56, 88, 97, 117, 124], "pg9": [12, 26, 124], "af8": [12, 26, 117, 124], "usartdiv": [12, 26, 32, 40, 48, 56, 97, 117, 124], "fck": [12, 26, 54], "baudrat": [12, 19, 26, 54, 56, 118], "000": [12, 26, 35, 55, 85], "hz": [12, 47, 89, 107], "115200": [12, 19, 26, 56, 98, 118], "5f": 12, "round": [12, 47], "brr": [12, 19, 26, 32, 40, 48, 54, 56, 97, 116, 117, 124], "cr1": [12, 18, 19, 25, 26, 32, 40, 47, 48, 54, 58, 96, 97, 106, 117, 123, 124], "ue": [12, 26, 32, 40, 54, 56, 97, 117, 124], "te": [12, 19, 26, 32, 40, 54, 56, 69, 97, 117, 124], "re": [12, 19, 26, 32, 40, 54, 56, 69, 93, 96, 97, 98, 117, 124], "empti": [12, 19, 32, 40, 56, 96, 97, 123, 124], "txe": [12, 19, 32, 40, 54, 56, 96, 124], "flag": [12, 16, 19, 28, 37, 52, 54, 93, 124], "sr": [12, 19, 48, 54, 124], "dr": [12, 19, 48, 54, 123, 124], "buffer": [12, 79, 97], "byte": [12, 40, 56, 98, 123, 124], "pa4": 12, "datasheet": [12, 25, 42, 55, 94], "explan": [12, 15, 18, 19, 61], "tim1": [12, 35, 42, 55, 76, 79, 88, 105, 106], "apb2": [12, 16, 23, 25, 37, 40, 48, 55, 56, 75, 76, 79, 83, 84, 85, 88, 101, 102, 106, 117], "pa8": [12, 88, 106], "pe9": [12, 88], "af01": 12, "pe11": [12, 88], "pe13": [12, 88], "pa11": [12, 88, 106], "pe14": [12, 88], "tim2": [12, 35, 37, 42, 47, 55, 76, 79, 88, 106], "pa0": [12, 24, 88, 106], "pa5": [12, 17, 31, 88, 106], "pa1": [12, 88, 106], "pb3": [12, 88], "pb10": [12, 88], "pb11": [12, 88], "tim3": [12, 18, 35, 37, 42, 58, 76, 79, 88, 106], "pa6": [12, 42, 88, 106], "pb4": [12, 88, 106], "af02": 12, "pa7": [12, 88, 106], "pb5": [12, 88, 106], "pb0": [12, 25, 35, 55, 88, 106], "pc8": [12, 88, 106], "pb1": [12, 88, 106], "pc9": [12, 88, 106], "tim4": [12, 55, 79, 88, 106], "pd12": [12, 88, 106], "pd13": [12, 88, 106], "pb8": [12, 88, 106], "pd14": [12, 88, 106], "pb9": [12, 88, 106], "pd15": [12, 88, 106], "tim5": [12, 55, 79, 88, 106], "tim9": [12, 55, 79, 88, 106], "af03": 12, "tim10": [12, 55, 79, 88, 106], "tim11": [12, 55, 79, 88, 106], "tabl": 12, "outlin": [12, 36, 43], "help": [12, 13, 22, 35, 36, 43, 59, 63, 88], "avoid": [12, 17, 22, 52, 56, 60, 92, 93, 94, 113], "those": [12, 29, 52, 55, 63, 93], "enableclock": 12, "take": [12, 22, 36, 45, 56, 63, 94, 117], "etc": [12, 19, 21, 37, 38, 42, 52, 54, 55, 56, 114], "configuregpio": 12, "isn": 12, "expect": [12, 13, 22, 29, 36, 43, 51, 57, 63, 92], "shown": 12, "configurepwmmod": 12, "particular": [12, 28, 38], "pwmmode": [12, 79], "enumer": 12, "previou": [12, 13, 29, 43, 80], "captur": [12, 18, 25, 34, 35, 42, 47, 54, 55, 62, 79, 88, 92, 93, 105, 106], "compar": [12, 18, 25, 34, 35, 37, 40, 42, 47, 52, 54, 55, 60, 78, 79, 87, 88, 105, 106], "ccmr": [12, 25, 42, 55, 79, 88, 106], "appli": [12, 13, 16, 18, 37, 42, 43, 84, 92, 112], "addition": [12, 15, 40, 42], "ccer": [12, 18, 25, 42, 47, 54, 55, 78, 88, 106], "enum": 12, "easi": [12, 13, 29, 36, 40, 57, 96, 98], "apb": [12, 16, 30, 55, 84, 88], "prescal": [12, 16, 18, 23, 25, 35, 37, 42, 47, 58, 75, 76, 78, 79, 83, 84, 85, 87, 88, 89, 97, 101, 102, 105, 106], "auto": [12, 18, 25, 35, 42, 47, 55, 79, 88, 105, 106], "reload": [12, 18, 25, 35, 42, 47, 55, 79, 88, 105, 106], "arr": [12, 18, 25, 35, 42, 47, 54, 55, 78, 79, 87, 88, 89, 105, 106, 107], "period": [12, 16, 18, 23, 25, 35, 42, 47, 55, 67, 78, 79, 83, 85, 87, 88, 89, 93, 97, 106], "approach": [12, 13, 17, 22, 29, 36, 43, 63], "exce": [12, 43, 47, 55, 67, 85, 94, 122], "maximum": [12, 16, 37, 47, 55, 79, 84, 85, 89, 98, 101, 102, 103, 106], "65535": [12, 35, 47, 55, 79, 88], "until": [12, 19, 92], "fit": [12, 22, 47, 55, 78], "recalcul": [12, 76], "comput": [12, 19, 25, 26, 31, 32, 34, 39, 40, 48, 56], "express": [12, 19], "percentag": [12, 18, 35, 42, 55, 79, 88], "proport": 12, "shine": 12, "bright": [12, 18, 35, 42, 47, 55, 106], "ccr": [12, 18, 25, 35, 42, 47, 55, 78, 87, 88, 89, 105, 106, 107], "ccr1": [12, 18, 47, 55, 79], "ccr2": [12, 55, 79], "ccr3": [12, 25, 35, 55, 79], "ccr4": [12, 79], "halt": [12, 79], "count": [12, 18, 25, 34, 35, 42, 47, 54, 55, 88, 93, 106], "symmetr": [12, 25, 42, 54, 55, 88], "waveform": [12, 18, 42], "around": [12, 23, 42], "produc": [12, 16, 23, 29, 35, 42, 47, 55, 84, 102], "transit": [12, 38, 42, 52, 55, 67, 92, 93, 94], "most": [12, 13, 15, 36, 40, 42, 60], "sai": 12, "20": [12, 25, 35, 42, 58], "rcc_apb1enr_tim3en": [12, 18, 25, 35, 42, 55], "so": [12, 13, 59], "gpiob": [12, 25, 114], "af2": [12, 25, 35, 55, 78, 79, 106], "becaus": [12, 29, 37, 42, 43, 60], "pwm_mode_1_ch3": 12, "tim_ccmr2_oc3m_1": 12, "tim_ccmr2_oc3m_2": 12, "tim_ccmr2_oc3p": 12, "ccmr2": [12, 35, 55, 78], "abov": [12, 46], "preload": [12, 35, 78, 79, 87, 88], "glitch": [12, 35, 78, 79], "oc3m_1": 12, "oc3m_2": 12, "less": [12, 16, 23, 29, 30, 37, 39, 40, 43, 45, 52, 56, 57, 63, 71, 79, 85, 89, 114, 118, 122], "otherwis": [12, 79], "oc3p": [12, 35, 55], "50000000": [12, 26], "20000": 12, "2500": [12, 35, 55], "therefor": 12, "psc": [12, 18, 25, 35, 42, 47, 55, 78, 79, 105, 106, 107], "reach": [12, 13, 16, 30, 35, 37, 39, 42, 52, 55, 106], "again": [12, 53], "625": [12, 25, 35, 55], "tim_cr1_cen": [12, 18, 25, 35, 47, 55], "hertz": 12, "deriv": [12, 18, 102], "ccmr1": [12, 18, 47, 78], "similar": [12, 22, 29], "oc1m": 12, "match": [12, 22, 30, 32, 56, 105, 112, 114], "oc1p": 12, "polar": [12, 48, 69, 88, 97], "thu": [12, 13, 17, 35, 42, 63], "tim_cr1_cm": 12, "demonstr": [12, 19, 25, 26], "shape": [13, 22, 29, 36, 43, 51, 57, 63], "known": [13, 22, 39, 52, 63], "softwar": [13, 15, 18, 22, 23, 29, 34, 36, 37, 43, 44, 51, 52, 57, 63, 67, 97, 98, 101, 104, 108, 109, 110, 123, 127], "life": [13, 15, 36, 39, 43, 63], "systemat": [13, 36, 43], "represent": [13, 36], "idea": [13, 15], "leg": 13, "progress": [13, 22, 36, 40, 63], "gather": [13, 22, 29, 43, 63, 128], "analysi": [13, 22, 29, 34, 36, 39, 43, 51, 57, 93], "implement": [13, 22, 36, 43, 51, 52, 56, 83, 98, 112, 128], "mainten": [13, 22, 36, 43, 96], "analyz": [13, 22, 63], "scope": [13, 22, 63], "built": [13, 36, 38, 39, 63, 70, 97, 102], "qualiti": [13, 22, 29, 36, 43], "deploy": [13, 22, 36, 43, 63], "static": 13, "techniqu": [13, 22, 35, 42, 55, 63, 88], "evalu": 13, "product": [13, 22, 36, 50, 63], "find": [13, 43], "met": [13, 22], "busi": [13, 22], "cure": 13, "perspect": 13, "veri": [13, 17, 24, 31, 37, 38, 53, 92, 93, 113], "know": 13, "exactli": [13, 29], "what": [13, 20, 29, 43], "plan": [13, 22, 36, 43, 57, 63], "under": [13, 71, 85, 94, 103, 114], "futur": [13, 43, 98], "case": [13, 22, 39, 42, 49, 50, 58, 60, 77, 98, 113], "arhitectur": 13, "comprehend": 13, "usual": [13, 37], "technic": [13, 15, 22, 63], "put": 13, "ultim": 13, "choic": [13, 22, 43, 60, 63], "consid": [13, 17, 22, 28, 113], "financi": 13, "viabil": 13, "distinct": [13, 63], "anoth": [13, 34], "hld": [13, 22], "At": 13, "understood": [13, 22], "lld": 13, "comprehens": [13, 15, 42, 63, 98, 128], "compat": [13, 62, 63, 67, 85, 94, 97, 98], "assist": 13, "erad": 13, "major": [13, 36, 51], "mistak": [13, 29], "flaw": 13, "earli": [13, 22, 29, 36, 43, 51, 57], "were": [13, 128], "standard": [13, 22, 23, 31, 37, 38, 43, 48, 56, 63, 85, 88, 94, 98, 113, 124], "undergo": [13, 22, 63], "join": 13, "bug": [13, 22, 29, 98], "among": [13, 22], "themselv": 13, "inter": [13, 93], "uat": [13, 22, 57], "resembl": [13, 36], "defect": [13, 43, 51], "identif": 13, "hte": 13, "encourag": [13, 15, 22, 63], "cost": [13, 22, 43, 63], "effor": 13, "remedi": 13, "later": [13, 22], "lifecycl": [13, 43], "resolut": [13, 50, 89, 107], "fault": [13, 98], "clearli": [13, 22], "promot": [13, 43, 63], "method": [13, 40, 42, 60, 63, 112], "orderli": 13, "engin": [13, 15, 20, 41, 44, 51], "big": [13, 40, 43], "bang": [13, 43], "freqent": 13, "tradit": [13, 36, 43, 51], "whic": 13, "result": [13, 16, 29, 30, 35, 40, 42, 52, 59, 75, 84, 92], "fouc": 13, "regul": [13, 42, 55, 92, 103, 106, 113], "cooper": [13, 63], "team": [13, 15, 22, 36, 43, 63], "collabor": [13, 22, 43], "methodologi": [13, 15, 41, 51, 57], "better": [13, 22, 54, 60, 63, 112, 124], "assur": [13, 22, 29, 43], "satisfi": [13, 63], "goe": 13, "strict": [13, 23, 43], "larg": [13, 39, 43, 57], "hierarch": 13, "As": [13, 31, 37, 52, 62], "becom": [13, 22, 36, 42, 53, 106], "refin": [13, 22, 43], "success": [13, 43, 98, 105], "cohes": 13, "scalabl": [13, 39, 98], "concept": [13, 15, 25, 33, 36, 49, 128], "accommod": [13, 15, 29, 85, 114], "IT": [13, 22], "irrespect": 13, "durat": [13, 15, 22, 35, 42, 106], "referenc": 13, "correl": [13, 63], "tangibl": 13, "maintain": [13, 22, 30, 43, 52, 56, 71, 85, 92, 94, 96, 98, 103, 107, 118], "why": [13, 23, 43, 52], "due": [13, 29, 34, 39, 52, 63], "rigid": [13, 29, 63], "deliver": [13, 36], "proactiv": 13, "track": [13, 18, 35, 36, 43, 57, 63], "found": [13, 50], "traceabl": [13, 22, 36, 43], "prove": 13, "situat": [13, 56], "imper": 13, "relat": [13, 35, 42, 50, 88, 104, 108, 109], "risk": [13, 43, 51], "interdepend": 13, "waterfal": [13, 43], "structur": [13, 22, 29, 36, 37, 43, 51, 57, 85], "organ": [13, 22, 29, 57, 128], "carri": [13, 19, 26, 28], "much": [13, 29, 52], "aerospac": [13, 29, 51], "automot": [13, 15, 29, 39, 50, 51], "healthcar": [13, 29], "industri": [13, 15, 34, 39, 50, 51], "strong": [13, 15, 22, 36, 63], "emphasi": [13, 29, 36, 63], "procedur": 13, "guarante": 13, "fulfil": [13, 22, 63], "possibl": [13, 29, 52, 56, 76, 93, 113, 116], "highli": [13, 16, 26, 30, 37, 40, 47, 48, 60, 76], "disciplin": [13, 36, 43], "simpl": [13, 18, 19, 39, 40, 48, 56, 112], "therebi": 13, "free": [13, 24, 28, 38], "good": [13, 28, 50, 52], "easier": [13, 36, 50, 56, 63], "uncertainti": [13, 36], "doe": [13, 52, 60, 107, 124, 128], "iter": [13, 29, 36, 43, 51, 63], "easili": [13, 43], "concurr": [13, 17, 36, 38], "inflex": [13, 29, 43], "linear": [13, 36, 43, 51, 63], "difficult": [13, 57], "unexpect": [13, 107], "consum": [13, 23, 31, 34, 39, 50, 57, 80, 85, 94, 122], "lot": 13, "overreli": [13, 36, 63], "lead": [13, 60, 63], "expens": 13, "scientif": [13, 63], "expertis": [13, 22], "natur": [13, 15, 36], "consider": [13, 43], "internship": [14, 15], "winter": [14, 15], "2024": [14, 96, 98], "excit": 15, "announc": 15, "upcom": 15, "firmwar": [15, 20, 44, 66], "opportun": 15, "chanc": 15, "gain": [15, 38], "hand": [15, 43], "experi": [15, 128], "delv": 15, "framework": [15, 36, 43, 57, 128], "german": 15, "candid": 15, "focu": [15, 39, 43, 51], "novemb": 15, "4th": 15, "till": 15, "decemb": 15, "20th": 15, "week": 15, "hybrid": [15, 43], "content": 15, "schedul": 15, "hour": [15, 107], "dai": 15, "mondai": 15, "fridai": 15, "educ": 15, "explor": 15, "adopt": 15, "throughout": [15, 22, 57], "grasp": [15, 36], "underli": 15, "member": [15, 36, 50], "who": 15, "mentor": 15, "insight": 15, "aspect": [15, 19, 28, 57], "modern": 15, "particip": 15, "healthi": 15, "academ": 15, "pursuit": 15, "still": 15, "contribut": [15, 52], "platform": [15, 60, 67], "essenc": 15, "train": [15, 22], "materi": 15, "session": 15, "expert": 15, "share": [15, 19, 31, 32, 38, 40, 48, 85, 97], "engag": 15, "discuss": 15, "frequenc": [16, 18, 28, 30, 31, 32, 34, 35, 37, 40, 42, 45, 47, 48, 52, 54, 56, 58, 61, 66, 70, 71, 75, 76, 78, 79, 84, 85, 88, 89, 97, 101, 102, 105, 106, 107, 117, 124], "approxim": [16, 30, 37], "768": [16, 23, 30, 37, 52], "long": [16, 19, 23, 26, 30, 35, 37, 39, 47, 52, 55], "across": [16, 43, 59, 85, 103, 114], "buse": [16, 23, 37, 38, 75, 76, 79, 84, 101, 102], "central": [16, 45, 84], "rcc_cr": [16, 41, 75, 83, 84, 101], "stabil": [16, 23, 30, 37, 38, 43, 52, 65, 75, 76, 83, 84, 85, 92, 93, 94, 101], "rcc_cfgr": [16, 23, 30, 41, 58, 75, 83, 84, 101], "ahb": [16, 23, 30, 37, 75, 76, 83, 84, 101, 102], "advanc": [16, 19, 30, 34, 39, 41, 42, 50, 76, 79, 84, 88, 102], "proceed": [16, 65, 112], "recommend": 16, "yield": [16, 45], "08": 16, "192": 16, "400": [16, 37], "post": [16, 76], "pllon": [16, 52, 83, 101], "pllrdy": [16, 52, 75, 83, 85, 101], "sw": [16, 23, 30, 37, 75, 76, 83, 101], "potenti": [16, 40, 51, 56, 117], "summari": [16, 17, 41, 49, 56], "gpiox_mod": [17, 31, 38, 40, 79, 92, 93], "gpiox_otyp": [17, 31, 38, 92, 93], "gpiox_ospeedr": [17, 31, 38, 92, 93], "gpiox_pupdr": [17, 31, 38, 92, 93], "ones": 17, "gpiox_odr": [17, 31, 38, 93], "respect": [17, 25, 40, 46, 56, 75, 97], "gpioa": [17, 24, 26, 31, 46, 48, 60, 114], "could": 17, "gpiox_bsrr": [17, 31, 38, 92, 93], "halv": [17, 60], "br": 17, "unintent": 17, "comparison": 17, "multi": [17, 38, 60, 97], "caution": 17, "unintention": 17, "safer": [17, 46], "driven": [17, 43, 60, 71, 93], "multitask": [17, 113], "xor": 17, "ON": [17, 31, 46, 106], "delai": [18, 23, 35, 42, 47, 55, 88, 92, 94, 98, 106, 112], "basic": [18, 23, 29, 40, 43, 47, 52, 56, 117], "common": [18, 19, 35, 40, 43, 49, 56, 60], "measur": [18, 26, 35, 40, 42, 47, 55, 56, 88, 106, 117], "duti": [18, 35, 42, 47, 54, 58, 78, 79, 88, 89, 92, 105, 106, 107], "rotari": 18, "rotat": 18, "motion": 18, "robot": [18, 42], "84": [18, 102], "83": [18, 42], "999": [18, 106], "500": [18, 94], "tim_ccmr1_oc1m_pwm1": 18, "tim_ccer_cc1": [18, 42, 47, 106], "vari": [18, 42, 55, 94, 106], "tone": [18, 35, 42, 55], "transmiss": [18, 19, 26, 32, 40, 48, 52, 54, 58, 69, 70, 96, 97, 98, 116, 117, 123, 124], "same": [19, 56, 76, 84, 96, 97], "term": [19, 23, 26, 30, 31, 37, 52, 61], "instead": [19, 40, 43], "sent": [19, 39, 40, 56, 124], "signifi": 19, "frame": [19, 26, 40, 43, 48, 69, 70, 96, 97], "commonli": [19, 26, 29, 32, 37, 38, 40, 42, 46, 48, 52, 56], "putti": [19, 26], "tera": [19, 26], "gp": [19, 26], "bp": [19, 26, 32, 40, 56, 71, 98, 118], "9600": [19, 26, 32, 48, 56], "prone": 19, "distanc": [19, 26, 40], "noisi": [19, 92], "consist": [19, 26, 36, 38, 43, 52, 85, 93, 97, 98, 102, 113, 118], "convei": [19, 26], "mechan": [19, 26, 43, 60, 80, 83, 93, 94, 97, 98, 101, 112, 113], "total": [19, 28, 42, 80, 85, 117], "odd": [19, 26, 32, 40, 56, 97, 117], "usart_brr": [19, 48, 69, 70, 96, 97], "usart_cr1": [19, 48, 70, 96, 116, 123], "length": [19, 40, 48, 69, 70, 88, 96, 97, 116], "usart_cr2": [19, 48, 69, 96, 97], "usart_cr3": [19, 48, 69, 97], "apb2enr": [19, 42, 48], "rcc_apb2enr_usart1en": [19, 48], "systemcoreclock": [19, 23, 37, 52, 75, 76, 84], "usart_cr1_t": [19, 26, 40, 48, 96], "usart_cr1_r": [19, 26, 40, 48, 96], "usart_cr1_u": [19, 26, 32, 40, 48, 56, 96, 116], "void": 19, "usart_sendchar": 19, "char": 19, "usart_sr_tx": [19, 48], "string": 19, "const": 19, "hello": 19, "int": 19, "toggl": [20, 24, 31, 46, 112], "pll": [20, 23, 33, 34, 41, 49, 54, 58, 75, 76, 83, 84, 85, 101, 102], "obtain": [20, 37], "signific": [20, 29, 67, 98], "serial": [20, 21, 26, 33, 34, 40, 48, 54, 58, 62, 93, 97, 98, 117, 124], "charact": [20, 48], "pwm": [20, 21, 24, 33, 41, 49, 58, 62, 66, 67, 78, 79, 87, 88, 89, 92, 94, 105, 106, 107, 121], "onto": 21, "kb": [21, 28, 34, 39, 54, 62, 85, 89, 118], "masteri": 21, "sequenc": [22, 36, 53, 92, 94], "One": 22, "finish": 22, "accord": [22, 37, 51, 52, 57, 92, 96], "best": [22, 29, 39, 43, 57, 63], "against": [22, 36, 43, 52], "ongo": [22, 77], "rigor": [22, 43, 51, 63], "thorough": [22, 29, 36, 43, 63], "Its": [22, 36], "goal": [22, 36, 63, 114], "assess": 22, "view": 22, "fulli": [22, 40], "intend": [22, 36, 113], "feasibl": [22, 63], "break": [22, 36, 51, 63, 97], "flow": [22, 40, 43, 48, 56, 69, 97, 117], "lai": 22, "seamlessli": 22, "plai": [22, 46], "earlier": [22, 43], "resolv": [22, 43, 63], "conduct": 22, "catch": [22, 29, 36, 43], "last": [22, 31, 46, 53, 56], "minut": 22, "distribut": [22, 30], "chao": 22, "teamwork": 22, "continu": [22, 40, 43, 56, 92, 93, 98, 107], "thoroughli": [22, 43], "broadli": 22, "align": [22, 36, 42, 43, 54, 58, 63, 79, 88, 94], "emphas": [22, 29, 36, 43, 50, 51, 63], "howev": [22, 29, 60], "factor": [22, 23, 30, 48, 52, 56, 84, 106, 117], "disabl": [23, 28, 32, 37, 38, 40, 52, 54, 56, 65, 69, 76, 92, 93, 96, 105, 106, 107, 113, 117, 124], "domain": [23, 30, 84], "conveni": 23, "primarili": [23, 35, 51, 52], "backup": [23, 30, 37, 52], "extend": 23, "sysclk": [23, 52], "divis": [23, 30, 40, 52, 75, 84, 106], "field": [23, 75, 76, 78, 101, 106], "hpre": [23, 37, 75, 76, 83], "ppre1": [23, 37, 75, 76, 83], "ppre2": [23, 37, 75, 76, 83], "flash_acr": 23, "latenc": [23, 67, 71, 94, 98], "reflect": [23, 28, 52, 60, 75, 76, 84, 93], "alwai": [23, 43, 52, 117], "200": [23, 30, 45, 52, 75, 83, 101], "impact": [23, 43, 114], "fine": [23, 30, 52], "tune": [23, 30, 45, 52], "govern": 24, "multiplex": 24, "manipul": [24, 28, 46], "rcc_ahb1enr": [24, 31, 38, 40, 41, 60, 121], "gpioa_mod": [24, 31, 60], "gpioa_otyp": [24, 31, 60], "gpioa_ospeedr": [24, 31], "gpioa_pupdr": [24, 31], "gpioa_odr": [24, 31], "gpioa_bsrr": [24, 31], "gpioa_idr": [24, 31], "0x2": [25, 26], "2499": [25, 35, 55], "434": 26, "03": 26, "rcc_apb1enr_usart2en": 26, "0x7": 26, "robust": [26, 34, 43, 62], "solut": 26, "indispens": 26, "physic": [28, 56, 92, 94, 128], "decim": [28, 39], "video": 28, "rest": [28, 38, 63], "autonom": 28, "cyclic": [28, 39], "redund": [28, 39, 52], "accident": [28, 56, 92], "corrupt": [28, 117], "256": [28, 39], "ram": [28, 34, 39, 85, 89], "3x": 28, "mbp": [28, 71], "5x": 28, "i\u00b2c": [28, 39], "1x": 28, "48": 28, "i\u00b2": 28, "2x": 28, "storag": [28, 34, 39, 62], "temporarili": [28, 39], "quickli": 28, "temporari": [28, 39, 85, 94], "arithmet": [28, 39], "stack": 28, "pointer": 28, "condit": [28, 38, 60, 65, 70, 71, 85, 94, 96, 97, 103, 114], "overflow": 28, "rather": [29, 36], "too": [29, 36], "illustr": [29, 43], "relationship": [29, 36, 43, 51], "pseudocod": 29, "happen": 29, "pro": [29, 58], "con": [29, 58], "caught": [29, 51], "hard": 29, "Not": [29, 32, 40, 52, 56, 57, 96], "suit": [29, 34, 43, 52, 62, 63], "lack": [29, 36], "revis": 29, "varieti": [30, 42, 52], "though": 30, "enablel": [30, 84], "charg": [30, 84], "63": [30, 52], "432": [30, 52], "25mhz": [30, 61], "1mhz": [30, 59], "200mhz": [30, 59], "100mhz": [30, 61], "light": 31, "highlight": [31, 50, 51], "gpiox_idr": [31, 92, 93], "gpiox_lckr": [31, 92, 93], "gpiox_afrl": [31, 92, 93], "gpiox_afrh": [31, 92, 93], "damag": 31, "vcc": [31, 46], "ground": [31, 40], "bsy": [31, 38], "bry": [31, 38], "0x0020": 31, "0x200000": 31, "reli": [32, 37, 40, 52, 79, 92, 93, 97], "f_pclk": [32, 48], "over8": [32, 40, 48, 56, 97, 117, 124], "pclk": [32, 48], "8x": [32, 40, 48, 56, 96, 97, 117, 124], "16x": [32, 40, 48, 54, 56, 96, 97, 117, 124], "cr2": [32, 40], "safe": [32, 38, 56, 92, 93], "assign": [32, 38, 40, 42, 56, 79, 92, 112, 113], "back": [32, 60, 88, 101], "usart_dr": [32, 40, 48, 56, 96, 97], "rxne": [32, 40, 56, 96, 124], "usart_sr": [32, 40, 56, 96, 97, 124], "scenario": [33, 36, 38, 40, 48, 52, 114], "coupl": 34, "7v": [34, 54], "6v": [34, 50, 54, 94], "sleep": [34, 50], "depth": 34, "electron": [34, 50], "wearabl": [34, 39, 50], "game": 34, "iot": [34, 39, 50, 62], "smart": 34, "stand": [34, 43, 121], "elaps": [35, 88], "interv": [35, 42, 47, 55, 92, 94], "influenc": 35, "brighter": [35, 42, 55], "outcom": 36, "translat": 36, "subsystem": 36, "algorithm": 36, "benefit": [36, 61], "alik": 36, "priorit": [36, 52, 94], "cours": 36, "With": [36, 39, 56, 63], "transpar": 36, "limit": [36, 43, 47, 57, 101, 103, 113], "evolv": [36, 43, 63], "challeng": 36, "mid": 36, "doesn": [36, 37], "slower": [36, 40, 52, 56], "intens": 36, "substanti": 36, "sometim": 36, "awai": 36, "formal": [36, 43], "itself": [36, 97], "heavili": 36, "arrang": 36, "attent": [36, 43], "nevertheless": 37, "suffici": 37, "black": [37, 52], "pill": [37, 52], "mainli": [37, 43], "thank": 37, "timekeep": [37, 52, 103], "ahb1": [37, 38, 113, 121], "h": [37, 88, 113], "i2c1": 37, "adc1": 37, "spi1": 37, "3v": [38, 60, 71, 94, 103, 114, 118], "0v": [38, 50, 60, 94], "actuat": [38, 50, 98], "AND": 38, "slew": 38, "race": [38, 60], "0x00000004": 38, "0x00040000": 38, "simpler": 38, "caus": [38, 93, 94], "thread": [38, 60], "circuit": [39, 88, 92, 93], "applianc": 39, "medic": 39, "equip": 39, "rom": 39, "famili": [39, 50], "ultra": 39, "m0": [39, 69], "m3": 39, "m7": 39, "numer": [39, 106], "stm32l": 39, "remot": 39, "stm32f": 39, "portabl": [39, 98], "stm32h": 39, "ai": 39, "edg": [39, 42, 54, 58, 65, 88, 92, 93, 94], "stm32g": 39, "stm32f1": 39, "wa": [39, 124], "launch": 39, "june": 39, "2007": 39, "popular": [39, 50], "belong": 39, "coremark": 39, "score": 39, "339": 39, "human": 39, "readabl": [39, 43], "transform": 39, "prepar": [39, 43], "encompass": 40, "delin": 40, "packet": [40, 56, 117], "introduc": [40, 43, 88], "simplic": 40, "absenc": 40, "rel": 40, "emploi": 40, "short": [40, 43, 88], "fpclk": [40, 56, 97, 117], "incom": [40, 97], "suscept": 40, "nois": [40, 92, 93, 94, 97], "deactiv": [40, 106], "usart_cr1_over8": [40, 58, 96], "recent": 40, "tdr": [40, 56], "automat": [40, 52], "lost": 40, "overwritten": 40, "tc": [40, 56, 96, 124], "been": [40, 56], "shift": 40, "rcc_apb1enr": [40, 41, 78, 79, 88, 105], "rcc_apb2enr": [40, 41, 78, 79, 88, 105], "word": [40, 43, 48, 69, 70, 96, 116, 117], "cr3": [40, 96], "smt32f411": [41, 44], "histor": 41, "fact": 41, "systemcoreclockupd": [41, 58, 76, 83, 84], "ca": 41, "ea": 41, "servic": 42, "routin": 42, "given": [42, 45], "divers": 42, "equal": [42, 102], "dc": [42, 55], "averag": 42, "decreas": [42, 55, 98], "alter": [42, 43, 94], "wherea": 42, "beep": 42, "servo": [42, 55], "angl": 42, "rcc_apb2enr_tim1en": [42, 55], "rcc_apb1enr_tim2en": [42, 47, 55], "offici": [42, 128], "tim_ccmr1": [42, 105, 106], "tim_ccmr2": [42, 106], "tim_ccer_cc2": [42, 106], "center": [42, 54, 58, 88], "gpiox_afr": [42, 78, 79], "49": 42, "tim3_ccmr1": 42, "tim3_ccer": 42, "tim3_cr1": 42, "maxim": [43, 114], "describ": 43, "answer": 43, "deadlin": 43, "order": [43, 59, 124], "streamlin": 43, "moreov": 43, "weak": 43, "exist": [43, 67], "reason": 43, "agil": [43, 63], "scrum": 43, "sprint": 43, "kanban": 43, "lean": 43, "wast": 43, "devop": 43, "extrem": 43, "xp": 43, "spiral": 43, "rad": 43, "rapid": [43, 114], "prototyp": 43, "feedback": [43, 114], "stepwis": 43, "upfront": 43, "fdd": 43, "wagil": 43, "deliveri": 43, "timelin": 43, "chosen": [43, 45, 113], "alongsid": [43, 52], "late": [43, 63], "nine": 43, "rsd": 43, "blueprint": [43, 63], "guidelin": 43, "revert": [43, 80], "refactor": 43, "don": 43, "hesit": 43, "pai": 43, "constraint": [43, 98, 118], "sil": 43, "hil": 43, "mil": 43, "simul": [43, 128], "adna": [44, 64, 65, 66, 67, 69, 70, 71, 110, 127], "njuhovi\u0107": [44, 64, 110, 127], "demir": [44, 64, 75, 76, 77, 78, 79, 80, 110, 127], "hasi\u010di\u0107": [44, 64, 110, 127], "emina": [44, 64, 83, 84, 85, 87, 88, 89, 110, 127], "me\u0161i\u0107": [44, 64, 110, 127], "lamija": [44, 64, 92, 93, 94, 96, 97, 98, 110, 127], "fati\u0107": [44, 64, 92, 93, 94, 96, 97, 98, 110, 127], "muhibija": [44, 64, 101, 102, 103, 104, 105, 106, 107, 108, 110, 127], "kavazovi\u0107": [44, 64, 104, 108, 110, 127], "semin": [44, 64, 110, 112, 113, 114, 116, 117, 118, 127], "murti\u0107": [44, 64, 110, 127], "tarik": [44, 64, 110, 120, 121, 122, 123, 124, 125, 127], "sinanovi\u0107": [44, 64, 110, 127], "16mhz": 45, "ahb1enr": [46, 65, 112, 113], "rcc_ahb1enr_gpioaen": 46, "gnd": 46, "properti": 47, "fall": [47, 65, 88, 92, 93, 94, 101], "frac": [47, 48, 102, 106], "stai": [47, 55], "tim_cr1": [47, 78, 79, 87, 105, 106], "tim_ccer": [47, 105], "tim_ccmr": [47, 87], "assum": [47, 48], "1000": 47, "16000000": [47, 48], "approx": 47, "44": 47, "substitut": 47, "5332": 47, "subtract": 47, "index": 47, "2666": 47, "tim_ccmr1_oc1m_po": 47, "bidirect": 48, "wireless": 48, "bluetooth": 48, "wi": 48, "fi": 48, "sclk": 48, "clken": [48, 69], "cpol": [48, 69], "cpha": [48, 69], "exact": 48, "f_": [48, 102, 106], "usart_sr_rxn": 48, "512kb": 50, "128kb": 50, "ampl": 50, "space": [50, 51], "great": 50, "conserv": 50, "idl": [50, 70, 97, 98], "keil": 50, "mdk": 50, "middlewar": 50, "stm32cubemx": 50, "hal": 50, "network": 50, "smartwatch": 50, "recap": [50, 51], "parallel": 51, "behav": 51, "peak": 51, "origin": 51, "checkpoint": 51, "mitig": 51, "drawback": [51, 61], "convers": [52, 93], "fallback": [52, 80], "excel": 52, "timestamp": [52, 92, 93], "wake": [52, 54, 62, 97], "hsirdi": 52, "css": 52, "failur": [52, 77, 83, 89, 98, 101, 103, 114, 117, 118], "csson": 52, "hsical": 52, "hsitrim": 52, "hsion": 52, "system_stm32f4xx": 52, "jitter": 52, "instabl": 52, "breakdown": 53, "reserv": 53, "cannot": [53, 56, 92], "except": 53, "lckk": 53, "lck": 53, "bssr": [54, 120], "regular": [55, 92], "few": 55, "millisecond": [55, 77, 80, 94, 98, 101, 103, 107, 112, 114, 118], "dimmer": 55, "sound": 55, "upward": 55, "downward": 55, "three": [56, 66, 102, 124], "mark": [56, 92, 117], "loss": [56, 92, 98, 117, 118], "likewis": 56, "abl": [56, 89, 122, 123], "smallest": 57, "smaller": [57, 88], "middl": 58, "co": 59, "2mhz": 59, "imped": 60, "manner": 60, "similarli": 60, "compos": 60, "31": 60, "abil": [60, 92], "bridg": [61, 88], "abbrevi": 61, "3x3": 62, "\u00b5a": 62, "5v": [62, 122], "broader": 62, "environment": 62, "friendli": [62, 96], "letter": 63, "discoveri": 63, "move": 63, "isol": 63, "whole": 63, "usabl": [63, 96], "foster": 63, "strategi": 63, "restrict": 63, "unclear": 63, "overlap": 63, "pace": 63, "relianc": 63, "req_int3_1733150675": 65, "njuhov": [65, 66, 67, 69, 70, 71], "req_int3_1733150719": 65, "req_int3_1733150849": 65, "req_int3_1733150895": 65, "req_int3_1733150940": 65, "req_int3_1733150994": 65, "req_int3_1733151043": 65, "req_int3_1733151084": 65, "req_int3_1733151135": 65, "req_int3_1733151195": 65, "req_int3_1733151264": 65, "rise": [65, 92, 93, 94], "req_int3_1733151320": 65, "req_int3_1733152925": 66, "req_int3_1733154840": 66, "req_int3_1733155407": 66, "req_int3_1733155631": 66, "req_int3_1732823366": 66, "req_int3_1732824388": 66, "req_int3_1732824488": 66, "req_int3_1732824695": 66, "req_int3_1732824774": 66, "req_int3_1732824812": 66, "req_int3_1732825038": 66, "req_int3_1732830122": 67, "req_int3_1732830550": 67, "req_int3_1732830581": 67, "req_int3_1732830663": 67, "req_int3_1732830727": 67, "arduino": [67, 128], "esp32": [67, 128], "req_int3_1732830769": 67, "inact": [67, 98, 107], "req_int3_1732830819": 67, "req_int3_1732830886": 67, "req_int3_1732999989": 69, "req_int3_1733000284": 69, "req_int3_1733000329": 69, "pce": [69, 70], "p": [69, 70, 76], "req_int3_1733000553": 69, "m1": 69, "req_int3_1733000634": 69, "req_int3_1733000678": 69, "req_int3_1733000727": 69, "tcie": 69, "req_int3_1733000772": 69, "rxneie": 69, "req_int3_1733000813": 69, "dmat": 69, "req_int3_1733000902": 69, "dmar": 69, "req_int3_1733000966": 69, "rt": 69, "request": [69, 92, 98], "ct": 69, "rtse": 69, "ctse": 69, "req_int3_1733001087": 69, "linen": 69, "req_int3_1733001146": 69, "req_int3_1733095930": 69, "usart_rdr": 69, "req_int3_1733095967": 69, "req_int3_1733095996": 69, "req_int3_1732998234": 70, "req_int3_1732998760": 70, "req_int3_1733092500": 70, "req_int3_1733092858": 70, "req_int3_1732998902": 70, "overrun": 70, "req_int3_1732999465": 70, "idlei": 70, "req_int3_1732999575": 70, "req_int3_1732999740": 70, "req_int3_1732999842": 70, "req_int3_1733001417": 71, "1200": 71, "req_int3_1733001593": 71, "normal": [71, 94], "req_int3_1733001623": 71, "mw": 71, "req_int3_1733001805": 71, "req_int3_1733001835": 71, "req_int3_1733001868": 71, "72": 71, "req_int3_1733001916": 71, "drift": 71, "req_int3_1733001997": 71, "determinist": 71, "\u00b5": [71, 98], "enablehseoscil": 75, "req_int3_1732140048": 75, "hasic": [75, 76, 77, 78, 79, 80], "verifyhsest": 75, "req_int3_1732215721": 75, "configurepllm": 75, "req_int3_1732216124": 75, "configureplln": 75, "req_int3_1732216146": 75, "configurepllp": 75, "req_int3_1732216165": 75, "verifypllst": 75, "req_int3_1732216188": 75, "setsystemclocksourc": 75, "req_int3_1732216207": 75, "verifysystemclocksourc": 75, "req_int3_1732216226": 75, "configureahbprescal": 75, "req_int3_1732216248": 75, "verifyahbclockfrequ": 75, "req_int3_1732216266": 75, "configureapb1prescal": 75, "req_int3_1732216282": 75, "verifyapb1frequ": 75, "req_int3_1732216298": 75, "configureapb2prescal": 75, "req_int3_1732216322": 75, "verifyapb2frequ": 75, "req_int3_1732216337": 75, "validatehseconfigur": 75, "req_int3_1732216352": 75, "validatepllst": 75, "req_int3_1732216368": 75, "validatesystemclocksourc": 75, "req_int3_1732216383": 75, "verifyclockfrequ": 75, "req_int3_1732216402": 75, "updatesystemcoreclock": 75, "req_int3_1732216416": 75, "rccregist": [76, 79], "req_int3_1732139624": 76, "controlregist": 76, "req_int3_1732213194": 76, "pllconfigurationregist": 76, "req_int3_1732213228": 76, "clocksourc": 76, "req_int3_1732213600": 76, "clockconfigurationregist": 76, "req_int3_1732213243": 76, "cfgr": 76, "highspeedinternaloscil": 76, "req_int3_1732213258": 76, "upon": 76, "highspeedexternaloscil": 76, "req_int3_1732213270": 76, "phaselockedloop": 76, "req_int3_1732213291": 76, "pllformula": 76, "req_int3_1732213487": 76, "f_pll": 76, "f_input": 76, "n": 76, "reduct": [76, 97], "advancedhighperformancebu": 76, "req_int3_1732213389": 76, "advancedperipheralbus1": [76, 79], "req_int3_1732213402": 76, "advancedperipheralbus2": [76, 79], "req_int3_1732213415": 76, "tim8": 76, "hserdybit": 76, "req_int3_1732213433": 76, "swfield": 76, "req_int3_1732213445": 76, "swsfield": 76, "req_int3_1732213459": 76, "clockprescal": 76, "req_int3_1732213474": 76, "req_int3_1732213505": 76, "timingconstraint": 77, "req_int3_1732140084": 77, "interferenceminim": 77, "req_int3_1732217665": 77, "disrupt": [77, 103], "switchtohsionfailur": 77, "req_int3_1732217305": 77, "notifyuseronfailur": 77, "req_int3_1732217396": 77, "notifi": [77, 92, 93, 94], "enabletimerclock": 78, "req_int3_1733094026": 78, "timxen": [78, 79, 88], "configurealternatefunct": 78, "req_int3_1733094064": 78, "af1": [78, 79, 106, 117], "af3": [78, 79, 106], "settimerprescal": 78, "req_int3_1733094116": 78, "settimerperiod": 78, "req_int3_1733094148": 78, "setoutputcomparemod": 78, "req_int3_1733094173": 78, "ocxm": [78, 79, 88, 105, 106], "110": [78, 79, 105, 106], "111": [78, 79], "enableoutputcomparepreload": 78, "req_int3_1733094233": 78, "ocxp": [78, 79, 88], "enablecapturecompareoutput": 78, "req_int3_1733094287": 78, "ccxe": [78, 79, 105], "setdutycycl": 78, "req_int3_1733094378": 78, "ccrx": [78, 79], "enabletimercount": 78, "req_int3_1733094514": 78, "cen": [78, 79, 87, 105, 106], "req_int3_1733093382": 79, "req_int3_1733093366": 79, "req_int3_1733093347": 79, "timerclockenablebit": 79, "req_int3_1733093331": 79, "tim2en": 79, "tim3en": 79, "tim4en": 79, "tim5en": 79, "tim1en": [79, 105], "tim9en": 79, "tim10en": 79, "17": 79, "tim11en": 79, "18": 79, "gpioconfigur": 79, "req_int3_1733095231": 79, "gpioalternatefunctionregist": 79, "req_int3_1733093297": 79, "af0": [79, 93], "af15": [79, 93], "timeralternatefunctionmap": 79, "req_int3_1733093279": 79, "ch1": 79, "ch4": 79, "req_int3_1733093263": 79, "arr_max": 79, "req_int3_1733093244": 79, "ocxmconfigur": 79, "req_int3_1733091758": 79, "ocxpeconfigur": 79, "req_int3_1733091828": 79, "ccxeconfigur": 79, "req_int3_1733091856": 79, "rout": 79, "dutycycleconfigur": 79, "req_int3_1733093406": 79, "timercontrolregist": 79, "req_int3_1733093427": 79, "req_int3_1733091570": 79, "timerinitializationtim": 80, "req_int3_1733085671": 80, "powerconsumpt": 80, "req_int3_1733094719": 80, "fallbackmechan": 80, "req_int3_1733095118": 80, "fail": [80, 83, 101, 117], "req_int3_1732703613": 83, "mesic": [83, 84, 85, 87, 88, 89], "req_int3_1732703739": 83, "req_int3_1732703759": 83, "req_int3_1732703775": 83, "req_int3_1732703807": 83, "req_int3_1732703832": 83, "req_int3_1732703880": 83, "req_int3_1732703921": 83, "req_int3_1732704074": 83, "timeout": [83, 98, 113], "req_int3_1732703947": 83, "req_int3_1732704107": 83, "req_int3_1732703968": 83, "req_int3_1732704127": 83, "req_int3_1732703982": 83, "req_int3_1732704000": 83, "req_int3_1732704470": 83, "retri": [83, 98], "req_int3_1732704139": 83, "attempt": [83, 92, 98], "3rd": 83, "req_int3_1732702736": 84, "req_int3_1732702714": 84, "slave": 84, "req_int3_1732743911": 84, "bandwidth": 84, "req_int3_1732802082": 84, "req_int3_1732745166": 84, "req_int3_1732745250": 84, "stm32f411xc": 84, "req_int3_1732799454": 84, "rcc_cr_hseon": 84, "req_int3_1732799588": 84, "rcc_cr_hserdi": 84, "req_int3_1732799696": 84, "rcc_cr_pllon": 84, "req_int3_1732745947": 84, "req_int3_1732799788": 84, "req_int3_1732747113": 84, "req_int3_1732799984": 84, "rcc_pllcfgr_pllsrc": 84, "req_int3_1732799851": 84, "req_int3_1732799876": 84, "rcc_pllcfgr_plln": 84, "req_int3_1732799894": 84, "rcc_pllcfgr_pllp": 84, "req_int3_1732747483": 84, "req_int3_1732800081": 84, "rcc_cfgr_sw": 84, "req_int3_1732800098": 84, "req_int3_1732800389": 84, "rcc_cfgr_hpre": 84, "req_int3_1732800404": 84, "rcc_cfgr_ppre1": 84, "req_int3_1732800424": 84, "rcc_cfgr_ppre2": 84, "req_int3_1732748298": 84, "req_int3_1732751078": 85, "req_int3_1732751108": 85, "req_int3_1732751118": 85, "req_int3_1732751162": 85, "reconfigur": [85, 94], "req_int3_1732751173": 85, "msi": 85, "modular": [85, 98], "req_int3_1732751183": 85, "deviat": [85, 107], "req_int3_1732794621": 85, "req_int3_1732751348": 85, "req_int3_1732751635": 85, "req_int3_1732794754": 85, "req_int3_1732752434": 85, "req_int3_1732753490": 85, "least": [85, 89, 98, 107, 114, 122], "degrad": 85, "req_int3_1732753522": 85, "reus": 85, "req_int3_1732899866": 87, "req_int3_1732899876": 87, "req_int3_1732899895": 87, "req_int3_1732899916": 87, "req_int3_1732899927": 87, "req_int3_1732899936": 87, "req_int3_1732899952": 87, "req_int3_1732899972": 87, "req_int3_1732899963": 87, "tim_psc": 87, "req_int3_1732900014": 87, "req_int3_1732900022": 87, "tim_arr": 87, "req_int3_1732900041": 87, "req_int3_1732900036": 87, "tim_ccr": 87, "req_int3_1732900030": 87, "req_int3_1732900062": 87, "req_int3_1732897578": 88, "req_int3_1732897596": 88, "req_int3_1732897628": 88, "req_int3_1732897641": 88, "complementari": 88, "dead": 88, "req_int3_1732897656": 88, "opposit": 88, "req_int3_1732897673": 88, "never": 88, "req_int3_1732897701": 88, "req_int3_1732897713": 88, "req_int3_1732897727": 88, "req_int3_1732897741": 88, "req_int3_1732897783": 88, "req_int3_1732897798": 88, "req_int3_1732897825": 88, "req_int3_1732897832": 88, "tim1_ch1": 88, "req_int3_1732897858": 88, "tim1_ch2": 88, "req_int3_1732897998": 88, "tim1_ch3": 88, "req_int3_1732898008": 88, "tim1_ch4": 88, "req_int3_1732898041": 88, "req_int3_1732898061": 88, "tim2_ch1": 88, "pa15": 88, "req_int3_1732898232": 88, "tim2_ch2": 88, "req_int3_1732898242": 88, "tim2_ch3": 88, "req_int3_1732898269": 88, "tim2_ch4": 88, "req_int3_1732898293": 88, "req_int3_1732898318": 88, "tim3_ch1": 88, "req_int3_1732898407": 88, "tim3_ch2": 88, "req_int3_1732898417": 88, "tim3_ch3": 88, "req_int3_1732898436": 88, "tim3_ch4": 88, "req_int3_1732898513": 88, "req_int3_1732898525": 88, "tim4_ch1": 88, "req_int3_1732898536": 88, "tim4_ch2": 88, "req_int3_1732898550": 88, "tim4_ch3": 88, "req_int3_1732898597": 88, "tim4_ch4": 88, "req_int3_1732898631": 88, "req_int3_1732898653": 88, "tim5_ch1": 88, "req_int3_1732898686": 88, "tim5_ch2": 88, "req_int3_1732898690": 88, "tim5_ch3": 88, "req_int3_1732898715": 88, "tim5_ch4": 88, "req_int3_1732898740": 88, "req_int3_1732898755": 88, "tim9_ch1": 88, "pe5": 88, "req_int3_1732898773": 88, "tim9_ch2": 88, "pe6": 88, "req_int3_1732898806": 88, "req_int3_1732898818": 88, "tim10_ch1": 88, "req_int3_1732898832": 88, "req_int3_1732898842": 88, "tim11_ch1": 88, "req_int3_1732899018": 88, "req_int3_1732899027": 88, "timx_ccmr1": 88, "req_int3_1732899023": 88, "timx_ccmr2": 88, "req_int3_1732899087": 88, "req_int3_1732899073": 88, "timx_ccmri": 88, "req_int3_1732899068": 88, "req_int3_1732899062": 88, "req_int3_1732899058": 88, "req_int3_1732899054": 88, "req_int3_1732899218": 88, "req_int3_1732899229": 88, "req_int3_1732899244": 88, "req_int3_1732899288": 88, "req_int3_1732899281": 88, "req_int3_1732899273": 88, "req_int3_1732899266": 88, "req_int3_1732899259": 88, "req_int3_1732899328": 88, "req_int3_1732902472": 88, "req_int3_1732899344": 88, "req_int3_1732902534": 88, "req_int3_1732899371": 88, "timx_psc": 88, "req_int3_1732899364": 88, "timx_arr": 88, "req_int3_1732899356": 88, "req_int3_1732899353": 88, "req_int3_1732899348": 88, "timx_ccri": 88, "req_int3_1732899403": 88, "timx_cr1": 88, "req_int3_1732899412": 88, "timx_cr1_cen": 88, "req_int3_1732899426": 88, "req_int3_1732899438": 88, "req_int3_1732899398": 88, "tim_ccer_ccy": 88, "req_int3_1732900228": 89, "req_int3_1732900249": 89, "margin": 89, "req_int3_1732900245": 89, "req_int3_1732900234": 89, "req_int3_1732900354": 89, "req_int3_1732900399": 89, "req_int3_1732900443": 89, "req_int3_1732900459": 89, "million": [89, 103, 122], "req_int3_1732900856": 89, "req_int3_1732900896": 89, "req_int3_1732902339": 89, "53": 89, "req_int3_1732902372": 89, "0015": 89, "65536": 89, "req_int3_1731028084": 92, "precondit": 92, "action": [92, 98], "req_int3_17310280859": 92, "req_int3_173102808713": 92, "req_int3_173102808812": 92, "req_int3_1731028089": 92, "req_int3_173102809012": 92, "req_int3_173102808614": 92, "req_int3_1731028091": 92, "req_int3_173102809211": 92, "req_int3_1731028093": 92, "fastest": [92, 93], "req_int3_173102809411": 92, "report": 92, "req_int3_173102808711": 92, "req_int3_1731028095": 92, "req_int3_1731028096": 92, "req_int3_1731028097": 92, "req_int3_1731028098": 92, "req_int3_1731028099": 92, "exti": [92, 93], "req_int3_1731028100": 92, "req_int3_1731028101": 92, "req_int3_1731028102": 92, "modif": [92, 93, 98], "req_int3_1731028103": 92, "req_int3_1731028104": 92, "req_int3_1731028105": 92, "functiona": 92, "req_int3_1731028106": 92, "poll": [92, 93, 94], "req_int3_1731028135": 92, "record": 92, "debounc": [92, 93, 94], "req_int3_1731028136": 92, "subject": 92, "suppress": [92, 97], "req_int3_1731028137": 92, "unus": [92, 93], "req_int3_1731028138": 92, "fan": 92, "req_int3_1731028126": 92, "req_int3_1731028127": 92, "req_int3_1731028128": 92, "notif": [92, 93, 94], "req_int3_1731028129": 92, "req_int3_1731028130": 92, "invalid": [92, 93, 106, 113, 114], "req_int3_1732716116": 92, "fatic": 92, "retain": [92, 93], "req_int3_1732716132": 92, "req_int3_1732716165": 92, "retriev": 92, "req_int3_17310286668": 93, "req_int3_17310286990": 93, "req_int3_17310286991": 93, "req_int3_17310286992": 93, "req_int3_173102869924111": 93, "req_int3_17310286993": 93, "req_int3_17310286994": 93, "req_int3_17310286995": 93, "req_int3_17310286997": 93, "req_int3_173102866136": 93, "req_int3_1731028666": 93, "freez": 93, "unintend": [93, 94], "req_int3_1731028665": 93, "remov": 93, "unstabl": 93, "req_int3_1731028663": 93, "req_int3_1731028662": 93, "req_int3_1731028667": 93, "req_int3_17310286685888": 93, "req_int3_173102866956": 93, "req_int3_1731028670119": 93, "req_int3_1731028670987": 93, "req_int3_1731028663457": 93, "retent": 93, "req_int3_1731028664778": 93, "errat": 93, "req_int3_1731028665447": 93, "req_int3_1731028666111": 93, "req_int3_1731028667787": 93, "bitwis": 93, "req_int3_1731028675522": 93, "req_int3_1731028668125": 93, "req_int3_1731028666324": 93, "pc14": 93, "pc15": 93, "ph0": 93, "andph1": 93, "req_int3_17310286677": 93, "req_int3_1731028671147": 93, "req_int3_1731028671": 93, "req_int3_1731028672478": 93, "req_int3_1731028672": 93, "req_int3_1731028674": 93, "req_int3_1731028675": 93, "req_int3_173102867747888": 93, "req_int3_1731028677": 93, "req_int3_1731028680": 93, "req_int3_1731028683": 93, "req_int3_1731028684": 93, "aid": [93, 98], "req_int3_1731028685": 93, "fluctuat": [93, 94], "req_int3_1731028686": 93, "req_int3_1731028689": 93, "req_int3_1731028690": 93, "req_int3_1731028691": 93, "req_int3_1731028693": 93, "req_int3_1731028140": 94, "req_int3_1731028141": 94, "soft": 94, "req_int3_1731028143": 94, "microsecond": [94, 122, 125], "req_int3_1731028144": 94, "req_int3_1731028145": 94, "reject": 94, "50mv": 94, "req_int3_1731028146": 94, "20ma": 94, "req_int3_1731028147": 94, "conflict": [94, 113], "req_int3_1731028148": 94, "req_int3_1731028149": 94, "1m": 94, "20m": 94, "req_int3_1731028152": 94, "discrep": 94, "thermal": 94, "req_int3_1731028153": 94, "80": [94, 114], "sustain": 94, "preserv": 94, "req_int3_1731028154": 94, "req_int3_1731028155": 94, "req_int3_1731028156": 94, "req_int3_1731028157": 94, "req_int3_1731028158": 94, "10\u00b5a": 94, "req_int3_1731028159": 94, "500khz": 94, "req_int3_1731028161": 94, "req_int3_1731028162": 94, "longer": [94, 105], "req_int3_1731028166": 94, "author": 94, "unlock": 94, "req_int3_1731028167": 94, "req_int3_173102818189": 96, "req_int3_173102818190": 96, "req_int3_173102818191": 96, "req_int3_173102818192": 96, "req_int3_173102818193": 96, "req_int3_173102818194": 96, "req_int3_173102818195": 96, "usart_cr1_p": 96, "req_int3_173102818196": 96, "usart_cr1_m": 96, "req_int3_173102818197": 96, "req_int3_173102818198": 96, "usart_cr3_dmat": 96, "usart_cr3_dmar": 96, "req_int3_173102818199": 96, "usart_cr1_hdsel": 96, "req_int3_1731028182098": 96, "req_int3_173102818201": 96, "req_int3_173102818202": 96, "req_int3_173102818203": 96, "req_int3_173102818204": 96, "req_int3_173102818205": 96, "req_int3_173102818206": 96, "req_int3_173102818207": 96, "req_int3_173102818208": 96, "usart_sr_f": 96, "req_int3_17310281820880": 96, "02": [96, 98], "req_int3_17310281820881": 96, "req_int3_17310281818": 97, "req_int3_17310281819": 97, "req_int3_173102818200": 97, "guard": 97, "usart_gtpr": 97, "req_int3_17310281820": 97, "req_int3_17310281821": 97, "req_int3_17310281822": 97, "req_int3_17310281823": 97, "req_int3_17310281824": 97, "wjere": 97, "om": 97, "req_int3_17310281825": 97, "req_int3_17310281826": 97, "req_int3_17310281827": 97, "req_int3_17310281828": 97, "req_int3_17310281829": 97, "req_int3_17310281830": 97, "req_int3_17310281831": 97, "req_int3_17310281832": 97, "req_int3_17310281834": 97, "req_int3_17310281785": 97, "req_int3_17310281786": 97, "req_int3_17310281787": 97, "req_int3_17310281788": 97, "req_int3_17310281789": 97, "req_int3_17310281792": 97, "mantissa": 97, "fraction": 97, "req_int3_17310281793": 97, "req_int3_17310281794": 97, "req_int3_17310281795": 97, "req_int3_17310281796": 97, "req_int3_17310281797": 97, "req_int3_17310281801": 97, "req_int3_17310281802": 97, "req_int3_17310281803": 97, "mute": 97, "multiprocessor": 97, "req_int3_17310281804": 97, "req_int3_17310281805": 97, "ignor": 97, "unavail": 97, "req_int3_17310281807": 97, "throughput": 97, "req_int3_17310281808": 97, "req_int3_17310281809": 97, "req_int3_17310281810": 97, "req_int3_17310281811": 97, "req_int3_17310281812": 97, "req_int3_17310281813": 97, "req_int3_17310281814": 97, "req_int3_17310281815": 97, "req_int3_17310281816": 97, "req_int3_17310281817": 97, "req_int3_17310281820876": 98, "req_int3_17310281820877": 98, "req_int3_17310281820878": 98, "exceed": 98, "req_int3_17310281820879": 98, "intercept": 98, "breach": 98, "req_int3_17310281820882": 98, "100m": 98, "req_int3_17310281820883": 98, "audit": 98, "req_int3_17310281820884": 98, "occurr": 98, "req_int3_17310281820885": 98, "checksum": 98, "req_int3_17310281820886": 98, "req_int3_17310281820887": 98, "req_int3_17310281820888": 98, "uptim": 98, "99": 98, "uninterrupt": 98, "req_int3_17310281820889": 98, "recoveri": 98, "req_int3_17310281820890": 98, "req_int3_17310281820891": 98, "upgrad": 98, "req_int3_17310281820892": 98, "req_int3_17310281820893": 98, "req_int3_17310281820894": 98, "presenc": 98, "req_int3_17310281820895": 98, "troubleshoot": [98, 114], "req_int3_1732197193": 101, "kavazov": [101, 102, 103, 105, 106, 107], "req_int3_1732216602": 101, "req_int3_1732216676": 101, "req_int3_1732216846": 101, "req_int3_1732216893": 101, "pllsrc": 101, "req_int3_1732216932": 101, "req_int3_1732217151": 101, "req_int3_1732217179": 101, "req_int3_1732217216": 101, "req_int3_1732217255": 101, "req_int3_1732217367": 101, "req_int3_1732217399": 101, "req_int3_1732217431": 101, "req_int3_1732217474": 101, "req_int3_1732217506": 101, "req_int3_1732092747": 102, "req_int3_1732355270": 102, "req_int3_1732355340": 102, "req_int3_1732355371": 102, "req_int3_1732230545": 102, "req_int3_1732230707": 102, "pllclk": 102, "text": [102, 106], "finput": 102, "IF": 102, "req_int3_1732355713": 102, "req_int3_1732375834": 102, "req_int3_1732356104": 102, "60": 102, "120": 102, "req_int3_1732356468": 102, "30": 102, "req_int3_1732356614": 102, "req_int3_1732217804": 103, "70": 103, "req_int3_1732374663": 103, "req_int3_1732229536": 103, "ppm": 103, "req_int3_1732229582": 103, "variat": 103, "nomin": 103, "req_int3_1732229641": 103, "10mw": 103, "req_int3_1732375246": 103, "constrain": 103, "req_int3_1732229721": 103, "recov": 103, "req_int3_1732966802": 105, "req_int3_1732966837": 105, "req_int3_1732966929": 105, "req_int3_1732966971": 105, "previous": 105, "req_int3_1732967007": 105, "req_int3_1732967046": 105, "cc1e": 105, "cc2e": 105, "cc3e": 105, "cc4e": 105, "req_int3_1732967080": 105, "req_int3_1732967114": 105, "req_int3_1732967149": 105, "outsid": [105, 107, 128], "req_int3_1732967196": 105, "req_int3_1732967373": 106, "req_int3_1732967420": 106, "req_int3_1733096231": 106, "req_int3_1733096491": 106, "req_int3_1733096547": 106, "req_int3_1733144970": 106, "req_int3_1733145222": 106, "a0": 106, "req_int3_1733145302": 106, "req_int3_1733145369": 106, "req_int3_1732967451": 106, "req_int3_1733146550": 106, "req_int3_1733146661": 106, "req_int3_1733146753": 106, "req_int3_1733146409": 106, "req_int3_1732968752": 106, "req_int3_1732968891": 106, "req_int3_1732968992": 106, "250": 106, "req_int3_1732969125": 106, "req_int3_1732969319": 106, "req_int3_1732969440": 106, "tim_ccer_cc3": 106, "tim_ccer_cc4": 106, "req_int3_1732969541": 106, "req_int3_1732969608": 106, "tim": 106, "f_tim": 106, "req_int3_1732970657": 106, "coordin": 106, "req_int3_1732971244": 106, "req_int3_1732971670": 106, "req_int3_1732971921": 107, "req_int3_1732972904": 107, "req_int3_1732972955": 107, "req_int3_1732972998": 107, "24": 107, "req_int3_1732973122": 107, "ambient": 107, "req_int3_1732973148": 107, "req_int3_1732973291": 107, "interf": 107, "req_int3_1732973338": 107, "clockinit": [109, 110], "funtion": [110, 126], "req_int3_1732272300": 112, "murtic": [112, 113, 114, 116, 117, 118], "req_int3_1732147094": 112, "req_int3_1732226959": 112, "req_int3_1732314479": 112, "req_int3_1732314507": 112, "req_int3_1732314540": 112, "req_int3_1732314562": 112, "req_int3_1732314594": 112, "req_int3_1732314613": 112, "req_int3_1732314650": 112, "req_int3_1732314669": 112, "req_int3_1732314705": 112, "req_int3_1732314739": 112, "req_int3_1732314752": 112, "req_int3_1732314780": 112, "req_int3_1732314800": 112, "req_int3_1732314824": 112, "req_int3_1732314854": 112, "req_int3_1732227467": 112, "req_int3_1732315259": 112, "req_int3_1732315280": 112, "req_int3_1732315297": 112, "encapsul": 112, "reusabl": [112, 114], "req_int3_1732315323": 112, "req_int3_1732315350": 112, "req_int3_1732315372": 112, "paus": 112, "req_int3_1732315389": 112, "req_int3_1732149913": 113, "stmf2f411": 113, "req_int3_1732656386": 113, "altough": 113, "req_int3_1732225413": 113, "req_int3_1732225508": 113, "pheripher": 113, "req_int3_1732225887": 113, "req_int3_1732225921": 113, "req_int3_1732272672": 113, "req_int3_1732315465": 113, "req_int3_1732315482": 113, "req_int3_1732315503": 113, "req_int3_1732315520": 113, "req_int3_1732315545": 113, "req_int3_1732315564": 113, "req_int3_1732315584": 113, "req_int3_1732315610": 113, "req_int3_1732315631": 113, "req_int3_1732315648": 113, "req_int3_1732315668": 113, "req_int3_1732315686": 113, "req_int3_1732315702": 113, "electr": [113, 128], "req_int3_1732315719": 113, "0x01": [113, 114], "0x02": [113, 114], "incorrect": [113, 114], "0x03": 113, "0x04": 113, "unsupport": 113, "0x05": 113, "req_int3_1732230084": 113, "req_int3_1732656534": 114, "req_int3_1732656555": 114, "13kb": 114, "req_int3_1732315798": 114, "req_int3_1732315821": 114, "req_int3_1732315844": 114, "req_int3_1732229921": 114, "req_int3_1732315872": 114, "concis": 114, "comment": 114, "req_int3_1732315903": 114, "req_int3_1732315921": 114, "diagnosi": 114, "req_int3_1732315940": 114, "req_int3_1732315961": 114, "req_int3_1732315978": 114, "req_int3_1732789271": 116, "req_int3_1732789141": 116, "req_int3_1732789166": 116, "usart1_cr1": 116, "req_int3_1732793965": 116, "req_int3_1732789455": 116, "req_int3_1732789556": 116, "req_int3_1732789671": 116, "req_int3_1732789710": 116, "req_int3_1732789807": 116, "req_int3_1732794522": 116, "cohic": 116, "req_int3_1732789887": 116, "req_int3_1732789951": 116, "reciev": [116, 117], "req_int3_1732783938": 117, "req_int3_1732785337": 117, "req_int3_1732785381": 117, "req_int3_1732785452": 117, "req_int3_1732785522": 117, "req_int3_1732785580": 117, "req_int3_1732785686": 117, "receiev": 117, "req_int3_1732785721": 117, "req_int3_1732785783": 117, "req_int3_1732785864": 117, "req_int3_1732786316": 117, "propag": 117, "req_int3_1732785935": 117, "req_int3_1732797208": 117, "req_int3_1732797345": 117, "req_int3_1732794782": 117, "req_int3_1732786086": 117, "req_int3_1732786173": 117, "req_int3_1732786486": 117, "req_int3_1732786595": 117, "req_int3_1732786700": 117, "req_int3_1732786813": 117, "req_int3_1732787036": 117, "req_int3_1732787558": 117, "fplck": [117, 124], "req_int3_1732787756": 117, "req_int3_1732787805": 117, "req_int3_1732787864": 117, "req_int3_1732787935": 117, "req_int3_1732787989": 117, "req_int3_1732788084": 117, "regit": 117, "req_int3_1732795059": 117, "lenght": 117, "req_int3_1732788145": 117, "req_int3_1732788245": 117, "req_int3_1732788324": 117, "req_int3_1732788446": 117, "req_int3_1732796410": 117, "af4": 117, "req_int3_1732796534": 117, "req_int3_1732796573": 117, "af5": 117, "af11": 117, "req_int3_1732790222": 118, "req_int3_1732790466": 118, "req_int3_1732790734": 118, "req_int3_1732790896": 118, "req_int3_1732790937": 118, "req_int3_1732728110": 120, "sinanov": [120, 121, 122, 123, 124, 125], "req_int3_1733079937": 120, "req_int3_1733079964": 120, "req_int3_1733080017": 120, "req_int3_1733080058": 120, "req_int3_1733080090": 120, "req_int3_1733080144": 120, "req_int3_1733080173": 120, "req_int3_1733080203": 120, "req_int3_1733080237": 120, "req_int3_1733080276": 120, "req_int3_1733080301": 120, "req_int3_1733080326": 120, "req_int3_1733080348": 120, "req_int3_1733080373": 120, "req_int3_1733078414": 121, "req_int3_1733078547": 121, "req_int3_1733078732": 121, "req_int3_1733078784": 121, "req_int3_1733078825": 121, "req_int3_1733078857": 121, "req_int3_1733078913": 121, "req_int3_1733078969": 121, "req_int3_1733079007": 121, "req_int3_1733079458": 121, "req_int3_1733079497": 121, "req_int3_1733079536": 121, "req_int3_1733079582": 121, "req_int3_1733079634": 121, "req_int3_1733079677": 121, "req_int3_1733079724": 121, "req_int3_1733079763": 121, "req_int3_1733079809": 121, "0001": 121, "0010": 121, "req_int3_1733079846": 121, "req_int3_1733080468": 122, "req_int3_1733080497": 122, "req_int3_1733080522": 122, "10000": 122, "req_int3_1733080548": 122, "microamper": [122, 125], "req_int3_1733080584": 122, "milliamper": 122, "req_int3_1733080607": 122, "req_int3_1733080635": 122, "req_int3_1733080661": 122, "req_int3_1733080682": 122, "req_int3_1733105374": 123, "req_int3_1733105428": 123, "req_int3_1733105477": 123, "req_int3_1733105521": 123, "req_int3_1733105581": 123, "req_int3_1733105620": 123, "req_int3_1733105665": 123, "req_int3_1733105717": 123, "req_int3_1733105766": 123, "req_int3_1733105806": 123, "req_int3_1733105856": 123, "req_int3_1733105903": 123, "req_int3_1733105953": 123, "req_int3_1733105997": 123, "req_int3_1733082605": 123, "uncorrupt": [123, 124], "req_int3_1733082629": 123, "req_int3_1733082685": 123, "req_int3_1733082711": 123, "req_int3_1733103223": 124, "req_int3_1733103301": 124, "req_int3_1733103416": 124, "req_int3_1733103482": 124, "req_int3_1733103590": 124, "req_int3_1733103646": 124, "req_int3_1733103697": 124, "req_int3_1733103757": 124, "baut": 124, "req_int3_1733104064": 124, "req_int3_1733104129": 124, "req_int3_1733104213": 124, "req_int3_1733104268": 124, "req_int3_1733104313": 124, "req_int3_1733104379": 124, "req_int3_1733104430": 124, "req_int3_1733104500": 124, "req_int3_1733104568": 124, "req_int3_1733104625": 124, "req_int3_1733104671": 124, "req_int3_1733104728": 124, "req_int3_1733104807": 124, "req_int3_1733104848": 124, "req_int3_1733104896": 124, "req_int3_1733104950": 124, "req_int3_1733105027": 124, "req_int3_1733105082": 124, "req_int3_1733105145": 124, "req_int3_1733105209": 124, "req_int3_1733082538": 125, "1mbp": 125, "req_int3_1733082577": 125, "req_int3_1733082733": 125, "stm32f411xce": 128, "sheet": 128, "stm32f411ce": 128, "layout": 128, "deepblu": 128, "tutori": 128, "walkthrough": 128, "klein": 128, "cubeid": 128, "wokwi": 128, "stm32f103": 128, "renod": 128}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"welcom": 0, "4th": 0, "maasu": [0, 4], "internship": 0, "": 0, "document": [0, 1, 63], "content": [0, 20, 33, 41, 44, 57, 58, 61, 64, 73, 74, 81, 86, 90, 91, 95, 104, 108, 109, 110, 111, 115, 119, 126, 127], "vscode": [1, 2], "setup": [1, 2, 5, 6], "git": 1, "guid": 1, "develop": [2, 5, 6, 21, 22, 34, 128], "environ": [2, 5, 6], "linux": 2, "instal": [2, 3], "lark": 2, "necessari": 2, "tool": [2, 3], "verifi": 3, "how": 4, "format": 4, "ssd": 4, "window": 5, "o": [6, 53, 62], "base": 6, "instruct": 6, "frequent": 7, "ask": 7, "question": 7, "fundament": [8, 21], "lesson": [8, 18, 20, 27, 33, 41, 44, 49, 58, 61, 64], "The": [9, 51], "build": [9, 39], "process": [9, 12, 25, 39, 42, 55, 56, 59], "cmsi": 10, "regist": [10, 12, 17, 23, 24, 25, 30, 31, 32, 37, 38, 39, 40, 46, 48, 52, 53, 54, 56, 59, 60], "definit": [10, 12], "introduct": [11, 12, 15, 21, 23, 26, 32, 34, 35, 36, 38, 39, 40, 42, 43, 50, 51, 59, 60], "stm32f411": [12, 16, 17, 18, 19, 21, 26, 28, 34, 38, 39, 42, 45, 46, 47, 48, 50, 54, 56], "overview": [12, 16, 18, 21, 24, 30, 31, 32, 34, 36, 39, 45, 46, 47, 48, 50, 51, 52, 54, 55, 56, 60, 62, 63], "featur": [12, 34, 38, 39, 50, 52, 54, 56, 62], "block": 12, "diagram": 12, "gpio": [12, 17, 21, 24, 31, 38, 46, 53, 54, 60, 68, 95, 111], "clock": [12, 16, 23, 30, 34, 37, 45, 52, 54, 59, 74, 83, 84, 85, 86], "initi": [12, 16, 23, 25, 30, 37, 40, 42, 45, 54, 55, 56, 59, 74, 83, 84, 85, 86], "kei": [12, 18, 19, 21, 23, 25, 26, 30, 32, 35, 45, 46, 47, 48, 50, 51, 55, 56, 59, 60], "term": [12, 59], "abbrevi": [12, 59], "exampl": [12, 17, 18, 19, 24, 25, 26, 31, 32, 40, 42, 45, 46, 47, 48, 55, 59, 60], "pll": [12, 16, 30, 37, 45, 52, 59], "configur": [12, 16, 17, 18, 19, 21, 23, 24, 25, 26, 30, 31, 32, 37, 38, 42, 45, 46, 47, 48, 52, 53, 59, 60], "import": [12, 13, 22, 54, 59], "applic": [12, 18, 21, 34, 35, 50, 55, 62], "our": 12, "case": [12, 26, 48, 55], "conclus": [12, 13, 19, 22, 23, 24, 25, 26, 34, 36, 50, 51, 52, 59, 60, 63], "usart": [12, 19, 26, 32, 40, 48, 54, 56, 72, 99, 115], "serial": [12, 19, 32, 56], "commun": [12, 19, 26, 48, 56, 62], "explain": 12, "concept": [12, 23, 30, 45], "stm32": [12, 35, 37, 39, 42, 45, 62, 128], "set": [12, 17, 25, 26, 32, 48, 53, 60], "data": [12, 17, 19, 31, 53, 56, 60], "transmiss": [12, 56], "practic": [12, 17, 18, 21, 47, 48], "summari": [12, 39, 43, 45, 47, 48, 52], "resourc": [12, 128], "timer": [12, 18, 25, 34, 35, 42, 47, 54, 55, 62, 81, 87, 88, 89, 90, 108], "pwm": [12, 18, 25, 34, 35, 42, 47, 54, 55], "output": [12, 17, 52, 53, 54, 60], "capabl": [12, 34], "frequenc": [12, 23, 25, 55, 59], "duti": [12, 25, 55], "cycl": [12, 25, 55], "enabl": [12, 25, 37], "disabl": [12, 25], "center": [12, 25, 55], "align": [12, 25, 55], "edg": [12, 25, 55], "mode": [12, 18, 21, 25, 40, 42, 47, 48, 53, 55, 56, 60], "sdlc": [13, 22, 43], "v": [13, 22, 25, 29, 31, 36, 43, 48, 51, 55, 57, 60, 63], "model": [13, 22, 29, 36, 43, 51, 57, 63], "design": [13, 63], "verif": [13, 22, 57, 63], "phase": [13, 22, 36, 43, 45, 51, 59, 63], "code": [13, 22, 43, 57, 63], "valid": [13, 22, 43, 57, 63], "principl": [13, 22, 51], "when": 13, "us": [13, 17, 26, 48, 55], "advantag": [13, 22, 36, 51], "disadvantag": [13, 22, 36], "glossari": 14, "about": 15, "job": 15, "obtain": 16, "100": [16, 23, 30, 45, 52], "mhz": [16, 23, 30, 45, 52], "from": [16, 23, 30, 52, 59], "25": [16, 23, 30, 52, 55], "input": [16, 30, 52, 53, 54, 60], "signific": 16, "thi": 16, "firmwar": 17, "mcu": [17, 21, 38, 39, 56], "1": [17, 39, 46, 56], "what": [17, 19], "i": [17, 19, 53, 62], "2": [17, 39, 46, 47], "function": [17, 19, 35, 37, 42, 46, 47, 48, 53, 55, 56, 60, 65, 67, 69, 71, 75, 77, 78, 80, 83, 84, 85, 87, 89, 92, 94, 96, 98, 101, 103, 105, 107, 112, 114, 116, 118, 120, 123, 125], "3": 17, "odr": [17, 31, 60], "bsrr": [17, 31, 60], "4": [17, 39], "differ": [17, 60], "between": [17, 63], "bit": [17, 52, 53, 59, 60], "reset": [17, 52, 53, 59, 60], "5": [17, 39, 52], "toggl": 17, "an": [17, 60], "led": [17, 46, 60], "signal": [18, 47], "gener": [18, 24, 47, 53, 54, 55, 128], "monitor": [19, 32, 56], "transmit": 19, "send": 19, "charact": 19, "over": 19, "adna": [20, 73], "njuhovi\u0107": [20, 73], "microcontrol": [21, 39], "unit": [21, 39, 63], "element": 21, "embed": [21, 22, 43], "optim": 21, "usag": 21, "takeawai": 21, "system": [22, 45, 52, 63], "engin": [22, 43], "compon": 23, "systemcoreclockupd": [23, 37, 52], "step": [23, 30, 39, 40, 52, 59], "oscil": [23, 52, 59], "tim3": [25, 55], "common": [26, 48], "up": [26, 32, 48, 53], "demir": [27, 82], "hasi\u010di\u0107": [27, 82], "adjust": 30, "scenario": 31, "requir": [32, 63, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127], "emina": [33, 91], "me\u0161i\u0107": [33, 91], "core": [34, 62], "power": [34, 62], "manag": 34, "peripher": [34, 37, 62], "interfac": [34, 56], "debug": [34, 62], "support": 34, "puls": [35, 42, 54, 55], "width": [35, 42, 54, 55], "modul": [35, 42, 54, 55, 63, 81, 87, 88, 89, 90, 108], "high": [37, 52, 53, 63], "speed": [37, 52, 53], "sourc": [37, 52, 59], "low": [37, 52, 53, 63], "rcc": [37, 52, 59], "rcc_cr": [37, 52], "control": [37, 38, 46, 52, 56, 59, 60], "rcc_pllcfgr": [37, 52], "rcc_cfgr": [37, 52], "rcc_ahb1enr": 37, "rcc_apb1enr": 37, "rcc_apb2enr": 37, "advanc": 38, "smt32f411": 39, "histor": 39, "fact": 39, "characterist": [39, 40], "addit": 39, "detail": [39, 60], "univers": [40, 54], "synchron": [40, 48, 54, 56], "asynchron": [40, 48, 54, 56], "receiv": [40, 54], "transmitt": [40, 54], "baud": [40, 56], "rate": [40, 56], "oversampl": [40, 56], "lamija": [41, 100], "fati\u0107": [41, 100], "ca": 42, "ea": 42, "stage": 43, "methodologi": 43, "written": [44, 110], "each": [44, 110], "intern": [44, 52, 110], "lock": [45, 53, 59], "loop": [45, 59], "pa9": [46, 60], "button": [46, 60], "muhibija": [49, 109], "kavazovi\u0107": [49, 109], "hsi": 52, "hse": 52, "extern": 52, "lsi": 52, "lse": 52, "pllm": 52, "0": 52, "plln": 52, "14": 52, "6": 52, "pllp": 52, "17": 52, "16": 52, "sw": 52, "switch": 52, "statu": 52, "hpre": 52, "ahb": 52, "prescal": [52, 55], "ppre1": 52, "apb": 52, "ppre2": 52, "purpos": [53, 54], "port": 53, "gpiox_mod": 53, "gpiox_otyp": 53, "type": 53, "gpiox_ospeedr": 53, "gpiox_pupdr": 53, "pull": 53, "down": 53, "gpiox_idr": 53, "gpiox_odr": 53, "gpiox_bsrr": 53, "gpiox_lckr": 53, "altern": [53, 60], "select": 53, "gpiox_afrl": 53, "gpiox_afrh": 53, "paramet": 55, "calcul": 55, "20": 55, "khz": 55, "descript": 56, "cr1": 56, "usart_cr1_over8": 56, "recept": 56, "connect": 56, "left": [57, 63], "side": [57, 63], "right": [57, 63], "middl": 57, "pro": 57, "con": 57, "semin": [58, 119], "murti\u0107": [58, 119], "100mhz": 59, "25mhz": 59, "analog": [60, 62], "explan": 60, "effici": [60, 62], "atom": 60, "oper": 60, "level": [60, 63], "access": 60, "pin": 60, "pa0": 60, "tarik": [61, 126], "sinanovi\u0107": [61, 126], "perform": 62, "memori": 62, "trace": 62, "complianc": 62, "busi": 63, "analysi": 63, "architectur": 63, "bridg": 63, "test": 63, "integr": 63, "user": 63, "accept": 63, "uat": 63, "benefit": 63, "earli": 63, "defect": 63, "detect": 63, "clear": 63, "structur": 63, "traceabl": 63, "improv": 63, "qualiti": 63, "assur": 63, "enhanc": 63, "collabor": 63, "drawback": 63, "inflex": 63, "time": 63, "consum": 63, "heavi": 63, "limit": 63, "handl": 63, "concurr": 63, "activ": 63, "inform": [66, 70, 76, 79, 84, 88, 93, 97, 102, 106, 113, 117, 121, 124], "non": [67, 71, 77, 80, 85, 89, 94, 98, 103, 107, 114, 118, 122, 125], "clockinit": 104, "funtion": 122, "refer": 128, "program": 128, "research": 128, "learn": 128}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.viewcode": 1, "sphinx": 60}, "alltitles": {"Welcome to 4th MAASU Internship\u2019s documentation!": [[0, "welcome-to-4th-maasu-internship-s-documentation"]], "Contents:": [[0, null], [20, null], [33, null], [41, null], [44, null], [57, "contents"], [58, null], [61, null], [64, null], [73, null], [74, null], [81, null], [86, null], [90, null], [91, null], [95, null], [104, null], [108, null], [109, null], [110, null], [111, null], [115, null], [119, null], [126, null], [127, null]], "VSCode Setup": [[1, "vscode-setup"]], "Documentation": [[1, "documentation"]], "Git Setup Guide": [[1, "git-setup-guide"]], "Development Environment Setup for Linux": [[2, "development-environment-setup-for-linux"]], "Installing VSCode and Lark": [[2, "installing-vscode-and-lark"]], "Installing the necessary tools": [[2, "installing-the-necessary-tools"]], "Verify installed tools": [[3, "verify-installed-tools"]], "How to Format the MAASU SSD": [[4, "how-to-format-the-maasu-ssd"]], "Development Environment Setup for Windows": [[5, "development-environment-setup-for-windows"]], "Development Environment Setup": [[6, "development-environment-setup"]], "OS-based instructions": [[6, null]], "Frequently Asked Questions": [[7, "frequently-asked-questions"]], "Fundamentals": [[8, "fundamentals"]], "Lessons": [[8, null], [64, "lessons"]], "The Build Process": [[9, "the-build-process"]], "CMSIS and Register Definitions": [[10, "cmsis-and-register-definitions"]], "Introduction": [[11, "introduction"], [12, "introduction"], [15, "introduction"], [23, "introduction"], [26, "introduction"], [32, "introduction"], [34, "introduction"], [36, "introduction"], [38, "introduction"], [40, "introduction"], [42, "introduction"], [43, "introduction"], [51, "introduction"], [59, "introduction"]], "STM32F411 Overview": [[12, "stm32f411-overview"], [21, "stm32f411-overview"], [34, "stm32f411-overview"], [50, "stm32f411-overview"]], "Features": [[12, "features"], [54, "features"]], "Block Diagram": [[12, "block-diagram"]], "Introduction to GPIO": [[12, "introduction-to-gpio"], [21, "introduction-to-gpio"], [60, "introduction-to-gpio"]], "Introduction to clock Initialization": [[12, "introduction-to-clock-initialization"]], "Key Terms and Abbreviations": [[12, "key-terms-and-abbreviations"], [59, "key-terms-and-abbreviations"]], "Example PLL Configuration": [[12, "example-pll-configuration"]], "Importance of Clock Initialization": [[12, "importance-of-clock-initialization"], [59, "importance-of-clock-initialization"]], "Application in Our Case": [[12, "application-in-our-case"]], "Conclusion": [[12, "conclusion"], [13, "conclusion"], [19, "conclusion"], [22, "conclusion"], [23, "conclusion"], [24, "conclusion"], [25, "conclusion"], [26, "conclusion"], [34, "conclusion"], [36, "conclusion"], [50, "conclusion"], [51, "conclusion"], [52, "conclusion"], [59, "conclusion"], [60, "conclusion"], [63, "conclusion"]], "Introduction to USART": [[12, "introduction-to-usart"]], "Serial Communication Explained": [[12, "serial-communication-explained"]], "Key Concepts": [[12, "key-concepts"], [12, "id1"]], "Configuring USART on STM32": [[12, "configuring-usart-on-stm32"]], "Setting USART Configuration": [[12, "setting-usart-configuration"]], "Data Transmission": [[12, "data-transmission"], [56, "data-transmission"]], "Practical Application": [[12, "practical-application"]], "Register Definitions": [[12, "register-definitions"]], "Summary": [[12, "summary"], [12, "id2"], [43, "summary"], [45, "summary"], [47, "summary"], [48, "summary"], [52, "summary"]], "Resources": [[12, "resources"], [128, "resources"]], "Introduction to Timer": [[12, "introduction-to-timer"]], "PWM Output Capabilities of STM32 Timers": [[12, "id3"]], "Initialization Process": [[12, "initialization-process"], [25, "initialization-process"]], "Setting PWM Frequency": [[12, "setting-pwm-frequency"], [25, "setting-pwm-frequency"]], "Configuring Duty Cycle": [[12, "configuring-duty-cycle"], [25, "configuring-duty-cycle"]], "Enabling and Disabling PWM Output": [[12, "enabling-and-disabling-pwm-output"]], "Center-Aligned and Edge-Aligned Modes": [[12, "center-aligned-and-edge-aligned-modes"]], "Examples for Setting Frequency and Duty Cycle": [[12, "examples-for-setting-frequency-and-duty-cycle"]], "SDLC V-Model": [[13, "sdlc-v-model"]], "V-Model Design": [[13, "v-model-design"]], "Verification Phases": [[13, "verification-phases"], [22, "verification-phases"]], "Coding Phases": [[13, "coding-phases"], [22, "coding-phases"]], "Validation Phases": [[13, "validation-phases"], [22, "validation-phases"]], "Importance of V-Model": [[13, "importance-of-v-model"], [22, "importance-of-v-model"]], "Principles of V-Model": [[13, "principles-of-v-model"], [22, "principles-of-v-model"]], "When to Use the V-Model?": [[13, "when-to-use-the-v-model"]], "Advantages of V-Model": [[13, "advantages-of-v-model"]], "Disadvantages of V-Model": [[13, "disadvantages-of-v-model"]], "Glossary": [[14, "glossary"]], "About the job": [[15, "about-the-job"]], "Clock Initialization": [[16, "clock-initialization"], [23, "clock-initialization"], [54, "clock-initialization"]], "Overview of Clock Initialization in the STM32F411": [[16, "overview-of-clock-initialization-in-the-stm32f411"]], "Configuring the PLL to Obtain 100 MHz from a 25 MHz Input": [[16, "configuring-the-pll-to-obtain-100-mhz-from-a-25-mhz-input"]], "Significance of This Configuration": [[16, "significance-of-this-configuration"]], "GPIO Firmware for STM32F411 MCU": [[17, "gpio-firmware-for-stm32f411-mcu"]], "1. What is GPIO?": [[17, "what-is-gpio"]], "2. GPIO Functionality and Configuration": [[17, "gpio-functionality-and-configuration"]], "3. GPIO Output Registers: ODR and BSRR": [[17, "gpio-output-registers-odr-and-bsrr"]], "4. Differences Between ODR (Output Data Register) and BSRR (Bit Set/Reset Register)": [[17, "differences-between-odr-output-data-register-and-bsrr-bit-set-reset-register"]], "5. Practical Example: Toggling an LED Using ODR and BSRR": [[17, "practical-example-toggling-an-led-using-odr-and-bsrr"]], "Timer Lesson": [[18, "timer-lesson"]], "Overview of Timers": [[18, "overview-of-timers"]], "Timer Modes in STM32F411": [[18, "timer-modes-in-stm32f411"]], "Key Timer Configurations for PWM Signal Generation": [[18, "key-timer-configurations-for-pwm-signal-generation"]], "Practical Example: Configuring PWM Signal Generation": [[18, "practical-example-configuring-pwm-signal-generation"]], "Applications of PWM Generation": [[18, "applications-of-pwm-generation"]], "USART Functionalities for the STM32F411": [[19, "usart-functionalities-for-the-stm32f411"]], "What is USART?": [[19, "what-is-usart"]], "Key Configurations for USART Communication": [[19, "key-configurations-for-usart-communication"], [26, "key-configurations-for-usart-communication"]], "Example: Configuring USART for Serial Monitor Communication": [[19, "example-configuring-usart-for-serial-monitor-communication"]], "Transmitting Data: Sending a Character Over USART": [[19, "transmitting-data-sending-a-character-over-usart"]], "Lessons by Adna Njuhovi\u0107": [[20, "lessons-by-adna-njuhovic"]], "MCU (Microcontroller Unit)": [[21, "mcu-microcontroller-unit"]], "Fundamental Elements": [[21, "fundamental-elements"]], "GPIO Modes and Configurations": [[21, "gpio-modes-and-configurations"]], "Configuring GPIO in Embedded Development": [[21, "configuring-gpio-in-embedded-development"]], "GPIO in Practical Applications": [[21, "gpio-in-practical-applications"]], "Optimizing GPIO Usage": [[21, "optimizing-gpio-usage"]], "Key Takeaways": [[21, "key-takeaways"]], "V Model in Embedded Systems Engineering": [[22, "v-model-in-embedded-systems-engineering"]], "SDLC V-model": [[22, "sdlc-v-model"]], "Development Phases": [[22, "development-phases"]], "Advantages and Disadvantages of V-Model": [[22, "advantages-and-disadvantages-of-v-model"]], "Key Concepts and Components": [[23, "key-concepts-and-components"]], "Key Registers and Configurations": [[23, "key-registers-and-configurations"]], "SystemCoreClockUpdate()": [[23, "systemcoreclockupdate"], [52, "systemcoreclockupdate"]], "Steps to Configure the Frequency of 100 MHz from a 25 MHz Oscillator Frequency": [[23, "steps-to-configure-the-frequency-of-100-mhz-from-a-25-mhz-oscillator-frequency"]], "GPIO": [[24, "gpio"], [53, "gpio"], [60, "gpio"]], "General Overview of GPIO": [[24, "general-overview-of-gpio"]], "GPIO Registers": [[24, "gpio-registers"]], "Example Configurations": [[24, "example-configurations"]], "Timer": [[25, "timer"], [55, "timer"]], "Enabling/Disabling PWM": [[25, "enabling-disabling-pwm"]], "Modes: Center-Aligned vs Edge-Aligned": [[25, "modes-center-aligned-vs-edge-aligned"]], "Example: Configuring TIM3 for PWM": [[25, "example-configuring-tim3-for-pwm"]], "Key Timer Registers": [[25, "key-timer-registers"]], "USART": [[26, "usart"], [56, "usart"]], "Common Use Cases:": [[26, "common-use-cases"]], "USART Configuration on STM32F411": [[26, "usart-configuration-on-stm32f411"]], "Example: Setting Up USART for Communication": [[26, "example-setting-up-usart-for-communication"]], "Lessons by Demir Hasi\u010di\u0107": [[27, "lessons-by-demir-hasicic"]], "STM32F411": [[28, "stm32f411"], [54, "stm32f411"]], "V-model": [[29, "v-model"]], "Clock Initialization Overview": [[30, "clock-initialization-overview"]], "Key Concepts of Clock Initialization": [[30, "key-concepts-of-clock-initialization"]], "Configuring the PLL for 100 MHz from 25 MHz Input": [[30, "configuring-the-pll-for-100-mhz-from-25-mhz-input"]], "Steps for Configuration": [[30, "steps-for-configuration"]], "Register Adjustments": [[30, "register-adjustments"]], "GPIO Overview": [[31, "gpio-overview"]], "GPIO Configuration": [[31, "gpio-configuration"]], "GPIO Data Registers": [[31, "gpio-data-registers"]], "ODR vs. BSRR Registers": [[31, "odr-vs-bsrr-registers"]], "Example Scenarios": [[31, "example-scenarios"]], "USART Overview": [[32, "usart-overview"]], "Key Configurations": [[32, "key-configurations"], [48, "key-configurations"]], "Required Registers and Settings": [[32, "required-registers-and-settings"]], "Example: Setting Up USART for a Serial Monitor": [[32, "example-setting-up-usart-for-a-serial-monitor"]], "Lessons by Emina Me\u0161i\u0107": [[33, "lessons-by-emina-mesic"]], "Core Features": [[34, "core-features"]], "Clock and Power Management": [[34, "clock-and-power-management"]], "Peripheral Interfaces": [[34, "peripheral-interfaces"]], "Timers and PWM Capabilities": [[34, "timers-and-pwm-capabilities"]], "Debugging and Development Support": [[34, "debugging-and-development-support"]], "Applications": [[34, "applications"], [50, "applications"], [62, "applications"]], "Timers in STM32": [[35, "timers-in-stm32"]], "Key Timer Functions and Applications": [[35, "key-timer-functions-and-applications"]], "Introduction to PWM (Pulse Width Modulation)": [[35, "introduction-to-pwm-pulse-width-modulation"]], "V-Model Overview": [[36, "v-model-overview"], [51, "v-model-overview"]], "Phases of the V-Model": [[36, "phases-of-the-v-model"]], "Advantages of the V-Model:": [[36, "advantages-of-the-v-model"]], "Disadvantages of the V-Model:": [[36, "disadvantages-of-the-v-model"]], "STM32 Clock Initialization": [[37, "stm32-clock-initialization"]], "High-Speed Clock Sources": [[37, "high-speed-clock-sources"], [52, "high-speed-clock-sources"]], "Low-Speed Clock Sources": [[37, "low-speed-clock-sources"], [52, "low-speed-clock-sources"]], "RCC Register": [[37, "rcc-register"]], "RCC_CR (Clock Control Register)": [[37, "rcc-cr-clock-control-register"]], "RCC_PLLCFGR (PLL Configuration Register)": [[37, "rcc-pllcfgr-pll-configuration-register"], [52, "rcc-pllcfgr-pll-configuration-register"]], "RCC_CFGR (Clock Configuration Register)": [[37, "rcc-cfgr-clock-configuration-register"]], "RCC_AHB1ENR, RCC_APB1ENR, RCC_APB2ENR (Peripheral Clock Enable Registers)": [[37, "rcc-ahb1enr-rcc-apb1enr-rcc-apb2enr-peripheral-clock-enable-registers"]], "SystemCoreClockUpdate() Function": [[37, "systemcoreclockupdate-function"]], "Configuration of the PLL": [[37, "configuration-of-the-pll"]], "GPIO for STM32F411 MCU": [[38, "gpio-for-stm32f411-mcu"]], "Configurations": [[38, "configurations"]], "Registers for GPIO Control": [[38, "registers-for-gpio-control"]], "Advanced GPIO Features": [[38, "advanced-gpio-features"]], "SMT32F411 Overview": [[39, "smt32f411-overview"]], "1. Introduction to STM32 Microcontroller Units (MCUs)": [[39, "introduction-to-stm32-microcontroller-units-mcus"]], "1.1 Historical Fact": [[39, "historical-fact"]], "1.2 STM32F411 Characteristics": [[39, "stm32f411-characteristics"]], "Additional Features:": [[39, "additional-features"]], "2. Registers in STM32F411": [[39, "registers-in-stm32f411"]], "4. Build Process": [[39, "build-process"]], "4.1 Steps in the Build Process": [[39, "steps-in-the-build-process"]], "4.2 Detailed Build Process": [[39, "detailed-build-process"]], "5. Summary": [[39, "summary"]], "Universal Synchronous Asynchronous Receiver Transmitter (USART)": [[40, "universal-synchronous-asynchronous-receiver-transmitter-usart"]], "USART Characteristics": [[40, "usart-characteristics"]], "USART Modes": [[40, "usart-modes"], [56, "usart-modes"]], "Baud Rate": [[40, "baud-rate"]], "Oversampling": [[40, "oversampling"]], "Registers": [[40, "registers"], [59, "registers"]], "USART Initialization Steps": [[40, "usart-initialization-steps"]], "Example": [[40, "example"], [42, "example"]], "Lessons by Lamija Fati\u0107": [[41, "lessons-by-lamija-fatic"]], "STM32F411 Timer": [[42, "stm32f411-timer"]], "Functionalities of STM32 Timer": [[42, "functionalities-of-stm32-timer"]], "Pulse Width Modulation (PWM)": [[42, "pulse-width-modulation-pwm"]], "Process of Initialization": [[42, "process-of-initialization"]], "Configuration": [[42, "configuration"]], "CA and EA Modes": [[42, "ca-and-ea-modes"]], "V-Model in Embedded Engineering": [[43, "v-model-in-embedded-engineering"]], "SDLC Stages": [[43, "sdlc-stages"]], "SDLC Methodologies": [[43, "sdlc-methodologies"]], "V-Model SDLC Methodology": [[43, "v-model-sdlc-methodology"]], "Phases": [[43, "phases"]], "Coding": [[43, "coding"]], "Validation Phase": [[43, "validation-phase"]], "Lessons written by each intern": [[44, "lessons-written-by-each-intern"]], "Clock Initialization on STM32F411": [[45, "clock-initialization-on-stm32f411"]], "Overview of Clock Initialization": [[45, "overview-of-clock-initialization"]], "Key Concepts in STM32 Clock System": [[45, "key-concepts-in-stm32-clock-system"]], "Phase-Locked Loop (PLL) Configuration": [[45, "phase-locked-loop-pll-configuration"]], "Example Configuration for 100 MHz Clock": [[45, "example-configuration-for-100-mhz-clock"]], "GPIO on STM32F411": [[46, "gpio-on-stm32f411"]], "Overview of GPIO Functionality": [[46, "overview-of-gpio-functionality"]], "Key Configurations of GPIO on STM32F411": [[46, "key-configurations-of-gpio-on-stm32f411"]], "Registers for GPIO Configuration": [[46, "registers-for-gpio-configuration"]], "Examples": [[46, "examples"], [60, "examples"]], "Example 1: Configure PA9 for LED Control": [[46, "example-1-configure-pa9-for-led-control"]], "Example 2: Configure PA9 for a Button": [[46, "example-2-configure-pa9-for-a-button"]], "Timer on STM32F411": [[47, "timer-on-stm32f411"]], "Overview of Timer Functionality": [[47, "overview-of-timer-functionality"]], "Timer Modes": [[47, "timer-modes"]], "Key Configurations for PWM Signal Generation": [[47, "key-configurations-for-pwm-signal-generation"]], "Practical Example: Configuring PWM on Timer 2": [[47, "practical-example-configuring-pwm-on-timer-2"]], "USART on STM32F411": [[48, "usart-on-stm32f411"]], "Overview of USART Functionality": [[48, "overview-of-usart-functionality"]], "Common Use Cases": [[48, "common-use-cases"]], "USART Modes: Synchronous vs Asynchronous": [[48, "usart-modes-synchronous-vs-asynchronous"]], "Registers and Settings for USART Communication": [[48, "registers-and-settings-for-usart-communication"]], "Practical Example: Setting Up USART for Asynchronous Communication": [[48, "practical-example-setting-up-usart-for-asynchronous-communication"]], "Lessons by Muhibija Kavazovi\u0107": [[49, "lessons-by-muhibija-kavazovic"], [49, null]], "Introduction to STM32F411": [[50, "introduction-to-stm32f411"]], "Key Features": [[50, "key-features"]], "The V-Model Phases:": [[51, "the-v-model-phases"]], "Key Principles": [[51, "key-principles"]], "Advantages": [[51, "advantages"]], "Clock": [[52, "clock"]], "Overview": [[52, "overview"], [55, "overview"], [56, "overview"]], "HSI (High-Speed Internal Oscillator)": [[52, "hsi-high-speed-internal-oscillator"]], "HSE (High-Speed External Oscillator)": [[52, "hse-high-speed-external-oscillator"]], "LSI (Low-Speed Internal Oscillator)": [[52, "lsi-low-speed-internal-oscillator"]], "LSE (Low-Speed External Oscillator)": [[52, "lse-low-speed-external-oscillator"]], "RCC (Reset and Clock Control) Register": [[52, "rcc-reset-and-clock-control-register"]], "RCC_CR Features:": [[52, "rcc-cr-features"]], "PLLM (Bits 5:0)": [[52, "pllm-bits-5-0"]], "PLLN (Bits 14:6)": [[52, "plln-bits-14-6"]], "PLLP (Bits 17:16)": [[52, "pllp-bits-17-16"]], "RCC Clock Configuration Register (RCC_CFGR)": [[52, "rcc-clock-configuration-register-rcc-cfgr"]], "SW (System Clock Switch)": [[52, "sw-system-clock-switch"]], "SWS (System Clock Switch Status)": [[52, "sws-system-clock-switch-status"]], "HPRE (AHB Prescaler)": [[52, "hpre-ahb-prescaler"]], "PPRE1 (APB Low-Speed Prescaler)": [[52, "ppre1-apb-low-speed-prescaler"]], "PPRE2 (APB High-Speed Prescaler)": [[52, "ppre2-apb-high-speed-prescaler"]], "Steps to Configure Clock for 100 MHz Output from 25 MHz Input": [[52, "steps-to-configure-clock-for-100-mhz-output-from-25-mhz-input"]], "General-Purpose I/O (GPIO) Port Registers": [[53, "general-purpose-i-o-gpio-port-registers"]], "Configuration Registers": [[53, "configuration-registers"]], "GPIOx_MODER (Mode Register)": [[53, "gpiox-moder-mode-register"]], "GPIOx_OTYPER (Output Type Register)": [[53, "gpiox-otyper-output-type-register"]], "GPIOx_OSPEEDR (Output Speed Register)": [[53, "gpiox-ospeedr-output-speed-register"]], "GPIOx_PUPDR (Pull-up/Pull-down Register)": [[53, "gpiox-pupdr-pull-up-pull-down-register"]], "Data Registers": [[53, "data-registers"]], "GPIOx_IDR (Input Data Register)": [[53, "gpiox-idr-input-data-register"]], "GPIOx_ODR (Output Data Register)": [[53, "gpiox-odr-output-data-register"]], "Set/Reset Register": [[53, "set-reset-register"]], "GPIOx_BSRR (Bit Set/Reset Register)": [[53, "gpiox-bsrr-bit-set-reset-register"]], "Lock Register": [[53, "lock-register"]], "GPIOx_LCKR (Lock Register)": [[53, "gpiox-lckr-lock-register"]], "Alternate Function Selection Registers": [[53, "alternate-function-selection-registers"]], "GPIOx_AFRL (Alternate Function Low Register)": [[53, "gpiox-afrl-alternate-function-low-register"]], "GPIOx_AFRH (Alternate Function High Register)": [[53, "gpiox-afrh-alternate-function-high-register"]], "GPIO (General-Purpose Input/Output)": [[54, "gpio-general-purpose-input-output"]], "USART (Universal Synchronous/Asynchronous Receiver-Transmitter)": [[54, "usart-universal-synchronous-asynchronous-receiver-transmitter"]], "Timer and PWM (Pulse Width Modulation)": [[54, "timer-and-pwm-pulse-width-modulation"]], "Overview of Register Importance": [[54, "overview-of-register-importance"]], "Timer Functionalities": [[55, "timer-functionalities"]], "Timer Use Cases": [[55, "timer-use-cases"]], "PWM (Pulse Width Modulation)": [[55, "pwm-pulse-width-modulation"]], "Key PWM Parameters": [[55, "key-pwm-parameters"]], "PWM Applications": [[55, "pwm-applications"]], "PWM Initialization Process": [[55, "pwm-initialization-process"]], "Timer Frequency and Prescaler Calculation": [[55, "timer-frequency-and-prescaler-calculation"]], "Duty Cycle Calculation": [[55, "duty-cycle-calculation"]], "Center-Aligned vs. Edge-Aligned Mode": [[55, "center-aligned-vs-edge-aligned-mode"]], "Example: Generating a 20 kHz PWM with a 25% Duty Cycle on TIM3": [[55, "example-generating-a-20-khz-pwm-with-a-25-duty-cycle-on-tim3"]], "USART \u2013 Functional Description": [[56, "usart-functional-description"]], "USART \u2013 Key Features": [[56, "usart-key-features"]], "USART Interfaces on STM32F411": [[56, "usart-interfaces-on-stm32f411"]], "Asynchronous Mode:": [[56, "asynchronous-mode"]], "Synchronous Mode:": [[56, "synchronous-mode"]], "USART Baud Rate": [[56, "usart-baud-rate"]], "USART Oversampling": [[56, "usart-oversampling"]], "CR1 (Control Register 1)": [[56, "cr1-control-register-1"]], "USART_CR1_OVER8 (Oversampling Mode)": [[56, "usart-cr1-over8-oversampling-mode"]], "Data Reception": [[56, "data-reception"]], "USART Communication Initialization Process": [[56, "usart-communication-initialization-process"]], "Connecting a Serial Monitor to the MCU": [[56, "connecting-a-serial-monitor-to-the-mcu"]], "V-Model": [[57, "v-model"]], "Verification (Left Side of the V)": [[57, "verification-left-side-of-the-v"]], "Validation (Right Side of the V)": [[57, "validation-right-side-of-the-v"]], "Coding (Middle of the V)": [[57, "coding-middle-of-the-v"]], "Pros of the V-Model": [[57, "pros-of-the-v-model"]], "Cons of the V-Model": [[57, "cons-of-the-v-model"]], "Lessons by Semin Murti\u0107": [[58, "lessons-by-semin-murtic"]], "Clock initialization": [[59, "clock-initialization"]], "RCC (Reset and Clock Control)": [[59, "rcc-reset-and-clock-control"]], "Clock Sources": [[59, "clock-sources"]], "PLL (Phase-Locked Loop)": [[59, "pll-phase-locked-loop"]], "Clock Configuration Process": [[59, "clock-configuration-process"]], "PLL Configuration Example": [[59, "pll-configuration-example"]], "Key Bits in PLL Configuration": [[59, "key-bits-in-pll-configuration"]], "Steps to configure the frequency of 100MHz from a 25MHz oscillator frequency": [[59, "steps-to-configure-the-frequency-of-100mhz-from-a-25mhz-oscillator-frequency"]], "GPIO Modes and Configuration": [[60, "gpio-modes-and-configuration"]], "Input Mode:": [[60, "input-mode"]], "Output Mode:": [[60, "output-mode"]], "Alternate Function Mode:": [[60, "alternate-function-mode"]], "Analog Mode:": [[60, "analog-mode"]], "GPIO Registers Overview": [[60, "gpio-registers-overview"]], "Detailed Explanation of ODR (Output Data Register)": [[60, "detailed-explanation-of-odr-output-data-register"]], "Detailed Explanation of BSRR (Bit Set/Reset Register)": [[60, "detailed-explanation-of-bsrr-bit-set-reset-register"]], "ODR vs. BSRR: Key Differences": [[60, "odr-vs-bsrr-key-differences"]], "Efficiency:": [[60, "efficiency"]], "Atomic Operation:": [[60, "atomic-operation"]], "Bit-level Control:": [[60, "bit-level-control"]], "Register Access:": [[60, "register-access"]], "Configuring GPIO pin for an LED on PA9:": [[60, "configuring-gpio-pin-for-an-led-on-pa9"]], "Configuring GPIO pin for a button on PA0:": [[60, "configuring-gpio-pin-for-a-button-on-pa0"]], "Lessons by Tarik Sinanovi\u0107": [[61, "lessons-by-tarik-sinanovic"]], "STM32 Overview": [[62, "stm32-overview"]], "Core and Performance": [[62, "core-and-performance"]], "Power Efficiency": [[62, "power-efficiency"]], "Memory": [[62, "memory"]], "Timers and Peripherals": [[62, "timers-and-peripherals"]], "I/O and Communication": [[62, "i-o-and-communication"]], "Analog Features": [[62, "analog-features"]], "Debugging and Tracing": [[62, "debugging-and-tracing"]], "Compliance": [[62, "compliance"]], "V Model Overview": [[63, "v-model-overview"]], "Verification Phases (Left Side of the V)": [[63, "verification-phases-left-side-of-the-v"]], "Business Requirement Analysis": [[63, "business-requirement-analysis"]], "System Design": [[63, "system-design"]], "Architectural Design (High-Level Design)": [[63, "architectural-design-high-level-design"]], "Module Design (Low-Level Design)": [[63, "module-design-low-level-design"]], "Coding (Bridge between Verification and Validation)": [[63, "coding-bridge-between-verification-and-validation"]], "Validation Phases (Right Side of the V)": [[63, "validation-phases-right-side-of-the-v"]], "Unit Testing": [[63, "unit-testing"]], "Integration Testing": [[63, "integration-testing"]], "System Testing": [[63, "system-testing"]], "User Acceptance Testing (UAT)": [[63, "user-acceptance-testing-uat"]], "Benefits of the V-Model": [[63, "benefits-of-the-v-model"]], "Early Defect Detection": [[63, "early-defect-detection"]], "Clear Structure and Traceability": [[63, "clear-structure-and-traceability"]], "Improved Quality Assurance": [[63, "improved-quality-assurance"]], "Enhanced Collaboration": [[63, "enhanced-collaboration"]], "Drawbacks": [[63, "drawbacks"]], "Inflexibility": [[63, "inflexibility"]], "Time-Consuming and Documentation-Heavy": [[63, "time-consuming-and-documentation-heavy"]], "Limited Handling of Concurrent Activities": [[63, "limited-handling-of-concurrent-activities"]], "Functional Requirements": [[65, "functional-requirements"], [69, "functional-requirements"], [75, "functional-requirements"], [78, "functional-requirements"], [92, "functional-requirements"], [96, "functional-requirements"], [120, "functional-requirements"], [123, "functional-requirements"]], "Informational Requirements": [[66, "informational-requirements"], [76, "informational-requirements"], [79, "informational-requirements"], [93, "informational-requirements"], [97, "informational-requirements"], [121, "informational-requirements"], [124, "informational-requirements"]], "Non-Functional Requirements": [[67, "non-functional-requirements"], [77, "non-functional-requirements"], [80, "non-functional-requirements"]], "Requirements for GPIO": [[68, "requirements-for-gpio"]], "Requirements:": [[68, null], [72, null]], "Informational requirements": [[70, "informational-requirements"], [102, "informational-requirements"], [106, "informational-requirements"], [113, "informational-requirements"], [117, "informational-requirements"]], "Non-functional requirements": [[71, "non-functional-requirements"], [103, "non-functional-requirements"], [107, "non-functional-requirements"]], "Requirements for USART": [[72, "requirements-for-usart"]], "Requirements by Adna Njuhovi\u0107": [[73, "requirements-by-adna-njuhovic"]], "Clock Initialization Requirements": [[74, "clock-initialization-requirements"], [86, "clock-initialization-requirements"]], "Timer Module Requirements": [[81, "timer-module-requirements"], [90, "timer-module-requirements"], [108, "timer-module-requirements"]], "Requirements by Demir Hasi\u010di\u0107": [[82, "requirements-by-demir-hasicic"]], "Functional Requirements for the Clock Initialization Function": [[83, "functional-requirements-for-the-clock-initialization-function"]], "Informational Requirements for Clock Initialization Function": [[84, "informational-requirements-for-clock-initialization-function"]], "Non-Functional Requirements for the Clock Initialization Function": [[85, "non-functional-requirements-for-the-clock-initialization-function"]], "Functional Requirements for the Timer Module": [[87, "functional-requirements-for-the-timer-module"]], "Informational Requirements for the Timer Module": [[88, "informational-requirements-for-the-timer-module"]], "Non-Functional Requirements for the Timer Module": [[89, "non-functional-requirements-for-the-timer-module"]], "Requirements by Emina Me\u0161i\u0107": [[91, "requirements-by-emina-mesic"]], "Non-functional Requirements": [[94, "non-functional-requirements"], [98, "non-functional-requirements"]], "GPIO Requirements": [[95, "gpio-requirements"], [111, "gpio-requirements"]], "USART requirements": [[99, "usart-requirements"]], "Requirements by Lamija Fati\u0107": [[100, "requirements-by-lamija-fatic"]], "Functional requirements": [[101, "functional-requirements"], [105, "functional-requirements"], [112, "functional-requirements"], [116, "functional-requirements"]], "ClockInit Requirements": [[104, "clockinit-requirements"]], "Requirements by Muhibija Kavazovi\u0107": [[109, "requirements-by-muhibija-kavazovic"]], "Requirements written by each intern": [[110, "requirements-written-by-each-intern"]], "Non-Functional requirements": [[114, "non-functional-requirements"], [118, "non-functional-requirements"]], "USART Requirements": [[115, "usart-requirements"]], "Requirements by Semin Murti\u0107": [[119, "requirements-by-semin-murtic"]], "Non Funtional Requirements": [[122, "non-funtional-requirements"]], "Non Functional Requirements": [[125, "non-functional-requirements"]], "Requirements by Tarik Sinanovi\u0107": [[126, "requirements-by-tarik-sinanovic"]], "Requirements": [[127, "requirements"]], "General STM32 References": [[128, "general-stm32-references"]], "Programming and Development Resources": [[128, "programming-and-development-resources"]], "Research and Learning Resources": [[128, "research-and-learning-resources"]]}, "indexentries": {}})