strict digraph "" {
	node [label="\N"];
	"4003:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f44f6ae3750>",
		def_var="['error_capture_code_segment']",
		fillcolor=deepskyblue,
		label="4003:AS
error_capture_code_segment[3] = rx_id2 & (bit_cnt > 6'd4) | rx_rtr2 | rx_r1 | rx_r0 | rx_dlc | rx_data | rx_crc | rx_crc_\
lim | rx_ack | rx_ack_lim | rx_eof | overload_frame;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['rx_id2', 'bit_cnt', 'rx_rtr2', 'rx_r1', 'rx_r0', 'rx_dlc', 'rx_data', 'rx_crc', 'rx_crc_lim', 'rx_ack', 'rx_ack_lim', 'rx_eof', '\
overload_frame']"];
}
