TMLSPEC
    #include "fpga_clock_divider.tml"
ENDTMLSPEC

TMLARCHI
    #include "fpga_clock_divider.tarchi"
ENDTMLARCHI

TMLMAPPING
    MAP FPGA0 ApplicationSimple__Src
    SET ApplicationSimple__Src priority 0
    MAP FPGA0 ApplicationSimple__T2
    SET ApplicationSimple__T2 priority 0
    MAP FPGA0 ApplicationSimple__T1
    SET ApplicationSimple__T1 priority 0
    MAP Memory0 ApplicationSimple__chToT1
    MAP Bus0 ApplicationSimple__chToT1
    MAP Memory0 ApplicationSimple__chToT2
    MAP Bus0 ApplicationSimple__chToT2
ENDTMLMAPPING
