Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.21-s010_1, built Wed Feb 07 2018
Options: 
Date:    Fri Apr 02 09:56:11 2021
Host:    cad54 (x86_64 w/Linux 2.6.32-71.el6.x86_64) (2cores*4cpus*1physical cpu*Intel(R) Core(TM) i3-2120 CPU @ 3.30GHz 3072KB) (7955092KB)
OS:      Red Hat Enterprise Linux Server release 6.0 (Santiago)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (27 seconds elapsed).

WARNING: This version of the tool is 1150 days old.
@genus:root: 1> set_db library fast.lib

Threads Configured:3
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX1' (File /home/student/Desktop/17BEC1073/fast.lib, Line 147265)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX2' (File /home/student/Desktop/17BEC1073/fast.lib, Line 147568)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNXL' (File /home/student/Desktop/17BEC1073/fast.lib, Line 148174)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX4' (File /home/student/Desktop/17BEC1073/fast.lib, Line 147871)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX1' (File /home/student/Desktop/17BEC1073/fast.lib, Line 148477)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX2' (File /home/student/Desktop/17BEC1073/fast.lib, Line 148841)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX4' (File /home/student/Desktop/17BEC1073/fast.lib, Line 149205)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATXL' (File /home/student/Desktop/17BEC1073/fast.lib, Line 149569)

  Message Summary for Library fast.lib:
  *************************************
  Could not find an attribute in the library. [LBR-436]: 655
  Missing clock pin in the sequential cell. [LBR-525]: 8
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.980000, 0.000000) in library 'fast.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
  Setting attribute of root '/': 'library' = fast.lib
1 fast.lib
@genus:root: 2> read_hdl {add32.v alu.v control_unit.v data_mem.v imm_sx.v insn_mem.v load_stall.v mbr_sx_load.v mbr_sx_store.v mux32four.v mux32two.v program_counter.v register_bank.v riscv_crypto_fu_saes32_32.v riscv_crypto_fu_sboxes_aes_32.v riscv_crypto_fu_sboxes_sm4_32.v riscv_crypto_fu_ssha256_32.v riscv_crypto_fu_ssha512_32.v riscv_crypto_fu_ssm3_32.v riscv_crypto_fu_ssm4_32.v riscv_crypto_fu_32.v core_top.v core.v}
@genus:root: 3> elaborate core
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'core' from file 'core.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'core' with default parameters value.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'core'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            13             70                                      elaborate
design:core
@genus:root: 4> read_sdc counter_constraints.g
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
@genus:root: 5> synthesize -to_mapped -effort medium
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'core' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 30 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 34 hierarchical instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'core'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'core'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_652'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_652'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_653'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_653'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_650'
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_650_c1 in core':
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_650_c2 in core':
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_650_c3 in core':
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_650_c4 in core':
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_650'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_651'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_651'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'core'.
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'core' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'core' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 278 combo usable cells and 172 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  1495 ps
Target path end-point (Pin: register_file/regFile_reg[2][31]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map               170967        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              1495    39838             50000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   990 ps
Target path end-point (Pin: register_file/regFile_reg[2][31]/SI (SDFFSHQX1/SI))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr              169750        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               990    39524             50000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'core'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'core' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                169750        0         0         0        0
 const_prop               169736        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               169716        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 169716        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 169716        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                169716        0         0         0        0
 glob_area                169460        0         0         0        0
 area_down                169384        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf         1  (        1 /        1 )  0.00
         rem_inv         1  (        1 /        1 )  0.02
        merge_bi         2  (        2 /        2 )  0.04
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         2  (        1 /        1 )  0.02
       gate_comp       183  (        0 /        0 )  0.94
       gcomp_mog         5  (        0 /        0 )  0.36
       glob_area        69  (        7 /       69 )  0.10
       area_down        19  (       10 /       10 )  0.35
      size_n_buf         0  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               169384        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 169384        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                169384        0         0         0        0
 area_down                169324        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         1  (        0 /        0 )  0.01
       gate_comp       183  (        0 /        0 )  0.93
       gcomp_mog         5  (        0 /        0 )  0.35
       glob_area        50  (        0 /       50 )  0.02
       area_down        17  (        9 /        9 )  0.24
      size_n_buf         0  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'core'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           129            143                                      synthesize
@genus:root: 6> report area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 02 2021  09:59:59 am
  Module:                 core
  Technology library:     tsmc18 1.0
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                 Instance                              Module             Cell Count  Cell Area  Net Area   Total Area  Wireload     
-------------------------------------------------------------------------------------------------------------------------------------
core                                                                            5995 169323.743     0.000   169323.743    <none> (D) 
  register_file                            register_bank                        2657 108849.791     0.000   108849.791    <none> (D) 
  crypto_fu                                riscv_crypto_fu                      1799  31923.461     0.000    31923.461    <none> (D) 
    i_riscv_crypto_fu_ssha512              riscv_crypto_fu_ssha512               362   6380.035     0.000     6380.035    <none> (D) 
    i_riscv_crypto_fu_ssm4_i_sm4_sbox      riscv_crypto_sm4_sbox                 138   2684.405     0.000     2684.405    <none> (D) 
      mid                                  riscv_crypto_sbox_inv_mid              64   1101.038     0.000     1101.038    <none> (D) 
      bot                                  riscv_crypto_sbox_sm4_out              40    931.392     0.000      931.392    <none> (D) 
      top                                  riscv_crypto_sbox_sm4_top              34    651.974     0.000      651.974    <none> (D) 
    i_riscv_crypto_fu_aes32_i_aes_sbox_fwd riscv_crypto_aes_fwd_sbox             141   2671.099     0.000     2671.099    <none> (D) 
      mid                                  riscv_crypto_sbox_inv_mid_658          65   1130.976     0.000     1130.976    <none> (D) 
      out                                  riscv_crypto_sbox_aes_out              42    931.392     0.000      931.392    <none> (D) 
      top                                  riscv_crypto_sbox_aes_top              34    608.731     0.000      608.731    <none> (D) 
    i_riscv_crypto_fu_aes32_i_aes_sbox_inv riscv_crypto_aes_inv_sbox             128   2637.835     0.000     2637.835    <none> (D) 
      mid                                  riscv_crypto_sbox_inv_mid_657          63   1097.712     0.000     1097.712    <none> (D) 
      out                                  riscv_crypto_sbox_aesi_out             37    911.434     0.000      911.434    <none> (D) 
      top                                  riscv_crypto_sbox_aesi_top             28    628.690     0.000      628.690    <none> (D) 
  core_alu_sub_42_28_Y_core_alu_add_41_29  addsub_unsigned_170                    66   2963.822     0.000     2963.822    <none> (D) 
  core_alu_srl_47_28                       shift_right_vlog_unsigned_479         158   2571.307     0.000     2571.307    <none> (D) 
  core_alu_sll_43_28                       shift_left_vlog_unsigned_645          158   2571.307     0.000     2571.307    <none> (D) 
  core_control                             control_unit                          186   2571.307     0.000     2571.307    <none> (D) 
  pc_latch                                 program_counter                        32   2235.341     0.000     2235.341    <none> (D) 
  pc_adder_add_4_17                        add_unsigned                           34   2175.466     0.000     2175.466    <none> (D) 
  core_alu_lt_27_20                        lt_unsigned_647                        90   1167.566     0.000     1167.566    <none> (D) 
  core_alu_lt_26_29                        lt_signed_649                          90   1167.566     0.000     1167.566    <none> (D) 
  reg_to_mem                               mbr_sx_store                           71    878.170     0.000      878.170    <none> (D) 
  stall_unit                               load_stall                              8    429.106     0.000      429.106    <none> (D) 

 (D) = wireload is default in technology library
@genus:root: 7> report power
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 02 2021  10:00:06 am
  Module:                 core
  Technology library:     tsmc18 1.0
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                     Leakage     Dynamic       Total    
           Instance           Cells Power(nW)   Power(nW)    Power(nW)  
------------------------------------------------------------------------
core                           5995  3010.382 13049738.894 13052749.276 
  register_file                2657  1928.786  9993714.913  9995643.699 
  crypto_fu                    1799   616.418   710690.128   711306.547 
    i_riscv_crypto_fu_ssha512   362   115.060        0.000      115.060 
    i_riscv_cr.._aes_sbox_inv   128    85.046        0.000       85.046 
      out                        37    34.050        0.000       34.050 
      mid                        63    31.296        0.000       31.296 
      top                        28    19.701        0.000       19.701 
    i_riscv_cr.._aes_sbox_fwd   141    84.001        0.000       84.001 
      mid                        65    31.350        0.000       31.350 
      out                        42    30.388        0.000       30.388 
      top                        34    22.262        0.000       22.262 
    i_riscv_cr..m4_i_sm4_sbox   138    78.754        0.000       78.754 
      bot                        40    32.743        0.000       32.743 
      mid                        64    30.484        0.000       30.484 
      top                        34    15.527        0.000       15.527 
  core_alu_s..alu_add_41_29      66   108.275   231911.525   232019.800 
  pc_adder_add_4_17              34    80.824    81339.022    81419.846 
  pc_latch                       32    58.014   138292.977   138350.991 
  core_control                  186    40.444    78355.668    78396.113 
  core_alu_lt_26_29              90    17.818    40313.774    40331.591 
  core_alu_lt_27_20              90    17.818    39685.747    39703.565 
  core_alu_srl_47_28            158    13.247   199155.586   199168.833 
  core_alu_sll_43_28            158    13.247   197169.834   197183.080 
  stall_unit                      8    12.721    33156.610    33169.331 
  reg_to_mem                     71     9.617    19845.331    19854.948 

@genus:root: 8> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'core'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 02 2021  10:00:13 am
  Module:                 core
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (39086 ps) Setup Check with Pin register_file/regFile_reg[2][31]/CK->SI
          Group: clk
     Startpoint: (R) stall_unit/delayed_load_reg/CK
          Clock: (R) clk
       Endpoint: (F) register_file/regFile_reg[2][31]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   50000            0     
                                              
             Setup:-     377                  
       Uncertainty:-     100                  
     Required Time:=   49523                  
      Launch Clock:-       0                  
         Data Path:-   10438                  
             Slack:=   39086                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  stall_unit/delayed_load_reg/CK      -       -      R     (arrival)   1036     -   100     -       0    (-,-) 
  stall_unit/delayed_load_reg/Q       -       CK->Q  R     DFFTRX1       30 126.4   801   586     586    (-,-) 
  g2987/Y                             -       A->Y   F     INVX1         12  41.2   292   138     724    (-,-) 
  g2974/Y                             -       A->Y   F     AND2X2        10  39.1    85   173     897    (-,-) 
  register_file/g70885/Y              -       A->Y   R     INVX1          2   6.7    67    55     952    (-,-) 
  register_file/g70866/Y              -       A->Y   R     AND2X2       170 619.2  2001  1146    2098    (-,-) 
  register_file/g70857/Y              -       A->Y   F     INVX1          8  34.0   476    48    2146    (-,-) 
  register_file/g70594/Y              -       B->Y   R     NOR2X1        21  95.5   885   573    2719    (-,-) 
  register_file/g69669/Y              -       A1->Y  F     AOI21X1        1   4.5   185   -29    2690    (-,-) 
  register_file/g69457/Y              -       C->Y   R     NAND3X1        1   4.9    97    98    2788    (-,-) 
  register_file/g69393/Y              -       C0->Y  F     AOI221X1       1   4.9   208    33    2820    (-,-) 
  register_file/g69351/Y              -       A->Y   R     NAND4X1        7  22.0   211   149    2969    (-,-) 
  g5135/Y                             -       A->Y   R     MX2X1         50 217.5  1360   816    3785    (-,-) 
  core_alu_lt_27_20/g912/Y            -       AN->Y  R     NOR2BXL        1   4.7   115    -7    3778    (-,-) 
  core_alu_lt_27_20/g895/Y            -       A1->Y  F     OAI22X1        1   4.8   272    32    3809    (-,-) 
  core_alu_lt_27_20/g894/Y            -       A0->Y  R     AOI22X1        1   4.7   102   102    3911    (-,-) 
  core_alu_lt_27_20/g893/Y            -       A0->Y  F     OAI22X1        1   4.8   185    25    3936    (-,-) 
  core_alu_lt_27_20/g892/Y            -       A0->Y  R     AOI22X1        1   4.7    98    82    4018    (-,-) 
  core_alu_lt_27_20/g891/Y            -       A0->Y  F     OAI22X1        2   7.3    85    31    4050    (-,-) 
  core_alu_lt_27_20/g890/Y            -       A0N->Y F     AOI2BB1X1      1   4.6    70   123    4173    (-,-) 
  core_alu_lt_27_20/g889/Y            -       B0->Y  R     AOI21X1        1   4.7   112    52    4225    (-,-) 
  core_alu_lt_27_20/g888/Y            -       A0->Y  F     OAI22X1        1   4.8    79    25    4249    (-,-) 
  core_alu_lt_27_20/g887/Y            -       A0->Y  R     AOI22X1        1   4.7    98    58    4308    (-,-) 
  core_alu_lt_27_20/g886/Y            -       A0->Y  F     OAI22X1        1   4.8    78    26    4334    (-,-) 
  core_alu_lt_27_20/g885/Y            -       A0->Y  R     AOI22X1        1   4.7    98    58    4392    (-,-) 
  core_alu_lt_27_20/g884/Y            -       A0->Y  F     OAI22X1        2   7.3    84    31    4423    (-,-) 
  core_alu_lt_27_20/g883/Y            -       A0N->Y F     AOI2BB1X1      1   4.6    70   123    4546    (-,-) 
  core_alu_lt_27_20/g882/Y            -       B0->Y  R     AOI21X1        1   4.7   112    52    4598    (-,-) 
  core_alu_lt_27_20/g881/Y            -       A0->Y  F     OAI22X1        1   4.8    79    25    4623    (-,-) 
  core_alu_lt_27_20/g880/Y            -       A0->Y  R     AOI22X1        1   4.7    98    58    4681    (-,-) 
  core_alu_lt_27_20/g879/Y            -       A0->Y  F     OAI22X1        1   4.8    79    26    4707    (-,-) 
  core_alu_lt_27_20/g878/Y            -       A0->Y  R     AOI22X1        1   4.7    98    58    4765    (-,-) 
  core_alu_lt_27_20/g877/Y            -       A0->Y  F     OAI22X1        1   4.8    78    26    4791    (-,-) 
  core_alu_lt_27_20/g876/Y            -       A0->Y  R     AOI22X1        1   4.7    98    58    4849    (-,-) 
  core_alu_lt_27_20/g875/Y            -       A0->Y  F     OAI22X1        1   4.8    78    26    4875    (-,-) 
  core_alu_lt_27_20/g874/Y            -       A0->Y  R     AOI22X1        1   4.7   108    58    4933    (-,-) 
  core_alu_lt_27_20/g873/Y            -       A0->Y  F     OAI22X1        1   4.8    78    25    4958    (-,-) 
  core_alu_lt_27_20/g872/Y            -       A0->Y  R     AOI22X1        1   4.7    98    58    5016    (-,-) 
  core_alu_lt_27_20/g871/Y            -       A0->Y  F     OAI22X1        2   6.8    83    30    5046    (-,-) 
  core_alu_lt_27_20/g870/Y            -       A->Y   R     NOR2X1         1   4.8    97    66    5113    (-,-) 
  core_alu_lt_27_20/g869/Y            -       B0->Y  F     OAI2BB2X1      1   4.8    71    32    5144    (-,-) 
  core_alu_lt_27_20/g868/Y            -       A0->Y  R     AOI22X1        1   4.7    98    56    5201    (-,-) 
  core_alu_lt_27_20/g867/Y            -       A0->Y  F     OAI22X1        1   4.8    79    26    5226    (-,-) 
  core_alu_lt_27_20/g866/Y            -       A0->Y  R     AOI22X1        1   3.8    92    55    5282    (-,-) 
  core_alu_lt_27_20/g865/Y            -       A0->Y  F     OAI222XL       1   3.2    86    42    5324    (-,-) 
  core_alu_lt_27_20/g864/Y            -       B0->Y  R     OAI21XL        1   3.5   128    57    5381    (-,-) 
  core_alu_lt_27_20/g863/Y            -       B0->Y  F     OAI2BB1X1      1   3.2    43    19    5400    (-,-) 
  core_alu_lt_27_20/g862/Y            -       B0->Y  R     OAI21XL        3   6.8   167    63    5462    (-,-) 
  core_control/g1954/Y                -       AN->Y  R     NAND3BX1       1   3.5   108    82    5544    (-,-) 
  core_control/g1953/Y                -       B0->Y  F     OAI2BB1X1      1   4.9    48    25    5568    (-,-) 
  core_control/g1952/Y                -       A0->Y  R     AOI31X1        1   3.4   128    69    5637    (-,-) 
  core_control/g1951/Y                -       C0->Y  F     OAI221XL       1   2.2    71    24    5662    (-,-) 
  core_control/g1950/Y                -       AN->Y  F     NAND2BX1      32 106.4   384   300    5962    (-,-) 
  g2928/Y                             -       A->Y   F     AND2X2         2   5.9    40   150    6111    (-,-) 
  pc_adder_add_4_17/g783/Y            -       A->Y   F     AND2X2         2   9.8    40    74    6186    (-,-) 
  pc_adder_add_4_17/g780/CO           -       CI->CO F     ADDFX1         1   6.5    68   123    6309    (-,-) 
  pc_adder_add_4_17/g779/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    6439    (-,-) 
  pc_adder_add_4_17/g778/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    6569    (-,-) 
  pc_adder_add_4_17/g777/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    6698    (-,-) 
  pc_adder_add_4_17/g776/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    6828    (-,-) 
  pc_adder_add_4_17/g775/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    6958    (-,-) 
  pc_adder_add_4_17/g774/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    7088    (-,-) 
  pc_adder_add_4_17/g773/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    7218    (-,-) 
  pc_adder_add_4_17/g772/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    7348    (-,-) 
  pc_adder_add_4_17/g771/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    7478    (-,-) 
  pc_adder_add_4_17/g770/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    7608    (-,-) 
  pc_adder_add_4_17/g769/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    7738    (-,-) 
  pc_adder_add_4_17/g768/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    7868    (-,-) 
  pc_adder_add_4_17/g767/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    7998    (-,-) 
  pc_adder_add_4_17/g766/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    8127    (-,-) 
  pc_adder_add_4_17/g765/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    8257    (-,-) 
  pc_adder_add_4_17/g764/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    8387    (-,-) 
  pc_adder_add_4_17/g763/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    8517    (-,-) 
  pc_adder_add_4_17/g762/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    8647    (-,-) 
  pc_adder_add_4_17/g761/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    8777    (-,-) 
  pc_adder_add_4_17/g760/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    8907    (-,-) 
  pc_adder_add_4_17/g759/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    9037    (-,-) 
  pc_adder_add_4_17/g758/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    9167    (-,-) 
  pc_adder_add_4_17/g757/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    9296    (-,-) 
  pc_adder_add_4_17/g756/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    9426    (-,-) 
  pc_adder_add_4_17/g755/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    9556    (-,-) 
  pc_adder_add_4_17/g754/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    9686    (-,-) 
  pc_adder_add_4_17/g753/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    9816    (-,-) 
  pc_adder_add_4_17/g752/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    9946    (-,-) 
  pc_adder_add_4_17/g751/CO           -       CI->CO F     ADDFX1         2   7.1    70   132   10078    (-,-) 
  pc_adder_add_4_17/g750/Y            -       A1N->Y F     OAI2BB2X1      2   9.3    62   101   10179    (-,-) 
  g13029/Y                            -       B0->Y  R     AOI22X1        1   4.9   148    73   10252    (-,-) 
  g12944/Y                            -       A->Y   F     NAND4X1       31  60.9   337   186   10438    (-,-) 
  register_file/regFile_reg[2][31]/SI <<<     -      F     SDFFSHQX1     31     -     -     0   10438    (-,-) 
#--------------------------------------------------------------------------------------------------------------

@genus:root: 9> write_hdl
