
// This MLIR FIRRTL DIALECT top module was automatically generated by Utopia EDA
// Generation started: 7-2-2023 0:51:34
 
// Ivannikov Institute for System Programming
// of the Russian Academy of Sciences (ISP RAS)
// 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
// http://forge.ispras.ru/projects/utopia

firrtl.circuit "IDCT" {
    firrtl.module @IDCT (
    in %clock : !firrtl.clock,
    in %reset : !firrtl.reset,
    in %source__dfc_wire_45__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_14__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_8__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_13__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_0__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_63__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_56__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_60__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_11__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_29__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_43__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_27__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_23__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_4__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_49__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_57__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_52__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_31__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_47__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_12__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_2__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_37__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_25__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_33__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_30__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_46__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_38__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_59__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_51__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_17__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_36__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_21__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_5__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_3__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_1__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_61__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_39__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_16__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_24__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_6__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_58__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_28__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_20__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_19__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_53__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_48__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_15__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_9__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_35__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_34__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_40__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_54__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_41__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_62__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_26__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_32__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_50__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_55__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_7__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_22__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_18__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_44__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_42__dfc_wire_45 : !firrtl.sint<16>,
    in %source__dfc_wire_10__dfc_wire_45 : !firrtl.sint<16>,

    out %sink__dfc_wire_4799__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4777__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4733__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4711__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4667__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4369__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4347__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4303__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4093__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4049__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4027__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4005__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3983__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3961__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3939__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3707__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3685__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3597__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3365__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3321__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3575__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3277__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3211__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3343__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2979__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2913__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3299__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2637__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2615__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2593__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2571__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2549__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2505__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2483__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3729__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4689__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2891__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2163__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3619__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4755__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4325__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4071__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4391__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2251__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2273__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2957__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3255__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2185__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2527__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2935__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4435__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4457__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2207__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2869__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2847__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4413__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2141__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2229__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_2119__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3233__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3641__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3001__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_4821__dfc_wire_4799 : !firrtl.sint<16>,
    out %sink__dfc_wire_3663__dfc_wire_4799 : !firrtl.sint<16>
)
    {
    // Instances
    %CAST0_clock, %CAST0_reset, %CAST0__dfc_wire_4,  %CAST0__dfc_wire_73 = firrtl.instance CAST0 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL111_clock, %SHL111_reset, %SHL111__dfc_wire_73,  %SHL111__dfc_wire_75 = firrtl.instance SHL111 @SHL11_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_73 : !firrtl.sint<32>, out _dfc_wire_75 : !firrtl.sint<32> )
    %CAST2_clock, %CAST2_reset, %CAST2__dfc_wire_4,  %CAST2__dfc_wire_73 = firrtl.instance CAST2 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST3_clock, %CAST3_reset, %CAST3__dfc_wire_4,  %CAST3__dfc_wire_73 = firrtl.instance CAST3 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST4_clock, %CAST4_reset, %CAST4__dfc_wire_4,  %CAST4__dfc_wire_73 = firrtl.instance CAST4 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST5_clock, %CAST5_reset, %CAST5__dfc_wire_4,  %CAST5__dfc_wire_73 = firrtl.instance CAST5 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST6_clock, %CAST6_reset, %CAST6__dfc_wire_4,  %CAST6__dfc_wire_73 = firrtl.instance CAST6 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST7_clock, %CAST7_reset, %CAST7__dfc_wire_4,  %CAST7__dfc_wire_73 = firrtl.instance CAST7 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST8_clock, %CAST8_reset, %CAST8__dfc_wire_4,  %CAST8__dfc_wire_73 = firrtl.instance CAST8 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL119_clock, %SHL119_reset, %SHL119__dfc_wire_73,  %SHL119__dfc_wire_75 = firrtl.instance SHL119 @SHL11_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_73 : !firrtl.sint<32>, out _dfc_wire_75 : !firrtl.sint<32> )
    %dup10_clock, %dup10_reset, %dup10_const_fix_32_0_1__0000000000000080,  %dup10_const_fix_32_0_1__0000000000000080_102, %dup10_const_fix_32_0_1__0000000000000080_215, %dup10_const_fix_32_0_1__0000000000000080_227, %dup10_const_fix_32_0_1__0000000000000080_333, %dup10_const_fix_32_0_1__0000000000000080_446, %dup10_const_fix_32_0_1__0000000000000080_458, %dup10_const_fix_32_0_1__0000000000000080_564, %dup10_const_fix_32_0_1__0000000000000080_677, %dup10_const_fix_32_0_1__0000000000000080_689, %dup10_const_fix_32_0_1__0000000000000080_795, %dup10_const_fix_32_0_1__0000000000000080_908, %dup10_const_fix_32_0_1__0000000000000080_920, %dup10_const_fix_32_0_1__0000000000000080_1026, %dup10_const_fix_32_0_1__0000000000000080_1139, %dup10_const_fix_32_0_1__0000000000000080_1151, %dup10_const_fix_32_0_1__0000000000000080_1257, %dup10_const_fix_32_0_1__0000000000000080_1370, %dup10_const_fix_32_0_1__0000000000000080_1382, %dup10_const_fix_32_0_1__0000000000000080_1488, %dup10_const_fix_32_0_1__0000000000000080_1601, %dup10_const_fix_32_0_1__0000000000000080_1613, %dup10_const_fix_32_0_1__0000000000000080_1719, %dup10_const_fix_32_0_1__0000000000000080_1832, %dup10_const_fix_32_0_1__0000000000000080_1844, %dup10_const_fix_32_0_1__0000000000000080_2084, %dup10_const_fix_32_0_1__0000000000000080_2096, %dup10_const_fix_32_0_1__0000000000000080_2448, %dup10_const_fix_32_0_1__0000000000000080_2460, %dup10_const_fix_32_0_1__0000000000000080_2812, %dup10_const_fix_32_0_1__0000000000000080_2824, %dup10_const_fix_32_0_1__0000000000000080_3176, %dup10_const_fix_32_0_1__0000000000000080_3188, %dup10_const_fix_32_0_1__0000000000000080_3540, %dup10_const_fix_32_0_1__0000000000000080_3552, %dup10_const_fix_32_0_1__0000000000000080_3904, %dup10_const_fix_32_0_1__0000000000000080_3916, %dup10_const_fix_32_0_1__0000000000000080_4268, %dup10_const_fix_32_0_1__0000000000000080_4280, %dup10_const_fix_32_0_1__0000000000000080_4632, %dup10_const_fix_32_0_1__0000000000000080_4644 = firrtl.instance dup10 @dup_1x40(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000080 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_215 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_227 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_333 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_446 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_458 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_564 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_677 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_689 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_795 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_908 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_920 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_1026 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_1139 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_1151 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_1257 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_1370 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_1382 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_1488 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_1601 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_1613 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_1719 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_1832 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_1844 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_2084 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_2096 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_2448 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_2460 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_2812 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_2824 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_3176 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_3188 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_3540 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_3552 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_3904 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_3916 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_4268 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_4280 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_4632 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000080_4644 : !firrtl.sint<32> )
    %ADD11_clock, %ADD11_reset, %ADD11__dfc_wire_98, %ADD11_const_fix_32_0_1__0000000000000080_102,  %ADD11__dfc_wire_100 = firrtl.instance ADD11 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup12_clock, %dup12_reset, %dup12__dfc_wire_84,  %dup12__dfc_wire_68_105, %dup12__dfc_wire_68_113 = firrtl.instance dup12 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup13_clock, %dup13_reset, %dup13__dfc_wire_84,  %dup13__dfc_wire_68_105, %dup13__dfc_wire_68_113 = firrtl.instance dup13 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD14_clock, %ADD14_reset, %ADD14__dfc_wire_98, %ADD14_const_fix_32_0_1__0000000000000080_102,  %ADD14__dfc_wire_100 = firrtl.instance ADD14 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup15_clock, %dup15_reset, %dup15_const_fix_32_0_1__0000000000000235,  %dup15_const_fix_32_0_1__0000000000000235_108, %dup15_const_fix_32_0_1__0000000000000235_339, %dup15_const_fix_32_0_1__0000000000000235_570, %dup15_const_fix_32_0_1__0000000000000235_801, %dup15_const_fix_32_0_1__0000000000000235_1032, %dup15_const_fix_32_0_1__0000000000000235_1263, %dup15_const_fix_32_0_1__0000000000000235_1494, %dup15_const_fix_32_0_1__0000000000000235_1725, %dup15_const_fix_32_0_1__0000000000000235_1956, %dup15_const_fix_32_0_1__0000000000000235_2320, %dup15_const_fix_32_0_1__0000000000000235_2684, %dup15_const_fix_32_0_1__0000000000000235_3048, %dup15_const_fix_32_0_1__0000000000000235_3412, %dup15_const_fix_32_0_1__0000000000000235_3776, %dup15_const_fix_32_0_1__0000000000000235_4140, %dup15_const_fix_32_0_1__0000000000000235_4504 = firrtl.instance dup15 @dup_1x16(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32> )
    %MUL16_clock, %MUL16_reset, %MUL16_const_fix_32_0_1__0000000000000235_108, %MUL16__dfc_wire_104,  %MUL16__dfc_wire_107 = firrtl.instance MUL16 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup17_clock, %dup17_reset, %dup17_const_fix_32_0_1__0000000000000235,  %dup17_const_fix_32_0_1__0000000000000235_108, %dup17_const_fix_32_0_1__0000000000000235_339, %dup17_const_fix_32_0_1__0000000000000235_570, %dup17_const_fix_32_0_1__0000000000000235_801, %dup17_const_fix_32_0_1__0000000000000235_1032, %dup17_const_fix_32_0_1__0000000000000235_1263, %dup17_const_fix_32_0_1__0000000000000235_1494, %dup17_const_fix_32_0_1__0000000000000235_1725, %dup17_const_fix_32_0_1__0000000000000235_1956, %dup17_const_fix_32_0_1__0000000000000235_2320, %dup17_const_fix_32_0_1__0000000000000235_2684, %dup17_const_fix_32_0_1__0000000000000235_3048, %dup17_const_fix_32_0_1__0000000000000235_3412, %dup17_const_fix_32_0_1__0000000000000235_3776, %dup17_const_fix_32_0_1__0000000000000235_4140, %dup17_const_fix_32_0_1__0000000000000235_4504 = firrtl.instance dup17 @dup_1x16(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32> )
    %MUL18_clock, %MUL18_reset, %MUL18_const_fix_32_0_1__0000000000000235_108, %MUL18__dfc_wire_104,  %MUL18__dfc_wire_107 = firrtl.instance MUL18 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup19_clock, %dup19_reset, %dup19__dfc_wire_84,  %dup19__dfc_wire_68_105, %dup19__dfc_wire_68_113 = firrtl.instance dup19 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD20_clock, %ADD20_reset, %ADD20__dfc_wire_98, %ADD20_const_fix_32_0_1__0000000000000080_102,  %ADD20__dfc_wire_100 = firrtl.instance ADD20 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup21_clock, %dup21_reset, %dup21_const_fix_32_0_1__0000000000000235,  %dup21_const_fix_32_0_1__0000000000000235_108, %dup21_const_fix_32_0_1__0000000000000235_339, %dup21_const_fix_32_0_1__0000000000000235_570, %dup21_const_fix_32_0_1__0000000000000235_801, %dup21_const_fix_32_0_1__0000000000000235_1032, %dup21_const_fix_32_0_1__0000000000000235_1263, %dup21_const_fix_32_0_1__0000000000000235_1494, %dup21_const_fix_32_0_1__0000000000000235_1725, %dup21_const_fix_32_0_1__0000000000000235_1956, %dup21_const_fix_32_0_1__0000000000000235_2320, %dup21_const_fix_32_0_1__0000000000000235_2684, %dup21_const_fix_32_0_1__0000000000000235_3048, %dup21_const_fix_32_0_1__0000000000000235_3412, %dup21_const_fix_32_0_1__0000000000000235_3776, %dup21_const_fix_32_0_1__0000000000000235_4140, %dup21_const_fix_32_0_1__0000000000000235_4504 = firrtl.instance dup21 @dup_1x16(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32> )
    %MUL22_clock, %MUL22_reset, %MUL22_const_fix_32_0_1__0000000000000235_108, %MUL22__dfc_wire_104,  %MUL22__dfc_wire_107 = firrtl.instance MUL22 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB23_clock, %SUB23_reset, %SUB23__dfc_wire_72_122, %SUB23__dfc_wire_118,  %SUB23__dfc_wire_121 = firrtl.instance SUB23 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup24_clock, %dup24_reset, %dup24__dfc_wire_84,  %dup24__dfc_wire_68_105, %dup24__dfc_wire_68_113 = firrtl.instance dup24 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup25_clock, %dup25_reset, %dup25__dfc_wire_84,  %dup25__dfc_wire_68_105, %dup25__dfc_wire_68_113 = firrtl.instance dup25 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD26_clock, %ADD26_reset, %ADD26__dfc_wire_98, %ADD26_const_fix_32_0_1__0000000000000080_102,  %ADD26__dfc_wire_100 = firrtl.instance ADD26 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup27_clock, %dup27_reset, %dup27_const_fix_32_0_1__0000000000000235,  %dup27_const_fix_32_0_1__0000000000000235_108, %dup27_const_fix_32_0_1__0000000000000235_339, %dup27_const_fix_32_0_1__0000000000000235_570, %dup27_const_fix_32_0_1__0000000000000235_801, %dup27_const_fix_32_0_1__0000000000000235_1032, %dup27_const_fix_32_0_1__0000000000000235_1263, %dup27_const_fix_32_0_1__0000000000000235_1494, %dup27_const_fix_32_0_1__0000000000000235_1725, %dup27_const_fix_32_0_1__0000000000000235_1956, %dup27_const_fix_32_0_1__0000000000000235_2320, %dup27_const_fix_32_0_1__0000000000000235_2684, %dup27_const_fix_32_0_1__0000000000000235_3048, %dup27_const_fix_32_0_1__0000000000000235_3412, %dup27_const_fix_32_0_1__0000000000000235_3776, %dup27_const_fix_32_0_1__0000000000000235_4140, %dup27_const_fix_32_0_1__0000000000000235_4504 = firrtl.instance dup27 @dup_1x16(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32> )
    %MUL28_clock, %MUL28_reset, %MUL28_const_fix_32_0_1__0000000000000235_108, %MUL28__dfc_wire_104,  %MUL28__dfc_wire_107 = firrtl.instance MUL28 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup29_clock, %dup29_reset, %dup29_const_fix_32_0_1__0000000000000235,  %dup29_const_fix_32_0_1__0000000000000235_108, %dup29_const_fix_32_0_1__0000000000000235_339, %dup29_const_fix_32_0_1__0000000000000235_570, %dup29_const_fix_32_0_1__0000000000000235_801, %dup29_const_fix_32_0_1__0000000000000235_1032, %dup29_const_fix_32_0_1__0000000000000235_1263, %dup29_const_fix_32_0_1__0000000000000235_1494, %dup29_const_fix_32_0_1__0000000000000235_1725, %dup29_const_fix_32_0_1__0000000000000235_1956, %dup29_const_fix_32_0_1__0000000000000235_2320, %dup29_const_fix_32_0_1__0000000000000235_2684, %dup29_const_fix_32_0_1__0000000000000235_3048, %dup29_const_fix_32_0_1__0000000000000235_3412, %dup29_const_fix_32_0_1__0000000000000235_3776, %dup29_const_fix_32_0_1__0000000000000235_4140, %dup29_const_fix_32_0_1__0000000000000235_4504 = firrtl.instance dup29 @dup_1x16(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32> )
    %MUL30_clock, %MUL30_reset, %MUL30_const_fix_32_0_1__0000000000000235_108, %MUL30__dfc_wire_104,  %MUL30__dfc_wire_107 = firrtl.instance MUL30 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup31_clock, %dup31_reset, %dup31__dfc_wire_84,  %dup31__dfc_wire_68_105, %dup31__dfc_wire_68_113 = firrtl.instance dup31 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB32_clock, %SUB32_reset, %SUB32__dfc_wire_72_122, %SUB32__dfc_wire_118,  %SUB32__dfc_wire_121 = firrtl.instance SUB32 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup33_clock, %dup33_reset, %dup33_const_fix_32_0_1__0000000000000235,  %dup33_const_fix_32_0_1__0000000000000235_108, %dup33_const_fix_32_0_1__0000000000000235_339, %dup33_const_fix_32_0_1__0000000000000235_570, %dup33_const_fix_32_0_1__0000000000000235_801, %dup33_const_fix_32_0_1__0000000000000235_1032, %dup33_const_fix_32_0_1__0000000000000235_1263, %dup33_const_fix_32_0_1__0000000000000235_1494, %dup33_const_fix_32_0_1__0000000000000235_1725, %dup33_const_fix_32_0_1__0000000000000235_1956, %dup33_const_fix_32_0_1__0000000000000235_2320, %dup33_const_fix_32_0_1__0000000000000235_2684, %dup33_const_fix_32_0_1__0000000000000235_3048, %dup33_const_fix_32_0_1__0000000000000235_3412, %dup33_const_fix_32_0_1__0000000000000235_3776, %dup33_const_fix_32_0_1__0000000000000235_4140, %dup33_const_fix_32_0_1__0000000000000235_4504 = firrtl.instance dup33 @dup_1x16(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32> )
    %MUL34_clock, %MUL34_reset, %MUL34_const_fix_32_0_1__0000000000000235_108, %MUL34__dfc_wire_104,  %MUL34__dfc_wire_107 = firrtl.instance MUL34 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB35_clock, %SUB35_reset, %SUB35__dfc_wire_72_122, %SUB35__dfc_wire_118,  %SUB35__dfc_wire_121 = firrtl.instance SUB35 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup36_clock, %dup36_reset, %dup36__dfc_wire_84,  %dup36__dfc_wire_68_105, %dup36__dfc_wire_68_113 = firrtl.instance dup36 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup37_clock, %dup37_reset, %dup37__dfc_wire_84,  %dup37__dfc_wire_68_105, %dup37__dfc_wire_68_113 = firrtl.instance dup37 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD38_clock, %ADD38_reset, %ADD38__dfc_wire_98, %ADD38_const_fix_32_0_1__0000000000000080_102,  %ADD38__dfc_wire_100 = firrtl.instance ADD38 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB39_clock, %SUB39_reset, %SUB39__dfc_wire_72_122, %SUB39__dfc_wire_118,  %SUB39__dfc_wire_121 = firrtl.instance SUB39 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup40_clock, %dup40_reset, %dup40__dfc_wire_84,  %dup40__dfc_wire_68_105, %dup40__dfc_wire_68_113 = firrtl.instance dup40 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup41_clock, %dup41_reset, %dup41__dfc_wire_84,  %dup41__dfc_wire_68_105, %dup41__dfc_wire_68_113 = firrtl.instance dup41 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD42_clock, %ADD42_reset, %ADD42__dfc_wire_98, %ADD42_const_fix_32_0_1__0000000000000080_102,  %ADD42__dfc_wire_100 = firrtl.instance ADD42 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup43_clock, %dup43_reset, %dup43_const_fix_32_0_1__0000000000000235,  %dup43_const_fix_32_0_1__0000000000000235_108, %dup43_const_fix_32_0_1__0000000000000235_339, %dup43_const_fix_32_0_1__0000000000000235_570, %dup43_const_fix_32_0_1__0000000000000235_801, %dup43_const_fix_32_0_1__0000000000000235_1032, %dup43_const_fix_32_0_1__0000000000000235_1263, %dup43_const_fix_32_0_1__0000000000000235_1494, %dup43_const_fix_32_0_1__0000000000000235_1725, %dup43_const_fix_32_0_1__0000000000000235_1956, %dup43_const_fix_32_0_1__0000000000000235_2320, %dup43_const_fix_32_0_1__0000000000000235_2684, %dup43_const_fix_32_0_1__0000000000000235_3048, %dup43_const_fix_32_0_1__0000000000000235_3412, %dup43_const_fix_32_0_1__0000000000000235_3776, %dup43_const_fix_32_0_1__0000000000000235_4140, %dup43_const_fix_32_0_1__0000000000000235_4504 = firrtl.instance dup43 @dup_1x16(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32> )
    %MUL44_clock, %MUL44_reset, %MUL44_const_fix_32_0_1__0000000000000235_108, %MUL44__dfc_wire_104,  %MUL44__dfc_wire_107 = firrtl.instance MUL44 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup45_clock, %dup45_reset, %dup45_const_fix_32_0_1__0000000000000235,  %dup45_const_fix_32_0_1__0000000000000235_108, %dup45_const_fix_32_0_1__0000000000000235_339, %dup45_const_fix_32_0_1__0000000000000235_570, %dup45_const_fix_32_0_1__0000000000000235_801, %dup45_const_fix_32_0_1__0000000000000235_1032, %dup45_const_fix_32_0_1__0000000000000235_1263, %dup45_const_fix_32_0_1__0000000000000235_1494, %dup45_const_fix_32_0_1__0000000000000235_1725, %dup45_const_fix_32_0_1__0000000000000235_1956, %dup45_const_fix_32_0_1__0000000000000235_2320, %dup45_const_fix_32_0_1__0000000000000235_2684, %dup45_const_fix_32_0_1__0000000000000235_3048, %dup45_const_fix_32_0_1__0000000000000235_3412, %dup45_const_fix_32_0_1__0000000000000235_3776, %dup45_const_fix_32_0_1__0000000000000235_4140, %dup45_const_fix_32_0_1__0000000000000235_4504 = firrtl.instance dup45 @dup_1x16(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32> )
    %MUL46_clock, %MUL46_reset, %MUL46_const_fix_32_0_1__0000000000000235_108, %MUL46__dfc_wire_104,  %MUL46__dfc_wire_107 = firrtl.instance MUL46 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup47_clock, %dup47_reset, %dup47__dfc_wire_84,  %dup47__dfc_wire_68_105, %dup47__dfc_wire_68_113 = firrtl.instance dup47 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB48_clock, %SUB48_reset, %SUB48__dfc_wire_72_122, %SUB48__dfc_wire_118,  %SUB48__dfc_wire_121 = firrtl.instance SUB48 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup49_clock, %dup49_reset, %dup49_const_fix_32_0_1__0000000000000235,  %dup49_const_fix_32_0_1__0000000000000235_108, %dup49_const_fix_32_0_1__0000000000000235_339, %dup49_const_fix_32_0_1__0000000000000235_570, %dup49_const_fix_32_0_1__0000000000000235_801, %dup49_const_fix_32_0_1__0000000000000235_1032, %dup49_const_fix_32_0_1__0000000000000235_1263, %dup49_const_fix_32_0_1__0000000000000235_1494, %dup49_const_fix_32_0_1__0000000000000235_1725, %dup49_const_fix_32_0_1__0000000000000235_1956, %dup49_const_fix_32_0_1__0000000000000235_2320, %dup49_const_fix_32_0_1__0000000000000235_2684, %dup49_const_fix_32_0_1__0000000000000235_3048, %dup49_const_fix_32_0_1__0000000000000235_3412, %dup49_const_fix_32_0_1__0000000000000235_3776, %dup49_const_fix_32_0_1__0000000000000235_4140, %dup49_const_fix_32_0_1__0000000000000235_4504 = firrtl.instance dup49 @dup_1x16(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32> )
    %MUL50_clock, %MUL50_reset, %MUL50_const_fix_32_0_1__0000000000000235_108, %MUL50__dfc_wire_104,  %MUL50__dfc_wire_107 = firrtl.instance MUL50 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD51_clock, %ADD51_reset, %ADD51__dfc_wire_98, %ADD51_const_fix_32_0_1__0000000000000080_102,  %ADD51__dfc_wire_100 = firrtl.instance ADD51 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup52_clock, %dup52_reset, %dup52__dfc_wire_84,  %dup52__dfc_wire_68_105, %dup52__dfc_wire_68_113 = firrtl.instance dup52 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup53_clock, %dup53_reset, %dup53__dfc_wire_84,  %dup53__dfc_wire_68_105, %dup53__dfc_wire_68_113 = firrtl.instance dup53 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD54_clock, %ADD54_reset, %ADD54__dfc_wire_98, %ADD54_const_fix_32_0_1__0000000000000080_102,  %ADD54__dfc_wire_100 = firrtl.instance ADD54 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB55_clock, %SUB55_reset, %SUB55__dfc_wire_72_122, %SUB55__dfc_wire_118,  %SUB55__dfc_wire_121 = firrtl.instance SUB55 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup56_clock, %dup56_reset, %dup56__dfc_wire_84,  %dup56__dfc_wire_68_105, %dup56__dfc_wire_68_113 = firrtl.instance dup56 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup57_clock, %dup57_reset, %dup57__dfc_wire_84,  %dup57__dfc_wire_68_105, %dup57__dfc_wire_68_113 = firrtl.instance dup57 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD58_clock, %ADD58_reset, %ADD58__dfc_wire_98, %ADD58_const_fix_32_0_1__0000000000000080_102,  %ADD58__dfc_wire_100 = firrtl.instance ADD58 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB59_clock, %SUB59_reset, %SUB59__dfc_wire_72_122, %SUB59__dfc_wire_118,  %SUB59__dfc_wire_121 = firrtl.instance SUB59 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup60_clock, %dup60_reset, %dup60__dfc_wire_84,  %dup60__dfc_wire_68_105, %dup60__dfc_wire_68_113 = firrtl.instance dup60 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup61_clock, %dup61_reset, %dup61__dfc_wire_84,  %dup61__dfc_wire_68_105, %dup61__dfc_wire_68_113 = firrtl.instance dup61 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD62_clock, %ADD62_reset, %ADD62__dfc_wire_98, %ADD62_const_fix_32_0_1__0000000000000080_102,  %ADD62__dfc_wire_100 = firrtl.instance ADD62 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB63_clock, %SUB63_reset, %SUB63__dfc_wire_72_122, %SUB63__dfc_wire_118,  %SUB63__dfc_wire_121 = firrtl.instance SUB63 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup64_clock, %dup64_reset, %dup64__dfc_wire_84,  %dup64__dfc_wire_68_105, %dup64__dfc_wire_68_113 = firrtl.instance dup64 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup65_clock, %dup65_reset, %dup65__dfc_wire_84,  %dup65__dfc_wire_68_105, %dup65__dfc_wire_68_113 = firrtl.instance dup65 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD66_clock, %ADD66_reset, %ADD66__dfc_wire_98, %ADD66_const_fix_32_0_1__0000000000000080_102,  %ADD66__dfc_wire_100 = firrtl.instance ADD66 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB67_clock, %SUB67_reset, %SUB67__dfc_wire_72_122, %SUB67__dfc_wire_118,  %SUB67__dfc_wire_121 = firrtl.instance SUB67 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup68_clock, %dup68_reset, %dup68__dfc_wire_84,  %dup68__dfc_wire_68_105, %dup68__dfc_wire_68_113 = firrtl.instance dup68 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup69_clock, %dup69_reset, %dup69__dfc_wire_84,  %dup69__dfc_wire_68_105, %dup69__dfc_wire_68_113 = firrtl.instance dup69 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD70_clock, %ADD70_reset, %ADD70__dfc_wire_98, %ADD70_const_fix_32_0_1__0000000000000080_102,  %ADD70__dfc_wire_100 = firrtl.instance ADD70 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup71_clock, %dup71_reset, %dup71_const_fix_32_0_1__00000000000000b5,  %dup71_const_fix_32_0_1__00000000000000b5_211, %dup71_const_fix_32_0_1__00000000000000b5_223, %dup71_const_fix_32_0_1__00000000000000b5_442, %dup71_const_fix_32_0_1__00000000000000b5_454, %dup71_const_fix_32_0_1__00000000000000b5_673, %dup71_const_fix_32_0_1__00000000000000b5_685, %dup71_const_fix_32_0_1__00000000000000b5_904, %dup71_const_fix_32_0_1__00000000000000b5_916, %dup71_const_fix_32_0_1__00000000000000b5_1135, %dup71_const_fix_32_0_1__00000000000000b5_1147, %dup71_const_fix_32_0_1__00000000000000b5_1366, %dup71_const_fix_32_0_1__00000000000000b5_1378, %dup71_const_fix_32_0_1__00000000000000b5_1597, %dup71_const_fix_32_0_1__00000000000000b5_1609, %dup71_const_fix_32_0_1__00000000000000b5_1828, %dup71_const_fix_32_0_1__00000000000000b5_1840, %dup71_const_fix_32_0_1__00000000000000b5_2080, %dup71_const_fix_32_0_1__00000000000000b5_2092, %dup71_const_fix_32_0_1__00000000000000b5_2444, %dup71_const_fix_32_0_1__00000000000000b5_2456, %dup71_const_fix_32_0_1__00000000000000b5_2808, %dup71_const_fix_32_0_1__00000000000000b5_2820, %dup71_const_fix_32_0_1__00000000000000b5_3172, %dup71_const_fix_32_0_1__00000000000000b5_3184, %dup71_const_fix_32_0_1__00000000000000b5_3536, %dup71_const_fix_32_0_1__00000000000000b5_3548, %dup71_const_fix_32_0_1__00000000000000b5_3900, %dup71_const_fix_32_0_1__00000000000000b5_3912, %dup71_const_fix_32_0_1__00000000000000b5_4264, %dup71_const_fix_32_0_1__00000000000000b5_4276, %dup71_const_fix_32_0_1__00000000000000b5_4628, %dup71_const_fix_32_0_1__00000000000000b5_4640 = firrtl.instance dup71 @dup_1x32(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__00000000000000b5 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_211 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_223 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_442 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_454 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_673 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_685 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_904 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_916 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_1135 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_1147 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_1366 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_1378 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_1597 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_1609 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_1828 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_1840 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_2080 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_2092 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_2444 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_2456 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_2808 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_2820 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_3172 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_3184 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_3536 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_3548 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_3900 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_3912 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_4264 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_4276 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_4628 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000b5_4640 : !firrtl.sint<32> )
    %MUL72_clock, %MUL72_reset, %MUL72_const_fix_32_0_1__0000000000000235_108, %MUL72__dfc_wire_104,  %MUL72__dfc_wire_107 = firrtl.instance MUL72 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD73_clock, %ADD73_reset, %ADD73__dfc_wire_98, %ADD73_const_fix_32_0_1__0000000000000080_102,  %ADD73__dfc_wire_100 = firrtl.instance ADD73 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR874_clock, %SHR874_reset, %SHR874__dfc_wire_213,  %SHR874__dfc_wire_216 = firrtl.instance SHR874 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %SUB75_clock, %SUB75_reset, %SUB75__dfc_wire_72_122, %SUB75__dfc_wire_118,  %SUB75__dfc_wire_121 = firrtl.instance SUB75 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL76_clock, %MUL76_reset, %MUL76_const_fix_32_0_1__0000000000000235_108, %MUL76__dfc_wire_104,  %MUL76__dfc_wire_107 = firrtl.instance MUL76 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD77_clock, %ADD77_reset, %ADD77__dfc_wire_98, %ADD77_const_fix_32_0_1__0000000000000080_102,  %ADD77__dfc_wire_100 = firrtl.instance ADD77 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR878_clock, %SHR878_reset, %SHR878__dfc_wire_213,  %SHR878__dfc_wire_216 = firrtl.instance SHR878 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %dup79_clock, %dup79_reset, %dup79__dfc_wire_84,  %dup79__dfc_wire_68_105, %dup79__dfc_wire_68_113 = firrtl.instance dup79 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup80_clock, %dup80_reset, %dup80__dfc_wire_84,  %dup80__dfc_wire_68_105, %dup80__dfc_wire_68_113 = firrtl.instance dup80 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD81_clock, %ADD81_reset, %ADD81__dfc_wire_98, %ADD81_const_fix_32_0_1__0000000000000080_102,  %ADD81__dfc_wire_100 = firrtl.instance ADD81 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR882_clock, %SHR882_reset, %SHR882__dfc_wire_213,  %SHR882__dfc_wire_216 = firrtl.instance SHR882 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST83_clock, %CAST83_reset, %CAST83__dfc_wire_234,  %CAST83__dfc_wire_236 = firrtl.instance CAST83 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup84_clock, %dup84_reset, %dup84__dfc_wire_84,  %dup84__dfc_wire_68_105, %dup84__dfc_wire_68_113 = firrtl.instance dup84 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup85_clock, %dup85_reset, %dup85__dfc_wire_84,  %dup85__dfc_wire_68_105, %dup85__dfc_wire_68_113 = firrtl.instance dup85 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD86_clock, %ADD86_reset, %ADD86__dfc_wire_98, %ADD86_const_fix_32_0_1__0000000000000080_102,  %ADD86__dfc_wire_100 = firrtl.instance ADD86 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR887_clock, %SHR887_reset, %SHR887__dfc_wire_213,  %SHR887__dfc_wire_216 = firrtl.instance SHR887 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST88_clock, %CAST88_reset, %CAST88__dfc_wire_234,  %CAST88__dfc_wire_236 = firrtl.instance CAST88 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup89_clock, %dup89_reset, %dup89__dfc_wire_84,  %dup89__dfc_wire_68_105, %dup89__dfc_wire_68_113 = firrtl.instance dup89 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup90_clock, %dup90_reset, %dup90__dfc_wire_84,  %dup90__dfc_wire_68_105, %dup90__dfc_wire_68_113 = firrtl.instance dup90 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD91_clock, %ADD91_reset, %ADD91__dfc_wire_98, %ADD91_const_fix_32_0_1__0000000000000080_102,  %ADD91__dfc_wire_100 = firrtl.instance ADD91 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR892_clock, %SHR892_reset, %SHR892__dfc_wire_213,  %SHR892__dfc_wire_216 = firrtl.instance SHR892 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST93_clock, %CAST93_reset, %CAST93__dfc_wire_234,  %CAST93__dfc_wire_236 = firrtl.instance CAST93 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup94_clock, %dup94_reset, %dup94__dfc_wire_84,  %dup94__dfc_wire_68_105, %dup94__dfc_wire_68_113 = firrtl.instance dup94 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup95_clock, %dup95_reset, %dup95__dfc_wire_84,  %dup95__dfc_wire_68_105, %dup95__dfc_wire_68_113 = firrtl.instance dup95 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD96_clock, %ADD96_reset, %ADD96__dfc_wire_98, %ADD96_const_fix_32_0_1__0000000000000080_102,  %ADD96__dfc_wire_100 = firrtl.instance ADD96 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR897_clock, %SHR897_reset, %SHR897__dfc_wire_213,  %SHR897__dfc_wire_216 = firrtl.instance SHR897 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST98_clock, %CAST98_reset, %CAST98__dfc_wire_234,  %CAST98__dfc_wire_236 = firrtl.instance CAST98 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB99_clock, %SUB99_reset, %SUB99__dfc_wire_72_122, %SUB99__dfc_wire_118,  %SUB99__dfc_wire_121 = firrtl.instance SUB99 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8100_clock, %SHR8100_reset, %SHR8100__dfc_wire_213,  %SHR8100__dfc_wire_216 = firrtl.instance SHR8100 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST101_clock, %CAST101_reset, %CAST101__dfc_wire_234,  %CAST101__dfc_wire_236 = firrtl.instance CAST101 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB102_clock, %SUB102_reset, %SUB102__dfc_wire_72_122, %SUB102__dfc_wire_118,  %SUB102__dfc_wire_121 = firrtl.instance SUB102 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8103_clock, %SHR8103_reset, %SHR8103__dfc_wire_213,  %SHR8103__dfc_wire_216 = firrtl.instance SHR8103 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST104_clock, %CAST104_reset, %CAST104__dfc_wire_234,  %CAST104__dfc_wire_236 = firrtl.instance CAST104 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB105_clock, %SUB105_reset, %SUB105__dfc_wire_72_122, %SUB105__dfc_wire_118,  %SUB105__dfc_wire_121 = firrtl.instance SUB105 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8106_clock, %SHR8106_reset, %SHR8106__dfc_wire_213,  %SHR8106__dfc_wire_216 = firrtl.instance SHR8106 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST107_clock, %CAST107_reset, %CAST107__dfc_wire_234,  %CAST107__dfc_wire_236 = firrtl.instance CAST107 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB108_clock, %SUB108_reset, %SUB108__dfc_wire_72_122, %SUB108__dfc_wire_118,  %SUB108__dfc_wire_121 = firrtl.instance SUB108 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8109_clock, %SHR8109_reset, %SHR8109__dfc_wire_213,  %SHR8109__dfc_wire_216 = firrtl.instance SHR8109 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST110_clock, %CAST110_reset, %CAST110__dfc_wire_234,  %CAST110__dfc_wire_236 = firrtl.instance CAST110 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %CAST111_clock, %CAST111_reset, %CAST111__dfc_wire_4,  %CAST111__dfc_wire_73 = firrtl.instance CAST111 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL11112_clock, %SHL11112_reset, %SHL11112__dfc_wire_73,  %SHL11112__dfc_wire_75 = firrtl.instance SHL11112 @SHL11_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_73 : !firrtl.sint<32>, out _dfc_wire_75 : !firrtl.sint<32> )
    %CAST113_clock, %CAST113_reset, %CAST113__dfc_wire_4,  %CAST113__dfc_wire_73 = firrtl.instance CAST113 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST114_clock, %CAST114_reset, %CAST114__dfc_wire_4,  %CAST114__dfc_wire_73 = firrtl.instance CAST114 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST115_clock, %CAST115_reset, %CAST115__dfc_wire_4,  %CAST115__dfc_wire_73 = firrtl.instance CAST115 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST116_clock, %CAST116_reset, %CAST116__dfc_wire_4,  %CAST116__dfc_wire_73 = firrtl.instance CAST116 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST117_clock, %CAST117_reset, %CAST117__dfc_wire_4,  %CAST117__dfc_wire_73 = firrtl.instance CAST117 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST118_clock, %CAST118_reset, %CAST118__dfc_wire_4,  %CAST118__dfc_wire_73 = firrtl.instance CAST118 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST119_clock, %CAST119_reset, %CAST119__dfc_wire_4,  %CAST119__dfc_wire_73 = firrtl.instance CAST119 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL11120_clock, %SHL11120_reset, %SHL11120__dfc_wire_73,  %SHL11120__dfc_wire_75 = firrtl.instance SHL11120 @SHL11_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_73 : !firrtl.sint<32>, out _dfc_wire_75 : !firrtl.sint<32> )
    %ADD121_clock, %ADD121_reset, %ADD121__dfc_wire_98, %ADD121_const_fix_32_0_1__0000000000000080_102,  %ADD121__dfc_wire_100 = firrtl.instance ADD121 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup122_clock, %dup122_reset, %dup122__dfc_wire_84,  %dup122__dfc_wire_68_105, %dup122__dfc_wire_68_113 = firrtl.instance dup122 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup123_clock, %dup123_reset, %dup123__dfc_wire_84,  %dup123__dfc_wire_68_105, %dup123__dfc_wire_68_113 = firrtl.instance dup123 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD124_clock, %ADD124_reset, %ADD124__dfc_wire_98, %ADD124_const_fix_32_0_1__0000000000000080_102,  %ADD124__dfc_wire_100 = firrtl.instance ADD124 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL125_clock, %MUL125_reset, %MUL125_const_fix_32_0_1__0000000000000235_108, %MUL125__dfc_wire_104,  %MUL125__dfc_wire_107 = firrtl.instance MUL125 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL126_clock, %MUL126_reset, %MUL126_const_fix_32_0_1__0000000000000235_108, %MUL126__dfc_wire_104,  %MUL126__dfc_wire_107 = firrtl.instance MUL126 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup127_clock, %dup127_reset, %dup127__dfc_wire_84,  %dup127__dfc_wire_68_105, %dup127__dfc_wire_68_113 = firrtl.instance dup127 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD128_clock, %ADD128_reset, %ADD128__dfc_wire_98, %ADD128_const_fix_32_0_1__0000000000000080_102,  %ADD128__dfc_wire_100 = firrtl.instance ADD128 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL129_clock, %MUL129_reset, %MUL129_const_fix_32_0_1__0000000000000235_108, %MUL129__dfc_wire_104,  %MUL129__dfc_wire_107 = firrtl.instance MUL129 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB130_clock, %SUB130_reset, %SUB130__dfc_wire_72_122, %SUB130__dfc_wire_118,  %SUB130__dfc_wire_121 = firrtl.instance SUB130 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup131_clock, %dup131_reset, %dup131__dfc_wire_84,  %dup131__dfc_wire_68_105, %dup131__dfc_wire_68_113 = firrtl.instance dup131 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup132_clock, %dup132_reset, %dup132__dfc_wire_84,  %dup132__dfc_wire_68_105, %dup132__dfc_wire_68_113 = firrtl.instance dup132 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD133_clock, %ADD133_reset, %ADD133__dfc_wire_98, %ADD133_const_fix_32_0_1__0000000000000080_102,  %ADD133__dfc_wire_100 = firrtl.instance ADD133 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL134_clock, %MUL134_reset, %MUL134_const_fix_32_0_1__0000000000000235_108, %MUL134__dfc_wire_104,  %MUL134__dfc_wire_107 = firrtl.instance MUL134 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL135_clock, %MUL135_reset, %MUL135_const_fix_32_0_1__0000000000000235_108, %MUL135__dfc_wire_104,  %MUL135__dfc_wire_107 = firrtl.instance MUL135 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup136_clock, %dup136_reset, %dup136__dfc_wire_84,  %dup136__dfc_wire_68_105, %dup136__dfc_wire_68_113 = firrtl.instance dup136 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB137_clock, %SUB137_reset, %SUB137__dfc_wire_72_122, %SUB137__dfc_wire_118,  %SUB137__dfc_wire_121 = firrtl.instance SUB137 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL138_clock, %MUL138_reset, %MUL138_const_fix_32_0_1__0000000000000235_108, %MUL138__dfc_wire_104,  %MUL138__dfc_wire_107 = firrtl.instance MUL138 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB139_clock, %SUB139_reset, %SUB139__dfc_wire_72_122, %SUB139__dfc_wire_118,  %SUB139__dfc_wire_121 = firrtl.instance SUB139 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup140_clock, %dup140_reset, %dup140__dfc_wire_84,  %dup140__dfc_wire_68_105, %dup140__dfc_wire_68_113 = firrtl.instance dup140 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup141_clock, %dup141_reset, %dup141__dfc_wire_84,  %dup141__dfc_wire_68_105, %dup141__dfc_wire_68_113 = firrtl.instance dup141 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD142_clock, %ADD142_reset, %ADD142__dfc_wire_98, %ADD142_const_fix_32_0_1__0000000000000080_102,  %ADD142__dfc_wire_100 = firrtl.instance ADD142 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB143_clock, %SUB143_reset, %SUB143__dfc_wire_72_122, %SUB143__dfc_wire_118,  %SUB143__dfc_wire_121 = firrtl.instance SUB143 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup144_clock, %dup144_reset, %dup144__dfc_wire_84,  %dup144__dfc_wire_68_105, %dup144__dfc_wire_68_113 = firrtl.instance dup144 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup145_clock, %dup145_reset, %dup145__dfc_wire_84,  %dup145__dfc_wire_68_105, %dup145__dfc_wire_68_113 = firrtl.instance dup145 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD146_clock, %ADD146_reset, %ADD146__dfc_wire_98, %ADD146_const_fix_32_0_1__0000000000000080_102,  %ADD146__dfc_wire_100 = firrtl.instance ADD146 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL147_clock, %MUL147_reset, %MUL147_const_fix_32_0_1__0000000000000235_108, %MUL147__dfc_wire_104,  %MUL147__dfc_wire_107 = firrtl.instance MUL147 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL148_clock, %MUL148_reset, %MUL148_const_fix_32_0_1__0000000000000235_108, %MUL148__dfc_wire_104,  %MUL148__dfc_wire_107 = firrtl.instance MUL148 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup149_clock, %dup149_reset, %dup149__dfc_wire_84,  %dup149__dfc_wire_68_105, %dup149__dfc_wire_68_113 = firrtl.instance dup149 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB150_clock, %SUB150_reset, %SUB150__dfc_wire_72_122, %SUB150__dfc_wire_118,  %SUB150__dfc_wire_121 = firrtl.instance SUB150 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL151_clock, %MUL151_reset, %MUL151_const_fix_32_0_1__0000000000000235_108, %MUL151__dfc_wire_104,  %MUL151__dfc_wire_107 = firrtl.instance MUL151 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD152_clock, %ADD152_reset, %ADD152__dfc_wire_98, %ADD152_const_fix_32_0_1__0000000000000080_102,  %ADD152__dfc_wire_100 = firrtl.instance ADD152 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup153_clock, %dup153_reset, %dup153__dfc_wire_84,  %dup153__dfc_wire_68_105, %dup153__dfc_wire_68_113 = firrtl.instance dup153 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup154_clock, %dup154_reset, %dup154__dfc_wire_84,  %dup154__dfc_wire_68_105, %dup154__dfc_wire_68_113 = firrtl.instance dup154 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD155_clock, %ADD155_reset, %ADD155__dfc_wire_98, %ADD155_const_fix_32_0_1__0000000000000080_102,  %ADD155__dfc_wire_100 = firrtl.instance ADD155 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB156_clock, %SUB156_reset, %SUB156__dfc_wire_72_122, %SUB156__dfc_wire_118,  %SUB156__dfc_wire_121 = firrtl.instance SUB156 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup157_clock, %dup157_reset, %dup157__dfc_wire_84,  %dup157__dfc_wire_68_105, %dup157__dfc_wire_68_113 = firrtl.instance dup157 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup158_clock, %dup158_reset, %dup158__dfc_wire_84,  %dup158__dfc_wire_68_105, %dup158__dfc_wire_68_113 = firrtl.instance dup158 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD159_clock, %ADD159_reset, %ADD159__dfc_wire_98, %ADD159_const_fix_32_0_1__0000000000000080_102,  %ADD159__dfc_wire_100 = firrtl.instance ADD159 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB160_clock, %SUB160_reset, %SUB160__dfc_wire_72_122, %SUB160__dfc_wire_118,  %SUB160__dfc_wire_121 = firrtl.instance SUB160 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup161_clock, %dup161_reset, %dup161__dfc_wire_84,  %dup161__dfc_wire_68_105, %dup161__dfc_wire_68_113 = firrtl.instance dup161 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup162_clock, %dup162_reset, %dup162__dfc_wire_84,  %dup162__dfc_wire_68_105, %dup162__dfc_wire_68_113 = firrtl.instance dup162 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD163_clock, %ADD163_reset, %ADD163__dfc_wire_98, %ADD163_const_fix_32_0_1__0000000000000080_102,  %ADD163__dfc_wire_100 = firrtl.instance ADD163 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB164_clock, %SUB164_reset, %SUB164__dfc_wire_72_122, %SUB164__dfc_wire_118,  %SUB164__dfc_wire_121 = firrtl.instance SUB164 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup165_clock, %dup165_reset, %dup165__dfc_wire_84,  %dup165__dfc_wire_68_105, %dup165__dfc_wire_68_113 = firrtl.instance dup165 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup166_clock, %dup166_reset, %dup166__dfc_wire_84,  %dup166__dfc_wire_68_105, %dup166__dfc_wire_68_113 = firrtl.instance dup166 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD167_clock, %ADD167_reset, %ADD167__dfc_wire_98, %ADD167_const_fix_32_0_1__0000000000000080_102,  %ADD167__dfc_wire_100 = firrtl.instance ADD167 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB168_clock, %SUB168_reset, %SUB168__dfc_wire_72_122, %SUB168__dfc_wire_118,  %SUB168__dfc_wire_121 = firrtl.instance SUB168 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup169_clock, %dup169_reset, %dup169__dfc_wire_84,  %dup169__dfc_wire_68_105, %dup169__dfc_wire_68_113 = firrtl.instance dup169 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup170_clock, %dup170_reset, %dup170__dfc_wire_84,  %dup170__dfc_wire_68_105, %dup170__dfc_wire_68_113 = firrtl.instance dup170 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD171_clock, %ADD171_reset, %ADD171__dfc_wire_98, %ADD171_const_fix_32_0_1__0000000000000080_102,  %ADD171__dfc_wire_100 = firrtl.instance ADD171 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL172_clock, %MUL172_reset, %MUL172_const_fix_32_0_1__0000000000000235_108, %MUL172__dfc_wire_104,  %MUL172__dfc_wire_107 = firrtl.instance MUL172 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD173_clock, %ADD173_reset, %ADD173__dfc_wire_98, %ADD173_const_fix_32_0_1__0000000000000080_102,  %ADD173__dfc_wire_100 = firrtl.instance ADD173 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8174_clock, %SHR8174_reset, %SHR8174__dfc_wire_213,  %SHR8174__dfc_wire_216 = firrtl.instance SHR8174 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %SUB175_clock, %SUB175_reset, %SUB175__dfc_wire_72_122, %SUB175__dfc_wire_118,  %SUB175__dfc_wire_121 = firrtl.instance SUB175 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL176_clock, %MUL176_reset, %MUL176_const_fix_32_0_1__0000000000000235_108, %MUL176__dfc_wire_104,  %MUL176__dfc_wire_107 = firrtl.instance MUL176 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD177_clock, %ADD177_reset, %ADD177__dfc_wire_98, %ADD177_const_fix_32_0_1__0000000000000080_102,  %ADD177__dfc_wire_100 = firrtl.instance ADD177 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8178_clock, %SHR8178_reset, %SHR8178__dfc_wire_213,  %SHR8178__dfc_wire_216 = firrtl.instance SHR8178 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %dup179_clock, %dup179_reset, %dup179__dfc_wire_84,  %dup179__dfc_wire_68_105, %dup179__dfc_wire_68_113 = firrtl.instance dup179 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup180_clock, %dup180_reset, %dup180__dfc_wire_84,  %dup180__dfc_wire_68_105, %dup180__dfc_wire_68_113 = firrtl.instance dup180 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD181_clock, %ADD181_reset, %ADD181__dfc_wire_98, %ADD181_const_fix_32_0_1__0000000000000080_102,  %ADD181__dfc_wire_100 = firrtl.instance ADD181 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8182_clock, %SHR8182_reset, %SHR8182__dfc_wire_213,  %SHR8182__dfc_wire_216 = firrtl.instance SHR8182 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST183_clock, %CAST183_reset, %CAST183__dfc_wire_234,  %CAST183__dfc_wire_236 = firrtl.instance CAST183 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup184_clock, %dup184_reset, %dup184__dfc_wire_84,  %dup184__dfc_wire_68_105, %dup184__dfc_wire_68_113 = firrtl.instance dup184 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup185_clock, %dup185_reset, %dup185__dfc_wire_84,  %dup185__dfc_wire_68_105, %dup185__dfc_wire_68_113 = firrtl.instance dup185 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD186_clock, %ADD186_reset, %ADD186__dfc_wire_98, %ADD186_const_fix_32_0_1__0000000000000080_102,  %ADD186__dfc_wire_100 = firrtl.instance ADD186 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8187_clock, %SHR8187_reset, %SHR8187__dfc_wire_213,  %SHR8187__dfc_wire_216 = firrtl.instance SHR8187 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST188_clock, %CAST188_reset, %CAST188__dfc_wire_234,  %CAST188__dfc_wire_236 = firrtl.instance CAST188 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup189_clock, %dup189_reset, %dup189__dfc_wire_84,  %dup189__dfc_wire_68_105, %dup189__dfc_wire_68_113 = firrtl.instance dup189 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup190_clock, %dup190_reset, %dup190__dfc_wire_84,  %dup190__dfc_wire_68_105, %dup190__dfc_wire_68_113 = firrtl.instance dup190 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD191_clock, %ADD191_reset, %ADD191__dfc_wire_98, %ADD191_const_fix_32_0_1__0000000000000080_102,  %ADD191__dfc_wire_100 = firrtl.instance ADD191 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8192_clock, %SHR8192_reset, %SHR8192__dfc_wire_213,  %SHR8192__dfc_wire_216 = firrtl.instance SHR8192 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST193_clock, %CAST193_reset, %CAST193__dfc_wire_234,  %CAST193__dfc_wire_236 = firrtl.instance CAST193 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup194_clock, %dup194_reset, %dup194__dfc_wire_84,  %dup194__dfc_wire_68_105, %dup194__dfc_wire_68_113 = firrtl.instance dup194 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup195_clock, %dup195_reset, %dup195__dfc_wire_84,  %dup195__dfc_wire_68_105, %dup195__dfc_wire_68_113 = firrtl.instance dup195 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD196_clock, %ADD196_reset, %ADD196__dfc_wire_98, %ADD196_const_fix_32_0_1__0000000000000080_102,  %ADD196__dfc_wire_100 = firrtl.instance ADD196 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8197_clock, %SHR8197_reset, %SHR8197__dfc_wire_213,  %SHR8197__dfc_wire_216 = firrtl.instance SHR8197 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST198_clock, %CAST198_reset, %CAST198__dfc_wire_234,  %CAST198__dfc_wire_236 = firrtl.instance CAST198 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB199_clock, %SUB199_reset, %SUB199__dfc_wire_72_122, %SUB199__dfc_wire_118,  %SUB199__dfc_wire_121 = firrtl.instance SUB199 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8200_clock, %SHR8200_reset, %SHR8200__dfc_wire_213,  %SHR8200__dfc_wire_216 = firrtl.instance SHR8200 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST201_clock, %CAST201_reset, %CAST201__dfc_wire_234,  %CAST201__dfc_wire_236 = firrtl.instance CAST201 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB202_clock, %SUB202_reset, %SUB202__dfc_wire_72_122, %SUB202__dfc_wire_118,  %SUB202__dfc_wire_121 = firrtl.instance SUB202 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8203_clock, %SHR8203_reset, %SHR8203__dfc_wire_213,  %SHR8203__dfc_wire_216 = firrtl.instance SHR8203 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST204_clock, %CAST204_reset, %CAST204__dfc_wire_234,  %CAST204__dfc_wire_236 = firrtl.instance CAST204 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB205_clock, %SUB205_reset, %SUB205__dfc_wire_72_122, %SUB205__dfc_wire_118,  %SUB205__dfc_wire_121 = firrtl.instance SUB205 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8206_clock, %SHR8206_reset, %SHR8206__dfc_wire_213,  %SHR8206__dfc_wire_216 = firrtl.instance SHR8206 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST207_clock, %CAST207_reset, %CAST207__dfc_wire_234,  %CAST207__dfc_wire_236 = firrtl.instance CAST207 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB208_clock, %SUB208_reset, %SUB208__dfc_wire_72_122, %SUB208__dfc_wire_118,  %SUB208__dfc_wire_121 = firrtl.instance SUB208 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8209_clock, %SHR8209_reset, %SHR8209__dfc_wire_213,  %SHR8209__dfc_wire_216 = firrtl.instance SHR8209 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST210_clock, %CAST210_reset, %CAST210__dfc_wire_234,  %CAST210__dfc_wire_236 = firrtl.instance CAST210 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %CAST211_clock, %CAST211_reset, %CAST211__dfc_wire_4,  %CAST211__dfc_wire_73 = firrtl.instance CAST211 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL11212_clock, %SHL11212_reset, %SHL11212__dfc_wire_73,  %SHL11212__dfc_wire_75 = firrtl.instance SHL11212 @SHL11_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_73 : !firrtl.sint<32>, out _dfc_wire_75 : !firrtl.sint<32> )
    %CAST213_clock, %CAST213_reset, %CAST213__dfc_wire_4,  %CAST213__dfc_wire_73 = firrtl.instance CAST213 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST214_clock, %CAST214_reset, %CAST214__dfc_wire_4,  %CAST214__dfc_wire_73 = firrtl.instance CAST214 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST215_clock, %CAST215_reset, %CAST215__dfc_wire_4,  %CAST215__dfc_wire_73 = firrtl.instance CAST215 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST216_clock, %CAST216_reset, %CAST216__dfc_wire_4,  %CAST216__dfc_wire_73 = firrtl.instance CAST216 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST217_clock, %CAST217_reset, %CAST217__dfc_wire_4,  %CAST217__dfc_wire_73 = firrtl.instance CAST217 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST218_clock, %CAST218_reset, %CAST218__dfc_wire_4,  %CAST218__dfc_wire_73 = firrtl.instance CAST218 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST219_clock, %CAST219_reset, %CAST219__dfc_wire_4,  %CAST219__dfc_wire_73 = firrtl.instance CAST219 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL11220_clock, %SHL11220_reset, %SHL11220__dfc_wire_73,  %SHL11220__dfc_wire_75 = firrtl.instance SHL11220 @SHL11_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_73 : !firrtl.sint<32>, out _dfc_wire_75 : !firrtl.sint<32> )
    %ADD221_clock, %ADD221_reset, %ADD221__dfc_wire_98, %ADD221_const_fix_32_0_1__0000000000000080_102,  %ADD221__dfc_wire_100 = firrtl.instance ADD221 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup222_clock, %dup222_reset, %dup222__dfc_wire_84,  %dup222__dfc_wire_68_105, %dup222__dfc_wire_68_113 = firrtl.instance dup222 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup223_clock, %dup223_reset, %dup223__dfc_wire_84,  %dup223__dfc_wire_68_105, %dup223__dfc_wire_68_113 = firrtl.instance dup223 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD224_clock, %ADD224_reset, %ADD224__dfc_wire_98, %ADD224_const_fix_32_0_1__0000000000000080_102,  %ADD224__dfc_wire_100 = firrtl.instance ADD224 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL225_clock, %MUL225_reset, %MUL225_const_fix_32_0_1__0000000000000235_108, %MUL225__dfc_wire_104,  %MUL225__dfc_wire_107 = firrtl.instance MUL225 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL226_clock, %MUL226_reset, %MUL226_const_fix_32_0_1__0000000000000235_108, %MUL226__dfc_wire_104,  %MUL226__dfc_wire_107 = firrtl.instance MUL226 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup227_clock, %dup227_reset, %dup227__dfc_wire_84,  %dup227__dfc_wire_68_105, %dup227__dfc_wire_68_113 = firrtl.instance dup227 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD228_clock, %ADD228_reset, %ADD228__dfc_wire_98, %ADD228_const_fix_32_0_1__0000000000000080_102,  %ADD228__dfc_wire_100 = firrtl.instance ADD228 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL229_clock, %MUL229_reset, %MUL229_const_fix_32_0_1__0000000000000235_108, %MUL229__dfc_wire_104,  %MUL229__dfc_wire_107 = firrtl.instance MUL229 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB230_clock, %SUB230_reset, %SUB230__dfc_wire_72_122, %SUB230__dfc_wire_118,  %SUB230__dfc_wire_121 = firrtl.instance SUB230 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup231_clock, %dup231_reset, %dup231__dfc_wire_84,  %dup231__dfc_wire_68_105, %dup231__dfc_wire_68_113 = firrtl.instance dup231 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup232_clock, %dup232_reset, %dup232__dfc_wire_84,  %dup232__dfc_wire_68_105, %dup232__dfc_wire_68_113 = firrtl.instance dup232 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD233_clock, %ADD233_reset, %ADD233__dfc_wire_98, %ADD233_const_fix_32_0_1__0000000000000080_102,  %ADD233__dfc_wire_100 = firrtl.instance ADD233 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL234_clock, %MUL234_reset, %MUL234_const_fix_32_0_1__0000000000000235_108, %MUL234__dfc_wire_104,  %MUL234__dfc_wire_107 = firrtl.instance MUL234 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL235_clock, %MUL235_reset, %MUL235_const_fix_32_0_1__0000000000000235_108, %MUL235__dfc_wire_104,  %MUL235__dfc_wire_107 = firrtl.instance MUL235 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup236_clock, %dup236_reset, %dup236__dfc_wire_84,  %dup236__dfc_wire_68_105, %dup236__dfc_wire_68_113 = firrtl.instance dup236 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB237_clock, %SUB237_reset, %SUB237__dfc_wire_72_122, %SUB237__dfc_wire_118,  %SUB237__dfc_wire_121 = firrtl.instance SUB237 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL238_clock, %MUL238_reset, %MUL238_const_fix_32_0_1__0000000000000235_108, %MUL238__dfc_wire_104,  %MUL238__dfc_wire_107 = firrtl.instance MUL238 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB239_clock, %SUB239_reset, %SUB239__dfc_wire_72_122, %SUB239__dfc_wire_118,  %SUB239__dfc_wire_121 = firrtl.instance SUB239 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup240_clock, %dup240_reset, %dup240__dfc_wire_84,  %dup240__dfc_wire_68_105, %dup240__dfc_wire_68_113 = firrtl.instance dup240 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup241_clock, %dup241_reset, %dup241__dfc_wire_84,  %dup241__dfc_wire_68_105, %dup241__dfc_wire_68_113 = firrtl.instance dup241 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD242_clock, %ADD242_reset, %ADD242__dfc_wire_98, %ADD242_const_fix_32_0_1__0000000000000080_102,  %ADD242__dfc_wire_100 = firrtl.instance ADD242 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB243_clock, %SUB243_reset, %SUB243__dfc_wire_72_122, %SUB243__dfc_wire_118,  %SUB243__dfc_wire_121 = firrtl.instance SUB243 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup244_clock, %dup244_reset, %dup244__dfc_wire_84,  %dup244__dfc_wire_68_105, %dup244__dfc_wire_68_113 = firrtl.instance dup244 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup245_clock, %dup245_reset, %dup245__dfc_wire_84,  %dup245__dfc_wire_68_105, %dup245__dfc_wire_68_113 = firrtl.instance dup245 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD246_clock, %ADD246_reset, %ADD246__dfc_wire_98, %ADD246_const_fix_32_0_1__0000000000000080_102,  %ADD246__dfc_wire_100 = firrtl.instance ADD246 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL247_clock, %MUL247_reset, %MUL247_const_fix_32_0_1__0000000000000235_108, %MUL247__dfc_wire_104,  %MUL247__dfc_wire_107 = firrtl.instance MUL247 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL248_clock, %MUL248_reset, %MUL248_const_fix_32_0_1__0000000000000235_108, %MUL248__dfc_wire_104,  %MUL248__dfc_wire_107 = firrtl.instance MUL248 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup249_clock, %dup249_reset, %dup249__dfc_wire_84,  %dup249__dfc_wire_68_105, %dup249__dfc_wire_68_113 = firrtl.instance dup249 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB250_clock, %SUB250_reset, %SUB250__dfc_wire_72_122, %SUB250__dfc_wire_118,  %SUB250__dfc_wire_121 = firrtl.instance SUB250 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL251_clock, %MUL251_reset, %MUL251_const_fix_32_0_1__0000000000000235_108, %MUL251__dfc_wire_104,  %MUL251__dfc_wire_107 = firrtl.instance MUL251 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD252_clock, %ADD252_reset, %ADD252__dfc_wire_98, %ADD252_const_fix_32_0_1__0000000000000080_102,  %ADD252__dfc_wire_100 = firrtl.instance ADD252 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup253_clock, %dup253_reset, %dup253__dfc_wire_84,  %dup253__dfc_wire_68_105, %dup253__dfc_wire_68_113 = firrtl.instance dup253 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup254_clock, %dup254_reset, %dup254__dfc_wire_84,  %dup254__dfc_wire_68_105, %dup254__dfc_wire_68_113 = firrtl.instance dup254 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD255_clock, %ADD255_reset, %ADD255__dfc_wire_98, %ADD255_const_fix_32_0_1__0000000000000080_102,  %ADD255__dfc_wire_100 = firrtl.instance ADD255 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB256_clock, %SUB256_reset, %SUB256__dfc_wire_72_122, %SUB256__dfc_wire_118,  %SUB256__dfc_wire_121 = firrtl.instance SUB256 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup257_clock, %dup257_reset, %dup257__dfc_wire_84,  %dup257__dfc_wire_68_105, %dup257__dfc_wire_68_113 = firrtl.instance dup257 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup258_clock, %dup258_reset, %dup258__dfc_wire_84,  %dup258__dfc_wire_68_105, %dup258__dfc_wire_68_113 = firrtl.instance dup258 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD259_clock, %ADD259_reset, %ADD259__dfc_wire_98, %ADD259_const_fix_32_0_1__0000000000000080_102,  %ADD259__dfc_wire_100 = firrtl.instance ADD259 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB260_clock, %SUB260_reset, %SUB260__dfc_wire_72_122, %SUB260__dfc_wire_118,  %SUB260__dfc_wire_121 = firrtl.instance SUB260 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup261_clock, %dup261_reset, %dup261__dfc_wire_84,  %dup261__dfc_wire_68_105, %dup261__dfc_wire_68_113 = firrtl.instance dup261 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup262_clock, %dup262_reset, %dup262__dfc_wire_84,  %dup262__dfc_wire_68_105, %dup262__dfc_wire_68_113 = firrtl.instance dup262 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD263_clock, %ADD263_reset, %ADD263__dfc_wire_98, %ADD263_const_fix_32_0_1__0000000000000080_102,  %ADD263__dfc_wire_100 = firrtl.instance ADD263 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB264_clock, %SUB264_reset, %SUB264__dfc_wire_72_122, %SUB264__dfc_wire_118,  %SUB264__dfc_wire_121 = firrtl.instance SUB264 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup265_clock, %dup265_reset, %dup265__dfc_wire_84,  %dup265__dfc_wire_68_105, %dup265__dfc_wire_68_113 = firrtl.instance dup265 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup266_clock, %dup266_reset, %dup266__dfc_wire_84,  %dup266__dfc_wire_68_105, %dup266__dfc_wire_68_113 = firrtl.instance dup266 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD267_clock, %ADD267_reset, %ADD267__dfc_wire_98, %ADD267_const_fix_32_0_1__0000000000000080_102,  %ADD267__dfc_wire_100 = firrtl.instance ADD267 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB268_clock, %SUB268_reset, %SUB268__dfc_wire_72_122, %SUB268__dfc_wire_118,  %SUB268__dfc_wire_121 = firrtl.instance SUB268 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup269_clock, %dup269_reset, %dup269__dfc_wire_84,  %dup269__dfc_wire_68_105, %dup269__dfc_wire_68_113 = firrtl.instance dup269 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup270_clock, %dup270_reset, %dup270__dfc_wire_84,  %dup270__dfc_wire_68_105, %dup270__dfc_wire_68_113 = firrtl.instance dup270 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD271_clock, %ADD271_reset, %ADD271__dfc_wire_98, %ADD271_const_fix_32_0_1__0000000000000080_102,  %ADD271__dfc_wire_100 = firrtl.instance ADD271 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL272_clock, %MUL272_reset, %MUL272_const_fix_32_0_1__0000000000000235_108, %MUL272__dfc_wire_104,  %MUL272__dfc_wire_107 = firrtl.instance MUL272 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD273_clock, %ADD273_reset, %ADD273__dfc_wire_98, %ADD273_const_fix_32_0_1__0000000000000080_102,  %ADD273__dfc_wire_100 = firrtl.instance ADD273 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8274_clock, %SHR8274_reset, %SHR8274__dfc_wire_213,  %SHR8274__dfc_wire_216 = firrtl.instance SHR8274 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %SUB275_clock, %SUB275_reset, %SUB275__dfc_wire_72_122, %SUB275__dfc_wire_118,  %SUB275__dfc_wire_121 = firrtl.instance SUB275 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL276_clock, %MUL276_reset, %MUL276_const_fix_32_0_1__0000000000000235_108, %MUL276__dfc_wire_104,  %MUL276__dfc_wire_107 = firrtl.instance MUL276 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD277_clock, %ADD277_reset, %ADD277__dfc_wire_98, %ADD277_const_fix_32_0_1__0000000000000080_102,  %ADD277__dfc_wire_100 = firrtl.instance ADD277 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8278_clock, %SHR8278_reset, %SHR8278__dfc_wire_213,  %SHR8278__dfc_wire_216 = firrtl.instance SHR8278 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %dup279_clock, %dup279_reset, %dup279__dfc_wire_84,  %dup279__dfc_wire_68_105, %dup279__dfc_wire_68_113 = firrtl.instance dup279 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup280_clock, %dup280_reset, %dup280__dfc_wire_84,  %dup280__dfc_wire_68_105, %dup280__dfc_wire_68_113 = firrtl.instance dup280 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD281_clock, %ADD281_reset, %ADD281__dfc_wire_98, %ADD281_const_fix_32_0_1__0000000000000080_102,  %ADD281__dfc_wire_100 = firrtl.instance ADD281 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8282_clock, %SHR8282_reset, %SHR8282__dfc_wire_213,  %SHR8282__dfc_wire_216 = firrtl.instance SHR8282 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST283_clock, %CAST283_reset, %CAST283__dfc_wire_234,  %CAST283__dfc_wire_236 = firrtl.instance CAST283 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup284_clock, %dup284_reset, %dup284__dfc_wire_84,  %dup284__dfc_wire_68_105, %dup284__dfc_wire_68_113 = firrtl.instance dup284 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup285_clock, %dup285_reset, %dup285__dfc_wire_84,  %dup285__dfc_wire_68_105, %dup285__dfc_wire_68_113 = firrtl.instance dup285 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD286_clock, %ADD286_reset, %ADD286__dfc_wire_98, %ADD286_const_fix_32_0_1__0000000000000080_102,  %ADD286__dfc_wire_100 = firrtl.instance ADD286 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8287_clock, %SHR8287_reset, %SHR8287__dfc_wire_213,  %SHR8287__dfc_wire_216 = firrtl.instance SHR8287 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST288_clock, %CAST288_reset, %CAST288__dfc_wire_234,  %CAST288__dfc_wire_236 = firrtl.instance CAST288 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup289_clock, %dup289_reset, %dup289__dfc_wire_84,  %dup289__dfc_wire_68_105, %dup289__dfc_wire_68_113 = firrtl.instance dup289 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup290_clock, %dup290_reset, %dup290__dfc_wire_84,  %dup290__dfc_wire_68_105, %dup290__dfc_wire_68_113 = firrtl.instance dup290 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD291_clock, %ADD291_reset, %ADD291__dfc_wire_98, %ADD291_const_fix_32_0_1__0000000000000080_102,  %ADD291__dfc_wire_100 = firrtl.instance ADD291 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8292_clock, %SHR8292_reset, %SHR8292__dfc_wire_213,  %SHR8292__dfc_wire_216 = firrtl.instance SHR8292 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST293_clock, %CAST293_reset, %CAST293__dfc_wire_234,  %CAST293__dfc_wire_236 = firrtl.instance CAST293 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup294_clock, %dup294_reset, %dup294__dfc_wire_84,  %dup294__dfc_wire_68_105, %dup294__dfc_wire_68_113 = firrtl.instance dup294 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup295_clock, %dup295_reset, %dup295__dfc_wire_84,  %dup295__dfc_wire_68_105, %dup295__dfc_wire_68_113 = firrtl.instance dup295 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD296_clock, %ADD296_reset, %ADD296__dfc_wire_98, %ADD296_const_fix_32_0_1__0000000000000080_102,  %ADD296__dfc_wire_100 = firrtl.instance ADD296 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8297_clock, %SHR8297_reset, %SHR8297__dfc_wire_213,  %SHR8297__dfc_wire_216 = firrtl.instance SHR8297 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST298_clock, %CAST298_reset, %CAST298__dfc_wire_234,  %CAST298__dfc_wire_236 = firrtl.instance CAST298 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB299_clock, %SUB299_reset, %SUB299__dfc_wire_72_122, %SUB299__dfc_wire_118,  %SUB299__dfc_wire_121 = firrtl.instance SUB299 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8300_clock, %SHR8300_reset, %SHR8300__dfc_wire_213,  %SHR8300__dfc_wire_216 = firrtl.instance SHR8300 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST301_clock, %CAST301_reset, %CAST301__dfc_wire_234,  %CAST301__dfc_wire_236 = firrtl.instance CAST301 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB302_clock, %SUB302_reset, %SUB302__dfc_wire_72_122, %SUB302__dfc_wire_118,  %SUB302__dfc_wire_121 = firrtl.instance SUB302 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8303_clock, %SHR8303_reset, %SHR8303__dfc_wire_213,  %SHR8303__dfc_wire_216 = firrtl.instance SHR8303 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST304_clock, %CAST304_reset, %CAST304__dfc_wire_234,  %CAST304__dfc_wire_236 = firrtl.instance CAST304 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB305_clock, %SUB305_reset, %SUB305__dfc_wire_72_122, %SUB305__dfc_wire_118,  %SUB305__dfc_wire_121 = firrtl.instance SUB305 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8306_clock, %SHR8306_reset, %SHR8306__dfc_wire_213,  %SHR8306__dfc_wire_216 = firrtl.instance SHR8306 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST307_clock, %CAST307_reset, %CAST307__dfc_wire_234,  %CAST307__dfc_wire_236 = firrtl.instance CAST307 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB308_clock, %SUB308_reset, %SUB308__dfc_wire_72_122, %SUB308__dfc_wire_118,  %SUB308__dfc_wire_121 = firrtl.instance SUB308 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8309_clock, %SHR8309_reset, %SHR8309__dfc_wire_213,  %SHR8309__dfc_wire_216 = firrtl.instance SHR8309 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST310_clock, %CAST310_reset, %CAST310__dfc_wire_234,  %CAST310__dfc_wire_236 = firrtl.instance CAST310 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %CAST311_clock, %CAST311_reset, %CAST311__dfc_wire_4,  %CAST311__dfc_wire_73 = firrtl.instance CAST311 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL11312_clock, %SHL11312_reset, %SHL11312__dfc_wire_73,  %SHL11312__dfc_wire_75 = firrtl.instance SHL11312 @SHL11_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_73 : !firrtl.sint<32>, out _dfc_wire_75 : !firrtl.sint<32> )
    %CAST313_clock, %CAST313_reset, %CAST313__dfc_wire_4,  %CAST313__dfc_wire_73 = firrtl.instance CAST313 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST314_clock, %CAST314_reset, %CAST314__dfc_wire_4,  %CAST314__dfc_wire_73 = firrtl.instance CAST314 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST315_clock, %CAST315_reset, %CAST315__dfc_wire_4,  %CAST315__dfc_wire_73 = firrtl.instance CAST315 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST316_clock, %CAST316_reset, %CAST316__dfc_wire_4,  %CAST316__dfc_wire_73 = firrtl.instance CAST316 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST317_clock, %CAST317_reset, %CAST317__dfc_wire_4,  %CAST317__dfc_wire_73 = firrtl.instance CAST317 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST318_clock, %CAST318_reset, %CAST318__dfc_wire_4,  %CAST318__dfc_wire_73 = firrtl.instance CAST318 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST319_clock, %CAST319_reset, %CAST319__dfc_wire_4,  %CAST319__dfc_wire_73 = firrtl.instance CAST319 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL11320_clock, %SHL11320_reset, %SHL11320__dfc_wire_73,  %SHL11320__dfc_wire_75 = firrtl.instance SHL11320 @SHL11_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_73 : !firrtl.sint<32>, out _dfc_wire_75 : !firrtl.sint<32> )
    %ADD321_clock, %ADD321_reset, %ADD321__dfc_wire_98, %ADD321_const_fix_32_0_1__0000000000000080_102,  %ADD321__dfc_wire_100 = firrtl.instance ADD321 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup322_clock, %dup322_reset, %dup322__dfc_wire_84,  %dup322__dfc_wire_68_105, %dup322__dfc_wire_68_113 = firrtl.instance dup322 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup323_clock, %dup323_reset, %dup323__dfc_wire_84,  %dup323__dfc_wire_68_105, %dup323__dfc_wire_68_113 = firrtl.instance dup323 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD324_clock, %ADD324_reset, %ADD324__dfc_wire_98, %ADD324_const_fix_32_0_1__0000000000000080_102,  %ADD324__dfc_wire_100 = firrtl.instance ADD324 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL325_clock, %MUL325_reset, %MUL325_const_fix_32_0_1__0000000000000235_108, %MUL325__dfc_wire_104,  %MUL325__dfc_wire_107 = firrtl.instance MUL325 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL326_clock, %MUL326_reset, %MUL326_const_fix_32_0_1__0000000000000235_108, %MUL326__dfc_wire_104,  %MUL326__dfc_wire_107 = firrtl.instance MUL326 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup327_clock, %dup327_reset, %dup327__dfc_wire_84,  %dup327__dfc_wire_68_105, %dup327__dfc_wire_68_113 = firrtl.instance dup327 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD328_clock, %ADD328_reset, %ADD328__dfc_wire_98, %ADD328_const_fix_32_0_1__0000000000000080_102,  %ADD328__dfc_wire_100 = firrtl.instance ADD328 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL329_clock, %MUL329_reset, %MUL329_const_fix_32_0_1__0000000000000235_108, %MUL329__dfc_wire_104,  %MUL329__dfc_wire_107 = firrtl.instance MUL329 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB330_clock, %SUB330_reset, %SUB330__dfc_wire_72_122, %SUB330__dfc_wire_118,  %SUB330__dfc_wire_121 = firrtl.instance SUB330 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup331_clock, %dup331_reset, %dup331__dfc_wire_84,  %dup331__dfc_wire_68_105, %dup331__dfc_wire_68_113 = firrtl.instance dup331 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup332_clock, %dup332_reset, %dup332__dfc_wire_84,  %dup332__dfc_wire_68_105, %dup332__dfc_wire_68_113 = firrtl.instance dup332 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD333_clock, %ADD333_reset, %ADD333__dfc_wire_98, %ADD333_const_fix_32_0_1__0000000000000080_102,  %ADD333__dfc_wire_100 = firrtl.instance ADD333 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL334_clock, %MUL334_reset, %MUL334_const_fix_32_0_1__0000000000000235_108, %MUL334__dfc_wire_104,  %MUL334__dfc_wire_107 = firrtl.instance MUL334 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL335_clock, %MUL335_reset, %MUL335_const_fix_32_0_1__0000000000000235_108, %MUL335__dfc_wire_104,  %MUL335__dfc_wire_107 = firrtl.instance MUL335 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup336_clock, %dup336_reset, %dup336__dfc_wire_84,  %dup336__dfc_wire_68_105, %dup336__dfc_wire_68_113 = firrtl.instance dup336 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB337_clock, %SUB337_reset, %SUB337__dfc_wire_72_122, %SUB337__dfc_wire_118,  %SUB337__dfc_wire_121 = firrtl.instance SUB337 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL338_clock, %MUL338_reset, %MUL338_const_fix_32_0_1__0000000000000235_108, %MUL338__dfc_wire_104,  %MUL338__dfc_wire_107 = firrtl.instance MUL338 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB339_clock, %SUB339_reset, %SUB339__dfc_wire_72_122, %SUB339__dfc_wire_118,  %SUB339__dfc_wire_121 = firrtl.instance SUB339 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup340_clock, %dup340_reset, %dup340__dfc_wire_84,  %dup340__dfc_wire_68_105, %dup340__dfc_wire_68_113 = firrtl.instance dup340 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup341_clock, %dup341_reset, %dup341__dfc_wire_84,  %dup341__dfc_wire_68_105, %dup341__dfc_wire_68_113 = firrtl.instance dup341 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD342_clock, %ADD342_reset, %ADD342__dfc_wire_98, %ADD342_const_fix_32_0_1__0000000000000080_102,  %ADD342__dfc_wire_100 = firrtl.instance ADD342 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB343_clock, %SUB343_reset, %SUB343__dfc_wire_72_122, %SUB343__dfc_wire_118,  %SUB343__dfc_wire_121 = firrtl.instance SUB343 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup344_clock, %dup344_reset, %dup344__dfc_wire_84,  %dup344__dfc_wire_68_105, %dup344__dfc_wire_68_113 = firrtl.instance dup344 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup345_clock, %dup345_reset, %dup345__dfc_wire_84,  %dup345__dfc_wire_68_105, %dup345__dfc_wire_68_113 = firrtl.instance dup345 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD346_clock, %ADD346_reset, %ADD346__dfc_wire_98, %ADD346_const_fix_32_0_1__0000000000000080_102,  %ADD346__dfc_wire_100 = firrtl.instance ADD346 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL347_clock, %MUL347_reset, %MUL347_const_fix_32_0_1__0000000000000235_108, %MUL347__dfc_wire_104,  %MUL347__dfc_wire_107 = firrtl.instance MUL347 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL348_clock, %MUL348_reset, %MUL348_const_fix_32_0_1__0000000000000235_108, %MUL348__dfc_wire_104,  %MUL348__dfc_wire_107 = firrtl.instance MUL348 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup349_clock, %dup349_reset, %dup349__dfc_wire_84,  %dup349__dfc_wire_68_105, %dup349__dfc_wire_68_113 = firrtl.instance dup349 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB350_clock, %SUB350_reset, %SUB350__dfc_wire_72_122, %SUB350__dfc_wire_118,  %SUB350__dfc_wire_121 = firrtl.instance SUB350 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL351_clock, %MUL351_reset, %MUL351_const_fix_32_0_1__0000000000000235_108, %MUL351__dfc_wire_104,  %MUL351__dfc_wire_107 = firrtl.instance MUL351 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD352_clock, %ADD352_reset, %ADD352__dfc_wire_98, %ADD352_const_fix_32_0_1__0000000000000080_102,  %ADD352__dfc_wire_100 = firrtl.instance ADD352 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup353_clock, %dup353_reset, %dup353__dfc_wire_84,  %dup353__dfc_wire_68_105, %dup353__dfc_wire_68_113 = firrtl.instance dup353 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup354_clock, %dup354_reset, %dup354__dfc_wire_84,  %dup354__dfc_wire_68_105, %dup354__dfc_wire_68_113 = firrtl.instance dup354 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD355_clock, %ADD355_reset, %ADD355__dfc_wire_98, %ADD355_const_fix_32_0_1__0000000000000080_102,  %ADD355__dfc_wire_100 = firrtl.instance ADD355 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB356_clock, %SUB356_reset, %SUB356__dfc_wire_72_122, %SUB356__dfc_wire_118,  %SUB356__dfc_wire_121 = firrtl.instance SUB356 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup357_clock, %dup357_reset, %dup357__dfc_wire_84,  %dup357__dfc_wire_68_105, %dup357__dfc_wire_68_113 = firrtl.instance dup357 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup358_clock, %dup358_reset, %dup358__dfc_wire_84,  %dup358__dfc_wire_68_105, %dup358__dfc_wire_68_113 = firrtl.instance dup358 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD359_clock, %ADD359_reset, %ADD359__dfc_wire_98, %ADD359_const_fix_32_0_1__0000000000000080_102,  %ADD359__dfc_wire_100 = firrtl.instance ADD359 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB360_clock, %SUB360_reset, %SUB360__dfc_wire_72_122, %SUB360__dfc_wire_118,  %SUB360__dfc_wire_121 = firrtl.instance SUB360 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup361_clock, %dup361_reset, %dup361__dfc_wire_84,  %dup361__dfc_wire_68_105, %dup361__dfc_wire_68_113 = firrtl.instance dup361 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup362_clock, %dup362_reset, %dup362__dfc_wire_84,  %dup362__dfc_wire_68_105, %dup362__dfc_wire_68_113 = firrtl.instance dup362 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD363_clock, %ADD363_reset, %ADD363__dfc_wire_98, %ADD363_const_fix_32_0_1__0000000000000080_102,  %ADD363__dfc_wire_100 = firrtl.instance ADD363 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB364_clock, %SUB364_reset, %SUB364__dfc_wire_72_122, %SUB364__dfc_wire_118,  %SUB364__dfc_wire_121 = firrtl.instance SUB364 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup365_clock, %dup365_reset, %dup365__dfc_wire_84,  %dup365__dfc_wire_68_105, %dup365__dfc_wire_68_113 = firrtl.instance dup365 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup366_clock, %dup366_reset, %dup366__dfc_wire_84,  %dup366__dfc_wire_68_105, %dup366__dfc_wire_68_113 = firrtl.instance dup366 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD367_clock, %ADD367_reset, %ADD367__dfc_wire_98, %ADD367_const_fix_32_0_1__0000000000000080_102,  %ADD367__dfc_wire_100 = firrtl.instance ADD367 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB368_clock, %SUB368_reset, %SUB368__dfc_wire_72_122, %SUB368__dfc_wire_118,  %SUB368__dfc_wire_121 = firrtl.instance SUB368 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup369_clock, %dup369_reset, %dup369__dfc_wire_84,  %dup369__dfc_wire_68_105, %dup369__dfc_wire_68_113 = firrtl.instance dup369 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup370_clock, %dup370_reset, %dup370__dfc_wire_84,  %dup370__dfc_wire_68_105, %dup370__dfc_wire_68_113 = firrtl.instance dup370 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD371_clock, %ADD371_reset, %ADD371__dfc_wire_98, %ADD371_const_fix_32_0_1__0000000000000080_102,  %ADD371__dfc_wire_100 = firrtl.instance ADD371 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL372_clock, %MUL372_reset, %MUL372_const_fix_32_0_1__0000000000000235_108, %MUL372__dfc_wire_104,  %MUL372__dfc_wire_107 = firrtl.instance MUL372 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD373_clock, %ADD373_reset, %ADD373__dfc_wire_98, %ADD373_const_fix_32_0_1__0000000000000080_102,  %ADD373__dfc_wire_100 = firrtl.instance ADD373 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8374_clock, %SHR8374_reset, %SHR8374__dfc_wire_213,  %SHR8374__dfc_wire_216 = firrtl.instance SHR8374 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %SUB375_clock, %SUB375_reset, %SUB375__dfc_wire_72_122, %SUB375__dfc_wire_118,  %SUB375__dfc_wire_121 = firrtl.instance SUB375 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL376_clock, %MUL376_reset, %MUL376_const_fix_32_0_1__0000000000000235_108, %MUL376__dfc_wire_104,  %MUL376__dfc_wire_107 = firrtl.instance MUL376 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD377_clock, %ADD377_reset, %ADD377__dfc_wire_98, %ADD377_const_fix_32_0_1__0000000000000080_102,  %ADD377__dfc_wire_100 = firrtl.instance ADD377 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8378_clock, %SHR8378_reset, %SHR8378__dfc_wire_213,  %SHR8378__dfc_wire_216 = firrtl.instance SHR8378 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %dup379_clock, %dup379_reset, %dup379__dfc_wire_84,  %dup379__dfc_wire_68_105, %dup379__dfc_wire_68_113 = firrtl.instance dup379 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup380_clock, %dup380_reset, %dup380__dfc_wire_84,  %dup380__dfc_wire_68_105, %dup380__dfc_wire_68_113 = firrtl.instance dup380 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD381_clock, %ADD381_reset, %ADD381__dfc_wire_98, %ADD381_const_fix_32_0_1__0000000000000080_102,  %ADD381__dfc_wire_100 = firrtl.instance ADD381 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8382_clock, %SHR8382_reset, %SHR8382__dfc_wire_213,  %SHR8382__dfc_wire_216 = firrtl.instance SHR8382 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST383_clock, %CAST383_reset, %CAST383__dfc_wire_234,  %CAST383__dfc_wire_236 = firrtl.instance CAST383 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup384_clock, %dup384_reset, %dup384__dfc_wire_84,  %dup384__dfc_wire_68_105, %dup384__dfc_wire_68_113 = firrtl.instance dup384 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup385_clock, %dup385_reset, %dup385__dfc_wire_84,  %dup385__dfc_wire_68_105, %dup385__dfc_wire_68_113 = firrtl.instance dup385 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD386_clock, %ADD386_reset, %ADD386__dfc_wire_98, %ADD386_const_fix_32_0_1__0000000000000080_102,  %ADD386__dfc_wire_100 = firrtl.instance ADD386 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8387_clock, %SHR8387_reset, %SHR8387__dfc_wire_213,  %SHR8387__dfc_wire_216 = firrtl.instance SHR8387 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST388_clock, %CAST388_reset, %CAST388__dfc_wire_234,  %CAST388__dfc_wire_236 = firrtl.instance CAST388 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup389_clock, %dup389_reset, %dup389__dfc_wire_84,  %dup389__dfc_wire_68_105, %dup389__dfc_wire_68_113 = firrtl.instance dup389 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup390_clock, %dup390_reset, %dup390__dfc_wire_84,  %dup390__dfc_wire_68_105, %dup390__dfc_wire_68_113 = firrtl.instance dup390 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD391_clock, %ADD391_reset, %ADD391__dfc_wire_98, %ADD391_const_fix_32_0_1__0000000000000080_102,  %ADD391__dfc_wire_100 = firrtl.instance ADD391 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8392_clock, %SHR8392_reset, %SHR8392__dfc_wire_213,  %SHR8392__dfc_wire_216 = firrtl.instance SHR8392 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST393_clock, %CAST393_reset, %CAST393__dfc_wire_234,  %CAST393__dfc_wire_236 = firrtl.instance CAST393 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup394_clock, %dup394_reset, %dup394__dfc_wire_84,  %dup394__dfc_wire_68_105, %dup394__dfc_wire_68_113 = firrtl.instance dup394 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup395_clock, %dup395_reset, %dup395__dfc_wire_84,  %dup395__dfc_wire_68_105, %dup395__dfc_wire_68_113 = firrtl.instance dup395 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD396_clock, %ADD396_reset, %ADD396__dfc_wire_98, %ADD396_const_fix_32_0_1__0000000000000080_102,  %ADD396__dfc_wire_100 = firrtl.instance ADD396 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8397_clock, %SHR8397_reset, %SHR8397__dfc_wire_213,  %SHR8397__dfc_wire_216 = firrtl.instance SHR8397 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST398_clock, %CAST398_reset, %CAST398__dfc_wire_234,  %CAST398__dfc_wire_236 = firrtl.instance CAST398 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB399_clock, %SUB399_reset, %SUB399__dfc_wire_72_122, %SUB399__dfc_wire_118,  %SUB399__dfc_wire_121 = firrtl.instance SUB399 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8400_clock, %SHR8400_reset, %SHR8400__dfc_wire_213,  %SHR8400__dfc_wire_216 = firrtl.instance SHR8400 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST401_clock, %CAST401_reset, %CAST401__dfc_wire_234,  %CAST401__dfc_wire_236 = firrtl.instance CAST401 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB402_clock, %SUB402_reset, %SUB402__dfc_wire_72_122, %SUB402__dfc_wire_118,  %SUB402__dfc_wire_121 = firrtl.instance SUB402 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8403_clock, %SHR8403_reset, %SHR8403__dfc_wire_213,  %SHR8403__dfc_wire_216 = firrtl.instance SHR8403 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST404_clock, %CAST404_reset, %CAST404__dfc_wire_234,  %CAST404__dfc_wire_236 = firrtl.instance CAST404 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB405_clock, %SUB405_reset, %SUB405__dfc_wire_72_122, %SUB405__dfc_wire_118,  %SUB405__dfc_wire_121 = firrtl.instance SUB405 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8406_clock, %SHR8406_reset, %SHR8406__dfc_wire_213,  %SHR8406__dfc_wire_216 = firrtl.instance SHR8406 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST407_clock, %CAST407_reset, %CAST407__dfc_wire_234,  %CAST407__dfc_wire_236 = firrtl.instance CAST407 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB408_clock, %SUB408_reset, %SUB408__dfc_wire_72_122, %SUB408__dfc_wire_118,  %SUB408__dfc_wire_121 = firrtl.instance SUB408 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8409_clock, %SHR8409_reset, %SHR8409__dfc_wire_213,  %SHR8409__dfc_wire_216 = firrtl.instance SHR8409 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST410_clock, %CAST410_reset, %CAST410__dfc_wire_234,  %CAST410__dfc_wire_236 = firrtl.instance CAST410 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %CAST411_clock, %CAST411_reset, %CAST411__dfc_wire_4,  %CAST411__dfc_wire_73 = firrtl.instance CAST411 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL11412_clock, %SHL11412_reset, %SHL11412__dfc_wire_73,  %SHL11412__dfc_wire_75 = firrtl.instance SHL11412 @SHL11_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_73 : !firrtl.sint<32>, out _dfc_wire_75 : !firrtl.sint<32> )
    %CAST413_clock, %CAST413_reset, %CAST413__dfc_wire_4,  %CAST413__dfc_wire_73 = firrtl.instance CAST413 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST414_clock, %CAST414_reset, %CAST414__dfc_wire_4,  %CAST414__dfc_wire_73 = firrtl.instance CAST414 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST415_clock, %CAST415_reset, %CAST415__dfc_wire_4,  %CAST415__dfc_wire_73 = firrtl.instance CAST415 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST416_clock, %CAST416_reset, %CAST416__dfc_wire_4,  %CAST416__dfc_wire_73 = firrtl.instance CAST416 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST417_clock, %CAST417_reset, %CAST417__dfc_wire_4,  %CAST417__dfc_wire_73 = firrtl.instance CAST417 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST418_clock, %CAST418_reset, %CAST418__dfc_wire_4,  %CAST418__dfc_wire_73 = firrtl.instance CAST418 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST419_clock, %CAST419_reset, %CAST419__dfc_wire_4,  %CAST419__dfc_wire_73 = firrtl.instance CAST419 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL11420_clock, %SHL11420_reset, %SHL11420__dfc_wire_73,  %SHL11420__dfc_wire_75 = firrtl.instance SHL11420 @SHL11_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_73 : !firrtl.sint<32>, out _dfc_wire_75 : !firrtl.sint<32> )
    %ADD421_clock, %ADD421_reset, %ADD421__dfc_wire_98, %ADD421_const_fix_32_0_1__0000000000000080_102,  %ADD421__dfc_wire_100 = firrtl.instance ADD421 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup422_clock, %dup422_reset, %dup422__dfc_wire_84,  %dup422__dfc_wire_68_105, %dup422__dfc_wire_68_113 = firrtl.instance dup422 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup423_clock, %dup423_reset, %dup423__dfc_wire_84,  %dup423__dfc_wire_68_105, %dup423__dfc_wire_68_113 = firrtl.instance dup423 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD424_clock, %ADD424_reset, %ADD424__dfc_wire_98, %ADD424_const_fix_32_0_1__0000000000000080_102,  %ADD424__dfc_wire_100 = firrtl.instance ADD424 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL425_clock, %MUL425_reset, %MUL425_const_fix_32_0_1__0000000000000235_108, %MUL425__dfc_wire_104,  %MUL425__dfc_wire_107 = firrtl.instance MUL425 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL426_clock, %MUL426_reset, %MUL426_const_fix_32_0_1__0000000000000235_108, %MUL426__dfc_wire_104,  %MUL426__dfc_wire_107 = firrtl.instance MUL426 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup427_clock, %dup427_reset, %dup427__dfc_wire_84,  %dup427__dfc_wire_68_105, %dup427__dfc_wire_68_113 = firrtl.instance dup427 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD428_clock, %ADD428_reset, %ADD428__dfc_wire_98, %ADD428_const_fix_32_0_1__0000000000000080_102,  %ADD428__dfc_wire_100 = firrtl.instance ADD428 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL429_clock, %MUL429_reset, %MUL429_const_fix_32_0_1__0000000000000235_108, %MUL429__dfc_wire_104,  %MUL429__dfc_wire_107 = firrtl.instance MUL429 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB430_clock, %SUB430_reset, %SUB430__dfc_wire_72_122, %SUB430__dfc_wire_118,  %SUB430__dfc_wire_121 = firrtl.instance SUB430 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup431_clock, %dup431_reset, %dup431__dfc_wire_84,  %dup431__dfc_wire_68_105, %dup431__dfc_wire_68_113 = firrtl.instance dup431 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup432_clock, %dup432_reset, %dup432__dfc_wire_84,  %dup432__dfc_wire_68_105, %dup432__dfc_wire_68_113 = firrtl.instance dup432 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD433_clock, %ADD433_reset, %ADD433__dfc_wire_98, %ADD433_const_fix_32_0_1__0000000000000080_102,  %ADD433__dfc_wire_100 = firrtl.instance ADD433 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL434_clock, %MUL434_reset, %MUL434_const_fix_32_0_1__0000000000000235_108, %MUL434__dfc_wire_104,  %MUL434__dfc_wire_107 = firrtl.instance MUL434 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL435_clock, %MUL435_reset, %MUL435_const_fix_32_0_1__0000000000000235_108, %MUL435__dfc_wire_104,  %MUL435__dfc_wire_107 = firrtl.instance MUL435 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup436_clock, %dup436_reset, %dup436__dfc_wire_84,  %dup436__dfc_wire_68_105, %dup436__dfc_wire_68_113 = firrtl.instance dup436 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB437_clock, %SUB437_reset, %SUB437__dfc_wire_72_122, %SUB437__dfc_wire_118,  %SUB437__dfc_wire_121 = firrtl.instance SUB437 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL438_clock, %MUL438_reset, %MUL438_const_fix_32_0_1__0000000000000235_108, %MUL438__dfc_wire_104,  %MUL438__dfc_wire_107 = firrtl.instance MUL438 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB439_clock, %SUB439_reset, %SUB439__dfc_wire_72_122, %SUB439__dfc_wire_118,  %SUB439__dfc_wire_121 = firrtl.instance SUB439 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup440_clock, %dup440_reset, %dup440__dfc_wire_84,  %dup440__dfc_wire_68_105, %dup440__dfc_wire_68_113 = firrtl.instance dup440 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup441_clock, %dup441_reset, %dup441__dfc_wire_84,  %dup441__dfc_wire_68_105, %dup441__dfc_wire_68_113 = firrtl.instance dup441 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD442_clock, %ADD442_reset, %ADD442__dfc_wire_98, %ADD442_const_fix_32_0_1__0000000000000080_102,  %ADD442__dfc_wire_100 = firrtl.instance ADD442 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB443_clock, %SUB443_reset, %SUB443__dfc_wire_72_122, %SUB443__dfc_wire_118,  %SUB443__dfc_wire_121 = firrtl.instance SUB443 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup444_clock, %dup444_reset, %dup444__dfc_wire_84,  %dup444__dfc_wire_68_105, %dup444__dfc_wire_68_113 = firrtl.instance dup444 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup445_clock, %dup445_reset, %dup445__dfc_wire_84,  %dup445__dfc_wire_68_105, %dup445__dfc_wire_68_113 = firrtl.instance dup445 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD446_clock, %ADD446_reset, %ADD446__dfc_wire_98, %ADD446_const_fix_32_0_1__0000000000000080_102,  %ADD446__dfc_wire_100 = firrtl.instance ADD446 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL447_clock, %MUL447_reset, %MUL447_const_fix_32_0_1__0000000000000235_108, %MUL447__dfc_wire_104,  %MUL447__dfc_wire_107 = firrtl.instance MUL447 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL448_clock, %MUL448_reset, %MUL448_const_fix_32_0_1__0000000000000235_108, %MUL448__dfc_wire_104,  %MUL448__dfc_wire_107 = firrtl.instance MUL448 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup449_clock, %dup449_reset, %dup449__dfc_wire_84,  %dup449__dfc_wire_68_105, %dup449__dfc_wire_68_113 = firrtl.instance dup449 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB450_clock, %SUB450_reset, %SUB450__dfc_wire_72_122, %SUB450__dfc_wire_118,  %SUB450__dfc_wire_121 = firrtl.instance SUB450 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL451_clock, %MUL451_reset, %MUL451_const_fix_32_0_1__0000000000000235_108, %MUL451__dfc_wire_104,  %MUL451__dfc_wire_107 = firrtl.instance MUL451 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD452_clock, %ADD452_reset, %ADD452__dfc_wire_98, %ADD452_const_fix_32_0_1__0000000000000080_102,  %ADD452__dfc_wire_100 = firrtl.instance ADD452 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup453_clock, %dup453_reset, %dup453__dfc_wire_84,  %dup453__dfc_wire_68_105, %dup453__dfc_wire_68_113 = firrtl.instance dup453 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup454_clock, %dup454_reset, %dup454__dfc_wire_84,  %dup454__dfc_wire_68_105, %dup454__dfc_wire_68_113 = firrtl.instance dup454 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD455_clock, %ADD455_reset, %ADD455__dfc_wire_98, %ADD455_const_fix_32_0_1__0000000000000080_102,  %ADD455__dfc_wire_100 = firrtl.instance ADD455 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB456_clock, %SUB456_reset, %SUB456__dfc_wire_72_122, %SUB456__dfc_wire_118,  %SUB456__dfc_wire_121 = firrtl.instance SUB456 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup457_clock, %dup457_reset, %dup457__dfc_wire_84,  %dup457__dfc_wire_68_105, %dup457__dfc_wire_68_113 = firrtl.instance dup457 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup458_clock, %dup458_reset, %dup458__dfc_wire_84,  %dup458__dfc_wire_68_105, %dup458__dfc_wire_68_113 = firrtl.instance dup458 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD459_clock, %ADD459_reset, %ADD459__dfc_wire_98, %ADD459_const_fix_32_0_1__0000000000000080_102,  %ADD459__dfc_wire_100 = firrtl.instance ADD459 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB460_clock, %SUB460_reset, %SUB460__dfc_wire_72_122, %SUB460__dfc_wire_118,  %SUB460__dfc_wire_121 = firrtl.instance SUB460 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup461_clock, %dup461_reset, %dup461__dfc_wire_84,  %dup461__dfc_wire_68_105, %dup461__dfc_wire_68_113 = firrtl.instance dup461 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup462_clock, %dup462_reset, %dup462__dfc_wire_84,  %dup462__dfc_wire_68_105, %dup462__dfc_wire_68_113 = firrtl.instance dup462 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD463_clock, %ADD463_reset, %ADD463__dfc_wire_98, %ADD463_const_fix_32_0_1__0000000000000080_102,  %ADD463__dfc_wire_100 = firrtl.instance ADD463 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB464_clock, %SUB464_reset, %SUB464__dfc_wire_72_122, %SUB464__dfc_wire_118,  %SUB464__dfc_wire_121 = firrtl.instance SUB464 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup465_clock, %dup465_reset, %dup465__dfc_wire_84,  %dup465__dfc_wire_68_105, %dup465__dfc_wire_68_113 = firrtl.instance dup465 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup466_clock, %dup466_reset, %dup466__dfc_wire_84,  %dup466__dfc_wire_68_105, %dup466__dfc_wire_68_113 = firrtl.instance dup466 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD467_clock, %ADD467_reset, %ADD467__dfc_wire_98, %ADD467_const_fix_32_0_1__0000000000000080_102,  %ADD467__dfc_wire_100 = firrtl.instance ADD467 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB468_clock, %SUB468_reset, %SUB468__dfc_wire_72_122, %SUB468__dfc_wire_118,  %SUB468__dfc_wire_121 = firrtl.instance SUB468 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup469_clock, %dup469_reset, %dup469__dfc_wire_84,  %dup469__dfc_wire_68_105, %dup469__dfc_wire_68_113 = firrtl.instance dup469 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup470_clock, %dup470_reset, %dup470__dfc_wire_84,  %dup470__dfc_wire_68_105, %dup470__dfc_wire_68_113 = firrtl.instance dup470 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD471_clock, %ADD471_reset, %ADD471__dfc_wire_98, %ADD471_const_fix_32_0_1__0000000000000080_102,  %ADD471__dfc_wire_100 = firrtl.instance ADD471 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL472_clock, %MUL472_reset, %MUL472_const_fix_32_0_1__0000000000000235_108, %MUL472__dfc_wire_104,  %MUL472__dfc_wire_107 = firrtl.instance MUL472 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD473_clock, %ADD473_reset, %ADD473__dfc_wire_98, %ADD473_const_fix_32_0_1__0000000000000080_102,  %ADD473__dfc_wire_100 = firrtl.instance ADD473 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8474_clock, %SHR8474_reset, %SHR8474__dfc_wire_213,  %SHR8474__dfc_wire_216 = firrtl.instance SHR8474 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %SUB475_clock, %SUB475_reset, %SUB475__dfc_wire_72_122, %SUB475__dfc_wire_118,  %SUB475__dfc_wire_121 = firrtl.instance SUB475 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL476_clock, %MUL476_reset, %MUL476_const_fix_32_0_1__0000000000000235_108, %MUL476__dfc_wire_104,  %MUL476__dfc_wire_107 = firrtl.instance MUL476 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD477_clock, %ADD477_reset, %ADD477__dfc_wire_98, %ADD477_const_fix_32_0_1__0000000000000080_102,  %ADD477__dfc_wire_100 = firrtl.instance ADD477 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8478_clock, %SHR8478_reset, %SHR8478__dfc_wire_213,  %SHR8478__dfc_wire_216 = firrtl.instance SHR8478 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %dup479_clock, %dup479_reset, %dup479__dfc_wire_84,  %dup479__dfc_wire_68_105, %dup479__dfc_wire_68_113 = firrtl.instance dup479 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup480_clock, %dup480_reset, %dup480__dfc_wire_84,  %dup480__dfc_wire_68_105, %dup480__dfc_wire_68_113 = firrtl.instance dup480 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD481_clock, %ADD481_reset, %ADD481__dfc_wire_98, %ADD481_const_fix_32_0_1__0000000000000080_102,  %ADD481__dfc_wire_100 = firrtl.instance ADD481 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8482_clock, %SHR8482_reset, %SHR8482__dfc_wire_213,  %SHR8482__dfc_wire_216 = firrtl.instance SHR8482 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST483_clock, %CAST483_reset, %CAST483__dfc_wire_234,  %CAST483__dfc_wire_236 = firrtl.instance CAST483 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup484_clock, %dup484_reset, %dup484__dfc_wire_84,  %dup484__dfc_wire_68_105, %dup484__dfc_wire_68_113 = firrtl.instance dup484 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup485_clock, %dup485_reset, %dup485__dfc_wire_84,  %dup485__dfc_wire_68_105, %dup485__dfc_wire_68_113 = firrtl.instance dup485 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD486_clock, %ADD486_reset, %ADD486__dfc_wire_98, %ADD486_const_fix_32_0_1__0000000000000080_102,  %ADD486__dfc_wire_100 = firrtl.instance ADD486 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8487_clock, %SHR8487_reset, %SHR8487__dfc_wire_213,  %SHR8487__dfc_wire_216 = firrtl.instance SHR8487 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST488_clock, %CAST488_reset, %CAST488__dfc_wire_234,  %CAST488__dfc_wire_236 = firrtl.instance CAST488 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup489_clock, %dup489_reset, %dup489__dfc_wire_84,  %dup489__dfc_wire_68_105, %dup489__dfc_wire_68_113 = firrtl.instance dup489 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup490_clock, %dup490_reset, %dup490__dfc_wire_84,  %dup490__dfc_wire_68_105, %dup490__dfc_wire_68_113 = firrtl.instance dup490 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD491_clock, %ADD491_reset, %ADD491__dfc_wire_98, %ADD491_const_fix_32_0_1__0000000000000080_102,  %ADD491__dfc_wire_100 = firrtl.instance ADD491 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8492_clock, %SHR8492_reset, %SHR8492__dfc_wire_213,  %SHR8492__dfc_wire_216 = firrtl.instance SHR8492 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST493_clock, %CAST493_reset, %CAST493__dfc_wire_234,  %CAST493__dfc_wire_236 = firrtl.instance CAST493 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup494_clock, %dup494_reset, %dup494__dfc_wire_84,  %dup494__dfc_wire_68_105, %dup494__dfc_wire_68_113 = firrtl.instance dup494 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup495_clock, %dup495_reset, %dup495__dfc_wire_84,  %dup495__dfc_wire_68_105, %dup495__dfc_wire_68_113 = firrtl.instance dup495 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD496_clock, %ADD496_reset, %ADD496__dfc_wire_98, %ADD496_const_fix_32_0_1__0000000000000080_102,  %ADD496__dfc_wire_100 = firrtl.instance ADD496 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8497_clock, %SHR8497_reset, %SHR8497__dfc_wire_213,  %SHR8497__dfc_wire_216 = firrtl.instance SHR8497 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST498_clock, %CAST498_reset, %CAST498__dfc_wire_234,  %CAST498__dfc_wire_236 = firrtl.instance CAST498 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB499_clock, %SUB499_reset, %SUB499__dfc_wire_72_122, %SUB499__dfc_wire_118,  %SUB499__dfc_wire_121 = firrtl.instance SUB499 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8500_clock, %SHR8500_reset, %SHR8500__dfc_wire_213,  %SHR8500__dfc_wire_216 = firrtl.instance SHR8500 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST501_clock, %CAST501_reset, %CAST501__dfc_wire_234,  %CAST501__dfc_wire_236 = firrtl.instance CAST501 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB502_clock, %SUB502_reset, %SUB502__dfc_wire_72_122, %SUB502__dfc_wire_118,  %SUB502__dfc_wire_121 = firrtl.instance SUB502 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8503_clock, %SHR8503_reset, %SHR8503__dfc_wire_213,  %SHR8503__dfc_wire_216 = firrtl.instance SHR8503 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST504_clock, %CAST504_reset, %CAST504__dfc_wire_234,  %CAST504__dfc_wire_236 = firrtl.instance CAST504 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB505_clock, %SUB505_reset, %SUB505__dfc_wire_72_122, %SUB505__dfc_wire_118,  %SUB505__dfc_wire_121 = firrtl.instance SUB505 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8506_clock, %SHR8506_reset, %SHR8506__dfc_wire_213,  %SHR8506__dfc_wire_216 = firrtl.instance SHR8506 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST507_clock, %CAST507_reset, %CAST507__dfc_wire_234,  %CAST507__dfc_wire_236 = firrtl.instance CAST507 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB508_clock, %SUB508_reset, %SUB508__dfc_wire_72_122, %SUB508__dfc_wire_118,  %SUB508__dfc_wire_121 = firrtl.instance SUB508 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8509_clock, %SHR8509_reset, %SHR8509__dfc_wire_213,  %SHR8509__dfc_wire_216 = firrtl.instance SHR8509 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST510_clock, %CAST510_reset, %CAST510__dfc_wire_234,  %CAST510__dfc_wire_236 = firrtl.instance CAST510 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %CAST511_clock, %CAST511_reset, %CAST511__dfc_wire_4,  %CAST511__dfc_wire_73 = firrtl.instance CAST511 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL11512_clock, %SHL11512_reset, %SHL11512__dfc_wire_73,  %SHL11512__dfc_wire_75 = firrtl.instance SHL11512 @SHL11_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_73 : !firrtl.sint<32>, out _dfc_wire_75 : !firrtl.sint<32> )
    %CAST513_clock, %CAST513_reset, %CAST513__dfc_wire_4,  %CAST513__dfc_wire_73 = firrtl.instance CAST513 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST514_clock, %CAST514_reset, %CAST514__dfc_wire_4,  %CAST514__dfc_wire_73 = firrtl.instance CAST514 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST515_clock, %CAST515_reset, %CAST515__dfc_wire_4,  %CAST515__dfc_wire_73 = firrtl.instance CAST515 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST516_clock, %CAST516_reset, %CAST516__dfc_wire_4,  %CAST516__dfc_wire_73 = firrtl.instance CAST516 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST517_clock, %CAST517_reset, %CAST517__dfc_wire_4,  %CAST517__dfc_wire_73 = firrtl.instance CAST517 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST518_clock, %CAST518_reset, %CAST518__dfc_wire_4,  %CAST518__dfc_wire_73 = firrtl.instance CAST518 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST519_clock, %CAST519_reset, %CAST519__dfc_wire_4,  %CAST519__dfc_wire_73 = firrtl.instance CAST519 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL11520_clock, %SHL11520_reset, %SHL11520__dfc_wire_73,  %SHL11520__dfc_wire_75 = firrtl.instance SHL11520 @SHL11_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_73 : !firrtl.sint<32>, out _dfc_wire_75 : !firrtl.sint<32> )
    %ADD521_clock, %ADD521_reset, %ADD521__dfc_wire_98, %ADD521_const_fix_32_0_1__0000000000000080_102,  %ADD521__dfc_wire_100 = firrtl.instance ADD521 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup522_clock, %dup522_reset, %dup522__dfc_wire_84,  %dup522__dfc_wire_68_105, %dup522__dfc_wire_68_113 = firrtl.instance dup522 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup523_clock, %dup523_reset, %dup523__dfc_wire_84,  %dup523__dfc_wire_68_105, %dup523__dfc_wire_68_113 = firrtl.instance dup523 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD524_clock, %ADD524_reset, %ADD524__dfc_wire_98, %ADD524_const_fix_32_0_1__0000000000000080_102,  %ADD524__dfc_wire_100 = firrtl.instance ADD524 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL525_clock, %MUL525_reset, %MUL525_const_fix_32_0_1__0000000000000235_108, %MUL525__dfc_wire_104,  %MUL525__dfc_wire_107 = firrtl.instance MUL525 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL526_clock, %MUL526_reset, %MUL526_const_fix_32_0_1__0000000000000235_108, %MUL526__dfc_wire_104,  %MUL526__dfc_wire_107 = firrtl.instance MUL526 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup527_clock, %dup527_reset, %dup527__dfc_wire_84,  %dup527__dfc_wire_68_105, %dup527__dfc_wire_68_113 = firrtl.instance dup527 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD528_clock, %ADD528_reset, %ADD528__dfc_wire_98, %ADD528_const_fix_32_0_1__0000000000000080_102,  %ADD528__dfc_wire_100 = firrtl.instance ADD528 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL529_clock, %MUL529_reset, %MUL529_const_fix_32_0_1__0000000000000235_108, %MUL529__dfc_wire_104,  %MUL529__dfc_wire_107 = firrtl.instance MUL529 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB530_clock, %SUB530_reset, %SUB530__dfc_wire_72_122, %SUB530__dfc_wire_118,  %SUB530__dfc_wire_121 = firrtl.instance SUB530 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup531_clock, %dup531_reset, %dup531__dfc_wire_84,  %dup531__dfc_wire_68_105, %dup531__dfc_wire_68_113 = firrtl.instance dup531 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup532_clock, %dup532_reset, %dup532__dfc_wire_84,  %dup532__dfc_wire_68_105, %dup532__dfc_wire_68_113 = firrtl.instance dup532 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD533_clock, %ADD533_reset, %ADD533__dfc_wire_98, %ADD533_const_fix_32_0_1__0000000000000080_102,  %ADD533__dfc_wire_100 = firrtl.instance ADD533 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL534_clock, %MUL534_reset, %MUL534_const_fix_32_0_1__0000000000000235_108, %MUL534__dfc_wire_104,  %MUL534__dfc_wire_107 = firrtl.instance MUL534 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL535_clock, %MUL535_reset, %MUL535_const_fix_32_0_1__0000000000000235_108, %MUL535__dfc_wire_104,  %MUL535__dfc_wire_107 = firrtl.instance MUL535 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup536_clock, %dup536_reset, %dup536__dfc_wire_84,  %dup536__dfc_wire_68_105, %dup536__dfc_wire_68_113 = firrtl.instance dup536 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB537_clock, %SUB537_reset, %SUB537__dfc_wire_72_122, %SUB537__dfc_wire_118,  %SUB537__dfc_wire_121 = firrtl.instance SUB537 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL538_clock, %MUL538_reset, %MUL538_const_fix_32_0_1__0000000000000235_108, %MUL538__dfc_wire_104,  %MUL538__dfc_wire_107 = firrtl.instance MUL538 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB539_clock, %SUB539_reset, %SUB539__dfc_wire_72_122, %SUB539__dfc_wire_118,  %SUB539__dfc_wire_121 = firrtl.instance SUB539 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup540_clock, %dup540_reset, %dup540__dfc_wire_84,  %dup540__dfc_wire_68_105, %dup540__dfc_wire_68_113 = firrtl.instance dup540 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup541_clock, %dup541_reset, %dup541__dfc_wire_84,  %dup541__dfc_wire_68_105, %dup541__dfc_wire_68_113 = firrtl.instance dup541 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD542_clock, %ADD542_reset, %ADD542__dfc_wire_98, %ADD542_const_fix_32_0_1__0000000000000080_102,  %ADD542__dfc_wire_100 = firrtl.instance ADD542 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB543_clock, %SUB543_reset, %SUB543__dfc_wire_72_122, %SUB543__dfc_wire_118,  %SUB543__dfc_wire_121 = firrtl.instance SUB543 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup544_clock, %dup544_reset, %dup544__dfc_wire_84,  %dup544__dfc_wire_68_105, %dup544__dfc_wire_68_113 = firrtl.instance dup544 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup545_clock, %dup545_reset, %dup545__dfc_wire_84,  %dup545__dfc_wire_68_105, %dup545__dfc_wire_68_113 = firrtl.instance dup545 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD546_clock, %ADD546_reset, %ADD546__dfc_wire_98, %ADD546_const_fix_32_0_1__0000000000000080_102,  %ADD546__dfc_wire_100 = firrtl.instance ADD546 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL547_clock, %MUL547_reset, %MUL547_const_fix_32_0_1__0000000000000235_108, %MUL547__dfc_wire_104,  %MUL547__dfc_wire_107 = firrtl.instance MUL547 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL548_clock, %MUL548_reset, %MUL548_const_fix_32_0_1__0000000000000235_108, %MUL548__dfc_wire_104,  %MUL548__dfc_wire_107 = firrtl.instance MUL548 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup549_clock, %dup549_reset, %dup549__dfc_wire_84,  %dup549__dfc_wire_68_105, %dup549__dfc_wire_68_113 = firrtl.instance dup549 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB550_clock, %SUB550_reset, %SUB550__dfc_wire_72_122, %SUB550__dfc_wire_118,  %SUB550__dfc_wire_121 = firrtl.instance SUB550 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL551_clock, %MUL551_reset, %MUL551_const_fix_32_0_1__0000000000000235_108, %MUL551__dfc_wire_104,  %MUL551__dfc_wire_107 = firrtl.instance MUL551 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD552_clock, %ADD552_reset, %ADD552__dfc_wire_98, %ADD552_const_fix_32_0_1__0000000000000080_102,  %ADD552__dfc_wire_100 = firrtl.instance ADD552 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup553_clock, %dup553_reset, %dup553__dfc_wire_84,  %dup553__dfc_wire_68_105, %dup553__dfc_wire_68_113 = firrtl.instance dup553 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup554_clock, %dup554_reset, %dup554__dfc_wire_84,  %dup554__dfc_wire_68_105, %dup554__dfc_wire_68_113 = firrtl.instance dup554 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD555_clock, %ADD555_reset, %ADD555__dfc_wire_98, %ADD555_const_fix_32_0_1__0000000000000080_102,  %ADD555__dfc_wire_100 = firrtl.instance ADD555 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB556_clock, %SUB556_reset, %SUB556__dfc_wire_72_122, %SUB556__dfc_wire_118,  %SUB556__dfc_wire_121 = firrtl.instance SUB556 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup557_clock, %dup557_reset, %dup557__dfc_wire_84,  %dup557__dfc_wire_68_105, %dup557__dfc_wire_68_113 = firrtl.instance dup557 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup558_clock, %dup558_reset, %dup558__dfc_wire_84,  %dup558__dfc_wire_68_105, %dup558__dfc_wire_68_113 = firrtl.instance dup558 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD559_clock, %ADD559_reset, %ADD559__dfc_wire_98, %ADD559_const_fix_32_0_1__0000000000000080_102,  %ADD559__dfc_wire_100 = firrtl.instance ADD559 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB560_clock, %SUB560_reset, %SUB560__dfc_wire_72_122, %SUB560__dfc_wire_118,  %SUB560__dfc_wire_121 = firrtl.instance SUB560 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup561_clock, %dup561_reset, %dup561__dfc_wire_84,  %dup561__dfc_wire_68_105, %dup561__dfc_wire_68_113 = firrtl.instance dup561 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup562_clock, %dup562_reset, %dup562__dfc_wire_84,  %dup562__dfc_wire_68_105, %dup562__dfc_wire_68_113 = firrtl.instance dup562 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD563_clock, %ADD563_reset, %ADD563__dfc_wire_98, %ADD563_const_fix_32_0_1__0000000000000080_102,  %ADD563__dfc_wire_100 = firrtl.instance ADD563 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB564_clock, %SUB564_reset, %SUB564__dfc_wire_72_122, %SUB564__dfc_wire_118,  %SUB564__dfc_wire_121 = firrtl.instance SUB564 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup565_clock, %dup565_reset, %dup565__dfc_wire_84,  %dup565__dfc_wire_68_105, %dup565__dfc_wire_68_113 = firrtl.instance dup565 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup566_clock, %dup566_reset, %dup566__dfc_wire_84,  %dup566__dfc_wire_68_105, %dup566__dfc_wire_68_113 = firrtl.instance dup566 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD567_clock, %ADD567_reset, %ADD567__dfc_wire_98, %ADD567_const_fix_32_0_1__0000000000000080_102,  %ADD567__dfc_wire_100 = firrtl.instance ADD567 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB568_clock, %SUB568_reset, %SUB568__dfc_wire_72_122, %SUB568__dfc_wire_118,  %SUB568__dfc_wire_121 = firrtl.instance SUB568 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup569_clock, %dup569_reset, %dup569__dfc_wire_84,  %dup569__dfc_wire_68_105, %dup569__dfc_wire_68_113 = firrtl.instance dup569 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup570_clock, %dup570_reset, %dup570__dfc_wire_84,  %dup570__dfc_wire_68_105, %dup570__dfc_wire_68_113 = firrtl.instance dup570 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD571_clock, %ADD571_reset, %ADD571__dfc_wire_98, %ADD571_const_fix_32_0_1__0000000000000080_102,  %ADD571__dfc_wire_100 = firrtl.instance ADD571 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL572_clock, %MUL572_reset, %MUL572_const_fix_32_0_1__0000000000000235_108, %MUL572__dfc_wire_104,  %MUL572__dfc_wire_107 = firrtl.instance MUL572 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD573_clock, %ADD573_reset, %ADD573__dfc_wire_98, %ADD573_const_fix_32_0_1__0000000000000080_102,  %ADD573__dfc_wire_100 = firrtl.instance ADD573 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8574_clock, %SHR8574_reset, %SHR8574__dfc_wire_213,  %SHR8574__dfc_wire_216 = firrtl.instance SHR8574 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %SUB575_clock, %SUB575_reset, %SUB575__dfc_wire_72_122, %SUB575__dfc_wire_118,  %SUB575__dfc_wire_121 = firrtl.instance SUB575 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL576_clock, %MUL576_reset, %MUL576_const_fix_32_0_1__0000000000000235_108, %MUL576__dfc_wire_104,  %MUL576__dfc_wire_107 = firrtl.instance MUL576 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD577_clock, %ADD577_reset, %ADD577__dfc_wire_98, %ADD577_const_fix_32_0_1__0000000000000080_102,  %ADD577__dfc_wire_100 = firrtl.instance ADD577 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8578_clock, %SHR8578_reset, %SHR8578__dfc_wire_213,  %SHR8578__dfc_wire_216 = firrtl.instance SHR8578 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %dup579_clock, %dup579_reset, %dup579__dfc_wire_84,  %dup579__dfc_wire_68_105, %dup579__dfc_wire_68_113 = firrtl.instance dup579 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup580_clock, %dup580_reset, %dup580__dfc_wire_84,  %dup580__dfc_wire_68_105, %dup580__dfc_wire_68_113 = firrtl.instance dup580 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD581_clock, %ADD581_reset, %ADD581__dfc_wire_98, %ADD581_const_fix_32_0_1__0000000000000080_102,  %ADD581__dfc_wire_100 = firrtl.instance ADD581 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8582_clock, %SHR8582_reset, %SHR8582__dfc_wire_213,  %SHR8582__dfc_wire_216 = firrtl.instance SHR8582 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST583_clock, %CAST583_reset, %CAST583__dfc_wire_234,  %CAST583__dfc_wire_236 = firrtl.instance CAST583 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup584_clock, %dup584_reset, %dup584__dfc_wire_84,  %dup584__dfc_wire_68_105, %dup584__dfc_wire_68_113 = firrtl.instance dup584 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup585_clock, %dup585_reset, %dup585__dfc_wire_84,  %dup585__dfc_wire_68_105, %dup585__dfc_wire_68_113 = firrtl.instance dup585 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD586_clock, %ADD586_reset, %ADD586__dfc_wire_98, %ADD586_const_fix_32_0_1__0000000000000080_102,  %ADD586__dfc_wire_100 = firrtl.instance ADD586 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8587_clock, %SHR8587_reset, %SHR8587__dfc_wire_213,  %SHR8587__dfc_wire_216 = firrtl.instance SHR8587 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST588_clock, %CAST588_reset, %CAST588__dfc_wire_234,  %CAST588__dfc_wire_236 = firrtl.instance CAST588 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup589_clock, %dup589_reset, %dup589__dfc_wire_84,  %dup589__dfc_wire_68_105, %dup589__dfc_wire_68_113 = firrtl.instance dup589 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup590_clock, %dup590_reset, %dup590__dfc_wire_84,  %dup590__dfc_wire_68_105, %dup590__dfc_wire_68_113 = firrtl.instance dup590 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD591_clock, %ADD591_reset, %ADD591__dfc_wire_98, %ADD591_const_fix_32_0_1__0000000000000080_102,  %ADD591__dfc_wire_100 = firrtl.instance ADD591 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8592_clock, %SHR8592_reset, %SHR8592__dfc_wire_213,  %SHR8592__dfc_wire_216 = firrtl.instance SHR8592 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST593_clock, %CAST593_reset, %CAST593__dfc_wire_234,  %CAST593__dfc_wire_236 = firrtl.instance CAST593 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup594_clock, %dup594_reset, %dup594__dfc_wire_84,  %dup594__dfc_wire_68_105, %dup594__dfc_wire_68_113 = firrtl.instance dup594 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup595_clock, %dup595_reset, %dup595__dfc_wire_84,  %dup595__dfc_wire_68_105, %dup595__dfc_wire_68_113 = firrtl.instance dup595 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD596_clock, %ADD596_reset, %ADD596__dfc_wire_98, %ADD596_const_fix_32_0_1__0000000000000080_102,  %ADD596__dfc_wire_100 = firrtl.instance ADD596 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8597_clock, %SHR8597_reset, %SHR8597__dfc_wire_213,  %SHR8597__dfc_wire_216 = firrtl.instance SHR8597 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST598_clock, %CAST598_reset, %CAST598__dfc_wire_234,  %CAST598__dfc_wire_236 = firrtl.instance CAST598 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB599_clock, %SUB599_reset, %SUB599__dfc_wire_72_122, %SUB599__dfc_wire_118,  %SUB599__dfc_wire_121 = firrtl.instance SUB599 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8600_clock, %SHR8600_reset, %SHR8600__dfc_wire_213,  %SHR8600__dfc_wire_216 = firrtl.instance SHR8600 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST601_clock, %CAST601_reset, %CAST601__dfc_wire_234,  %CAST601__dfc_wire_236 = firrtl.instance CAST601 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB602_clock, %SUB602_reset, %SUB602__dfc_wire_72_122, %SUB602__dfc_wire_118,  %SUB602__dfc_wire_121 = firrtl.instance SUB602 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8603_clock, %SHR8603_reset, %SHR8603__dfc_wire_213,  %SHR8603__dfc_wire_216 = firrtl.instance SHR8603 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST604_clock, %CAST604_reset, %CAST604__dfc_wire_234,  %CAST604__dfc_wire_236 = firrtl.instance CAST604 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB605_clock, %SUB605_reset, %SUB605__dfc_wire_72_122, %SUB605__dfc_wire_118,  %SUB605__dfc_wire_121 = firrtl.instance SUB605 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8606_clock, %SHR8606_reset, %SHR8606__dfc_wire_213,  %SHR8606__dfc_wire_216 = firrtl.instance SHR8606 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST607_clock, %CAST607_reset, %CAST607__dfc_wire_234,  %CAST607__dfc_wire_236 = firrtl.instance CAST607 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB608_clock, %SUB608_reset, %SUB608__dfc_wire_72_122, %SUB608__dfc_wire_118,  %SUB608__dfc_wire_121 = firrtl.instance SUB608 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8609_clock, %SHR8609_reset, %SHR8609__dfc_wire_213,  %SHR8609__dfc_wire_216 = firrtl.instance SHR8609 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST610_clock, %CAST610_reset, %CAST610__dfc_wire_234,  %CAST610__dfc_wire_236 = firrtl.instance CAST610 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %CAST611_clock, %CAST611_reset, %CAST611__dfc_wire_4,  %CAST611__dfc_wire_73 = firrtl.instance CAST611 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL11612_clock, %SHL11612_reset, %SHL11612__dfc_wire_73,  %SHL11612__dfc_wire_75 = firrtl.instance SHL11612 @SHL11_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_73 : !firrtl.sint<32>, out _dfc_wire_75 : !firrtl.sint<32> )
    %CAST613_clock, %CAST613_reset, %CAST613__dfc_wire_4,  %CAST613__dfc_wire_73 = firrtl.instance CAST613 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST614_clock, %CAST614_reset, %CAST614__dfc_wire_4,  %CAST614__dfc_wire_73 = firrtl.instance CAST614 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST615_clock, %CAST615_reset, %CAST615__dfc_wire_4,  %CAST615__dfc_wire_73 = firrtl.instance CAST615 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST616_clock, %CAST616_reset, %CAST616__dfc_wire_4,  %CAST616__dfc_wire_73 = firrtl.instance CAST616 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST617_clock, %CAST617_reset, %CAST617__dfc_wire_4,  %CAST617__dfc_wire_73 = firrtl.instance CAST617 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST618_clock, %CAST618_reset, %CAST618__dfc_wire_4,  %CAST618__dfc_wire_73 = firrtl.instance CAST618 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST619_clock, %CAST619_reset, %CAST619__dfc_wire_4,  %CAST619__dfc_wire_73 = firrtl.instance CAST619 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL11620_clock, %SHL11620_reset, %SHL11620__dfc_wire_73,  %SHL11620__dfc_wire_75 = firrtl.instance SHL11620 @SHL11_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_73 : !firrtl.sint<32>, out _dfc_wire_75 : !firrtl.sint<32> )
    %ADD621_clock, %ADD621_reset, %ADD621__dfc_wire_98, %ADD621_const_fix_32_0_1__0000000000000080_102,  %ADD621__dfc_wire_100 = firrtl.instance ADD621 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup622_clock, %dup622_reset, %dup622__dfc_wire_84,  %dup622__dfc_wire_68_105, %dup622__dfc_wire_68_113 = firrtl.instance dup622 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup623_clock, %dup623_reset, %dup623__dfc_wire_84,  %dup623__dfc_wire_68_105, %dup623__dfc_wire_68_113 = firrtl.instance dup623 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD624_clock, %ADD624_reset, %ADD624__dfc_wire_98, %ADD624_const_fix_32_0_1__0000000000000080_102,  %ADD624__dfc_wire_100 = firrtl.instance ADD624 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL625_clock, %MUL625_reset, %MUL625_const_fix_32_0_1__0000000000000235_108, %MUL625__dfc_wire_104,  %MUL625__dfc_wire_107 = firrtl.instance MUL625 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL626_clock, %MUL626_reset, %MUL626_const_fix_32_0_1__0000000000000235_108, %MUL626__dfc_wire_104,  %MUL626__dfc_wire_107 = firrtl.instance MUL626 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup627_clock, %dup627_reset, %dup627__dfc_wire_84,  %dup627__dfc_wire_68_105, %dup627__dfc_wire_68_113 = firrtl.instance dup627 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD628_clock, %ADD628_reset, %ADD628__dfc_wire_98, %ADD628_const_fix_32_0_1__0000000000000080_102,  %ADD628__dfc_wire_100 = firrtl.instance ADD628 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL629_clock, %MUL629_reset, %MUL629_const_fix_32_0_1__0000000000000235_108, %MUL629__dfc_wire_104,  %MUL629__dfc_wire_107 = firrtl.instance MUL629 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB630_clock, %SUB630_reset, %SUB630__dfc_wire_72_122, %SUB630__dfc_wire_118,  %SUB630__dfc_wire_121 = firrtl.instance SUB630 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup631_clock, %dup631_reset, %dup631__dfc_wire_84,  %dup631__dfc_wire_68_105, %dup631__dfc_wire_68_113 = firrtl.instance dup631 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup632_clock, %dup632_reset, %dup632__dfc_wire_84,  %dup632__dfc_wire_68_105, %dup632__dfc_wire_68_113 = firrtl.instance dup632 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD633_clock, %ADD633_reset, %ADD633__dfc_wire_98, %ADD633_const_fix_32_0_1__0000000000000080_102,  %ADD633__dfc_wire_100 = firrtl.instance ADD633 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL634_clock, %MUL634_reset, %MUL634_const_fix_32_0_1__0000000000000235_108, %MUL634__dfc_wire_104,  %MUL634__dfc_wire_107 = firrtl.instance MUL634 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL635_clock, %MUL635_reset, %MUL635_const_fix_32_0_1__0000000000000235_108, %MUL635__dfc_wire_104,  %MUL635__dfc_wire_107 = firrtl.instance MUL635 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup636_clock, %dup636_reset, %dup636__dfc_wire_84,  %dup636__dfc_wire_68_105, %dup636__dfc_wire_68_113 = firrtl.instance dup636 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB637_clock, %SUB637_reset, %SUB637__dfc_wire_72_122, %SUB637__dfc_wire_118,  %SUB637__dfc_wire_121 = firrtl.instance SUB637 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL638_clock, %MUL638_reset, %MUL638_const_fix_32_0_1__0000000000000235_108, %MUL638__dfc_wire_104,  %MUL638__dfc_wire_107 = firrtl.instance MUL638 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB639_clock, %SUB639_reset, %SUB639__dfc_wire_72_122, %SUB639__dfc_wire_118,  %SUB639__dfc_wire_121 = firrtl.instance SUB639 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup640_clock, %dup640_reset, %dup640__dfc_wire_84,  %dup640__dfc_wire_68_105, %dup640__dfc_wire_68_113 = firrtl.instance dup640 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup641_clock, %dup641_reset, %dup641__dfc_wire_84,  %dup641__dfc_wire_68_105, %dup641__dfc_wire_68_113 = firrtl.instance dup641 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD642_clock, %ADD642_reset, %ADD642__dfc_wire_98, %ADD642_const_fix_32_0_1__0000000000000080_102,  %ADD642__dfc_wire_100 = firrtl.instance ADD642 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB643_clock, %SUB643_reset, %SUB643__dfc_wire_72_122, %SUB643__dfc_wire_118,  %SUB643__dfc_wire_121 = firrtl.instance SUB643 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup644_clock, %dup644_reset, %dup644__dfc_wire_84,  %dup644__dfc_wire_68_105, %dup644__dfc_wire_68_113 = firrtl.instance dup644 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup645_clock, %dup645_reset, %dup645__dfc_wire_84,  %dup645__dfc_wire_68_105, %dup645__dfc_wire_68_113 = firrtl.instance dup645 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD646_clock, %ADD646_reset, %ADD646__dfc_wire_98, %ADD646_const_fix_32_0_1__0000000000000080_102,  %ADD646__dfc_wire_100 = firrtl.instance ADD646 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL647_clock, %MUL647_reset, %MUL647_const_fix_32_0_1__0000000000000235_108, %MUL647__dfc_wire_104,  %MUL647__dfc_wire_107 = firrtl.instance MUL647 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL648_clock, %MUL648_reset, %MUL648_const_fix_32_0_1__0000000000000235_108, %MUL648__dfc_wire_104,  %MUL648__dfc_wire_107 = firrtl.instance MUL648 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup649_clock, %dup649_reset, %dup649__dfc_wire_84,  %dup649__dfc_wire_68_105, %dup649__dfc_wire_68_113 = firrtl.instance dup649 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB650_clock, %SUB650_reset, %SUB650__dfc_wire_72_122, %SUB650__dfc_wire_118,  %SUB650__dfc_wire_121 = firrtl.instance SUB650 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL651_clock, %MUL651_reset, %MUL651_const_fix_32_0_1__0000000000000235_108, %MUL651__dfc_wire_104,  %MUL651__dfc_wire_107 = firrtl.instance MUL651 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD652_clock, %ADD652_reset, %ADD652__dfc_wire_98, %ADD652_const_fix_32_0_1__0000000000000080_102,  %ADD652__dfc_wire_100 = firrtl.instance ADD652 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup653_clock, %dup653_reset, %dup653__dfc_wire_84,  %dup653__dfc_wire_68_105, %dup653__dfc_wire_68_113 = firrtl.instance dup653 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup654_clock, %dup654_reset, %dup654__dfc_wire_84,  %dup654__dfc_wire_68_105, %dup654__dfc_wire_68_113 = firrtl.instance dup654 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD655_clock, %ADD655_reset, %ADD655__dfc_wire_98, %ADD655_const_fix_32_0_1__0000000000000080_102,  %ADD655__dfc_wire_100 = firrtl.instance ADD655 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB656_clock, %SUB656_reset, %SUB656__dfc_wire_72_122, %SUB656__dfc_wire_118,  %SUB656__dfc_wire_121 = firrtl.instance SUB656 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup657_clock, %dup657_reset, %dup657__dfc_wire_84,  %dup657__dfc_wire_68_105, %dup657__dfc_wire_68_113 = firrtl.instance dup657 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup658_clock, %dup658_reset, %dup658__dfc_wire_84,  %dup658__dfc_wire_68_105, %dup658__dfc_wire_68_113 = firrtl.instance dup658 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD659_clock, %ADD659_reset, %ADD659__dfc_wire_98, %ADD659_const_fix_32_0_1__0000000000000080_102,  %ADD659__dfc_wire_100 = firrtl.instance ADD659 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB660_clock, %SUB660_reset, %SUB660__dfc_wire_72_122, %SUB660__dfc_wire_118,  %SUB660__dfc_wire_121 = firrtl.instance SUB660 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup661_clock, %dup661_reset, %dup661__dfc_wire_84,  %dup661__dfc_wire_68_105, %dup661__dfc_wire_68_113 = firrtl.instance dup661 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup662_clock, %dup662_reset, %dup662__dfc_wire_84,  %dup662__dfc_wire_68_105, %dup662__dfc_wire_68_113 = firrtl.instance dup662 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD663_clock, %ADD663_reset, %ADD663__dfc_wire_98, %ADD663_const_fix_32_0_1__0000000000000080_102,  %ADD663__dfc_wire_100 = firrtl.instance ADD663 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB664_clock, %SUB664_reset, %SUB664__dfc_wire_72_122, %SUB664__dfc_wire_118,  %SUB664__dfc_wire_121 = firrtl.instance SUB664 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup665_clock, %dup665_reset, %dup665__dfc_wire_84,  %dup665__dfc_wire_68_105, %dup665__dfc_wire_68_113 = firrtl.instance dup665 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup666_clock, %dup666_reset, %dup666__dfc_wire_84,  %dup666__dfc_wire_68_105, %dup666__dfc_wire_68_113 = firrtl.instance dup666 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD667_clock, %ADD667_reset, %ADD667__dfc_wire_98, %ADD667_const_fix_32_0_1__0000000000000080_102,  %ADD667__dfc_wire_100 = firrtl.instance ADD667 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB668_clock, %SUB668_reset, %SUB668__dfc_wire_72_122, %SUB668__dfc_wire_118,  %SUB668__dfc_wire_121 = firrtl.instance SUB668 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup669_clock, %dup669_reset, %dup669__dfc_wire_84,  %dup669__dfc_wire_68_105, %dup669__dfc_wire_68_113 = firrtl.instance dup669 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup670_clock, %dup670_reset, %dup670__dfc_wire_84,  %dup670__dfc_wire_68_105, %dup670__dfc_wire_68_113 = firrtl.instance dup670 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD671_clock, %ADD671_reset, %ADD671__dfc_wire_98, %ADD671_const_fix_32_0_1__0000000000000080_102,  %ADD671__dfc_wire_100 = firrtl.instance ADD671 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL672_clock, %MUL672_reset, %MUL672_const_fix_32_0_1__0000000000000235_108, %MUL672__dfc_wire_104,  %MUL672__dfc_wire_107 = firrtl.instance MUL672 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD673_clock, %ADD673_reset, %ADD673__dfc_wire_98, %ADD673_const_fix_32_0_1__0000000000000080_102,  %ADD673__dfc_wire_100 = firrtl.instance ADD673 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8674_clock, %SHR8674_reset, %SHR8674__dfc_wire_213,  %SHR8674__dfc_wire_216 = firrtl.instance SHR8674 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %SUB675_clock, %SUB675_reset, %SUB675__dfc_wire_72_122, %SUB675__dfc_wire_118,  %SUB675__dfc_wire_121 = firrtl.instance SUB675 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL676_clock, %MUL676_reset, %MUL676_const_fix_32_0_1__0000000000000235_108, %MUL676__dfc_wire_104,  %MUL676__dfc_wire_107 = firrtl.instance MUL676 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD677_clock, %ADD677_reset, %ADD677__dfc_wire_98, %ADD677_const_fix_32_0_1__0000000000000080_102,  %ADD677__dfc_wire_100 = firrtl.instance ADD677 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8678_clock, %SHR8678_reset, %SHR8678__dfc_wire_213,  %SHR8678__dfc_wire_216 = firrtl.instance SHR8678 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %dup679_clock, %dup679_reset, %dup679__dfc_wire_84,  %dup679__dfc_wire_68_105, %dup679__dfc_wire_68_113 = firrtl.instance dup679 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup680_clock, %dup680_reset, %dup680__dfc_wire_84,  %dup680__dfc_wire_68_105, %dup680__dfc_wire_68_113 = firrtl.instance dup680 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD681_clock, %ADD681_reset, %ADD681__dfc_wire_98, %ADD681_const_fix_32_0_1__0000000000000080_102,  %ADD681__dfc_wire_100 = firrtl.instance ADD681 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8682_clock, %SHR8682_reset, %SHR8682__dfc_wire_213,  %SHR8682__dfc_wire_216 = firrtl.instance SHR8682 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST683_clock, %CAST683_reset, %CAST683__dfc_wire_234,  %CAST683__dfc_wire_236 = firrtl.instance CAST683 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup684_clock, %dup684_reset, %dup684__dfc_wire_84,  %dup684__dfc_wire_68_105, %dup684__dfc_wire_68_113 = firrtl.instance dup684 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup685_clock, %dup685_reset, %dup685__dfc_wire_84,  %dup685__dfc_wire_68_105, %dup685__dfc_wire_68_113 = firrtl.instance dup685 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD686_clock, %ADD686_reset, %ADD686__dfc_wire_98, %ADD686_const_fix_32_0_1__0000000000000080_102,  %ADD686__dfc_wire_100 = firrtl.instance ADD686 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8687_clock, %SHR8687_reset, %SHR8687__dfc_wire_213,  %SHR8687__dfc_wire_216 = firrtl.instance SHR8687 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST688_clock, %CAST688_reset, %CAST688__dfc_wire_234,  %CAST688__dfc_wire_236 = firrtl.instance CAST688 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup689_clock, %dup689_reset, %dup689__dfc_wire_84,  %dup689__dfc_wire_68_105, %dup689__dfc_wire_68_113 = firrtl.instance dup689 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup690_clock, %dup690_reset, %dup690__dfc_wire_84,  %dup690__dfc_wire_68_105, %dup690__dfc_wire_68_113 = firrtl.instance dup690 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD691_clock, %ADD691_reset, %ADD691__dfc_wire_98, %ADD691_const_fix_32_0_1__0000000000000080_102,  %ADD691__dfc_wire_100 = firrtl.instance ADD691 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8692_clock, %SHR8692_reset, %SHR8692__dfc_wire_213,  %SHR8692__dfc_wire_216 = firrtl.instance SHR8692 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST693_clock, %CAST693_reset, %CAST693__dfc_wire_234,  %CAST693__dfc_wire_236 = firrtl.instance CAST693 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup694_clock, %dup694_reset, %dup694__dfc_wire_84,  %dup694__dfc_wire_68_105, %dup694__dfc_wire_68_113 = firrtl.instance dup694 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup695_clock, %dup695_reset, %dup695__dfc_wire_84,  %dup695__dfc_wire_68_105, %dup695__dfc_wire_68_113 = firrtl.instance dup695 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD696_clock, %ADD696_reset, %ADD696__dfc_wire_98, %ADD696_const_fix_32_0_1__0000000000000080_102,  %ADD696__dfc_wire_100 = firrtl.instance ADD696 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8697_clock, %SHR8697_reset, %SHR8697__dfc_wire_213,  %SHR8697__dfc_wire_216 = firrtl.instance SHR8697 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST698_clock, %CAST698_reset, %CAST698__dfc_wire_234,  %CAST698__dfc_wire_236 = firrtl.instance CAST698 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB699_clock, %SUB699_reset, %SUB699__dfc_wire_72_122, %SUB699__dfc_wire_118,  %SUB699__dfc_wire_121 = firrtl.instance SUB699 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8700_clock, %SHR8700_reset, %SHR8700__dfc_wire_213,  %SHR8700__dfc_wire_216 = firrtl.instance SHR8700 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST701_clock, %CAST701_reset, %CAST701__dfc_wire_234,  %CAST701__dfc_wire_236 = firrtl.instance CAST701 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB702_clock, %SUB702_reset, %SUB702__dfc_wire_72_122, %SUB702__dfc_wire_118,  %SUB702__dfc_wire_121 = firrtl.instance SUB702 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8703_clock, %SHR8703_reset, %SHR8703__dfc_wire_213,  %SHR8703__dfc_wire_216 = firrtl.instance SHR8703 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST704_clock, %CAST704_reset, %CAST704__dfc_wire_234,  %CAST704__dfc_wire_236 = firrtl.instance CAST704 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB705_clock, %SUB705_reset, %SUB705__dfc_wire_72_122, %SUB705__dfc_wire_118,  %SUB705__dfc_wire_121 = firrtl.instance SUB705 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8706_clock, %SHR8706_reset, %SHR8706__dfc_wire_213,  %SHR8706__dfc_wire_216 = firrtl.instance SHR8706 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST707_clock, %CAST707_reset, %CAST707__dfc_wire_234,  %CAST707__dfc_wire_236 = firrtl.instance CAST707 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB708_clock, %SUB708_reset, %SUB708__dfc_wire_72_122, %SUB708__dfc_wire_118,  %SUB708__dfc_wire_121 = firrtl.instance SUB708 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8709_clock, %SHR8709_reset, %SHR8709__dfc_wire_213,  %SHR8709__dfc_wire_216 = firrtl.instance SHR8709 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST710_clock, %CAST710_reset, %CAST710__dfc_wire_234,  %CAST710__dfc_wire_236 = firrtl.instance CAST710 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %CAST711_clock, %CAST711_reset, %CAST711__dfc_wire_4,  %CAST711__dfc_wire_73 = firrtl.instance CAST711 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL11712_clock, %SHL11712_reset, %SHL11712__dfc_wire_73,  %SHL11712__dfc_wire_75 = firrtl.instance SHL11712 @SHL11_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_73 : !firrtl.sint<32>, out _dfc_wire_75 : !firrtl.sint<32> )
    %CAST713_clock, %CAST713_reset, %CAST713__dfc_wire_4,  %CAST713__dfc_wire_73 = firrtl.instance CAST713 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST714_clock, %CAST714_reset, %CAST714__dfc_wire_4,  %CAST714__dfc_wire_73 = firrtl.instance CAST714 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST715_clock, %CAST715_reset, %CAST715__dfc_wire_4,  %CAST715__dfc_wire_73 = firrtl.instance CAST715 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST716_clock, %CAST716_reset, %CAST716__dfc_wire_4,  %CAST716__dfc_wire_73 = firrtl.instance CAST716 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST717_clock, %CAST717_reset, %CAST717__dfc_wire_4,  %CAST717__dfc_wire_73 = firrtl.instance CAST717 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST718_clock, %CAST718_reset, %CAST718__dfc_wire_4,  %CAST718__dfc_wire_73 = firrtl.instance CAST718 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST719_clock, %CAST719_reset, %CAST719__dfc_wire_4,  %CAST719__dfc_wire_73 = firrtl.instance CAST719 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL11720_clock, %SHL11720_reset, %SHL11720__dfc_wire_73,  %SHL11720__dfc_wire_75 = firrtl.instance SHL11720 @SHL11_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_73 : !firrtl.sint<32>, out _dfc_wire_75 : !firrtl.sint<32> )
    %ADD721_clock, %ADD721_reset, %ADD721__dfc_wire_98, %ADD721_const_fix_32_0_1__0000000000000080_102,  %ADD721__dfc_wire_100 = firrtl.instance ADD721 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup722_clock, %dup722_reset, %dup722__dfc_wire_84,  %dup722__dfc_wire_68_105, %dup722__dfc_wire_68_113 = firrtl.instance dup722 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup723_clock, %dup723_reset, %dup723__dfc_wire_84,  %dup723__dfc_wire_68_105, %dup723__dfc_wire_68_113 = firrtl.instance dup723 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD724_clock, %ADD724_reset, %ADD724__dfc_wire_98, %ADD724_const_fix_32_0_1__0000000000000080_102,  %ADD724__dfc_wire_100 = firrtl.instance ADD724 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL725_clock, %MUL725_reset, %MUL725_const_fix_32_0_1__0000000000000235_108, %MUL725__dfc_wire_104,  %MUL725__dfc_wire_107 = firrtl.instance MUL725 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL726_clock, %MUL726_reset, %MUL726_const_fix_32_0_1__0000000000000235_108, %MUL726__dfc_wire_104,  %MUL726__dfc_wire_107 = firrtl.instance MUL726 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup727_clock, %dup727_reset, %dup727__dfc_wire_84,  %dup727__dfc_wire_68_105, %dup727__dfc_wire_68_113 = firrtl.instance dup727 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD728_clock, %ADD728_reset, %ADD728__dfc_wire_98, %ADD728_const_fix_32_0_1__0000000000000080_102,  %ADD728__dfc_wire_100 = firrtl.instance ADD728 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL729_clock, %MUL729_reset, %MUL729_const_fix_32_0_1__0000000000000235_108, %MUL729__dfc_wire_104,  %MUL729__dfc_wire_107 = firrtl.instance MUL729 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB730_clock, %SUB730_reset, %SUB730__dfc_wire_72_122, %SUB730__dfc_wire_118,  %SUB730__dfc_wire_121 = firrtl.instance SUB730 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup731_clock, %dup731_reset, %dup731__dfc_wire_84,  %dup731__dfc_wire_68_105, %dup731__dfc_wire_68_113 = firrtl.instance dup731 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup732_clock, %dup732_reset, %dup732__dfc_wire_84,  %dup732__dfc_wire_68_105, %dup732__dfc_wire_68_113 = firrtl.instance dup732 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD733_clock, %ADD733_reset, %ADD733__dfc_wire_98, %ADD733_const_fix_32_0_1__0000000000000080_102,  %ADD733__dfc_wire_100 = firrtl.instance ADD733 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL734_clock, %MUL734_reset, %MUL734_const_fix_32_0_1__0000000000000235_108, %MUL734__dfc_wire_104,  %MUL734__dfc_wire_107 = firrtl.instance MUL734 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL735_clock, %MUL735_reset, %MUL735_const_fix_32_0_1__0000000000000235_108, %MUL735__dfc_wire_104,  %MUL735__dfc_wire_107 = firrtl.instance MUL735 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup736_clock, %dup736_reset, %dup736__dfc_wire_84,  %dup736__dfc_wire_68_105, %dup736__dfc_wire_68_113 = firrtl.instance dup736 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB737_clock, %SUB737_reset, %SUB737__dfc_wire_72_122, %SUB737__dfc_wire_118,  %SUB737__dfc_wire_121 = firrtl.instance SUB737 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL738_clock, %MUL738_reset, %MUL738_const_fix_32_0_1__0000000000000235_108, %MUL738__dfc_wire_104,  %MUL738__dfc_wire_107 = firrtl.instance MUL738 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB739_clock, %SUB739_reset, %SUB739__dfc_wire_72_122, %SUB739__dfc_wire_118,  %SUB739__dfc_wire_121 = firrtl.instance SUB739 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup740_clock, %dup740_reset, %dup740__dfc_wire_84,  %dup740__dfc_wire_68_105, %dup740__dfc_wire_68_113 = firrtl.instance dup740 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup741_clock, %dup741_reset, %dup741__dfc_wire_84,  %dup741__dfc_wire_68_105, %dup741__dfc_wire_68_113 = firrtl.instance dup741 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD742_clock, %ADD742_reset, %ADD742__dfc_wire_98, %ADD742_const_fix_32_0_1__0000000000000080_102,  %ADD742__dfc_wire_100 = firrtl.instance ADD742 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB743_clock, %SUB743_reset, %SUB743__dfc_wire_72_122, %SUB743__dfc_wire_118,  %SUB743__dfc_wire_121 = firrtl.instance SUB743 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup744_clock, %dup744_reset, %dup744__dfc_wire_84,  %dup744__dfc_wire_68_105, %dup744__dfc_wire_68_113 = firrtl.instance dup744 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup745_clock, %dup745_reset, %dup745__dfc_wire_84,  %dup745__dfc_wire_68_105, %dup745__dfc_wire_68_113 = firrtl.instance dup745 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD746_clock, %ADD746_reset, %ADD746__dfc_wire_98, %ADD746_const_fix_32_0_1__0000000000000080_102,  %ADD746__dfc_wire_100 = firrtl.instance ADD746 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL747_clock, %MUL747_reset, %MUL747_const_fix_32_0_1__0000000000000235_108, %MUL747__dfc_wire_104,  %MUL747__dfc_wire_107 = firrtl.instance MUL747 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %MUL748_clock, %MUL748_reset, %MUL748_const_fix_32_0_1__0000000000000235_108, %MUL748__dfc_wire_104,  %MUL748__dfc_wire_107 = firrtl.instance MUL748 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup749_clock, %dup749_reset, %dup749__dfc_wire_84,  %dup749__dfc_wire_68_105, %dup749__dfc_wire_68_113 = firrtl.instance dup749 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB750_clock, %SUB750_reset, %SUB750__dfc_wire_72_122, %SUB750__dfc_wire_118,  %SUB750__dfc_wire_121 = firrtl.instance SUB750 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL751_clock, %MUL751_reset, %MUL751_const_fix_32_0_1__0000000000000235_108, %MUL751__dfc_wire_104,  %MUL751__dfc_wire_107 = firrtl.instance MUL751 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD752_clock, %ADD752_reset, %ADD752__dfc_wire_98, %ADD752_const_fix_32_0_1__0000000000000080_102,  %ADD752__dfc_wire_100 = firrtl.instance ADD752 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup753_clock, %dup753_reset, %dup753__dfc_wire_84,  %dup753__dfc_wire_68_105, %dup753__dfc_wire_68_113 = firrtl.instance dup753 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup754_clock, %dup754_reset, %dup754__dfc_wire_84,  %dup754__dfc_wire_68_105, %dup754__dfc_wire_68_113 = firrtl.instance dup754 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD755_clock, %ADD755_reset, %ADD755__dfc_wire_98, %ADD755_const_fix_32_0_1__0000000000000080_102,  %ADD755__dfc_wire_100 = firrtl.instance ADD755 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB756_clock, %SUB756_reset, %SUB756__dfc_wire_72_122, %SUB756__dfc_wire_118,  %SUB756__dfc_wire_121 = firrtl.instance SUB756 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup757_clock, %dup757_reset, %dup757__dfc_wire_84,  %dup757__dfc_wire_68_105, %dup757__dfc_wire_68_113 = firrtl.instance dup757 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup758_clock, %dup758_reset, %dup758__dfc_wire_84,  %dup758__dfc_wire_68_105, %dup758__dfc_wire_68_113 = firrtl.instance dup758 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD759_clock, %ADD759_reset, %ADD759__dfc_wire_98, %ADD759_const_fix_32_0_1__0000000000000080_102,  %ADD759__dfc_wire_100 = firrtl.instance ADD759 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB760_clock, %SUB760_reset, %SUB760__dfc_wire_72_122, %SUB760__dfc_wire_118,  %SUB760__dfc_wire_121 = firrtl.instance SUB760 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup761_clock, %dup761_reset, %dup761__dfc_wire_84,  %dup761__dfc_wire_68_105, %dup761__dfc_wire_68_113 = firrtl.instance dup761 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup762_clock, %dup762_reset, %dup762__dfc_wire_84,  %dup762__dfc_wire_68_105, %dup762__dfc_wire_68_113 = firrtl.instance dup762 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD763_clock, %ADD763_reset, %ADD763__dfc_wire_98, %ADD763_const_fix_32_0_1__0000000000000080_102,  %ADD763__dfc_wire_100 = firrtl.instance ADD763 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB764_clock, %SUB764_reset, %SUB764__dfc_wire_72_122, %SUB764__dfc_wire_118,  %SUB764__dfc_wire_121 = firrtl.instance SUB764 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup765_clock, %dup765_reset, %dup765__dfc_wire_84,  %dup765__dfc_wire_68_105, %dup765__dfc_wire_68_113 = firrtl.instance dup765 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup766_clock, %dup766_reset, %dup766__dfc_wire_84,  %dup766__dfc_wire_68_105, %dup766__dfc_wire_68_113 = firrtl.instance dup766 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD767_clock, %ADD767_reset, %ADD767__dfc_wire_98, %ADD767_const_fix_32_0_1__0000000000000080_102,  %ADD767__dfc_wire_100 = firrtl.instance ADD767 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB768_clock, %SUB768_reset, %SUB768__dfc_wire_72_122, %SUB768__dfc_wire_118,  %SUB768__dfc_wire_121 = firrtl.instance SUB768 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup769_clock, %dup769_reset, %dup769__dfc_wire_84,  %dup769__dfc_wire_68_105, %dup769__dfc_wire_68_113 = firrtl.instance dup769 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup770_clock, %dup770_reset, %dup770__dfc_wire_84,  %dup770__dfc_wire_68_105, %dup770__dfc_wire_68_113 = firrtl.instance dup770 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD771_clock, %ADD771_reset, %ADD771__dfc_wire_98, %ADD771_const_fix_32_0_1__0000000000000080_102,  %ADD771__dfc_wire_100 = firrtl.instance ADD771 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL772_clock, %MUL772_reset, %MUL772_const_fix_32_0_1__0000000000000235_108, %MUL772__dfc_wire_104,  %MUL772__dfc_wire_107 = firrtl.instance MUL772 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD773_clock, %ADD773_reset, %ADD773__dfc_wire_98, %ADD773_const_fix_32_0_1__0000000000000080_102,  %ADD773__dfc_wire_100 = firrtl.instance ADD773 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8774_clock, %SHR8774_reset, %SHR8774__dfc_wire_213,  %SHR8774__dfc_wire_216 = firrtl.instance SHR8774 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %SUB775_clock, %SUB775_reset, %SUB775__dfc_wire_72_122, %SUB775__dfc_wire_118,  %SUB775__dfc_wire_121 = firrtl.instance SUB775 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL776_clock, %MUL776_reset, %MUL776_const_fix_32_0_1__0000000000000235_108, %MUL776__dfc_wire_104,  %MUL776__dfc_wire_107 = firrtl.instance MUL776 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD777_clock, %ADD777_reset, %ADD777__dfc_wire_98, %ADD777_const_fix_32_0_1__0000000000000080_102,  %ADD777__dfc_wire_100 = firrtl.instance ADD777 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8778_clock, %SHR8778_reset, %SHR8778__dfc_wire_213,  %SHR8778__dfc_wire_216 = firrtl.instance SHR8778 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %dup779_clock, %dup779_reset, %dup779__dfc_wire_84,  %dup779__dfc_wire_68_105, %dup779__dfc_wire_68_113 = firrtl.instance dup779 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup780_clock, %dup780_reset, %dup780__dfc_wire_84,  %dup780__dfc_wire_68_105, %dup780__dfc_wire_68_113 = firrtl.instance dup780 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD781_clock, %ADD781_reset, %ADD781__dfc_wire_98, %ADD781_const_fix_32_0_1__0000000000000080_102,  %ADD781__dfc_wire_100 = firrtl.instance ADD781 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8782_clock, %SHR8782_reset, %SHR8782__dfc_wire_213,  %SHR8782__dfc_wire_216 = firrtl.instance SHR8782 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST783_clock, %CAST783_reset, %CAST783__dfc_wire_234,  %CAST783__dfc_wire_236 = firrtl.instance CAST783 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup784_clock, %dup784_reset, %dup784__dfc_wire_84,  %dup784__dfc_wire_68_105, %dup784__dfc_wire_68_113 = firrtl.instance dup784 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup785_clock, %dup785_reset, %dup785__dfc_wire_84,  %dup785__dfc_wire_68_105, %dup785__dfc_wire_68_113 = firrtl.instance dup785 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD786_clock, %ADD786_reset, %ADD786__dfc_wire_98, %ADD786_const_fix_32_0_1__0000000000000080_102,  %ADD786__dfc_wire_100 = firrtl.instance ADD786 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8787_clock, %SHR8787_reset, %SHR8787__dfc_wire_213,  %SHR8787__dfc_wire_216 = firrtl.instance SHR8787 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST788_clock, %CAST788_reset, %CAST788__dfc_wire_234,  %CAST788__dfc_wire_236 = firrtl.instance CAST788 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup789_clock, %dup789_reset, %dup789__dfc_wire_84,  %dup789__dfc_wire_68_105, %dup789__dfc_wire_68_113 = firrtl.instance dup789 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup790_clock, %dup790_reset, %dup790__dfc_wire_84,  %dup790__dfc_wire_68_105, %dup790__dfc_wire_68_113 = firrtl.instance dup790 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD791_clock, %ADD791_reset, %ADD791__dfc_wire_98, %ADD791_const_fix_32_0_1__0000000000000080_102,  %ADD791__dfc_wire_100 = firrtl.instance ADD791 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8792_clock, %SHR8792_reset, %SHR8792__dfc_wire_213,  %SHR8792__dfc_wire_216 = firrtl.instance SHR8792 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST793_clock, %CAST793_reset, %CAST793__dfc_wire_234,  %CAST793__dfc_wire_236 = firrtl.instance CAST793 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup794_clock, %dup794_reset, %dup794__dfc_wire_84,  %dup794__dfc_wire_68_105, %dup794__dfc_wire_68_113 = firrtl.instance dup794 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup795_clock, %dup795_reset, %dup795__dfc_wire_84,  %dup795__dfc_wire_68_105, %dup795__dfc_wire_68_113 = firrtl.instance dup795 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD796_clock, %ADD796_reset, %ADD796__dfc_wire_98, %ADD796_const_fix_32_0_1__0000000000000080_102,  %ADD796__dfc_wire_100 = firrtl.instance ADD796 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8797_clock, %SHR8797_reset, %SHR8797__dfc_wire_213,  %SHR8797__dfc_wire_216 = firrtl.instance SHR8797 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST798_clock, %CAST798_reset, %CAST798__dfc_wire_234,  %CAST798__dfc_wire_236 = firrtl.instance CAST798 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB799_clock, %SUB799_reset, %SUB799__dfc_wire_72_122, %SUB799__dfc_wire_118,  %SUB799__dfc_wire_121 = firrtl.instance SUB799 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8800_clock, %SHR8800_reset, %SHR8800__dfc_wire_213,  %SHR8800__dfc_wire_216 = firrtl.instance SHR8800 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST801_clock, %CAST801_reset, %CAST801__dfc_wire_234,  %CAST801__dfc_wire_236 = firrtl.instance CAST801 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB802_clock, %SUB802_reset, %SUB802__dfc_wire_72_122, %SUB802__dfc_wire_118,  %SUB802__dfc_wire_121 = firrtl.instance SUB802 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8803_clock, %SHR8803_reset, %SHR8803__dfc_wire_213,  %SHR8803__dfc_wire_216 = firrtl.instance SHR8803 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST804_clock, %CAST804_reset, %CAST804__dfc_wire_234,  %CAST804__dfc_wire_236 = firrtl.instance CAST804 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB805_clock, %SUB805_reset, %SUB805__dfc_wire_72_122, %SUB805__dfc_wire_118,  %SUB805__dfc_wire_121 = firrtl.instance SUB805 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8806_clock, %SHR8806_reset, %SHR8806__dfc_wire_213,  %SHR8806__dfc_wire_216 = firrtl.instance SHR8806 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST807_clock, %CAST807_reset, %CAST807__dfc_wire_234,  %CAST807__dfc_wire_236 = firrtl.instance CAST807 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB808_clock, %SUB808_reset, %SUB808__dfc_wire_72_122, %SUB808__dfc_wire_118,  %SUB808__dfc_wire_121 = firrtl.instance SUB808 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR8809_clock, %SHR8809_reset, %SHR8809__dfc_wire_213,  %SHR8809__dfc_wire_216 = firrtl.instance SHR8809 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %CAST810_clock, %CAST810_reset, %CAST810__dfc_wire_234,  %CAST810__dfc_wire_236 = firrtl.instance CAST810 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %CAST811_clock, %CAST811_reset, %CAST811__dfc_wire_4,  %CAST811__dfc_wire_73 = firrtl.instance CAST811 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL8812_clock, %SHL8812_reset, %SHL8812__dfc_wire_1921,  %SHL8812__dfc_wire_1923 = firrtl.instance SHL8812 @SHL8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1921 : !firrtl.sint<32>, out _dfc_wire_1923 : !firrtl.sint<32> )
    %CAST813_clock, %CAST813_reset, %CAST813__dfc_wire_4,  %CAST813__dfc_wire_73 = firrtl.instance CAST813 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST814_clock, %CAST814_reset, %CAST814__dfc_wire_4,  %CAST814__dfc_wire_73 = firrtl.instance CAST814 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST815_clock, %CAST815_reset, %CAST815__dfc_wire_4,  %CAST815__dfc_wire_73 = firrtl.instance CAST815 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST816_clock, %CAST816_reset, %CAST816__dfc_wire_4,  %CAST816__dfc_wire_73 = firrtl.instance CAST816 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST817_clock, %CAST817_reset, %CAST817__dfc_wire_4,  %CAST817__dfc_wire_73 = firrtl.instance CAST817 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST818_clock, %CAST818_reset, %CAST818__dfc_wire_4,  %CAST818__dfc_wire_73 = firrtl.instance CAST818 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST819_clock, %CAST819_reset, %CAST819__dfc_wire_4,  %CAST819__dfc_wire_73 = firrtl.instance CAST819 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL8820_clock, %SHL8820_reset, %SHL8820__dfc_wire_1921,  %SHL8820__dfc_wire_1923 = firrtl.instance SHL8820 @SHL8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1921 : !firrtl.sint<32>, out _dfc_wire_1923 : !firrtl.sint<32> )
    %dup821_clock, %dup821_reset, %dup821_const_fix_32_0_1__0000000000002000,  %dup821_const_fix_32_0_1__0000000000002000_1950, %dup821_const_fix_32_0_1__0000000000002000_2314, %dup821_const_fix_32_0_1__0000000000002000_2678, %dup821_const_fix_32_0_1__0000000000002000_3042, %dup821_const_fix_32_0_1__0000000000002000_3406, %dup821_const_fix_32_0_1__0000000000002000_3770, %dup821_const_fix_32_0_1__0000000000002000_4134, %dup821_const_fix_32_0_1__0000000000002000_4498 = firrtl.instance dup821 @dup_1x8(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000002000 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000002000_1950 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000002000_2314 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000002000_2678 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000002000_3042 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000002000_3406 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000002000_3770 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000002000_4134 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000002000_4498 : !firrtl.sint<32> )
    %ADD822_clock, %ADD822_reset, %ADD822__dfc_wire_98, %ADD822_const_fix_32_0_1__0000000000000080_102,  %ADD822__dfc_wire_100 = firrtl.instance ADD822 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup823_clock, %dup823_reset, %dup823__dfc_wire_84,  %dup823__dfc_wire_68_105, %dup823__dfc_wire_68_113 = firrtl.instance dup823 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup824_clock, %dup824_reset, %dup824__dfc_wire_84,  %dup824__dfc_wire_68_105, %dup824__dfc_wire_68_113 = firrtl.instance dup824 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD825_clock, %ADD825_reset, %ADD825__dfc_wire_98, %ADD825_const_fix_32_0_1__0000000000000080_102,  %ADD825__dfc_wire_100 = firrtl.instance ADD825 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL826_clock, %MUL826_reset, %MUL826_const_fix_32_0_1__0000000000000235_108, %MUL826__dfc_wire_104,  %MUL826__dfc_wire_107 = firrtl.instance MUL826 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup827_clock, %dup827_reset, %dup827_const_fix_32_0_1__0000000000000004,  %dup827_const_fix_32_0_1__0000000000000004_1960, %dup827_const_fix_32_0_1__0000000000000004_1988, %dup827_const_fix_32_0_1__0000000000000004_2024, %dup827_const_fix_32_0_1__0000000000000004_2324, %dup827_const_fix_32_0_1__0000000000000004_2352, %dup827_const_fix_32_0_1__0000000000000004_2388, %dup827_const_fix_32_0_1__0000000000000004_2688, %dup827_const_fix_32_0_1__0000000000000004_2716, %dup827_const_fix_32_0_1__0000000000000004_2752, %dup827_const_fix_32_0_1__0000000000000004_3052, %dup827_const_fix_32_0_1__0000000000000004_3080, %dup827_const_fix_32_0_1__0000000000000004_3116, %dup827_const_fix_32_0_1__0000000000000004_3416, %dup827_const_fix_32_0_1__0000000000000004_3444, %dup827_const_fix_32_0_1__0000000000000004_3480, %dup827_const_fix_32_0_1__0000000000000004_3780, %dup827_const_fix_32_0_1__0000000000000004_3808, %dup827_const_fix_32_0_1__0000000000000004_3844, %dup827_const_fix_32_0_1__0000000000000004_4144, %dup827_const_fix_32_0_1__0000000000000004_4172, %dup827_const_fix_32_0_1__0000000000000004_4208, %dup827_const_fix_32_0_1__0000000000000004_4508, %dup827_const_fix_32_0_1__0000000000000004_4536, %dup827_const_fix_32_0_1__0000000000000004_4572 = firrtl.instance dup827 @dup_1x24(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000004 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_1960 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_1988 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_2024 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_2324 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_2352 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_2388 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_2688 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_2716 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_2752 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_3052 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_3080 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_3116 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_3416 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_3444 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_3480 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_3780 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_3808 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_3844 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_4144 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_4172 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_4208 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_4508 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_4536 : !firrtl.sint<32>, out const_fix_32_0_1__0000000000000004_4572 : !firrtl.sint<32> )
    %ADD828_clock, %ADD828_reset, %ADD828__dfc_wire_98, %ADD828_const_fix_32_0_1__0000000000000080_102,  %ADD828__dfc_wire_100 = firrtl.instance ADD828 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL829_clock, %MUL829_reset, %MUL829_const_fix_32_0_1__0000000000000235_108, %MUL829__dfc_wire_104,  %MUL829__dfc_wire_107 = firrtl.instance MUL829 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup830_clock, %dup830_reset, %dup830__dfc_wire_84,  %dup830__dfc_wire_68_105, %dup830__dfc_wire_68_113 = firrtl.instance dup830 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD831_clock, %ADD831_reset, %ADD831__dfc_wire_98, %ADD831_const_fix_32_0_1__0000000000000080_102,  %ADD831__dfc_wire_100 = firrtl.instance ADD831 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR3832_clock, %SHR3832_reset, %SHR3832__dfc_wire_1965,  %SHR3832__dfc_wire_1968 = firrtl.instance SHR3832 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL833_clock, %MUL833_reset, %MUL833_const_fix_32_0_1__0000000000000235_108, %MUL833__dfc_wire_104,  %MUL833__dfc_wire_107 = firrtl.instance MUL833 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB834_clock, %SUB834_reset, %SUB834__dfc_wire_72_122, %SUB834__dfc_wire_118,  %SUB834__dfc_wire_121 = firrtl.instance SUB834 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR3835_clock, %SHR3835_reset, %SHR3835__dfc_wire_1965,  %SHR3835__dfc_wire_1968 = firrtl.instance SHR3835 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup836_clock, %dup836_reset, %dup836__dfc_wire_84,  %dup836__dfc_wire_68_105, %dup836__dfc_wire_68_113 = firrtl.instance dup836 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup837_clock, %dup837_reset, %dup837__dfc_wire_84,  %dup837__dfc_wire_68_105, %dup837__dfc_wire_68_113 = firrtl.instance dup837 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD838_clock, %ADD838_reset, %ADD838__dfc_wire_98, %ADD838_const_fix_32_0_1__0000000000000080_102,  %ADD838__dfc_wire_100 = firrtl.instance ADD838 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL839_clock, %MUL839_reset, %MUL839_const_fix_32_0_1__0000000000000235_108, %MUL839__dfc_wire_104,  %MUL839__dfc_wire_107 = firrtl.instance MUL839 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD840_clock, %ADD840_reset, %ADD840__dfc_wire_98, %ADD840_const_fix_32_0_1__0000000000000080_102,  %ADD840__dfc_wire_100 = firrtl.instance ADD840 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL841_clock, %MUL841_reset, %MUL841_const_fix_32_0_1__0000000000000235_108, %MUL841__dfc_wire_104,  %MUL841__dfc_wire_107 = firrtl.instance MUL841 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup842_clock, %dup842_reset, %dup842__dfc_wire_84,  %dup842__dfc_wire_68_105, %dup842__dfc_wire_68_113 = firrtl.instance dup842 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB843_clock, %SUB843_reset, %SUB843__dfc_wire_72_122, %SUB843__dfc_wire_118,  %SUB843__dfc_wire_121 = firrtl.instance SUB843 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR3844_clock, %SHR3844_reset, %SHR3844__dfc_wire_1965,  %SHR3844__dfc_wire_1968 = firrtl.instance SHR3844 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL845_clock, %MUL845_reset, %MUL845_const_fix_32_0_1__0000000000000235_108, %MUL845__dfc_wire_104,  %MUL845__dfc_wire_107 = firrtl.instance MUL845 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB846_clock, %SUB846_reset, %SUB846__dfc_wire_72_122, %SUB846__dfc_wire_118,  %SUB846__dfc_wire_121 = firrtl.instance SUB846 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR3847_clock, %SHR3847_reset, %SHR3847__dfc_wire_1965,  %SHR3847__dfc_wire_1968 = firrtl.instance SHR3847 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup848_clock, %dup848_reset, %dup848__dfc_wire_84,  %dup848__dfc_wire_68_105, %dup848__dfc_wire_68_113 = firrtl.instance dup848 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup849_clock, %dup849_reset, %dup849__dfc_wire_84,  %dup849__dfc_wire_68_105, %dup849__dfc_wire_68_113 = firrtl.instance dup849 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD850_clock, %ADD850_reset, %ADD850__dfc_wire_98, %ADD850_const_fix_32_0_1__0000000000000080_102,  %ADD850__dfc_wire_100 = firrtl.instance ADD850 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB851_clock, %SUB851_reset, %SUB851__dfc_wire_72_122, %SUB851__dfc_wire_118,  %SUB851__dfc_wire_121 = firrtl.instance SUB851 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup852_clock, %dup852_reset, %dup852__dfc_wire_84,  %dup852__dfc_wire_68_105, %dup852__dfc_wire_68_113 = firrtl.instance dup852 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup853_clock, %dup853_reset, %dup853__dfc_wire_84,  %dup853__dfc_wire_68_105, %dup853__dfc_wire_68_113 = firrtl.instance dup853 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD854_clock, %ADD854_reset, %ADD854__dfc_wire_98, %ADD854_const_fix_32_0_1__0000000000000080_102,  %ADD854__dfc_wire_100 = firrtl.instance ADD854 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL855_clock, %MUL855_reset, %MUL855_const_fix_32_0_1__0000000000000235_108, %MUL855__dfc_wire_104,  %MUL855__dfc_wire_107 = firrtl.instance MUL855 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD856_clock, %ADD856_reset, %ADD856__dfc_wire_98, %ADD856_const_fix_32_0_1__0000000000000080_102,  %ADD856__dfc_wire_100 = firrtl.instance ADD856 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL857_clock, %MUL857_reset, %MUL857_const_fix_32_0_1__0000000000000235_108, %MUL857__dfc_wire_104,  %MUL857__dfc_wire_107 = firrtl.instance MUL857 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup858_clock, %dup858_reset, %dup858__dfc_wire_84,  %dup858__dfc_wire_68_105, %dup858__dfc_wire_68_113 = firrtl.instance dup858 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB859_clock, %SUB859_reset, %SUB859__dfc_wire_72_122, %SUB859__dfc_wire_118,  %SUB859__dfc_wire_121 = firrtl.instance SUB859 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR3860_clock, %SHR3860_reset, %SHR3860__dfc_wire_1965,  %SHR3860__dfc_wire_1968 = firrtl.instance SHR3860 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL861_clock, %MUL861_reset, %MUL861_const_fix_32_0_1__0000000000000235_108, %MUL861__dfc_wire_104,  %MUL861__dfc_wire_107 = firrtl.instance MUL861 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD862_clock, %ADD862_reset, %ADD862__dfc_wire_98, %ADD862_const_fix_32_0_1__0000000000000080_102,  %ADD862__dfc_wire_100 = firrtl.instance ADD862 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR3863_clock, %SHR3863_reset, %SHR3863__dfc_wire_1965,  %SHR3863__dfc_wire_1968 = firrtl.instance SHR3863 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup864_clock, %dup864_reset, %dup864__dfc_wire_84,  %dup864__dfc_wire_68_105, %dup864__dfc_wire_68_113 = firrtl.instance dup864 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup865_clock, %dup865_reset, %dup865__dfc_wire_84,  %dup865__dfc_wire_68_105, %dup865__dfc_wire_68_113 = firrtl.instance dup865 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD866_clock, %ADD866_reset, %ADD866__dfc_wire_98, %ADD866_const_fix_32_0_1__0000000000000080_102,  %ADD866__dfc_wire_100 = firrtl.instance ADD866 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB867_clock, %SUB867_reset, %SUB867__dfc_wire_72_122, %SUB867__dfc_wire_118,  %SUB867__dfc_wire_121 = firrtl.instance SUB867 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup868_clock, %dup868_reset, %dup868__dfc_wire_84,  %dup868__dfc_wire_68_105, %dup868__dfc_wire_68_113 = firrtl.instance dup868 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup869_clock, %dup869_reset, %dup869__dfc_wire_84,  %dup869__dfc_wire_68_105, %dup869__dfc_wire_68_113 = firrtl.instance dup869 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD870_clock, %ADD870_reset, %ADD870__dfc_wire_98, %ADD870_const_fix_32_0_1__0000000000000080_102,  %ADD870__dfc_wire_100 = firrtl.instance ADD870 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB871_clock, %SUB871_reset, %SUB871__dfc_wire_72_122, %SUB871__dfc_wire_118,  %SUB871__dfc_wire_121 = firrtl.instance SUB871 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup872_clock, %dup872_reset, %dup872__dfc_wire_84,  %dup872__dfc_wire_68_105, %dup872__dfc_wire_68_113 = firrtl.instance dup872 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup873_clock, %dup873_reset, %dup873__dfc_wire_84,  %dup873__dfc_wire_68_105, %dup873__dfc_wire_68_113 = firrtl.instance dup873 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD874_clock, %ADD874_reset, %ADD874__dfc_wire_98, %ADD874_const_fix_32_0_1__0000000000000080_102,  %ADD874__dfc_wire_100 = firrtl.instance ADD874 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB875_clock, %SUB875_reset, %SUB875__dfc_wire_72_122, %SUB875__dfc_wire_118,  %SUB875__dfc_wire_121 = firrtl.instance SUB875 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup876_clock, %dup876_reset, %dup876__dfc_wire_84,  %dup876__dfc_wire_68_105, %dup876__dfc_wire_68_113 = firrtl.instance dup876 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup877_clock, %dup877_reset, %dup877__dfc_wire_84,  %dup877__dfc_wire_68_105, %dup877__dfc_wire_68_113 = firrtl.instance dup877 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD878_clock, %ADD878_reset, %ADD878__dfc_wire_98, %ADD878_const_fix_32_0_1__0000000000000080_102,  %ADD878__dfc_wire_100 = firrtl.instance ADD878 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB879_clock, %SUB879_reset, %SUB879__dfc_wire_72_122, %SUB879__dfc_wire_118,  %SUB879__dfc_wire_121 = firrtl.instance SUB879 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup880_clock, %dup880_reset, %dup880__dfc_wire_84,  %dup880__dfc_wire_68_105, %dup880__dfc_wire_68_113 = firrtl.instance dup880 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup881_clock, %dup881_reset, %dup881__dfc_wire_84,  %dup881__dfc_wire_68_105, %dup881__dfc_wire_68_113 = firrtl.instance dup881 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD882_clock, %ADD882_reset, %ADD882__dfc_wire_98, %ADD882_const_fix_32_0_1__0000000000000080_102,  %ADD882__dfc_wire_100 = firrtl.instance ADD882 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL883_clock, %MUL883_reset, %MUL883_const_fix_32_0_1__0000000000000235_108, %MUL883__dfc_wire_104,  %MUL883__dfc_wire_107 = firrtl.instance MUL883 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD884_clock, %ADD884_reset, %ADD884__dfc_wire_98, %ADD884_const_fix_32_0_1__0000000000000080_102,  %ADD884__dfc_wire_100 = firrtl.instance ADD884 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8885_clock, %SHR8885_reset, %SHR8885__dfc_wire_213,  %SHR8885__dfc_wire_216 = firrtl.instance SHR8885 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %SUB886_clock, %SUB886_reset, %SUB886__dfc_wire_72_122, %SUB886__dfc_wire_118,  %SUB886__dfc_wire_121 = firrtl.instance SUB886 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL887_clock, %MUL887_reset, %MUL887_const_fix_32_0_1__0000000000000235_108, %MUL887__dfc_wire_104,  %MUL887__dfc_wire_107 = firrtl.instance MUL887 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD888_clock, %ADD888_reset, %ADD888__dfc_wire_98, %ADD888_const_fix_32_0_1__0000000000000080_102,  %ADD888__dfc_wire_100 = firrtl.instance ADD888 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR8889_clock, %SHR8889_reset, %SHR8889__dfc_wire_213,  %SHR8889__dfc_wire_216 = firrtl.instance SHR8889 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %dup890_clock, %dup890_reset, %dup890__dfc_wire_84,  %dup890__dfc_wire_68_105, %dup890__dfc_wire_68_113 = firrtl.instance dup890 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup891_clock, %dup891_reset, %dup891__dfc_wire_84,  %dup891__dfc_wire_68_105, %dup891__dfc_wire_68_113 = firrtl.instance dup891 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD892_clock, %ADD892_reset, %ADD892__dfc_wire_98, %ADD892_const_fix_32_0_1__0000000000000080_102,  %ADD892__dfc_wire_100 = firrtl.instance ADD892 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR14893_clock, %SHR14893_reset, %SHR14893__dfc_wire_2100,  %SHR14893__dfc_wire_2103 = firrtl.instance SHR14893 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup894_clock, %dup894_reset, %dup894__dfc_wire_2103,  %dup894__dfc_wire_2103_2106, %dup894__dfc_wire_2103_2110, %dup894__dfc_wire_2103_2113 = firrtl.instance dup894 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %dup895_clock, %dup895_reset, %dup895_const_fix_32_0_1__00000000000000ff,  %dup895_const_fix_32_0_1__00000000000000ff_2107, %dup895_const_fix_32_0_1__00000000000000ff_2111, %dup895_const_fix_32_0_1__00000000000000ff_2129, %dup895_const_fix_32_0_1__00000000000000ff_2133, %dup895_const_fix_32_0_1__00000000000000ff_2151, %dup895_const_fix_32_0_1__00000000000000ff_2155, %dup895_const_fix_32_0_1__00000000000000ff_2173, %dup895_const_fix_32_0_1__00000000000000ff_2177, %dup895_const_fix_32_0_1__00000000000000ff_2195, %dup895_const_fix_32_0_1__00000000000000ff_2199, %dup895_const_fix_32_0_1__00000000000000ff_2217, %dup895_const_fix_32_0_1__00000000000000ff_2221, %dup895_const_fix_32_0_1__00000000000000ff_2239, %dup895_const_fix_32_0_1__00000000000000ff_2243, %dup895_const_fix_32_0_1__00000000000000ff_2261, %dup895_const_fix_32_0_1__00000000000000ff_2265, %dup895_const_fix_32_0_1__00000000000000ff_2471, %dup895_const_fix_32_0_1__00000000000000ff_2475, %dup895_const_fix_32_0_1__00000000000000ff_2493, %dup895_const_fix_32_0_1__00000000000000ff_2497, %dup895_const_fix_32_0_1__00000000000000ff_2515, %dup895_const_fix_32_0_1__00000000000000ff_2519, %dup895_const_fix_32_0_1__00000000000000ff_2537, %dup895_const_fix_32_0_1__00000000000000ff_2541, %dup895_const_fix_32_0_1__00000000000000ff_2559, %dup895_const_fix_32_0_1__00000000000000ff_2563, %dup895_const_fix_32_0_1__00000000000000ff_2581, %dup895_const_fix_32_0_1__00000000000000ff_2585, %dup895_const_fix_32_0_1__00000000000000ff_2603, %dup895_const_fix_32_0_1__00000000000000ff_2607, %dup895_const_fix_32_0_1__00000000000000ff_2625, %dup895_const_fix_32_0_1__00000000000000ff_2629, %dup895_const_fix_32_0_1__00000000000000ff_2835, %dup895_const_fix_32_0_1__00000000000000ff_2839, %dup895_const_fix_32_0_1__00000000000000ff_2857, %dup895_const_fix_32_0_1__00000000000000ff_2861, %dup895_const_fix_32_0_1__00000000000000ff_2879, %dup895_const_fix_32_0_1__00000000000000ff_2883, %dup895_const_fix_32_0_1__00000000000000ff_2901, %dup895_const_fix_32_0_1__00000000000000ff_2905, %dup895_const_fix_32_0_1__00000000000000ff_2923, %dup895_const_fix_32_0_1__00000000000000ff_2927, %dup895_const_fix_32_0_1__00000000000000ff_2945, %dup895_const_fix_32_0_1__00000000000000ff_2949, %dup895_const_fix_32_0_1__00000000000000ff_2967, %dup895_const_fix_32_0_1__00000000000000ff_2971, %dup895_const_fix_32_0_1__00000000000000ff_2989, %dup895_const_fix_32_0_1__00000000000000ff_2993, %dup895_const_fix_32_0_1__00000000000000ff_3199, %dup895_const_fix_32_0_1__00000000000000ff_3203, %dup895_const_fix_32_0_1__00000000000000ff_3221, %dup895_const_fix_32_0_1__00000000000000ff_3225, %dup895_const_fix_32_0_1__00000000000000ff_3243, %dup895_const_fix_32_0_1__00000000000000ff_3247, %dup895_const_fix_32_0_1__00000000000000ff_3265, %dup895_const_fix_32_0_1__00000000000000ff_3269, %dup895_const_fix_32_0_1__00000000000000ff_3287, %dup895_const_fix_32_0_1__00000000000000ff_3291, %dup895_const_fix_32_0_1__00000000000000ff_3309, %dup895_const_fix_32_0_1__00000000000000ff_3313, %dup895_const_fix_32_0_1__00000000000000ff_3331, %dup895_const_fix_32_0_1__00000000000000ff_3335, %dup895_const_fix_32_0_1__00000000000000ff_3353, %dup895_const_fix_32_0_1__00000000000000ff_3357, %dup895_const_fix_32_0_1__00000000000000ff_3563, %dup895_const_fix_32_0_1__00000000000000ff_3567, %dup895_const_fix_32_0_1__00000000000000ff_3585, %dup895_const_fix_32_0_1__00000000000000ff_3589, %dup895_const_fix_32_0_1__00000000000000ff_3607, %dup895_const_fix_32_0_1__00000000000000ff_3611, %dup895_const_fix_32_0_1__00000000000000ff_3629, %dup895_const_fix_32_0_1__00000000000000ff_3633, %dup895_const_fix_32_0_1__00000000000000ff_3651, %dup895_const_fix_32_0_1__00000000000000ff_3655, %dup895_const_fix_32_0_1__00000000000000ff_3673, %dup895_const_fix_32_0_1__00000000000000ff_3677, %dup895_const_fix_32_0_1__00000000000000ff_3695, %dup895_const_fix_32_0_1__00000000000000ff_3699, %dup895_const_fix_32_0_1__00000000000000ff_3717, %dup895_const_fix_32_0_1__00000000000000ff_3721, %dup895_const_fix_32_0_1__00000000000000ff_3927, %dup895_const_fix_32_0_1__00000000000000ff_3931, %dup895_const_fix_32_0_1__00000000000000ff_3949, %dup895_const_fix_32_0_1__00000000000000ff_3953, %dup895_const_fix_32_0_1__00000000000000ff_3971, %dup895_const_fix_32_0_1__00000000000000ff_3975, %dup895_const_fix_32_0_1__00000000000000ff_3993, %dup895_const_fix_32_0_1__00000000000000ff_3997, %dup895_const_fix_32_0_1__00000000000000ff_4015, %dup895_const_fix_32_0_1__00000000000000ff_4019, %dup895_const_fix_32_0_1__00000000000000ff_4037, %dup895_const_fix_32_0_1__00000000000000ff_4041, %dup895_const_fix_32_0_1__00000000000000ff_4059, %dup895_const_fix_32_0_1__00000000000000ff_4063, %dup895_const_fix_32_0_1__00000000000000ff_4081, %dup895_const_fix_32_0_1__00000000000000ff_4085, %dup895_const_fix_32_0_1__00000000000000ff_4291, %dup895_const_fix_32_0_1__00000000000000ff_4295, %dup895_const_fix_32_0_1__00000000000000ff_4313, %dup895_const_fix_32_0_1__00000000000000ff_4317, %dup895_const_fix_32_0_1__00000000000000ff_4335, %dup895_const_fix_32_0_1__00000000000000ff_4339, %dup895_const_fix_32_0_1__00000000000000ff_4357, %dup895_const_fix_32_0_1__00000000000000ff_4361, %dup895_const_fix_32_0_1__00000000000000ff_4379, %dup895_const_fix_32_0_1__00000000000000ff_4383, %dup895_const_fix_32_0_1__00000000000000ff_4401, %dup895_const_fix_32_0_1__00000000000000ff_4405, %dup895_const_fix_32_0_1__00000000000000ff_4423, %dup895_const_fix_32_0_1__00000000000000ff_4427, %dup895_const_fix_32_0_1__00000000000000ff_4445, %dup895_const_fix_32_0_1__00000000000000ff_4449, %dup895_const_fix_32_0_1__00000000000000ff_4655, %dup895_const_fix_32_0_1__00000000000000ff_4659, %dup895_const_fix_32_0_1__00000000000000ff_4677, %dup895_const_fix_32_0_1__00000000000000ff_4681, %dup895_const_fix_32_0_1__00000000000000ff_4699, %dup895_const_fix_32_0_1__00000000000000ff_4703, %dup895_const_fix_32_0_1__00000000000000ff_4721, %dup895_const_fix_32_0_1__00000000000000ff_4725, %dup895_const_fix_32_0_1__00000000000000ff_4743, %dup895_const_fix_32_0_1__00000000000000ff_4747, %dup895_const_fix_32_0_1__00000000000000ff_4765, %dup895_const_fix_32_0_1__00000000000000ff_4769, %dup895_const_fix_32_0_1__00000000000000ff_4787, %dup895_const_fix_32_0_1__00000000000000ff_4791, %dup895_const_fix_32_0_1__00000000000000ff_4809, %dup895_const_fix_32_0_1__00000000000000ff_4813 = firrtl.instance dup895 @dup_1x128(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__00000000000000ff : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2129 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2133 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2151 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2155 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2173 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2177 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2195 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2199 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2217 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2221 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2239 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2243 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2261 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2265 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2471 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2475 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2493 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2497 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2515 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2519 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2537 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2541 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2559 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2563 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2581 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2585 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2603 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2607 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2625 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2629 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2835 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2839 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2857 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2861 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2879 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2883 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2901 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2905 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2923 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2927 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2945 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2949 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2967 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2971 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2989 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2993 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3199 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3203 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3221 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3225 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3243 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3247 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3265 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3269 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3287 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3291 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3309 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3313 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3331 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3335 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3353 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3357 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3563 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3567 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3585 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3589 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3607 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3611 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3629 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3633 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3651 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3655 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3673 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3677 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3695 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3699 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3717 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3721 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3927 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3931 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3949 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3953 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3971 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3975 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3993 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3997 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4015 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4019 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4037 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4041 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4059 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4063 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4081 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4085 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4291 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4295 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4313 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4317 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4335 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4339 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4357 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4361 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4379 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4383 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4401 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4405 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4423 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4427 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4445 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4449 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4655 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4659 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4677 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4681 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4699 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4703 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4721 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4725 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4743 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4747 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4765 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4769 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4787 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4791 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4809 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4813 : !firrtl.sint<32> )
    %GT896_clock, %GT896_reset, %GT896__dfc_wire_2103_2106, %GT896_const_fix_32_0_1__00000000000000ff_2107,  %GT896__dfc_wire_2105 = firrtl.instance GT896 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX897_clock, %MUX897_reset, %MUX897__dfc_wire_2105, %MUX897__dfc_wire_2103_2110, %MUX897_const_fix_32_0_1__00000000000000ff_2111,  %MUX897__dfc_wire_2108 = firrtl.instance MUX897 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %dup898_clock, %dup898_reset, %dup898_const_fix_32_0_1__00000000000000ff,  %dup898_const_fix_32_0_1__00000000000000ff_2107, %dup898_const_fix_32_0_1__00000000000000ff_2111, %dup898_const_fix_32_0_1__00000000000000ff_2129, %dup898_const_fix_32_0_1__00000000000000ff_2133, %dup898_const_fix_32_0_1__00000000000000ff_2151, %dup898_const_fix_32_0_1__00000000000000ff_2155, %dup898_const_fix_32_0_1__00000000000000ff_2173, %dup898_const_fix_32_0_1__00000000000000ff_2177, %dup898_const_fix_32_0_1__00000000000000ff_2195, %dup898_const_fix_32_0_1__00000000000000ff_2199, %dup898_const_fix_32_0_1__00000000000000ff_2217, %dup898_const_fix_32_0_1__00000000000000ff_2221, %dup898_const_fix_32_0_1__00000000000000ff_2239, %dup898_const_fix_32_0_1__00000000000000ff_2243, %dup898_const_fix_32_0_1__00000000000000ff_2261, %dup898_const_fix_32_0_1__00000000000000ff_2265, %dup898_const_fix_32_0_1__00000000000000ff_2471, %dup898_const_fix_32_0_1__00000000000000ff_2475, %dup898_const_fix_32_0_1__00000000000000ff_2493, %dup898_const_fix_32_0_1__00000000000000ff_2497, %dup898_const_fix_32_0_1__00000000000000ff_2515, %dup898_const_fix_32_0_1__00000000000000ff_2519, %dup898_const_fix_32_0_1__00000000000000ff_2537, %dup898_const_fix_32_0_1__00000000000000ff_2541, %dup898_const_fix_32_0_1__00000000000000ff_2559, %dup898_const_fix_32_0_1__00000000000000ff_2563, %dup898_const_fix_32_0_1__00000000000000ff_2581, %dup898_const_fix_32_0_1__00000000000000ff_2585, %dup898_const_fix_32_0_1__00000000000000ff_2603, %dup898_const_fix_32_0_1__00000000000000ff_2607, %dup898_const_fix_32_0_1__00000000000000ff_2625, %dup898_const_fix_32_0_1__00000000000000ff_2629, %dup898_const_fix_32_0_1__00000000000000ff_2835, %dup898_const_fix_32_0_1__00000000000000ff_2839, %dup898_const_fix_32_0_1__00000000000000ff_2857, %dup898_const_fix_32_0_1__00000000000000ff_2861, %dup898_const_fix_32_0_1__00000000000000ff_2879, %dup898_const_fix_32_0_1__00000000000000ff_2883, %dup898_const_fix_32_0_1__00000000000000ff_2901, %dup898_const_fix_32_0_1__00000000000000ff_2905, %dup898_const_fix_32_0_1__00000000000000ff_2923, %dup898_const_fix_32_0_1__00000000000000ff_2927, %dup898_const_fix_32_0_1__00000000000000ff_2945, %dup898_const_fix_32_0_1__00000000000000ff_2949, %dup898_const_fix_32_0_1__00000000000000ff_2967, %dup898_const_fix_32_0_1__00000000000000ff_2971, %dup898_const_fix_32_0_1__00000000000000ff_2989, %dup898_const_fix_32_0_1__00000000000000ff_2993, %dup898_const_fix_32_0_1__00000000000000ff_3199, %dup898_const_fix_32_0_1__00000000000000ff_3203, %dup898_const_fix_32_0_1__00000000000000ff_3221, %dup898_const_fix_32_0_1__00000000000000ff_3225, %dup898_const_fix_32_0_1__00000000000000ff_3243, %dup898_const_fix_32_0_1__00000000000000ff_3247, %dup898_const_fix_32_0_1__00000000000000ff_3265, %dup898_const_fix_32_0_1__00000000000000ff_3269, %dup898_const_fix_32_0_1__00000000000000ff_3287, %dup898_const_fix_32_0_1__00000000000000ff_3291, %dup898_const_fix_32_0_1__00000000000000ff_3309, %dup898_const_fix_32_0_1__00000000000000ff_3313, %dup898_const_fix_32_0_1__00000000000000ff_3331, %dup898_const_fix_32_0_1__00000000000000ff_3335, %dup898_const_fix_32_0_1__00000000000000ff_3353, %dup898_const_fix_32_0_1__00000000000000ff_3357, %dup898_const_fix_32_0_1__00000000000000ff_3563, %dup898_const_fix_32_0_1__00000000000000ff_3567, %dup898_const_fix_32_0_1__00000000000000ff_3585, %dup898_const_fix_32_0_1__00000000000000ff_3589, %dup898_const_fix_32_0_1__00000000000000ff_3607, %dup898_const_fix_32_0_1__00000000000000ff_3611, %dup898_const_fix_32_0_1__00000000000000ff_3629, %dup898_const_fix_32_0_1__00000000000000ff_3633, %dup898_const_fix_32_0_1__00000000000000ff_3651, %dup898_const_fix_32_0_1__00000000000000ff_3655, %dup898_const_fix_32_0_1__00000000000000ff_3673, %dup898_const_fix_32_0_1__00000000000000ff_3677, %dup898_const_fix_32_0_1__00000000000000ff_3695, %dup898_const_fix_32_0_1__00000000000000ff_3699, %dup898_const_fix_32_0_1__00000000000000ff_3717, %dup898_const_fix_32_0_1__00000000000000ff_3721, %dup898_const_fix_32_0_1__00000000000000ff_3927, %dup898_const_fix_32_0_1__00000000000000ff_3931, %dup898_const_fix_32_0_1__00000000000000ff_3949, %dup898_const_fix_32_0_1__00000000000000ff_3953, %dup898_const_fix_32_0_1__00000000000000ff_3971, %dup898_const_fix_32_0_1__00000000000000ff_3975, %dup898_const_fix_32_0_1__00000000000000ff_3993, %dup898_const_fix_32_0_1__00000000000000ff_3997, %dup898_const_fix_32_0_1__00000000000000ff_4015, %dup898_const_fix_32_0_1__00000000000000ff_4019, %dup898_const_fix_32_0_1__00000000000000ff_4037, %dup898_const_fix_32_0_1__00000000000000ff_4041, %dup898_const_fix_32_0_1__00000000000000ff_4059, %dup898_const_fix_32_0_1__00000000000000ff_4063, %dup898_const_fix_32_0_1__00000000000000ff_4081, %dup898_const_fix_32_0_1__00000000000000ff_4085, %dup898_const_fix_32_0_1__00000000000000ff_4291, %dup898_const_fix_32_0_1__00000000000000ff_4295, %dup898_const_fix_32_0_1__00000000000000ff_4313, %dup898_const_fix_32_0_1__00000000000000ff_4317, %dup898_const_fix_32_0_1__00000000000000ff_4335, %dup898_const_fix_32_0_1__00000000000000ff_4339, %dup898_const_fix_32_0_1__00000000000000ff_4357, %dup898_const_fix_32_0_1__00000000000000ff_4361, %dup898_const_fix_32_0_1__00000000000000ff_4379, %dup898_const_fix_32_0_1__00000000000000ff_4383, %dup898_const_fix_32_0_1__00000000000000ff_4401, %dup898_const_fix_32_0_1__00000000000000ff_4405, %dup898_const_fix_32_0_1__00000000000000ff_4423, %dup898_const_fix_32_0_1__00000000000000ff_4427, %dup898_const_fix_32_0_1__00000000000000ff_4445, %dup898_const_fix_32_0_1__00000000000000ff_4449, %dup898_const_fix_32_0_1__00000000000000ff_4655, %dup898_const_fix_32_0_1__00000000000000ff_4659, %dup898_const_fix_32_0_1__00000000000000ff_4677, %dup898_const_fix_32_0_1__00000000000000ff_4681, %dup898_const_fix_32_0_1__00000000000000ff_4699, %dup898_const_fix_32_0_1__00000000000000ff_4703, %dup898_const_fix_32_0_1__00000000000000ff_4721, %dup898_const_fix_32_0_1__00000000000000ff_4725, %dup898_const_fix_32_0_1__00000000000000ff_4743, %dup898_const_fix_32_0_1__00000000000000ff_4747, %dup898_const_fix_32_0_1__00000000000000ff_4765, %dup898_const_fix_32_0_1__00000000000000ff_4769, %dup898_const_fix_32_0_1__00000000000000ff_4787, %dup898_const_fix_32_0_1__00000000000000ff_4791, %dup898_const_fix_32_0_1__00000000000000ff_4809, %dup898_const_fix_32_0_1__00000000000000ff_4813 = firrtl.instance dup898 @dup_1x128(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__00000000000000ff : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2129 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2133 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2151 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2155 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2173 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2177 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2195 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2199 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2217 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2221 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2239 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2243 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2261 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2265 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2471 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2475 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2493 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2497 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2515 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2519 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2537 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2541 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2559 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2563 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2581 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2585 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2603 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2607 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2625 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2629 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2835 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2839 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2857 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2861 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2879 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2883 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2901 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2905 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2923 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2927 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2945 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2949 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2967 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2971 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2989 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_2993 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3199 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3203 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3221 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3225 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3243 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3247 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3265 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3269 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3287 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3291 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3309 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3313 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3331 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3335 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3353 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3357 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3563 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3567 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3585 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3589 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3607 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3611 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3629 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3633 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3651 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3655 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3673 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3677 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3695 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3699 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3717 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3721 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3927 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3931 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3949 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3953 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3971 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3975 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3993 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_3997 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4015 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4019 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4037 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4041 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4059 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4063 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4081 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4085 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4291 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4295 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4313 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4317 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4335 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4339 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4357 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4361 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4379 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4383 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4401 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4405 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4423 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4427 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4445 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4449 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4655 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4659 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4677 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4681 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4699 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4703 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4721 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4725 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4743 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4747 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4765 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4769 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4787 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4791 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4809 : !firrtl.sint<32>, out const_fix_32_0_1__00000000000000ff_4813 : !firrtl.sint<32> )
    %LT899_clock, %LT899_reset, %LT899__dfc_wire_2103_2113, %LT899_const_fix_32_0_1__ffffffffffffff00_2114,  %LT899__dfc_wire_2112 = firrtl.instance LT899 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX900_clock, %MUX900_reset, %MUX900__dfc_wire_2105, %MUX900__dfc_wire_2103_2110, %MUX900_const_fix_32_0_1__00000000000000ff_2111,  %MUX900__dfc_wire_2108 = firrtl.instance MUX900 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST901_clock, %CAST901_reset, %CAST901__dfc_wire_234,  %CAST901__dfc_wire_236 = firrtl.instance CAST901 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup902_clock, %dup902_reset, %dup902__dfc_wire_84,  %dup902__dfc_wire_68_105, %dup902__dfc_wire_68_113 = firrtl.instance dup902 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup903_clock, %dup903_reset, %dup903__dfc_wire_84,  %dup903__dfc_wire_68_105, %dup903__dfc_wire_68_113 = firrtl.instance dup903 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD904_clock, %ADD904_reset, %ADD904__dfc_wire_98, %ADD904_const_fix_32_0_1__0000000000000080_102,  %ADD904__dfc_wire_100 = firrtl.instance ADD904 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR14905_clock, %SHR14905_reset, %SHR14905__dfc_wire_2100,  %SHR14905__dfc_wire_2103 = firrtl.instance SHR14905 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup906_clock, %dup906_reset, %dup906__dfc_wire_2103,  %dup906__dfc_wire_2103_2106, %dup906__dfc_wire_2103_2110, %dup906__dfc_wire_2103_2113 = firrtl.instance dup906 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT907_clock, %GT907_reset, %GT907__dfc_wire_2103_2106, %GT907_const_fix_32_0_1__00000000000000ff_2107,  %GT907__dfc_wire_2105 = firrtl.instance GT907 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX908_clock, %MUX908_reset, %MUX908__dfc_wire_2105, %MUX908__dfc_wire_2103_2110, %MUX908_const_fix_32_0_1__00000000000000ff_2111,  %MUX908__dfc_wire_2108 = firrtl.instance MUX908 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT909_clock, %LT909_reset, %LT909__dfc_wire_2103_2113, %LT909_const_fix_32_0_1__ffffffffffffff00_2114,  %LT909__dfc_wire_2112 = firrtl.instance LT909 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX910_clock, %MUX910_reset, %MUX910__dfc_wire_2105, %MUX910__dfc_wire_2103_2110, %MUX910_const_fix_32_0_1__00000000000000ff_2111,  %MUX910__dfc_wire_2108 = firrtl.instance MUX910 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST911_clock, %CAST911_reset, %CAST911__dfc_wire_234,  %CAST911__dfc_wire_236 = firrtl.instance CAST911 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup912_clock, %dup912_reset, %dup912__dfc_wire_84,  %dup912__dfc_wire_68_105, %dup912__dfc_wire_68_113 = firrtl.instance dup912 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup913_clock, %dup913_reset, %dup913__dfc_wire_84,  %dup913__dfc_wire_68_105, %dup913__dfc_wire_68_113 = firrtl.instance dup913 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD914_clock, %ADD914_reset, %ADD914__dfc_wire_98, %ADD914_const_fix_32_0_1__0000000000000080_102,  %ADD914__dfc_wire_100 = firrtl.instance ADD914 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR14915_clock, %SHR14915_reset, %SHR14915__dfc_wire_2100,  %SHR14915__dfc_wire_2103 = firrtl.instance SHR14915 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup916_clock, %dup916_reset, %dup916__dfc_wire_2103,  %dup916__dfc_wire_2103_2106, %dup916__dfc_wire_2103_2110, %dup916__dfc_wire_2103_2113 = firrtl.instance dup916 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT917_clock, %GT917_reset, %GT917__dfc_wire_2103_2106, %GT917_const_fix_32_0_1__00000000000000ff_2107,  %GT917__dfc_wire_2105 = firrtl.instance GT917 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX918_clock, %MUX918_reset, %MUX918__dfc_wire_2105, %MUX918__dfc_wire_2103_2110, %MUX918_const_fix_32_0_1__00000000000000ff_2111,  %MUX918__dfc_wire_2108 = firrtl.instance MUX918 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT919_clock, %LT919_reset, %LT919__dfc_wire_2103_2113, %LT919_const_fix_32_0_1__ffffffffffffff00_2114,  %LT919__dfc_wire_2112 = firrtl.instance LT919 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX920_clock, %MUX920_reset, %MUX920__dfc_wire_2105, %MUX920__dfc_wire_2103_2110, %MUX920_const_fix_32_0_1__00000000000000ff_2111,  %MUX920__dfc_wire_2108 = firrtl.instance MUX920 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST921_clock, %CAST921_reset, %CAST921__dfc_wire_234,  %CAST921__dfc_wire_236 = firrtl.instance CAST921 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup922_clock, %dup922_reset, %dup922__dfc_wire_84,  %dup922__dfc_wire_68_105, %dup922__dfc_wire_68_113 = firrtl.instance dup922 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup923_clock, %dup923_reset, %dup923__dfc_wire_84,  %dup923__dfc_wire_68_105, %dup923__dfc_wire_68_113 = firrtl.instance dup923 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD924_clock, %ADD924_reset, %ADD924__dfc_wire_98, %ADD924_const_fix_32_0_1__0000000000000080_102,  %ADD924__dfc_wire_100 = firrtl.instance ADD924 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR14925_clock, %SHR14925_reset, %SHR14925__dfc_wire_2100,  %SHR14925__dfc_wire_2103 = firrtl.instance SHR14925 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup926_clock, %dup926_reset, %dup926__dfc_wire_2103,  %dup926__dfc_wire_2103_2106, %dup926__dfc_wire_2103_2110, %dup926__dfc_wire_2103_2113 = firrtl.instance dup926 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT927_clock, %GT927_reset, %GT927__dfc_wire_2103_2106, %GT927_const_fix_32_0_1__00000000000000ff_2107,  %GT927__dfc_wire_2105 = firrtl.instance GT927 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX928_clock, %MUX928_reset, %MUX928__dfc_wire_2105, %MUX928__dfc_wire_2103_2110, %MUX928_const_fix_32_0_1__00000000000000ff_2111,  %MUX928__dfc_wire_2108 = firrtl.instance MUX928 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT929_clock, %LT929_reset, %LT929__dfc_wire_2103_2113, %LT929_const_fix_32_0_1__ffffffffffffff00_2114,  %LT929__dfc_wire_2112 = firrtl.instance LT929 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX930_clock, %MUX930_reset, %MUX930__dfc_wire_2105, %MUX930__dfc_wire_2103_2110, %MUX930_const_fix_32_0_1__00000000000000ff_2111,  %MUX930__dfc_wire_2108 = firrtl.instance MUX930 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST931_clock, %CAST931_reset, %CAST931__dfc_wire_234,  %CAST931__dfc_wire_236 = firrtl.instance CAST931 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB932_clock, %SUB932_reset, %SUB932__dfc_wire_72_122, %SUB932__dfc_wire_118,  %SUB932__dfc_wire_121 = firrtl.instance SUB932 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR14933_clock, %SHR14933_reset, %SHR14933__dfc_wire_2100,  %SHR14933__dfc_wire_2103 = firrtl.instance SHR14933 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup934_clock, %dup934_reset, %dup934__dfc_wire_2103,  %dup934__dfc_wire_2103_2106, %dup934__dfc_wire_2103_2110, %dup934__dfc_wire_2103_2113 = firrtl.instance dup934 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT935_clock, %GT935_reset, %GT935__dfc_wire_2103_2106, %GT935_const_fix_32_0_1__00000000000000ff_2107,  %GT935__dfc_wire_2105 = firrtl.instance GT935 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX936_clock, %MUX936_reset, %MUX936__dfc_wire_2105, %MUX936__dfc_wire_2103_2110, %MUX936_const_fix_32_0_1__00000000000000ff_2111,  %MUX936__dfc_wire_2108 = firrtl.instance MUX936 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT937_clock, %LT937_reset, %LT937__dfc_wire_2103_2113, %LT937_const_fix_32_0_1__ffffffffffffff00_2114,  %LT937__dfc_wire_2112 = firrtl.instance LT937 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX938_clock, %MUX938_reset, %MUX938__dfc_wire_2105, %MUX938__dfc_wire_2103_2110, %MUX938_const_fix_32_0_1__00000000000000ff_2111,  %MUX938__dfc_wire_2108 = firrtl.instance MUX938 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST939_clock, %CAST939_reset, %CAST939__dfc_wire_234,  %CAST939__dfc_wire_236 = firrtl.instance CAST939 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB940_clock, %SUB940_reset, %SUB940__dfc_wire_72_122, %SUB940__dfc_wire_118,  %SUB940__dfc_wire_121 = firrtl.instance SUB940 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR14941_clock, %SHR14941_reset, %SHR14941__dfc_wire_2100,  %SHR14941__dfc_wire_2103 = firrtl.instance SHR14941 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup942_clock, %dup942_reset, %dup942__dfc_wire_2103,  %dup942__dfc_wire_2103_2106, %dup942__dfc_wire_2103_2110, %dup942__dfc_wire_2103_2113 = firrtl.instance dup942 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT943_clock, %GT943_reset, %GT943__dfc_wire_2103_2106, %GT943_const_fix_32_0_1__00000000000000ff_2107,  %GT943__dfc_wire_2105 = firrtl.instance GT943 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX944_clock, %MUX944_reset, %MUX944__dfc_wire_2105, %MUX944__dfc_wire_2103_2110, %MUX944_const_fix_32_0_1__00000000000000ff_2111,  %MUX944__dfc_wire_2108 = firrtl.instance MUX944 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT945_clock, %LT945_reset, %LT945__dfc_wire_2103_2113, %LT945_const_fix_32_0_1__ffffffffffffff00_2114,  %LT945__dfc_wire_2112 = firrtl.instance LT945 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX946_clock, %MUX946_reset, %MUX946__dfc_wire_2105, %MUX946__dfc_wire_2103_2110, %MUX946_const_fix_32_0_1__00000000000000ff_2111,  %MUX946__dfc_wire_2108 = firrtl.instance MUX946 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST947_clock, %CAST947_reset, %CAST947__dfc_wire_234,  %CAST947__dfc_wire_236 = firrtl.instance CAST947 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB948_clock, %SUB948_reset, %SUB948__dfc_wire_72_122, %SUB948__dfc_wire_118,  %SUB948__dfc_wire_121 = firrtl.instance SUB948 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR14949_clock, %SHR14949_reset, %SHR14949__dfc_wire_2100,  %SHR14949__dfc_wire_2103 = firrtl.instance SHR14949 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup950_clock, %dup950_reset, %dup950__dfc_wire_2103,  %dup950__dfc_wire_2103_2106, %dup950__dfc_wire_2103_2110, %dup950__dfc_wire_2103_2113 = firrtl.instance dup950 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT951_clock, %GT951_reset, %GT951__dfc_wire_2103_2106, %GT951_const_fix_32_0_1__00000000000000ff_2107,  %GT951__dfc_wire_2105 = firrtl.instance GT951 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX952_clock, %MUX952_reset, %MUX952__dfc_wire_2105, %MUX952__dfc_wire_2103_2110, %MUX952_const_fix_32_0_1__00000000000000ff_2111,  %MUX952__dfc_wire_2108 = firrtl.instance MUX952 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT953_clock, %LT953_reset, %LT953__dfc_wire_2103_2113, %LT953_const_fix_32_0_1__ffffffffffffff00_2114,  %LT953__dfc_wire_2112 = firrtl.instance LT953 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX954_clock, %MUX954_reset, %MUX954__dfc_wire_2105, %MUX954__dfc_wire_2103_2110, %MUX954_const_fix_32_0_1__00000000000000ff_2111,  %MUX954__dfc_wire_2108 = firrtl.instance MUX954 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST955_clock, %CAST955_reset, %CAST955__dfc_wire_234,  %CAST955__dfc_wire_236 = firrtl.instance CAST955 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB956_clock, %SUB956_reset, %SUB956__dfc_wire_72_122, %SUB956__dfc_wire_118,  %SUB956__dfc_wire_121 = firrtl.instance SUB956 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR14957_clock, %SHR14957_reset, %SHR14957__dfc_wire_2100,  %SHR14957__dfc_wire_2103 = firrtl.instance SHR14957 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup958_clock, %dup958_reset, %dup958__dfc_wire_2103,  %dup958__dfc_wire_2103_2106, %dup958__dfc_wire_2103_2110, %dup958__dfc_wire_2103_2113 = firrtl.instance dup958 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT959_clock, %GT959_reset, %GT959__dfc_wire_2103_2106, %GT959_const_fix_32_0_1__00000000000000ff_2107,  %GT959__dfc_wire_2105 = firrtl.instance GT959 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX960_clock, %MUX960_reset, %MUX960__dfc_wire_2105, %MUX960__dfc_wire_2103_2110, %MUX960_const_fix_32_0_1__00000000000000ff_2111,  %MUX960__dfc_wire_2108 = firrtl.instance MUX960 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT961_clock, %LT961_reset, %LT961__dfc_wire_2103_2113, %LT961_const_fix_32_0_1__ffffffffffffff00_2114,  %LT961__dfc_wire_2112 = firrtl.instance LT961 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX962_clock, %MUX962_reset, %MUX962__dfc_wire_2105, %MUX962__dfc_wire_2103_2110, %MUX962_const_fix_32_0_1__00000000000000ff_2111,  %MUX962__dfc_wire_2108 = firrtl.instance MUX962 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST963_clock, %CAST963_reset, %CAST963__dfc_wire_234,  %CAST963__dfc_wire_236 = firrtl.instance CAST963 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %CAST964_clock, %CAST964_reset, %CAST964__dfc_wire_4,  %CAST964__dfc_wire_73 = firrtl.instance CAST964 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL8965_clock, %SHL8965_reset, %SHL8965__dfc_wire_1921,  %SHL8965__dfc_wire_1923 = firrtl.instance SHL8965 @SHL8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1921 : !firrtl.sint<32>, out _dfc_wire_1923 : !firrtl.sint<32> )
    %CAST966_clock, %CAST966_reset, %CAST966__dfc_wire_4,  %CAST966__dfc_wire_73 = firrtl.instance CAST966 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST967_clock, %CAST967_reset, %CAST967__dfc_wire_4,  %CAST967__dfc_wire_73 = firrtl.instance CAST967 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST968_clock, %CAST968_reset, %CAST968__dfc_wire_4,  %CAST968__dfc_wire_73 = firrtl.instance CAST968 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST969_clock, %CAST969_reset, %CAST969__dfc_wire_4,  %CAST969__dfc_wire_73 = firrtl.instance CAST969 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST970_clock, %CAST970_reset, %CAST970__dfc_wire_4,  %CAST970__dfc_wire_73 = firrtl.instance CAST970 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST971_clock, %CAST971_reset, %CAST971__dfc_wire_4,  %CAST971__dfc_wire_73 = firrtl.instance CAST971 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST972_clock, %CAST972_reset, %CAST972__dfc_wire_4,  %CAST972__dfc_wire_73 = firrtl.instance CAST972 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL8973_clock, %SHL8973_reset, %SHL8973__dfc_wire_1921,  %SHL8973__dfc_wire_1923 = firrtl.instance SHL8973 @SHL8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1921 : !firrtl.sint<32>, out _dfc_wire_1923 : !firrtl.sint<32> )
    %ADD974_clock, %ADD974_reset, %ADD974__dfc_wire_98, %ADD974_const_fix_32_0_1__0000000000000080_102,  %ADD974__dfc_wire_100 = firrtl.instance ADD974 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup975_clock, %dup975_reset, %dup975__dfc_wire_84,  %dup975__dfc_wire_68_105, %dup975__dfc_wire_68_113 = firrtl.instance dup975 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup976_clock, %dup976_reset, %dup976__dfc_wire_84,  %dup976__dfc_wire_68_105, %dup976__dfc_wire_68_113 = firrtl.instance dup976 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD977_clock, %ADD977_reset, %ADD977__dfc_wire_98, %ADD977_const_fix_32_0_1__0000000000000080_102,  %ADD977__dfc_wire_100 = firrtl.instance ADD977 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL978_clock, %MUL978_reset, %MUL978_const_fix_32_0_1__0000000000000235_108, %MUL978__dfc_wire_104,  %MUL978__dfc_wire_107 = firrtl.instance MUL978 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD979_clock, %ADD979_reset, %ADD979__dfc_wire_98, %ADD979_const_fix_32_0_1__0000000000000080_102,  %ADD979__dfc_wire_100 = firrtl.instance ADD979 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL980_clock, %MUL980_reset, %MUL980_const_fix_32_0_1__0000000000000235_108, %MUL980__dfc_wire_104,  %MUL980__dfc_wire_107 = firrtl.instance MUL980 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup981_clock, %dup981_reset, %dup981__dfc_wire_84,  %dup981__dfc_wire_68_105, %dup981__dfc_wire_68_113 = firrtl.instance dup981 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD982_clock, %ADD982_reset, %ADD982__dfc_wire_98, %ADD982_const_fix_32_0_1__0000000000000080_102,  %ADD982__dfc_wire_100 = firrtl.instance ADD982 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR3983_clock, %SHR3983_reset, %SHR3983__dfc_wire_1965,  %SHR3983__dfc_wire_1968 = firrtl.instance SHR3983 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL984_clock, %MUL984_reset, %MUL984_const_fix_32_0_1__0000000000000235_108, %MUL984__dfc_wire_104,  %MUL984__dfc_wire_107 = firrtl.instance MUL984 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB985_clock, %SUB985_reset, %SUB985__dfc_wire_72_122, %SUB985__dfc_wire_118,  %SUB985__dfc_wire_121 = firrtl.instance SUB985 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR3986_clock, %SHR3986_reset, %SHR3986__dfc_wire_1965,  %SHR3986__dfc_wire_1968 = firrtl.instance SHR3986 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup987_clock, %dup987_reset, %dup987__dfc_wire_84,  %dup987__dfc_wire_68_105, %dup987__dfc_wire_68_113 = firrtl.instance dup987 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup988_clock, %dup988_reset, %dup988__dfc_wire_84,  %dup988__dfc_wire_68_105, %dup988__dfc_wire_68_113 = firrtl.instance dup988 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD989_clock, %ADD989_reset, %ADD989__dfc_wire_98, %ADD989_const_fix_32_0_1__0000000000000080_102,  %ADD989__dfc_wire_100 = firrtl.instance ADD989 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL990_clock, %MUL990_reset, %MUL990_const_fix_32_0_1__0000000000000235_108, %MUL990__dfc_wire_104,  %MUL990__dfc_wire_107 = firrtl.instance MUL990 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD991_clock, %ADD991_reset, %ADD991__dfc_wire_98, %ADD991_const_fix_32_0_1__0000000000000080_102,  %ADD991__dfc_wire_100 = firrtl.instance ADD991 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL992_clock, %MUL992_reset, %MUL992_const_fix_32_0_1__0000000000000235_108, %MUL992__dfc_wire_104,  %MUL992__dfc_wire_107 = firrtl.instance MUL992 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup993_clock, %dup993_reset, %dup993__dfc_wire_84,  %dup993__dfc_wire_68_105, %dup993__dfc_wire_68_113 = firrtl.instance dup993 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB994_clock, %SUB994_reset, %SUB994__dfc_wire_72_122, %SUB994__dfc_wire_118,  %SUB994__dfc_wire_121 = firrtl.instance SUB994 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR3995_clock, %SHR3995_reset, %SHR3995__dfc_wire_1965,  %SHR3995__dfc_wire_1968 = firrtl.instance SHR3995 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL996_clock, %MUL996_reset, %MUL996_const_fix_32_0_1__0000000000000235_108, %MUL996__dfc_wire_104,  %MUL996__dfc_wire_107 = firrtl.instance MUL996 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB997_clock, %SUB997_reset, %SUB997__dfc_wire_72_122, %SUB997__dfc_wire_118,  %SUB997__dfc_wire_121 = firrtl.instance SUB997 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR3998_clock, %SHR3998_reset, %SHR3998__dfc_wire_1965,  %SHR3998__dfc_wire_1968 = firrtl.instance SHR3998 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup999_clock, %dup999_reset, %dup999__dfc_wire_84,  %dup999__dfc_wire_68_105, %dup999__dfc_wire_68_113 = firrtl.instance dup999 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1000_clock, %dup1000_reset, %dup1000__dfc_wire_84,  %dup1000__dfc_wire_68_105, %dup1000__dfc_wire_68_113 = firrtl.instance dup1000 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1001_clock, %ADD1001_reset, %ADD1001__dfc_wire_98, %ADD1001_const_fix_32_0_1__0000000000000080_102,  %ADD1001__dfc_wire_100 = firrtl.instance ADD1001 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1002_clock, %SUB1002_reset, %SUB1002__dfc_wire_72_122, %SUB1002__dfc_wire_118,  %SUB1002__dfc_wire_121 = firrtl.instance SUB1002 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1003_clock, %dup1003_reset, %dup1003__dfc_wire_84,  %dup1003__dfc_wire_68_105, %dup1003__dfc_wire_68_113 = firrtl.instance dup1003 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1004_clock, %dup1004_reset, %dup1004__dfc_wire_84,  %dup1004__dfc_wire_68_105, %dup1004__dfc_wire_68_113 = firrtl.instance dup1004 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1005_clock, %ADD1005_reset, %ADD1005__dfc_wire_98, %ADD1005_const_fix_32_0_1__0000000000000080_102,  %ADD1005__dfc_wire_100 = firrtl.instance ADD1005 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1006_clock, %MUL1006_reset, %MUL1006_const_fix_32_0_1__0000000000000235_108, %MUL1006__dfc_wire_104,  %MUL1006__dfc_wire_107 = firrtl.instance MUL1006 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1007_clock, %ADD1007_reset, %ADD1007__dfc_wire_98, %ADD1007_const_fix_32_0_1__0000000000000080_102,  %ADD1007__dfc_wire_100 = firrtl.instance ADD1007 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1008_clock, %MUL1008_reset, %MUL1008_const_fix_32_0_1__0000000000000235_108, %MUL1008__dfc_wire_104,  %MUL1008__dfc_wire_107 = firrtl.instance MUL1008 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1009_clock, %dup1009_reset, %dup1009__dfc_wire_84,  %dup1009__dfc_wire_68_105, %dup1009__dfc_wire_68_113 = firrtl.instance dup1009 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB1010_clock, %SUB1010_reset, %SUB1010__dfc_wire_72_122, %SUB1010__dfc_wire_118,  %SUB1010__dfc_wire_121 = firrtl.instance SUB1010 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31011_clock, %SHR31011_reset, %SHR31011__dfc_wire_1965,  %SHR31011__dfc_wire_1968 = firrtl.instance SHR31011 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1012_clock, %MUL1012_reset, %MUL1012_const_fix_32_0_1__0000000000000235_108, %MUL1012__dfc_wire_104,  %MUL1012__dfc_wire_107 = firrtl.instance MUL1012 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1013_clock, %ADD1013_reset, %ADD1013__dfc_wire_98, %ADD1013_const_fix_32_0_1__0000000000000080_102,  %ADD1013__dfc_wire_100 = firrtl.instance ADD1013 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR31014_clock, %SHR31014_reset, %SHR31014__dfc_wire_1965,  %SHR31014__dfc_wire_1968 = firrtl.instance SHR31014 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1015_clock, %dup1015_reset, %dup1015__dfc_wire_84,  %dup1015__dfc_wire_68_105, %dup1015__dfc_wire_68_113 = firrtl.instance dup1015 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1016_clock, %dup1016_reset, %dup1016__dfc_wire_84,  %dup1016__dfc_wire_68_105, %dup1016__dfc_wire_68_113 = firrtl.instance dup1016 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1017_clock, %ADD1017_reset, %ADD1017__dfc_wire_98, %ADD1017_const_fix_32_0_1__0000000000000080_102,  %ADD1017__dfc_wire_100 = firrtl.instance ADD1017 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1018_clock, %SUB1018_reset, %SUB1018__dfc_wire_72_122, %SUB1018__dfc_wire_118,  %SUB1018__dfc_wire_121 = firrtl.instance SUB1018 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1019_clock, %dup1019_reset, %dup1019__dfc_wire_84,  %dup1019__dfc_wire_68_105, %dup1019__dfc_wire_68_113 = firrtl.instance dup1019 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1020_clock, %dup1020_reset, %dup1020__dfc_wire_84,  %dup1020__dfc_wire_68_105, %dup1020__dfc_wire_68_113 = firrtl.instance dup1020 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1021_clock, %ADD1021_reset, %ADD1021__dfc_wire_98, %ADD1021_const_fix_32_0_1__0000000000000080_102,  %ADD1021__dfc_wire_100 = firrtl.instance ADD1021 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1022_clock, %SUB1022_reset, %SUB1022__dfc_wire_72_122, %SUB1022__dfc_wire_118,  %SUB1022__dfc_wire_121 = firrtl.instance SUB1022 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1023_clock, %dup1023_reset, %dup1023__dfc_wire_84,  %dup1023__dfc_wire_68_105, %dup1023__dfc_wire_68_113 = firrtl.instance dup1023 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1024_clock, %dup1024_reset, %dup1024__dfc_wire_84,  %dup1024__dfc_wire_68_105, %dup1024__dfc_wire_68_113 = firrtl.instance dup1024 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1025_clock, %ADD1025_reset, %ADD1025__dfc_wire_98, %ADD1025_const_fix_32_0_1__0000000000000080_102,  %ADD1025__dfc_wire_100 = firrtl.instance ADD1025 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1026_clock, %SUB1026_reset, %SUB1026__dfc_wire_72_122, %SUB1026__dfc_wire_118,  %SUB1026__dfc_wire_121 = firrtl.instance SUB1026 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1027_clock, %dup1027_reset, %dup1027__dfc_wire_84,  %dup1027__dfc_wire_68_105, %dup1027__dfc_wire_68_113 = firrtl.instance dup1027 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1028_clock, %dup1028_reset, %dup1028__dfc_wire_84,  %dup1028__dfc_wire_68_105, %dup1028__dfc_wire_68_113 = firrtl.instance dup1028 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1029_clock, %ADD1029_reset, %ADD1029__dfc_wire_98, %ADD1029_const_fix_32_0_1__0000000000000080_102,  %ADD1029__dfc_wire_100 = firrtl.instance ADD1029 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1030_clock, %SUB1030_reset, %SUB1030__dfc_wire_72_122, %SUB1030__dfc_wire_118,  %SUB1030__dfc_wire_121 = firrtl.instance SUB1030 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1031_clock, %dup1031_reset, %dup1031__dfc_wire_84,  %dup1031__dfc_wire_68_105, %dup1031__dfc_wire_68_113 = firrtl.instance dup1031 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1032_clock, %dup1032_reset, %dup1032__dfc_wire_84,  %dup1032__dfc_wire_68_105, %dup1032__dfc_wire_68_113 = firrtl.instance dup1032 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1033_clock, %ADD1033_reset, %ADD1033__dfc_wire_98, %ADD1033_const_fix_32_0_1__0000000000000080_102,  %ADD1033__dfc_wire_100 = firrtl.instance ADD1033 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1034_clock, %MUL1034_reset, %MUL1034_const_fix_32_0_1__0000000000000235_108, %MUL1034__dfc_wire_104,  %MUL1034__dfc_wire_107 = firrtl.instance MUL1034 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1035_clock, %ADD1035_reset, %ADD1035__dfc_wire_98, %ADD1035_const_fix_32_0_1__0000000000000080_102,  %ADD1035__dfc_wire_100 = firrtl.instance ADD1035 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR81036_clock, %SHR81036_reset, %SHR81036__dfc_wire_213,  %SHR81036__dfc_wire_216 = firrtl.instance SHR81036 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %SUB1037_clock, %SUB1037_reset, %SUB1037__dfc_wire_72_122, %SUB1037__dfc_wire_118,  %SUB1037__dfc_wire_121 = firrtl.instance SUB1037 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL1038_clock, %MUL1038_reset, %MUL1038_const_fix_32_0_1__0000000000000235_108, %MUL1038__dfc_wire_104,  %MUL1038__dfc_wire_107 = firrtl.instance MUL1038 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1039_clock, %ADD1039_reset, %ADD1039__dfc_wire_98, %ADD1039_const_fix_32_0_1__0000000000000080_102,  %ADD1039__dfc_wire_100 = firrtl.instance ADD1039 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR81040_clock, %SHR81040_reset, %SHR81040__dfc_wire_213,  %SHR81040__dfc_wire_216 = firrtl.instance SHR81040 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %dup1041_clock, %dup1041_reset, %dup1041__dfc_wire_84,  %dup1041__dfc_wire_68_105, %dup1041__dfc_wire_68_113 = firrtl.instance dup1041 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1042_clock, %dup1042_reset, %dup1042__dfc_wire_84,  %dup1042__dfc_wire_68_105, %dup1042__dfc_wire_68_113 = firrtl.instance dup1042 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1043_clock, %ADD1043_reset, %ADD1043__dfc_wire_98, %ADD1043_const_fix_32_0_1__0000000000000080_102,  %ADD1043__dfc_wire_100 = firrtl.instance ADD1043 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141044_clock, %SHR141044_reset, %SHR141044__dfc_wire_2100,  %SHR141044__dfc_wire_2103 = firrtl.instance SHR141044 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1045_clock, %dup1045_reset, %dup1045__dfc_wire_2103,  %dup1045__dfc_wire_2103_2106, %dup1045__dfc_wire_2103_2110, %dup1045__dfc_wire_2103_2113 = firrtl.instance dup1045 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1046_clock, %GT1046_reset, %GT1046__dfc_wire_2103_2106, %GT1046_const_fix_32_0_1__00000000000000ff_2107,  %GT1046__dfc_wire_2105 = firrtl.instance GT1046 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1047_clock, %MUX1047_reset, %MUX1047__dfc_wire_2105, %MUX1047__dfc_wire_2103_2110, %MUX1047_const_fix_32_0_1__00000000000000ff_2111,  %MUX1047__dfc_wire_2108 = firrtl.instance MUX1047 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1048_clock, %LT1048_reset, %LT1048__dfc_wire_2103_2113, %LT1048_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1048__dfc_wire_2112 = firrtl.instance LT1048 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1049_clock, %MUX1049_reset, %MUX1049__dfc_wire_2105, %MUX1049__dfc_wire_2103_2110, %MUX1049_const_fix_32_0_1__00000000000000ff_2111,  %MUX1049__dfc_wire_2108 = firrtl.instance MUX1049 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1050_clock, %CAST1050_reset, %CAST1050__dfc_wire_234,  %CAST1050__dfc_wire_236 = firrtl.instance CAST1050 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1051_clock, %dup1051_reset, %dup1051__dfc_wire_84,  %dup1051__dfc_wire_68_105, %dup1051__dfc_wire_68_113 = firrtl.instance dup1051 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1052_clock, %dup1052_reset, %dup1052__dfc_wire_84,  %dup1052__dfc_wire_68_105, %dup1052__dfc_wire_68_113 = firrtl.instance dup1052 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1053_clock, %ADD1053_reset, %ADD1053__dfc_wire_98, %ADD1053_const_fix_32_0_1__0000000000000080_102,  %ADD1053__dfc_wire_100 = firrtl.instance ADD1053 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141054_clock, %SHR141054_reset, %SHR141054__dfc_wire_2100,  %SHR141054__dfc_wire_2103 = firrtl.instance SHR141054 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1055_clock, %dup1055_reset, %dup1055__dfc_wire_2103,  %dup1055__dfc_wire_2103_2106, %dup1055__dfc_wire_2103_2110, %dup1055__dfc_wire_2103_2113 = firrtl.instance dup1055 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1056_clock, %GT1056_reset, %GT1056__dfc_wire_2103_2106, %GT1056_const_fix_32_0_1__00000000000000ff_2107,  %GT1056__dfc_wire_2105 = firrtl.instance GT1056 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1057_clock, %MUX1057_reset, %MUX1057__dfc_wire_2105, %MUX1057__dfc_wire_2103_2110, %MUX1057_const_fix_32_0_1__00000000000000ff_2111,  %MUX1057__dfc_wire_2108 = firrtl.instance MUX1057 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1058_clock, %LT1058_reset, %LT1058__dfc_wire_2103_2113, %LT1058_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1058__dfc_wire_2112 = firrtl.instance LT1058 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1059_clock, %MUX1059_reset, %MUX1059__dfc_wire_2105, %MUX1059__dfc_wire_2103_2110, %MUX1059_const_fix_32_0_1__00000000000000ff_2111,  %MUX1059__dfc_wire_2108 = firrtl.instance MUX1059 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1060_clock, %CAST1060_reset, %CAST1060__dfc_wire_234,  %CAST1060__dfc_wire_236 = firrtl.instance CAST1060 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1061_clock, %dup1061_reset, %dup1061__dfc_wire_84,  %dup1061__dfc_wire_68_105, %dup1061__dfc_wire_68_113 = firrtl.instance dup1061 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1062_clock, %dup1062_reset, %dup1062__dfc_wire_84,  %dup1062__dfc_wire_68_105, %dup1062__dfc_wire_68_113 = firrtl.instance dup1062 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1063_clock, %ADD1063_reset, %ADD1063__dfc_wire_98, %ADD1063_const_fix_32_0_1__0000000000000080_102,  %ADD1063__dfc_wire_100 = firrtl.instance ADD1063 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141064_clock, %SHR141064_reset, %SHR141064__dfc_wire_2100,  %SHR141064__dfc_wire_2103 = firrtl.instance SHR141064 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1065_clock, %dup1065_reset, %dup1065__dfc_wire_2103,  %dup1065__dfc_wire_2103_2106, %dup1065__dfc_wire_2103_2110, %dup1065__dfc_wire_2103_2113 = firrtl.instance dup1065 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1066_clock, %GT1066_reset, %GT1066__dfc_wire_2103_2106, %GT1066_const_fix_32_0_1__00000000000000ff_2107,  %GT1066__dfc_wire_2105 = firrtl.instance GT1066 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1067_clock, %MUX1067_reset, %MUX1067__dfc_wire_2105, %MUX1067__dfc_wire_2103_2110, %MUX1067_const_fix_32_0_1__00000000000000ff_2111,  %MUX1067__dfc_wire_2108 = firrtl.instance MUX1067 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1068_clock, %LT1068_reset, %LT1068__dfc_wire_2103_2113, %LT1068_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1068__dfc_wire_2112 = firrtl.instance LT1068 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1069_clock, %MUX1069_reset, %MUX1069__dfc_wire_2105, %MUX1069__dfc_wire_2103_2110, %MUX1069_const_fix_32_0_1__00000000000000ff_2111,  %MUX1069__dfc_wire_2108 = firrtl.instance MUX1069 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1070_clock, %CAST1070_reset, %CAST1070__dfc_wire_234,  %CAST1070__dfc_wire_236 = firrtl.instance CAST1070 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1071_clock, %dup1071_reset, %dup1071__dfc_wire_84,  %dup1071__dfc_wire_68_105, %dup1071__dfc_wire_68_113 = firrtl.instance dup1071 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1072_clock, %dup1072_reset, %dup1072__dfc_wire_84,  %dup1072__dfc_wire_68_105, %dup1072__dfc_wire_68_113 = firrtl.instance dup1072 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1073_clock, %ADD1073_reset, %ADD1073__dfc_wire_98, %ADD1073_const_fix_32_0_1__0000000000000080_102,  %ADD1073__dfc_wire_100 = firrtl.instance ADD1073 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141074_clock, %SHR141074_reset, %SHR141074__dfc_wire_2100,  %SHR141074__dfc_wire_2103 = firrtl.instance SHR141074 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1075_clock, %dup1075_reset, %dup1075__dfc_wire_2103,  %dup1075__dfc_wire_2103_2106, %dup1075__dfc_wire_2103_2110, %dup1075__dfc_wire_2103_2113 = firrtl.instance dup1075 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1076_clock, %GT1076_reset, %GT1076__dfc_wire_2103_2106, %GT1076_const_fix_32_0_1__00000000000000ff_2107,  %GT1076__dfc_wire_2105 = firrtl.instance GT1076 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1077_clock, %MUX1077_reset, %MUX1077__dfc_wire_2105, %MUX1077__dfc_wire_2103_2110, %MUX1077_const_fix_32_0_1__00000000000000ff_2111,  %MUX1077__dfc_wire_2108 = firrtl.instance MUX1077 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1078_clock, %LT1078_reset, %LT1078__dfc_wire_2103_2113, %LT1078_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1078__dfc_wire_2112 = firrtl.instance LT1078 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1079_clock, %MUX1079_reset, %MUX1079__dfc_wire_2105, %MUX1079__dfc_wire_2103_2110, %MUX1079_const_fix_32_0_1__00000000000000ff_2111,  %MUX1079__dfc_wire_2108 = firrtl.instance MUX1079 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1080_clock, %CAST1080_reset, %CAST1080__dfc_wire_234,  %CAST1080__dfc_wire_236 = firrtl.instance CAST1080 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1081_clock, %SUB1081_reset, %SUB1081__dfc_wire_72_122, %SUB1081__dfc_wire_118,  %SUB1081__dfc_wire_121 = firrtl.instance SUB1081 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141082_clock, %SHR141082_reset, %SHR141082__dfc_wire_2100,  %SHR141082__dfc_wire_2103 = firrtl.instance SHR141082 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1083_clock, %dup1083_reset, %dup1083__dfc_wire_2103,  %dup1083__dfc_wire_2103_2106, %dup1083__dfc_wire_2103_2110, %dup1083__dfc_wire_2103_2113 = firrtl.instance dup1083 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1084_clock, %GT1084_reset, %GT1084__dfc_wire_2103_2106, %GT1084_const_fix_32_0_1__00000000000000ff_2107,  %GT1084__dfc_wire_2105 = firrtl.instance GT1084 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1085_clock, %MUX1085_reset, %MUX1085__dfc_wire_2105, %MUX1085__dfc_wire_2103_2110, %MUX1085_const_fix_32_0_1__00000000000000ff_2111,  %MUX1085__dfc_wire_2108 = firrtl.instance MUX1085 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1086_clock, %LT1086_reset, %LT1086__dfc_wire_2103_2113, %LT1086_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1086__dfc_wire_2112 = firrtl.instance LT1086 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1087_clock, %MUX1087_reset, %MUX1087__dfc_wire_2105, %MUX1087__dfc_wire_2103_2110, %MUX1087_const_fix_32_0_1__00000000000000ff_2111,  %MUX1087__dfc_wire_2108 = firrtl.instance MUX1087 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1088_clock, %CAST1088_reset, %CAST1088__dfc_wire_234,  %CAST1088__dfc_wire_236 = firrtl.instance CAST1088 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1089_clock, %SUB1089_reset, %SUB1089__dfc_wire_72_122, %SUB1089__dfc_wire_118,  %SUB1089__dfc_wire_121 = firrtl.instance SUB1089 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141090_clock, %SHR141090_reset, %SHR141090__dfc_wire_2100,  %SHR141090__dfc_wire_2103 = firrtl.instance SHR141090 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1091_clock, %dup1091_reset, %dup1091__dfc_wire_2103,  %dup1091__dfc_wire_2103_2106, %dup1091__dfc_wire_2103_2110, %dup1091__dfc_wire_2103_2113 = firrtl.instance dup1091 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1092_clock, %GT1092_reset, %GT1092__dfc_wire_2103_2106, %GT1092_const_fix_32_0_1__00000000000000ff_2107,  %GT1092__dfc_wire_2105 = firrtl.instance GT1092 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1093_clock, %MUX1093_reset, %MUX1093__dfc_wire_2105, %MUX1093__dfc_wire_2103_2110, %MUX1093_const_fix_32_0_1__00000000000000ff_2111,  %MUX1093__dfc_wire_2108 = firrtl.instance MUX1093 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1094_clock, %LT1094_reset, %LT1094__dfc_wire_2103_2113, %LT1094_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1094__dfc_wire_2112 = firrtl.instance LT1094 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1095_clock, %MUX1095_reset, %MUX1095__dfc_wire_2105, %MUX1095__dfc_wire_2103_2110, %MUX1095_const_fix_32_0_1__00000000000000ff_2111,  %MUX1095__dfc_wire_2108 = firrtl.instance MUX1095 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1096_clock, %CAST1096_reset, %CAST1096__dfc_wire_234,  %CAST1096__dfc_wire_236 = firrtl.instance CAST1096 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1097_clock, %SUB1097_reset, %SUB1097__dfc_wire_72_122, %SUB1097__dfc_wire_118,  %SUB1097__dfc_wire_121 = firrtl.instance SUB1097 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141098_clock, %SHR141098_reset, %SHR141098__dfc_wire_2100,  %SHR141098__dfc_wire_2103 = firrtl.instance SHR141098 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1099_clock, %dup1099_reset, %dup1099__dfc_wire_2103,  %dup1099__dfc_wire_2103_2106, %dup1099__dfc_wire_2103_2110, %dup1099__dfc_wire_2103_2113 = firrtl.instance dup1099 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1100_clock, %GT1100_reset, %GT1100__dfc_wire_2103_2106, %GT1100_const_fix_32_0_1__00000000000000ff_2107,  %GT1100__dfc_wire_2105 = firrtl.instance GT1100 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1101_clock, %MUX1101_reset, %MUX1101__dfc_wire_2105, %MUX1101__dfc_wire_2103_2110, %MUX1101_const_fix_32_0_1__00000000000000ff_2111,  %MUX1101__dfc_wire_2108 = firrtl.instance MUX1101 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1102_clock, %LT1102_reset, %LT1102__dfc_wire_2103_2113, %LT1102_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1102__dfc_wire_2112 = firrtl.instance LT1102 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1103_clock, %MUX1103_reset, %MUX1103__dfc_wire_2105, %MUX1103__dfc_wire_2103_2110, %MUX1103_const_fix_32_0_1__00000000000000ff_2111,  %MUX1103__dfc_wire_2108 = firrtl.instance MUX1103 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1104_clock, %CAST1104_reset, %CAST1104__dfc_wire_234,  %CAST1104__dfc_wire_236 = firrtl.instance CAST1104 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1105_clock, %SUB1105_reset, %SUB1105__dfc_wire_72_122, %SUB1105__dfc_wire_118,  %SUB1105__dfc_wire_121 = firrtl.instance SUB1105 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141106_clock, %SHR141106_reset, %SHR141106__dfc_wire_2100,  %SHR141106__dfc_wire_2103 = firrtl.instance SHR141106 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1107_clock, %dup1107_reset, %dup1107__dfc_wire_2103,  %dup1107__dfc_wire_2103_2106, %dup1107__dfc_wire_2103_2110, %dup1107__dfc_wire_2103_2113 = firrtl.instance dup1107 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1108_clock, %GT1108_reset, %GT1108__dfc_wire_2103_2106, %GT1108_const_fix_32_0_1__00000000000000ff_2107,  %GT1108__dfc_wire_2105 = firrtl.instance GT1108 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1109_clock, %MUX1109_reset, %MUX1109__dfc_wire_2105, %MUX1109__dfc_wire_2103_2110, %MUX1109_const_fix_32_0_1__00000000000000ff_2111,  %MUX1109__dfc_wire_2108 = firrtl.instance MUX1109 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1110_clock, %LT1110_reset, %LT1110__dfc_wire_2103_2113, %LT1110_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1110__dfc_wire_2112 = firrtl.instance LT1110 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1111_clock, %MUX1111_reset, %MUX1111__dfc_wire_2105, %MUX1111__dfc_wire_2103_2110, %MUX1111_const_fix_32_0_1__00000000000000ff_2111,  %MUX1111__dfc_wire_2108 = firrtl.instance MUX1111 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1112_clock, %CAST1112_reset, %CAST1112__dfc_wire_234,  %CAST1112__dfc_wire_236 = firrtl.instance CAST1112 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %CAST1113_clock, %CAST1113_reset, %CAST1113__dfc_wire_4,  %CAST1113__dfc_wire_73 = firrtl.instance CAST1113 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL81114_clock, %SHL81114_reset, %SHL81114__dfc_wire_1921,  %SHL81114__dfc_wire_1923 = firrtl.instance SHL81114 @SHL8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1921 : !firrtl.sint<32>, out _dfc_wire_1923 : !firrtl.sint<32> )
    %CAST1115_clock, %CAST1115_reset, %CAST1115__dfc_wire_4,  %CAST1115__dfc_wire_73 = firrtl.instance CAST1115 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1116_clock, %CAST1116_reset, %CAST1116__dfc_wire_4,  %CAST1116__dfc_wire_73 = firrtl.instance CAST1116 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1117_clock, %CAST1117_reset, %CAST1117__dfc_wire_4,  %CAST1117__dfc_wire_73 = firrtl.instance CAST1117 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1118_clock, %CAST1118_reset, %CAST1118__dfc_wire_4,  %CAST1118__dfc_wire_73 = firrtl.instance CAST1118 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1119_clock, %CAST1119_reset, %CAST1119__dfc_wire_4,  %CAST1119__dfc_wire_73 = firrtl.instance CAST1119 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1120_clock, %CAST1120_reset, %CAST1120__dfc_wire_4,  %CAST1120__dfc_wire_73 = firrtl.instance CAST1120 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1121_clock, %CAST1121_reset, %CAST1121__dfc_wire_4,  %CAST1121__dfc_wire_73 = firrtl.instance CAST1121 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL81122_clock, %SHL81122_reset, %SHL81122__dfc_wire_1921,  %SHL81122__dfc_wire_1923 = firrtl.instance SHL81122 @SHL8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1921 : !firrtl.sint<32>, out _dfc_wire_1923 : !firrtl.sint<32> )
    %ADD1123_clock, %ADD1123_reset, %ADD1123__dfc_wire_98, %ADD1123_const_fix_32_0_1__0000000000000080_102,  %ADD1123__dfc_wire_100 = firrtl.instance ADD1123 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup1124_clock, %dup1124_reset, %dup1124__dfc_wire_84,  %dup1124__dfc_wire_68_105, %dup1124__dfc_wire_68_113 = firrtl.instance dup1124 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1125_clock, %dup1125_reset, %dup1125__dfc_wire_84,  %dup1125__dfc_wire_68_105, %dup1125__dfc_wire_68_113 = firrtl.instance dup1125 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1126_clock, %ADD1126_reset, %ADD1126__dfc_wire_98, %ADD1126_const_fix_32_0_1__0000000000000080_102,  %ADD1126__dfc_wire_100 = firrtl.instance ADD1126 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1127_clock, %MUL1127_reset, %MUL1127_const_fix_32_0_1__0000000000000235_108, %MUL1127__dfc_wire_104,  %MUL1127__dfc_wire_107 = firrtl.instance MUL1127 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1128_clock, %ADD1128_reset, %ADD1128__dfc_wire_98, %ADD1128_const_fix_32_0_1__0000000000000080_102,  %ADD1128__dfc_wire_100 = firrtl.instance ADD1128 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1129_clock, %MUL1129_reset, %MUL1129_const_fix_32_0_1__0000000000000235_108, %MUL1129__dfc_wire_104,  %MUL1129__dfc_wire_107 = firrtl.instance MUL1129 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1130_clock, %dup1130_reset, %dup1130__dfc_wire_84,  %dup1130__dfc_wire_68_105, %dup1130__dfc_wire_68_113 = firrtl.instance dup1130 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1131_clock, %ADD1131_reset, %ADD1131__dfc_wire_98, %ADD1131_const_fix_32_0_1__0000000000000080_102,  %ADD1131__dfc_wire_100 = firrtl.instance ADD1131 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR31132_clock, %SHR31132_reset, %SHR31132__dfc_wire_1965,  %SHR31132__dfc_wire_1968 = firrtl.instance SHR31132 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1133_clock, %MUL1133_reset, %MUL1133_const_fix_32_0_1__0000000000000235_108, %MUL1133__dfc_wire_104,  %MUL1133__dfc_wire_107 = firrtl.instance MUL1133 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB1134_clock, %SUB1134_reset, %SUB1134__dfc_wire_72_122, %SUB1134__dfc_wire_118,  %SUB1134__dfc_wire_121 = firrtl.instance SUB1134 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31135_clock, %SHR31135_reset, %SHR31135__dfc_wire_1965,  %SHR31135__dfc_wire_1968 = firrtl.instance SHR31135 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1136_clock, %dup1136_reset, %dup1136__dfc_wire_84,  %dup1136__dfc_wire_68_105, %dup1136__dfc_wire_68_113 = firrtl.instance dup1136 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1137_clock, %dup1137_reset, %dup1137__dfc_wire_84,  %dup1137__dfc_wire_68_105, %dup1137__dfc_wire_68_113 = firrtl.instance dup1137 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1138_clock, %ADD1138_reset, %ADD1138__dfc_wire_98, %ADD1138_const_fix_32_0_1__0000000000000080_102,  %ADD1138__dfc_wire_100 = firrtl.instance ADD1138 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1139_clock, %MUL1139_reset, %MUL1139_const_fix_32_0_1__0000000000000235_108, %MUL1139__dfc_wire_104,  %MUL1139__dfc_wire_107 = firrtl.instance MUL1139 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1140_clock, %ADD1140_reset, %ADD1140__dfc_wire_98, %ADD1140_const_fix_32_0_1__0000000000000080_102,  %ADD1140__dfc_wire_100 = firrtl.instance ADD1140 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1141_clock, %MUL1141_reset, %MUL1141_const_fix_32_0_1__0000000000000235_108, %MUL1141__dfc_wire_104,  %MUL1141__dfc_wire_107 = firrtl.instance MUL1141 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1142_clock, %dup1142_reset, %dup1142__dfc_wire_84,  %dup1142__dfc_wire_68_105, %dup1142__dfc_wire_68_113 = firrtl.instance dup1142 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB1143_clock, %SUB1143_reset, %SUB1143__dfc_wire_72_122, %SUB1143__dfc_wire_118,  %SUB1143__dfc_wire_121 = firrtl.instance SUB1143 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31144_clock, %SHR31144_reset, %SHR31144__dfc_wire_1965,  %SHR31144__dfc_wire_1968 = firrtl.instance SHR31144 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1145_clock, %MUL1145_reset, %MUL1145_const_fix_32_0_1__0000000000000235_108, %MUL1145__dfc_wire_104,  %MUL1145__dfc_wire_107 = firrtl.instance MUL1145 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB1146_clock, %SUB1146_reset, %SUB1146__dfc_wire_72_122, %SUB1146__dfc_wire_118,  %SUB1146__dfc_wire_121 = firrtl.instance SUB1146 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31147_clock, %SHR31147_reset, %SHR31147__dfc_wire_1965,  %SHR31147__dfc_wire_1968 = firrtl.instance SHR31147 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1148_clock, %dup1148_reset, %dup1148__dfc_wire_84,  %dup1148__dfc_wire_68_105, %dup1148__dfc_wire_68_113 = firrtl.instance dup1148 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1149_clock, %dup1149_reset, %dup1149__dfc_wire_84,  %dup1149__dfc_wire_68_105, %dup1149__dfc_wire_68_113 = firrtl.instance dup1149 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1150_clock, %ADD1150_reset, %ADD1150__dfc_wire_98, %ADD1150_const_fix_32_0_1__0000000000000080_102,  %ADD1150__dfc_wire_100 = firrtl.instance ADD1150 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1151_clock, %SUB1151_reset, %SUB1151__dfc_wire_72_122, %SUB1151__dfc_wire_118,  %SUB1151__dfc_wire_121 = firrtl.instance SUB1151 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1152_clock, %dup1152_reset, %dup1152__dfc_wire_84,  %dup1152__dfc_wire_68_105, %dup1152__dfc_wire_68_113 = firrtl.instance dup1152 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1153_clock, %dup1153_reset, %dup1153__dfc_wire_84,  %dup1153__dfc_wire_68_105, %dup1153__dfc_wire_68_113 = firrtl.instance dup1153 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1154_clock, %ADD1154_reset, %ADD1154__dfc_wire_98, %ADD1154_const_fix_32_0_1__0000000000000080_102,  %ADD1154__dfc_wire_100 = firrtl.instance ADD1154 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1155_clock, %MUL1155_reset, %MUL1155_const_fix_32_0_1__0000000000000235_108, %MUL1155__dfc_wire_104,  %MUL1155__dfc_wire_107 = firrtl.instance MUL1155 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1156_clock, %ADD1156_reset, %ADD1156__dfc_wire_98, %ADD1156_const_fix_32_0_1__0000000000000080_102,  %ADD1156__dfc_wire_100 = firrtl.instance ADD1156 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1157_clock, %MUL1157_reset, %MUL1157_const_fix_32_0_1__0000000000000235_108, %MUL1157__dfc_wire_104,  %MUL1157__dfc_wire_107 = firrtl.instance MUL1157 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1158_clock, %dup1158_reset, %dup1158__dfc_wire_84,  %dup1158__dfc_wire_68_105, %dup1158__dfc_wire_68_113 = firrtl.instance dup1158 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB1159_clock, %SUB1159_reset, %SUB1159__dfc_wire_72_122, %SUB1159__dfc_wire_118,  %SUB1159__dfc_wire_121 = firrtl.instance SUB1159 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31160_clock, %SHR31160_reset, %SHR31160__dfc_wire_1965,  %SHR31160__dfc_wire_1968 = firrtl.instance SHR31160 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1161_clock, %MUL1161_reset, %MUL1161_const_fix_32_0_1__0000000000000235_108, %MUL1161__dfc_wire_104,  %MUL1161__dfc_wire_107 = firrtl.instance MUL1161 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1162_clock, %ADD1162_reset, %ADD1162__dfc_wire_98, %ADD1162_const_fix_32_0_1__0000000000000080_102,  %ADD1162__dfc_wire_100 = firrtl.instance ADD1162 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR31163_clock, %SHR31163_reset, %SHR31163__dfc_wire_1965,  %SHR31163__dfc_wire_1968 = firrtl.instance SHR31163 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1164_clock, %dup1164_reset, %dup1164__dfc_wire_84,  %dup1164__dfc_wire_68_105, %dup1164__dfc_wire_68_113 = firrtl.instance dup1164 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1165_clock, %dup1165_reset, %dup1165__dfc_wire_84,  %dup1165__dfc_wire_68_105, %dup1165__dfc_wire_68_113 = firrtl.instance dup1165 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1166_clock, %ADD1166_reset, %ADD1166__dfc_wire_98, %ADD1166_const_fix_32_0_1__0000000000000080_102,  %ADD1166__dfc_wire_100 = firrtl.instance ADD1166 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1167_clock, %SUB1167_reset, %SUB1167__dfc_wire_72_122, %SUB1167__dfc_wire_118,  %SUB1167__dfc_wire_121 = firrtl.instance SUB1167 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1168_clock, %dup1168_reset, %dup1168__dfc_wire_84,  %dup1168__dfc_wire_68_105, %dup1168__dfc_wire_68_113 = firrtl.instance dup1168 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1169_clock, %dup1169_reset, %dup1169__dfc_wire_84,  %dup1169__dfc_wire_68_105, %dup1169__dfc_wire_68_113 = firrtl.instance dup1169 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1170_clock, %ADD1170_reset, %ADD1170__dfc_wire_98, %ADD1170_const_fix_32_0_1__0000000000000080_102,  %ADD1170__dfc_wire_100 = firrtl.instance ADD1170 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1171_clock, %SUB1171_reset, %SUB1171__dfc_wire_72_122, %SUB1171__dfc_wire_118,  %SUB1171__dfc_wire_121 = firrtl.instance SUB1171 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1172_clock, %dup1172_reset, %dup1172__dfc_wire_84,  %dup1172__dfc_wire_68_105, %dup1172__dfc_wire_68_113 = firrtl.instance dup1172 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1173_clock, %dup1173_reset, %dup1173__dfc_wire_84,  %dup1173__dfc_wire_68_105, %dup1173__dfc_wire_68_113 = firrtl.instance dup1173 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1174_clock, %ADD1174_reset, %ADD1174__dfc_wire_98, %ADD1174_const_fix_32_0_1__0000000000000080_102,  %ADD1174__dfc_wire_100 = firrtl.instance ADD1174 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1175_clock, %SUB1175_reset, %SUB1175__dfc_wire_72_122, %SUB1175__dfc_wire_118,  %SUB1175__dfc_wire_121 = firrtl.instance SUB1175 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1176_clock, %dup1176_reset, %dup1176__dfc_wire_84,  %dup1176__dfc_wire_68_105, %dup1176__dfc_wire_68_113 = firrtl.instance dup1176 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1177_clock, %dup1177_reset, %dup1177__dfc_wire_84,  %dup1177__dfc_wire_68_105, %dup1177__dfc_wire_68_113 = firrtl.instance dup1177 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1178_clock, %ADD1178_reset, %ADD1178__dfc_wire_98, %ADD1178_const_fix_32_0_1__0000000000000080_102,  %ADD1178__dfc_wire_100 = firrtl.instance ADD1178 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1179_clock, %SUB1179_reset, %SUB1179__dfc_wire_72_122, %SUB1179__dfc_wire_118,  %SUB1179__dfc_wire_121 = firrtl.instance SUB1179 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1180_clock, %dup1180_reset, %dup1180__dfc_wire_84,  %dup1180__dfc_wire_68_105, %dup1180__dfc_wire_68_113 = firrtl.instance dup1180 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1181_clock, %dup1181_reset, %dup1181__dfc_wire_84,  %dup1181__dfc_wire_68_105, %dup1181__dfc_wire_68_113 = firrtl.instance dup1181 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1182_clock, %ADD1182_reset, %ADD1182__dfc_wire_98, %ADD1182_const_fix_32_0_1__0000000000000080_102,  %ADD1182__dfc_wire_100 = firrtl.instance ADD1182 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1183_clock, %MUL1183_reset, %MUL1183_const_fix_32_0_1__0000000000000235_108, %MUL1183__dfc_wire_104,  %MUL1183__dfc_wire_107 = firrtl.instance MUL1183 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1184_clock, %ADD1184_reset, %ADD1184__dfc_wire_98, %ADD1184_const_fix_32_0_1__0000000000000080_102,  %ADD1184__dfc_wire_100 = firrtl.instance ADD1184 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR81185_clock, %SHR81185_reset, %SHR81185__dfc_wire_213,  %SHR81185__dfc_wire_216 = firrtl.instance SHR81185 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %SUB1186_clock, %SUB1186_reset, %SUB1186__dfc_wire_72_122, %SUB1186__dfc_wire_118,  %SUB1186__dfc_wire_121 = firrtl.instance SUB1186 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL1187_clock, %MUL1187_reset, %MUL1187_const_fix_32_0_1__0000000000000235_108, %MUL1187__dfc_wire_104,  %MUL1187__dfc_wire_107 = firrtl.instance MUL1187 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1188_clock, %ADD1188_reset, %ADD1188__dfc_wire_98, %ADD1188_const_fix_32_0_1__0000000000000080_102,  %ADD1188__dfc_wire_100 = firrtl.instance ADD1188 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR81189_clock, %SHR81189_reset, %SHR81189__dfc_wire_213,  %SHR81189__dfc_wire_216 = firrtl.instance SHR81189 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %dup1190_clock, %dup1190_reset, %dup1190__dfc_wire_84,  %dup1190__dfc_wire_68_105, %dup1190__dfc_wire_68_113 = firrtl.instance dup1190 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1191_clock, %dup1191_reset, %dup1191__dfc_wire_84,  %dup1191__dfc_wire_68_105, %dup1191__dfc_wire_68_113 = firrtl.instance dup1191 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1192_clock, %ADD1192_reset, %ADD1192__dfc_wire_98, %ADD1192_const_fix_32_0_1__0000000000000080_102,  %ADD1192__dfc_wire_100 = firrtl.instance ADD1192 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141193_clock, %SHR141193_reset, %SHR141193__dfc_wire_2100,  %SHR141193__dfc_wire_2103 = firrtl.instance SHR141193 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1194_clock, %dup1194_reset, %dup1194__dfc_wire_2103,  %dup1194__dfc_wire_2103_2106, %dup1194__dfc_wire_2103_2110, %dup1194__dfc_wire_2103_2113 = firrtl.instance dup1194 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1195_clock, %GT1195_reset, %GT1195__dfc_wire_2103_2106, %GT1195_const_fix_32_0_1__00000000000000ff_2107,  %GT1195__dfc_wire_2105 = firrtl.instance GT1195 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1196_clock, %MUX1196_reset, %MUX1196__dfc_wire_2105, %MUX1196__dfc_wire_2103_2110, %MUX1196_const_fix_32_0_1__00000000000000ff_2111,  %MUX1196__dfc_wire_2108 = firrtl.instance MUX1196 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1197_clock, %LT1197_reset, %LT1197__dfc_wire_2103_2113, %LT1197_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1197__dfc_wire_2112 = firrtl.instance LT1197 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1198_clock, %MUX1198_reset, %MUX1198__dfc_wire_2105, %MUX1198__dfc_wire_2103_2110, %MUX1198_const_fix_32_0_1__00000000000000ff_2111,  %MUX1198__dfc_wire_2108 = firrtl.instance MUX1198 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1199_clock, %CAST1199_reset, %CAST1199__dfc_wire_234,  %CAST1199__dfc_wire_236 = firrtl.instance CAST1199 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1200_clock, %dup1200_reset, %dup1200__dfc_wire_84,  %dup1200__dfc_wire_68_105, %dup1200__dfc_wire_68_113 = firrtl.instance dup1200 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1201_clock, %dup1201_reset, %dup1201__dfc_wire_84,  %dup1201__dfc_wire_68_105, %dup1201__dfc_wire_68_113 = firrtl.instance dup1201 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1202_clock, %ADD1202_reset, %ADD1202__dfc_wire_98, %ADD1202_const_fix_32_0_1__0000000000000080_102,  %ADD1202__dfc_wire_100 = firrtl.instance ADD1202 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141203_clock, %SHR141203_reset, %SHR141203__dfc_wire_2100,  %SHR141203__dfc_wire_2103 = firrtl.instance SHR141203 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1204_clock, %dup1204_reset, %dup1204__dfc_wire_2103,  %dup1204__dfc_wire_2103_2106, %dup1204__dfc_wire_2103_2110, %dup1204__dfc_wire_2103_2113 = firrtl.instance dup1204 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1205_clock, %GT1205_reset, %GT1205__dfc_wire_2103_2106, %GT1205_const_fix_32_0_1__00000000000000ff_2107,  %GT1205__dfc_wire_2105 = firrtl.instance GT1205 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1206_clock, %MUX1206_reset, %MUX1206__dfc_wire_2105, %MUX1206__dfc_wire_2103_2110, %MUX1206_const_fix_32_0_1__00000000000000ff_2111,  %MUX1206__dfc_wire_2108 = firrtl.instance MUX1206 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1207_clock, %LT1207_reset, %LT1207__dfc_wire_2103_2113, %LT1207_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1207__dfc_wire_2112 = firrtl.instance LT1207 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1208_clock, %MUX1208_reset, %MUX1208__dfc_wire_2105, %MUX1208__dfc_wire_2103_2110, %MUX1208_const_fix_32_0_1__00000000000000ff_2111,  %MUX1208__dfc_wire_2108 = firrtl.instance MUX1208 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1209_clock, %CAST1209_reset, %CAST1209__dfc_wire_234,  %CAST1209__dfc_wire_236 = firrtl.instance CAST1209 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1210_clock, %dup1210_reset, %dup1210__dfc_wire_84,  %dup1210__dfc_wire_68_105, %dup1210__dfc_wire_68_113 = firrtl.instance dup1210 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1211_clock, %dup1211_reset, %dup1211__dfc_wire_84,  %dup1211__dfc_wire_68_105, %dup1211__dfc_wire_68_113 = firrtl.instance dup1211 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1212_clock, %ADD1212_reset, %ADD1212__dfc_wire_98, %ADD1212_const_fix_32_0_1__0000000000000080_102,  %ADD1212__dfc_wire_100 = firrtl.instance ADD1212 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141213_clock, %SHR141213_reset, %SHR141213__dfc_wire_2100,  %SHR141213__dfc_wire_2103 = firrtl.instance SHR141213 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1214_clock, %dup1214_reset, %dup1214__dfc_wire_2103,  %dup1214__dfc_wire_2103_2106, %dup1214__dfc_wire_2103_2110, %dup1214__dfc_wire_2103_2113 = firrtl.instance dup1214 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1215_clock, %GT1215_reset, %GT1215__dfc_wire_2103_2106, %GT1215_const_fix_32_0_1__00000000000000ff_2107,  %GT1215__dfc_wire_2105 = firrtl.instance GT1215 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1216_clock, %MUX1216_reset, %MUX1216__dfc_wire_2105, %MUX1216__dfc_wire_2103_2110, %MUX1216_const_fix_32_0_1__00000000000000ff_2111,  %MUX1216__dfc_wire_2108 = firrtl.instance MUX1216 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1217_clock, %LT1217_reset, %LT1217__dfc_wire_2103_2113, %LT1217_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1217__dfc_wire_2112 = firrtl.instance LT1217 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1218_clock, %MUX1218_reset, %MUX1218__dfc_wire_2105, %MUX1218__dfc_wire_2103_2110, %MUX1218_const_fix_32_0_1__00000000000000ff_2111,  %MUX1218__dfc_wire_2108 = firrtl.instance MUX1218 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1219_clock, %CAST1219_reset, %CAST1219__dfc_wire_234,  %CAST1219__dfc_wire_236 = firrtl.instance CAST1219 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1220_clock, %dup1220_reset, %dup1220__dfc_wire_84,  %dup1220__dfc_wire_68_105, %dup1220__dfc_wire_68_113 = firrtl.instance dup1220 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1221_clock, %dup1221_reset, %dup1221__dfc_wire_84,  %dup1221__dfc_wire_68_105, %dup1221__dfc_wire_68_113 = firrtl.instance dup1221 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1222_clock, %ADD1222_reset, %ADD1222__dfc_wire_98, %ADD1222_const_fix_32_0_1__0000000000000080_102,  %ADD1222__dfc_wire_100 = firrtl.instance ADD1222 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141223_clock, %SHR141223_reset, %SHR141223__dfc_wire_2100,  %SHR141223__dfc_wire_2103 = firrtl.instance SHR141223 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1224_clock, %dup1224_reset, %dup1224__dfc_wire_2103,  %dup1224__dfc_wire_2103_2106, %dup1224__dfc_wire_2103_2110, %dup1224__dfc_wire_2103_2113 = firrtl.instance dup1224 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1225_clock, %GT1225_reset, %GT1225__dfc_wire_2103_2106, %GT1225_const_fix_32_0_1__00000000000000ff_2107,  %GT1225__dfc_wire_2105 = firrtl.instance GT1225 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1226_clock, %MUX1226_reset, %MUX1226__dfc_wire_2105, %MUX1226__dfc_wire_2103_2110, %MUX1226_const_fix_32_0_1__00000000000000ff_2111,  %MUX1226__dfc_wire_2108 = firrtl.instance MUX1226 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1227_clock, %LT1227_reset, %LT1227__dfc_wire_2103_2113, %LT1227_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1227__dfc_wire_2112 = firrtl.instance LT1227 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1228_clock, %MUX1228_reset, %MUX1228__dfc_wire_2105, %MUX1228__dfc_wire_2103_2110, %MUX1228_const_fix_32_0_1__00000000000000ff_2111,  %MUX1228__dfc_wire_2108 = firrtl.instance MUX1228 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1229_clock, %CAST1229_reset, %CAST1229__dfc_wire_234,  %CAST1229__dfc_wire_236 = firrtl.instance CAST1229 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1230_clock, %SUB1230_reset, %SUB1230__dfc_wire_72_122, %SUB1230__dfc_wire_118,  %SUB1230__dfc_wire_121 = firrtl.instance SUB1230 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141231_clock, %SHR141231_reset, %SHR141231__dfc_wire_2100,  %SHR141231__dfc_wire_2103 = firrtl.instance SHR141231 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1232_clock, %dup1232_reset, %dup1232__dfc_wire_2103,  %dup1232__dfc_wire_2103_2106, %dup1232__dfc_wire_2103_2110, %dup1232__dfc_wire_2103_2113 = firrtl.instance dup1232 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1233_clock, %GT1233_reset, %GT1233__dfc_wire_2103_2106, %GT1233_const_fix_32_0_1__00000000000000ff_2107,  %GT1233__dfc_wire_2105 = firrtl.instance GT1233 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1234_clock, %MUX1234_reset, %MUX1234__dfc_wire_2105, %MUX1234__dfc_wire_2103_2110, %MUX1234_const_fix_32_0_1__00000000000000ff_2111,  %MUX1234__dfc_wire_2108 = firrtl.instance MUX1234 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1235_clock, %LT1235_reset, %LT1235__dfc_wire_2103_2113, %LT1235_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1235__dfc_wire_2112 = firrtl.instance LT1235 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1236_clock, %MUX1236_reset, %MUX1236__dfc_wire_2105, %MUX1236__dfc_wire_2103_2110, %MUX1236_const_fix_32_0_1__00000000000000ff_2111,  %MUX1236__dfc_wire_2108 = firrtl.instance MUX1236 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1237_clock, %CAST1237_reset, %CAST1237__dfc_wire_234,  %CAST1237__dfc_wire_236 = firrtl.instance CAST1237 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1238_clock, %SUB1238_reset, %SUB1238__dfc_wire_72_122, %SUB1238__dfc_wire_118,  %SUB1238__dfc_wire_121 = firrtl.instance SUB1238 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141239_clock, %SHR141239_reset, %SHR141239__dfc_wire_2100,  %SHR141239__dfc_wire_2103 = firrtl.instance SHR141239 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1240_clock, %dup1240_reset, %dup1240__dfc_wire_2103,  %dup1240__dfc_wire_2103_2106, %dup1240__dfc_wire_2103_2110, %dup1240__dfc_wire_2103_2113 = firrtl.instance dup1240 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1241_clock, %GT1241_reset, %GT1241__dfc_wire_2103_2106, %GT1241_const_fix_32_0_1__00000000000000ff_2107,  %GT1241__dfc_wire_2105 = firrtl.instance GT1241 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1242_clock, %MUX1242_reset, %MUX1242__dfc_wire_2105, %MUX1242__dfc_wire_2103_2110, %MUX1242_const_fix_32_0_1__00000000000000ff_2111,  %MUX1242__dfc_wire_2108 = firrtl.instance MUX1242 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1243_clock, %LT1243_reset, %LT1243__dfc_wire_2103_2113, %LT1243_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1243__dfc_wire_2112 = firrtl.instance LT1243 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1244_clock, %MUX1244_reset, %MUX1244__dfc_wire_2105, %MUX1244__dfc_wire_2103_2110, %MUX1244_const_fix_32_0_1__00000000000000ff_2111,  %MUX1244__dfc_wire_2108 = firrtl.instance MUX1244 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1245_clock, %CAST1245_reset, %CAST1245__dfc_wire_234,  %CAST1245__dfc_wire_236 = firrtl.instance CAST1245 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1246_clock, %SUB1246_reset, %SUB1246__dfc_wire_72_122, %SUB1246__dfc_wire_118,  %SUB1246__dfc_wire_121 = firrtl.instance SUB1246 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141247_clock, %SHR141247_reset, %SHR141247__dfc_wire_2100,  %SHR141247__dfc_wire_2103 = firrtl.instance SHR141247 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1248_clock, %dup1248_reset, %dup1248__dfc_wire_2103,  %dup1248__dfc_wire_2103_2106, %dup1248__dfc_wire_2103_2110, %dup1248__dfc_wire_2103_2113 = firrtl.instance dup1248 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1249_clock, %GT1249_reset, %GT1249__dfc_wire_2103_2106, %GT1249_const_fix_32_0_1__00000000000000ff_2107,  %GT1249__dfc_wire_2105 = firrtl.instance GT1249 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1250_clock, %MUX1250_reset, %MUX1250__dfc_wire_2105, %MUX1250__dfc_wire_2103_2110, %MUX1250_const_fix_32_0_1__00000000000000ff_2111,  %MUX1250__dfc_wire_2108 = firrtl.instance MUX1250 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1251_clock, %LT1251_reset, %LT1251__dfc_wire_2103_2113, %LT1251_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1251__dfc_wire_2112 = firrtl.instance LT1251 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1252_clock, %MUX1252_reset, %MUX1252__dfc_wire_2105, %MUX1252__dfc_wire_2103_2110, %MUX1252_const_fix_32_0_1__00000000000000ff_2111,  %MUX1252__dfc_wire_2108 = firrtl.instance MUX1252 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1253_clock, %CAST1253_reset, %CAST1253__dfc_wire_234,  %CAST1253__dfc_wire_236 = firrtl.instance CAST1253 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1254_clock, %SUB1254_reset, %SUB1254__dfc_wire_72_122, %SUB1254__dfc_wire_118,  %SUB1254__dfc_wire_121 = firrtl.instance SUB1254 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141255_clock, %SHR141255_reset, %SHR141255__dfc_wire_2100,  %SHR141255__dfc_wire_2103 = firrtl.instance SHR141255 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1256_clock, %dup1256_reset, %dup1256__dfc_wire_2103,  %dup1256__dfc_wire_2103_2106, %dup1256__dfc_wire_2103_2110, %dup1256__dfc_wire_2103_2113 = firrtl.instance dup1256 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1257_clock, %GT1257_reset, %GT1257__dfc_wire_2103_2106, %GT1257_const_fix_32_0_1__00000000000000ff_2107,  %GT1257__dfc_wire_2105 = firrtl.instance GT1257 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1258_clock, %MUX1258_reset, %MUX1258__dfc_wire_2105, %MUX1258__dfc_wire_2103_2110, %MUX1258_const_fix_32_0_1__00000000000000ff_2111,  %MUX1258__dfc_wire_2108 = firrtl.instance MUX1258 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1259_clock, %LT1259_reset, %LT1259__dfc_wire_2103_2113, %LT1259_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1259__dfc_wire_2112 = firrtl.instance LT1259 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1260_clock, %MUX1260_reset, %MUX1260__dfc_wire_2105, %MUX1260__dfc_wire_2103_2110, %MUX1260_const_fix_32_0_1__00000000000000ff_2111,  %MUX1260__dfc_wire_2108 = firrtl.instance MUX1260 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1261_clock, %CAST1261_reset, %CAST1261__dfc_wire_234,  %CAST1261__dfc_wire_236 = firrtl.instance CAST1261 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %CAST1262_clock, %CAST1262_reset, %CAST1262__dfc_wire_4,  %CAST1262__dfc_wire_73 = firrtl.instance CAST1262 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL81263_clock, %SHL81263_reset, %SHL81263__dfc_wire_1921,  %SHL81263__dfc_wire_1923 = firrtl.instance SHL81263 @SHL8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1921 : !firrtl.sint<32>, out _dfc_wire_1923 : !firrtl.sint<32> )
    %CAST1264_clock, %CAST1264_reset, %CAST1264__dfc_wire_4,  %CAST1264__dfc_wire_73 = firrtl.instance CAST1264 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1265_clock, %CAST1265_reset, %CAST1265__dfc_wire_4,  %CAST1265__dfc_wire_73 = firrtl.instance CAST1265 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1266_clock, %CAST1266_reset, %CAST1266__dfc_wire_4,  %CAST1266__dfc_wire_73 = firrtl.instance CAST1266 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1267_clock, %CAST1267_reset, %CAST1267__dfc_wire_4,  %CAST1267__dfc_wire_73 = firrtl.instance CAST1267 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1268_clock, %CAST1268_reset, %CAST1268__dfc_wire_4,  %CAST1268__dfc_wire_73 = firrtl.instance CAST1268 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1269_clock, %CAST1269_reset, %CAST1269__dfc_wire_4,  %CAST1269__dfc_wire_73 = firrtl.instance CAST1269 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1270_clock, %CAST1270_reset, %CAST1270__dfc_wire_4,  %CAST1270__dfc_wire_73 = firrtl.instance CAST1270 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL81271_clock, %SHL81271_reset, %SHL81271__dfc_wire_1921,  %SHL81271__dfc_wire_1923 = firrtl.instance SHL81271 @SHL8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1921 : !firrtl.sint<32>, out _dfc_wire_1923 : !firrtl.sint<32> )
    %ADD1272_clock, %ADD1272_reset, %ADD1272__dfc_wire_98, %ADD1272_const_fix_32_0_1__0000000000000080_102,  %ADD1272__dfc_wire_100 = firrtl.instance ADD1272 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup1273_clock, %dup1273_reset, %dup1273__dfc_wire_84,  %dup1273__dfc_wire_68_105, %dup1273__dfc_wire_68_113 = firrtl.instance dup1273 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1274_clock, %dup1274_reset, %dup1274__dfc_wire_84,  %dup1274__dfc_wire_68_105, %dup1274__dfc_wire_68_113 = firrtl.instance dup1274 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1275_clock, %ADD1275_reset, %ADD1275__dfc_wire_98, %ADD1275_const_fix_32_0_1__0000000000000080_102,  %ADD1275__dfc_wire_100 = firrtl.instance ADD1275 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1276_clock, %MUL1276_reset, %MUL1276_const_fix_32_0_1__0000000000000235_108, %MUL1276__dfc_wire_104,  %MUL1276__dfc_wire_107 = firrtl.instance MUL1276 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1277_clock, %ADD1277_reset, %ADD1277__dfc_wire_98, %ADD1277_const_fix_32_0_1__0000000000000080_102,  %ADD1277__dfc_wire_100 = firrtl.instance ADD1277 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1278_clock, %MUL1278_reset, %MUL1278_const_fix_32_0_1__0000000000000235_108, %MUL1278__dfc_wire_104,  %MUL1278__dfc_wire_107 = firrtl.instance MUL1278 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1279_clock, %dup1279_reset, %dup1279__dfc_wire_84,  %dup1279__dfc_wire_68_105, %dup1279__dfc_wire_68_113 = firrtl.instance dup1279 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1280_clock, %ADD1280_reset, %ADD1280__dfc_wire_98, %ADD1280_const_fix_32_0_1__0000000000000080_102,  %ADD1280__dfc_wire_100 = firrtl.instance ADD1280 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR31281_clock, %SHR31281_reset, %SHR31281__dfc_wire_1965,  %SHR31281__dfc_wire_1968 = firrtl.instance SHR31281 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1282_clock, %MUL1282_reset, %MUL1282_const_fix_32_0_1__0000000000000235_108, %MUL1282__dfc_wire_104,  %MUL1282__dfc_wire_107 = firrtl.instance MUL1282 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB1283_clock, %SUB1283_reset, %SUB1283__dfc_wire_72_122, %SUB1283__dfc_wire_118,  %SUB1283__dfc_wire_121 = firrtl.instance SUB1283 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31284_clock, %SHR31284_reset, %SHR31284__dfc_wire_1965,  %SHR31284__dfc_wire_1968 = firrtl.instance SHR31284 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1285_clock, %dup1285_reset, %dup1285__dfc_wire_84,  %dup1285__dfc_wire_68_105, %dup1285__dfc_wire_68_113 = firrtl.instance dup1285 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1286_clock, %dup1286_reset, %dup1286__dfc_wire_84,  %dup1286__dfc_wire_68_105, %dup1286__dfc_wire_68_113 = firrtl.instance dup1286 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1287_clock, %ADD1287_reset, %ADD1287__dfc_wire_98, %ADD1287_const_fix_32_0_1__0000000000000080_102,  %ADD1287__dfc_wire_100 = firrtl.instance ADD1287 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1288_clock, %MUL1288_reset, %MUL1288_const_fix_32_0_1__0000000000000235_108, %MUL1288__dfc_wire_104,  %MUL1288__dfc_wire_107 = firrtl.instance MUL1288 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1289_clock, %ADD1289_reset, %ADD1289__dfc_wire_98, %ADD1289_const_fix_32_0_1__0000000000000080_102,  %ADD1289__dfc_wire_100 = firrtl.instance ADD1289 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1290_clock, %MUL1290_reset, %MUL1290_const_fix_32_0_1__0000000000000235_108, %MUL1290__dfc_wire_104,  %MUL1290__dfc_wire_107 = firrtl.instance MUL1290 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1291_clock, %dup1291_reset, %dup1291__dfc_wire_84,  %dup1291__dfc_wire_68_105, %dup1291__dfc_wire_68_113 = firrtl.instance dup1291 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB1292_clock, %SUB1292_reset, %SUB1292__dfc_wire_72_122, %SUB1292__dfc_wire_118,  %SUB1292__dfc_wire_121 = firrtl.instance SUB1292 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31293_clock, %SHR31293_reset, %SHR31293__dfc_wire_1965,  %SHR31293__dfc_wire_1968 = firrtl.instance SHR31293 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1294_clock, %MUL1294_reset, %MUL1294_const_fix_32_0_1__0000000000000235_108, %MUL1294__dfc_wire_104,  %MUL1294__dfc_wire_107 = firrtl.instance MUL1294 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB1295_clock, %SUB1295_reset, %SUB1295__dfc_wire_72_122, %SUB1295__dfc_wire_118,  %SUB1295__dfc_wire_121 = firrtl.instance SUB1295 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31296_clock, %SHR31296_reset, %SHR31296__dfc_wire_1965,  %SHR31296__dfc_wire_1968 = firrtl.instance SHR31296 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1297_clock, %dup1297_reset, %dup1297__dfc_wire_84,  %dup1297__dfc_wire_68_105, %dup1297__dfc_wire_68_113 = firrtl.instance dup1297 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1298_clock, %dup1298_reset, %dup1298__dfc_wire_84,  %dup1298__dfc_wire_68_105, %dup1298__dfc_wire_68_113 = firrtl.instance dup1298 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1299_clock, %ADD1299_reset, %ADD1299__dfc_wire_98, %ADD1299_const_fix_32_0_1__0000000000000080_102,  %ADD1299__dfc_wire_100 = firrtl.instance ADD1299 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1300_clock, %SUB1300_reset, %SUB1300__dfc_wire_72_122, %SUB1300__dfc_wire_118,  %SUB1300__dfc_wire_121 = firrtl.instance SUB1300 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1301_clock, %dup1301_reset, %dup1301__dfc_wire_84,  %dup1301__dfc_wire_68_105, %dup1301__dfc_wire_68_113 = firrtl.instance dup1301 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1302_clock, %dup1302_reset, %dup1302__dfc_wire_84,  %dup1302__dfc_wire_68_105, %dup1302__dfc_wire_68_113 = firrtl.instance dup1302 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1303_clock, %ADD1303_reset, %ADD1303__dfc_wire_98, %ADD1303_const_fix_32_0_1__0000000000000080_102,  %ADD1303__dfc_wire_100 = firrtl.instance ADD1303 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1304_clock, %MUL1304_reset, %MUL1304_const_fix_32_0_1__0000000000000235_108, %MUL1304__dfc_wire_104,  %MUL1304__dfc_wire_107 = firrtl.instance MUL1304 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1305_clock, %ADD1305_reset, %ADD1305__dfc_wire_98, %ADD1305_const_fix_32_0_1__0000000000000080_102,  %ADD1305__dfc_wire_100 = firrtl.instance ADD1305 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1306_clock, %MUL1306_reset, %MUL1306_const_fix_32_0_1__0000000000000235_108, %MUL1306__dfc_wire_104,  %MUL1306__dfc_wire_107 = firrtl.instance MUL1306 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1307_clock, %dup1307_reset, %dup1307__dfc_wire_84,  %dup1307__dfc_wire_68_105, %dup1307__dfc_wire_68_113 = firrtl.instance dup1307 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB1308_clock, %SUB1308_reset, %SUB1308__dfc_wire_72_122, %SUB1308__dfc_wire_118,  %SUB1308__dfc_wire_121 = firrtl.instance SUB1308 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31309_clock, %SHR31309_reset, %SHR31309__dfc_wire_1965,  %SHR31309__dfc_wire_1968 = firrtl.instance SHR31309 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1310_clock, %MUL1310_reset, %MUL1310_const_fix_32_0_1__0000000000000235_108, %MUL1310__dfc_wire_104,  %MUL1310__dfc_wire_107 = firrtl.instance MUL1310 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1311_clock, %ADD1311_reset, %ADD1311__dfc_wire_98, %ADD1311_const_fix_32_0_1__0000000000000080_102,  %ADD1311__dfc_wire_100 = firrtl.instance ADD1311 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR31312_clock, %SHR31312_reset, %SHR31312__dfc_wire_1965,  %SHR31312__dfc_wire_1968 = firrtl.instance SHR31312 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1313_clock, %dup1313_reset, %dup1313__dfc_wire_84,  %dup1313__dfc_wire_68_105, %dup1313__dfc_wire_68_113 = firrtl.instance dup1313 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1314_clock, %dup1314_reset, %dup1314__dfc_wire_84,  %dup1314__dfc_wire_68_105, %dup1314__dfc_wire_68_113 = firrtl.instance dup1314 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1315_clock, %ADD1315_reset, %ADD1315__dfc_wire_98, %ADD1315_const_fix_32_0_1__0000000000000080_102,  %ADD1315__dfc_wire_100 = firrtl.instance ADD1315 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1316_clock, %SUB1316_reset, %SUB1316__dfc_wire_72_122, %SUB1316__dfc_wire_118,  %SUB1316__dfc_wire_121 = firrtl.instance SUB1316 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1317_clock, %dup1317_reset, %dup1317__dfc_wire_84,  %dup1317__dfc_wire_68_105, %dup1317__dfc_wire_68_113 = firrtl.instance dup1317 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1318_clock, %dup1318_reset, %dup1318__dfc_wire_84,  %dup1318__dfc_wire_68_105, %dup1318__dfc_wire_68_113 = firrtl.instance dup1318 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1319_clock, %ADD1319_reset, %ADD1319__dfc_wire_98, %ADD1319_const_fix_32_0_1__0000000000000080_102,  %ADD1319__dfc_wire_100 = firrtl.instance ADD1319 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1320_clock, %SUB1320_reset, %SUB1320__dfc_wire_72_122, %SUB1320__dfc_wire_118,  %SUB1320__dfc_wire_121 = firrtl.instance SUB1320 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1321_clock, %dup1321_reset, %dup1321__dfc_wire_84,  %dup1321__dfc_wire_68_105, %dup1321__dfc_wire_68_113 = firrtl.instance dup1321 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1322_clock, %dup1322_reset, %dup1322__dfc_wire_84,  %dup1322__dfc_wire_68_105, %dup1322__dfc_wire_68_113 = firrtl.instance dup1322 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1323_clock, %ADD1323_reset, %ADD1323__dfc_wire_98, %ADD1323_const_fix_32_0_1__0000000000000080_102,  %ADD1323__dfc_wire_100 = firrtl.instance ADD1323 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1324_clock, %SUB1324_reset, %SUB1324__dfc_wire_72_122, %SUB1324__dfc_wire_118,  %SUB1324__dfc_wire_121 = firrtl.instance SUB1324 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1325_clock, %dup1325_reset, %dup1325__dfc_wire_84,  %dup1325__dfc_wire_68_105, %dup1325__dfc_wire_68_113 = firrtl.instance dup1325 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1326_clock, %dup1326_reset, %dup1326__dfc_wire_84,  %dup1326__dfc_wire_68_105, %dup1326__dfc_wire_68_113 = firrtl.instance dup1326 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1327_clock, %ADD1327_reset, %ADD1327__dfc_wire_98, %ADD1327_const_fix_32_0_1__0000000000000080_102,  %ADD1327__dfc_wire_100 = firrtl.instance ADD1327 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1328_clock, %SUB1328_reset, %SUB1328__dfc_wire_72_122, %SUB1328__dfc_wire_118,  %SUB1328__dfc_wire_121 = firrtl.instance SUB1328 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1329_clock, %dup1329_reset, %dup1329__dfc_wire_84,  %dup1329__dfc_wire_68_105, %dup1329__dfc_wire_68_113 = firrtl.instance dup1329 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1330_clock, %dup1330_reset, %dup1330__dfc_wire_84,  %dup1330__dfc_wire_68_105, %dup1330__dfc_wire_68_113 = firrtl.instance dup1330 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1331_clock, %ADD1331_reset, %ADD1331__dfc_wire_98, %ADD1331_const_fix_32_0_1__0000000000000080_102,  %ADD1331__dfc_wire_100 = firrtl.instance ADD1331 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1332_clock, %MUL1332_reset, %MUL1332_const_fix_32_0_1__0000000000000235_108, %MUL1332__dfc_wire_104,  %MUL1332__dfc_wire_107 = firrtl.instance MUL1332 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1333_clock, %ADD1333_reset, %ADD1333__dfc_wire_98, %ADD1333_const_fix_32_0_1__0000000000000080_102,  %ADD1333__dfc_wire_100 = firrtl.instance ADD1333 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR81334_clock, %SHR81334_reset, %SHR81334__dfc_wire_213,  %SHR81334__dfc_wire_216 = firrtl.instance SHR81334 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %SUB1335_clock, %SUB1335_reset, %SUB1335__dfc_wire_72_122, %SUB1335__dfc_wire_118,  %SUB1335__dfc_wire_121 = firrtl.instance SUB1335 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL1336_clock, %MUL1336_reset, %MUL1336_const_fix_32_0_1__0000000000000235_108, %MUL1336__dfc_wire_104,  %MUL1336__dfc_wire_107 = firrtl.instance MUL1336 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1337_clock, %ADD1337_reset, %ADD1337__dfc_wire_98, %ADD1337_const_fix_32_0_1__0000000000000080_102,  %ADD1337__dfc_wire_100 = firrtl.instance ADD1337 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR81338_clock, %SHR81338_reset, %SHR81338__dfc_wire_213,  %SHR81338__dfc_wire_216 = firrtl.instance SHR81338 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %dup1339_clock, %dup1339_reset, %dup1339__dfc_wire_84,  %dup1339__dfc_wire_68_105, %dup1339__dfc_wire_68_113 = firrtl.instance dup1339 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1340_clock, %dup1340_reset, %dup1340__dfc_wire_84,  %dup1340__dfc_wire_68_105, %dup1340__dfc_wire_68_113 = firrtl.instance dup1340 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1341_clock, %ADD1341_reset, %ADD1341__dfc_wire_98, %ADD1341_const_fix_32_0_1__0000000000000080_102,  %ADD1341__dfc_wire_100 = firrtl.instance ADD1341 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141342_clock, %SHR141342_reset, %SHR141342__dfc_wire_2100,  %SHR141342__dfc_wire_2103 = firrtl.instance SHR141342 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1343_clock, %dup1343_reset, %dup1343__dfc_wire_2103,  %dup1343__dfc_wire_2103_2106, %dup1343__dfc_wire_2103_2110, %dup1343__dfc_wire_2103_2113 = firrtl.instance dup1343 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1344_clock, %GT1344_reset, %GT1344__dfc_wire_2103_2106, %GT1344_const_fix_32_0_1__00000000000000ff_2107,  %GT1344__dfc_wire_2105 = firrtl.instance GT1344 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1345_clock, %MUX1345_reset, %MUX1345__dfc_wire_2105, %MUX1345__dfc_wire_2103_2110, %MUX1345_const_fix_32_0_1__00000000000000ff_2111,  %MUX1345__dfc_wire_2108 = firrtl.instance MUX1345 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1346_clock, %LT1346_reset, %LT1346__dfc_wire_2103_2113, %LT1346_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1346__dfc_wire_2112 = firrtl.instance LT1346 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1347_clock, %MUX1347_reset, %MUX1347__dfc_wire_2105, %MUX1347__dfc_wire_2103_2110, %MUX1347_const_fix_32_0_1__00000000000000ff_2111,  %MUX1347__dfc_wire_2108 = firrtl.instance MUX1347 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1348_clock, %CAST1348_reset, %CAST1348__dfc_wire_234,  %CAST1348__dfc_wire_236 = firrtl.instance CAST1348 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1349_clock, %dup1349_reset, %dup1349__dfc_wire_84,  %dup1349__dfc_wire_68_105, %dup1349__dfc_wire_68_113 = firrtl.instance dup1349 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1350_clock, %dup1350_reset, %dup1350__dfc_wire_84,  %dup1350__dfc_wire_68_105, %dup1350__dfc_wire_68_113 = firrtl.instance dup1350 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1351_clock, %ADD1351_reset, %ADD1351__dfc_wire_98, %ADD1351_const_fix_32_0_1__0000000000000080_102,  %ADD1351__dfc_wire_100 = firrtl.instance ADD1351 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141352_clock, %SHR141352_reset, %SHR141352__dfc_wire_2100,  %SHR141352__dfc_wire_2103 = firrtl.instance SHR141352 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1353_clock, %dup1353_reset, %dup1353__dfc_wire_2103,  %dup1353__dfc_wire_2103_2106, %dup1353__dfc_wire_2103_2110, %dup1353__dfc_wire_2103_2113 = firrtl.instance dup1353 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1354_clock, %GT1354_reset, %GT1354__dfc_wire_2103_2106, %GT1354_const_fix_32_0_1__00000000000000ff_2107,  %GT1354__dfc_wire_2105 = firrtl.instance GT1354 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1355_clock, %MUX1355_reset, %MUX1355__dfc_wire_2105, %MUX1355__dfc_wire_2103_2110, %MUX1355_const_fix_32_0_1__00000000000000ff_2111,  %MUX1355__dfc_wire_2108 = firrtl.instance MUX1355 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1356_clock, %LT1356_reset, %LT1356__dfc_wire_2103_2113, %LT1356_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1356__dfc_wire_2112 = firrtl.instance LT1356 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1357_clock, %MUX1357_reset, %MUX1357__dfc_wire_2105, %MUX1357__dfc_wire_2103_2110, %MUX1357_const_fix_32_0_1__00000000000000ff_2111,  %MUX1357__dfc_wire_2108 = firrtl.instance MUX1357 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1358_clock, %CAST1358_reset, %CAST1358__dfc_wire_234,  %CAST1358__dfc_wire_236 = firrtl.instance CAST1358 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1359_clock, %dup1359_reset, %dup1359__dfc_wire_84,  %dup1359__dfc_wire_68_105, %dup1359__dfc_wire_68_113 = firrtl.instance dup1359 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1360_clock, %dup1360_reset, %dup1360__dfc_wire_84,  %dup1360__dfc_wire_68_105, %dup1360__dfc_wire_68_113 = firrtl.instance dup1360 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1361_clock, %ADD1361_reset, %ADD1361__dfc_wire_98, %ADD1361_const_fix_32_0_1__0000000000000080_102,  %ADD1361__dfc_wire_100 = firrtl.instance ADD1361 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141362_clock, %SHR141362_reset, %SHR141362__dfc_wire_2100,  %SHR141362__dfc_wire_2103 = firrtl.instance SHR141362 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1363_clock, %dup1363_reset, %dup1363__dfc_wire_2103,  %dup1363__dfc_wire_2103_2106, %dup1363__dfc_wire_2103_2110, %dup1363__dfc_wire_2103_2113 = firrtl.instance dup1363 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1364_clock, %GT1364_reset, %GT1364__dfc_wire_2103_2106, %GT1364_const_fix_32_0_1__00000000000000ff_2107,  %GT1364__dfc_wire_2105 = firrtl.instance GT1364 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1365_clock, %MUX1365_reset, %MUX1365__dfc_wire_2105, %MUX1365__dfc_wire_2103_2110, %MUX1365_const_fix_32_0_1__00000000000000ff_2111,  %MUX1365__dfc_wire_2108 = firrtl.instance MUX1365 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1366_clock, %LT1366_reset, %LT1366__dfc_wire_2103_2113, %LT1366_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1366__dfc_wire_2112 = firrtl.instance LT1366 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1367_clock, %MUX1367_reset, %MUX1367__dfc_wire_2105, %MUX1367__dfc_wire_2103_2110, %MUX1367_const_fix_32_0_1__00000000000000ff_2111,  %MUX1367__dfc_wire_2108 = firrtl.instance MUX1367 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1368_clock, %CAST1368_reset, %CAST1368__dfc_wire_234,  %CAST1368__dfc_wire_236 = firrtl.instance CAST1368 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1369_clock, %dup1369_reset, %dup1369__dfc_wire_84,  %dup1369__dfc_wire_68_105, %dup1369__dfc_wire_68_113 = firrtl.instance dup1369 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1370_clock, %dup1370_reset, %dup1370__dfc_wire_84,  %dup1370__dfc_wire_68_105, %dup1370__dfc_wire_68_113 = firrtl.instance dup1370 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1371_clock, %ADD1371_reset, %ADD1371__dfc_wire_98, %ADD1371_const_fix_32_0_1__0000000000000080_102,  %ADD1371__dfc_wire_100 = firrtl.instance ADD1371 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141372_clock, %SHR141372_reset, %SHR141372__dfc_wire_2100,  %SHR141372__dfc_wire_2103 = firrtl.instance SHR141372 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1373_clock, %dup1373_reset, %dup1373__dfc_wire_2103,  %dup1373__dfc_wire_2103_2106, %dup1373__dfc_wire_2103_2110, %dup1373__dfc_wire_2103_2113 = firrtl.instance dup1373 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1374_clock, %GT1374_reset, %GT1374__dfc_wire_2103_2106, %GT1374_const_fix_32_0_1__00000000000000ff_2107,  %GT1374__dfc_wire_2105 = firrtl.instance GT1374 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1375_clock, %MUX1375_reset, %MUX1375__dfc_wire_2105, %MUX1375__dfc_wire_2103_2110, %MUX1375_const_fix_32_0_1__00000000000000ff_2111,  %MUX1375__dfc_wire_2108 = firrtl.instance MUX1375 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1376_clock, %LT1376_reset, %LT1376__dfc_wire_2103_2113, %LT1376_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1376__dfc_wire_2112 = firrtl.instance LT1376 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1377_clock, %MUX1377_reset, %MUX1377__dfc_wire_2105, %MUX1377__dfc_wire_2103_2110, %MUX1377_const_fix_32_0_1__00000000000000ff_2111,  %MUX1377__dfc_wire_2108 = firrtl.instance MUX1377 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1378_clock, %CAST1378_reset, %CAST1378__dfc_wire_234,  %CAST1378__dfc_wire_236 = firrtl.instance CAST1378 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1379_clock, %SUB1379_reset, %SUB1379__dfc_wire_72_122, %SUB1379__dfc_wire_118,  %SUB1379__dfc_wire_121 = firrtl.instance SUB1379 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141380_clock, %SHR141380_reset, %SHR141380__dfc_wire_2100,  %SHR141380__dfc_wire_2103 = firrtl.instance SHR141380 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1381_clock, %dup1381_reset, %dup1381__dfc_wire_2103,  %dup1381__dfc_wire_2103_2106, %dup1381__dfc_wire_2103_2110, %dup1381__dfc_wire_2103_2113 = firrtl.instance dup1381 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1382_clock, %GT1382_reset, %GT1382__dfc_wire_2103_2106, %GT1382_const_fix_32_0_1__00000000000000ff_2107,  %GT1382__dfc_wire_2105 = firrtl.instance GT1382 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1383_clock, %MUX1383_reset, %MUX1383__dfc_wire_2105, %MUX1383__dfc_wire_2103_2110, %MUX1383_const_fix_32_0_1__00000000000000ff_2111,  %MUX1383__dfc_wire_2108 = firrtl.instance MUX1383 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1384_clock, %LT1384_reset, %LT1384__dfc_wire_2103_2113, %LT1384_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1384__dfc_wire_2112 = firrtl.instance LT1384 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1385_clock, %MUX1385_reset, %MUX1385__dfc_wire_2105, %MUX1385__dfc_wire_2103_2110, %MUX1385_const_fix_32_0_1__00000000000000ff_2111,  %MUX1385__dfc_wire_2108 = firrtl.instance MUX1385 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1386_clock, %CAST1386_reset, %CAST1386__dfc_wire_234,  %CAST1386__dfc_wire_236 = firrtl.instance CAST1386 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1387_clock, %SUB1387_reset, %SUB1387__dfc_wire_72_122, %SUB1387__dfc_wire_118,  %SUB1387__dfc_wire_121 = firrtl.instance SUB1387 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141388_clock, %SHR141388_reset, %SHR141388__dfc_wire_2100,  %SHR141388__dfc_wire_2103 = firrtl.instance SHR141388 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1389_clock, %dup1389_reset, %dup1389__dfc_wire_2103,  %dup1389__dfc_wire_2103_2106, %dup1389__dfc_wire_2103_2110, %dup1389__dfc_wire_2103_2113 = firrtl.instance dup1389 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1390_clock, %GT1390_reset, %GT1390__dfc_wire_2103_2106, %GT1390_const_fix_32_0_1__00000000000000ff_2107,  %GT1390__dfc_wire_2105 = firrtl.instance GT1390 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1391_clock, %MUX1391_reset, %MUX1391__dfc_wire_2105, %MUX1391__dfc_wire_2103_2110, %MUX1391_const_fix_32_0_1__00000000000000ff_2111,  %MUX1391__dfc_wire_2108 = firrtl.instance MUX1391 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1392_clock, %LT1392_reset, %LT1392__dfc_wire_2103_2113, %LT1392_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1392__dfc_wire_2112 = firrtl.instance LT1392 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1393_clock, %MUX1393_reset, %MUX1393__dfc_wire_2105, %MUX1393__dfc_wire_2103_2110, %MUX1393_const_fix_32_0_1__00000000000000ff_2111,  %MUX1393__dfc_wire_2108 = firrtl.instance MUX1393 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1394_clock, %CAST1394_reset, %CAST1394__dfc_wire_234,  %CAST1394__dfc_wire_236 = firrtl.instance CAST1394 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1395_clock, %SUB1395_reset, %SUB1395__dfc_wire_72_122, %SUB1395__dfc_wire_118,  %SUB1395__dfc_wire_121 = firrtl.instance SUB1395 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141396_clock, %SHR141396_reset, %SHR141396__dfc_wire_2100,  %SHR141396__dfc_wire_2103 = firrtl.instance SHR141396 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1397_clock, %dup1397_reset, %dup1397__dfc_wire_2103,  %dup1397__dfc_wire_2103_2106, %dup1397__dfc_wire_2103_2110, %dup1397__dfc_wire_2103_2113 = firrtl.instance dup1397 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1398_clock, %GT1398_reset, %GT1398__dfc_wire_2103_2106, %GT1398_const_fix_32_0_1__00000000000000ff_2107,  %GT1398__dfc_wire_2105 = firrtl.instance GT1398 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1399_clock, %MUX1399_reset, %MUX1399__dfc_wire_2105, %MUX1399__dfc_wire_2103_2110, %MUX1399_const_fix_32_0_1__00000000000000ff_2111,  %MUX1399__dfc_wire_2108 = firrtl.instance MUX1399 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1400_clock, %LT1400_reset, %LT1400__dfc_wire_2103_2113, %LT1400_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1400__dfc_wire_2112 = firrtl.instance LT1400 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1401_clock, %MUX1401_reset, %MUX1401__dfc_wire_2105, %MUX1401__dfc_wire_2103_2110, %MUX1401_const_fix_32_0_1__00000000000000ff_2111,  %MUX1401__dfc_wire_2108 = firrtl.instance MUX1401 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1402_clock, %CAST1402_reset, %CAST1402__dfc_wire_234,  %CAST1402__dfc_wire_236 = firrtl.instance CAST1402 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1403_clock, %SUB1403_reset, %SUB1403__dfc_wire_72_122, %SUB1403__dfc_wire_118,  %SUB1403__dfc_wire_121 = firrtl.instance SUB1403 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141404_clock, %SHR141404_reset, %SHR141404__dfc_wire_2100,  %SHR141404__dfc_wire_2103 = firrtl.instance SHR141404 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1405_clock, %dup1405_reset, %dup1405__dfc_wire_2103,  %dup1405__dfc_wire_2103_2106, %dup1405__dfc_wire_2103_2110, %dup1405__dfc_wire_2103_2113 = firrtl.instance dup1405 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1406_clock, %GT1406_reset, %GT1406__dfc_wire_2103_2106, %GT1406_const_fix_32_0_1__00000000000000ff_2107,  %GT1406__dfc_wire_2105 = firrtl.instance GT1406 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1407_clock, %MUX1407_reset, %MUX1407__dfc_wire_2105, %MUX1407__dfc_wire_2103_2110, %MUX1407_const_fix_32_0_1__00000000000000ff_2111,  %MUX1407__dfc_wire_2108 = firrtl.instance MUX1407 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1408_clock, %LT1408_reset, %LT1408__dfc_wire_2103_2113, %LT1408_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1408__dfc_wire_2112 = firrtl.instance LT1408 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1409_clock, %MUX1409_reset, %MUX1409__dfc_wire_2105, %MUX1409__dfc_wire_2103_2110, %MUX1409_const_fix_32_0_1__00000000000000ff_2111,  %MUX1409__dfc_wire_2108 = firrtl.instance MUX1409 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1410_clock, %CAST1410_reset, %CAST1410__dfc_wire_234,  %CAST1410__dfc_wire_236 = firrtl.instance CAST1410 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %CAST1411_clock, %CAST1411_reset, %CAST1411__dfc_wire_4,  %CAST1411__dfc_wire_73 = firrtl.instance CAST1411 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL81412_clock, %SHL81412_reset, %SHL81412__dfc_wire_1921,  %SHL81412__dfc_wire_1923 = firrtl.instance SHL81412 @SHL8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1921 : !firrtl.sint<32>, out _dfc_wire_1923 : !firrtl.sint<32> )
    %CAST1413_clock, %CAST1413_reset, %CAST1413__dfc_wire_4,  %CAST1413__dfc_wire_73 = firrtl.instance CAST1413 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1414_clock, %CAST1414_reset, %CAST1414__dfc_wire_4,  %CAST1414__dfc_wire_73 = firrtl.instance CAST1414 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1415_clock, %CAST1415_reset, %CAST1415__dfc_wire_4,  %CAST1415__dfc_wire_73 = firrtl.instance CAST1415 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1416_clock, %CAST1416_reset, %CAST1416__dfc_wire_4,  %CAST1416__dfc_wire_73 = firrtl.instance CAST1416 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1417_clock, %CAST1417_reset, %CAST1417__dfc_wire_4,  %CAST1417__dfc_wire_73 = firrtl.instance CAST1417 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1418_clock, %CAST1418_reset, %CAST1418__dfc_wire_4,  %CAST1418__dfc_wire_73 = firrtl.instance CAST1418 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1419_clock, %CAST1419_reset, %CAST1419__dfc_wire_4,  %CAST1419__dfc_wire_73 = firrtl.instance CAST1419 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL81420_clock, %SHL81420_reset, %SHL81420__dfc_wire_1921,  %SHL81420__dfc_wire_1923 = firrtl.instance SHL81420 @SHL8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1921 : !firrtl.sint<32>, out _dfc_wire_1923 : !firrtl.sint<32> )
    %ADD1421_clock, %ADD1421_reset, %ADD1421__dfc_wire_98, %ADD1421_const_fix_32_0_1__0000000000000080_102,  %ADD1421__dfc_wire_100 = firrtl.instance ADD1421 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup1422_clock, %dup1422_reset, %dup1422__dfc_wire_84,  %dup1422__dfc_wire_68_105, %dup1422__dfc_wire_68_113 = firrtl.instance dup1422 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1423_clock, %dup1423_reset, %dup1423__dfc_wire_84,  %dup1423__dfc_wire_68_105, %dup1423__dfc_wire_68_113 = firrtl.instance dup1423 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1424_clock, %ADD1424_reset, %ADD1424__dfc_wire_98, %ADD1424_const_fix_32_0_1__0000000000000080_102,  %ADD1424__dfc_wire_100 = firrtl.instance ADD1424 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1425_clock, %MUL1425_reset, %MUL1425_const_fix_32_0_1__0000000000000235_108, %MUL1425__dfc_wire_104,  %MUL1425__dfc_wire_107 = firrtl.instance MUL1425 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1426_clock, %ADD1426_reset, %ADD1426__dfc_wire_98, %ADD1426_const_fix_32_0_1__0000000000000080_102,  %ADD1426__dfc_wire_100 = firrtl.instance ADD1426 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1427_clock, %MUL1427_reset, %MUL1427_const_fix_32_0_1__0000000000000235_108, %MUL1427__dfc_wire_104,  %MUL1427__dfc_wire_107 = firrtl.instance MUL1427 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1428_clock, %dup1428_reset, %dup1428__dfc_wire_84,  %dup1428__dfc_wire_68_105, %dup1428__dfc_wire_68_113 = firrtl.instance dup1428 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1429_clock, %ADD1429_reset, %ADD1429__dfc_wire_98, %ADD1429_const_fix_32_0_1__0000000000000080_102,  %ADD1429__dfc_wire_100 = firrtl.instance ADD1429 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR31430_clock, %SHR31430_reset, %SHR31430__dfc_wire_1965,  %SHR31430__dfc_wire_1968 = firrtl.instance SHR31430 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1431_clock, %MUL1431_reset, %MUL1431_const_fix_32_0_1__0000000000000235_108, %MUL1431__dfc_wire_104,  %MUL1431__dfc_wire_107 = firrtl.instance MUL1431 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB1432_clock, %SUB1432_reset, %SUB1432__dfc_wire_72_122, %SUB1432__dfc_wire_118,  %SUB1432__dfc_wire_121 = firrtl.instance SUB1432 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31433_clock, %SHR31433_reset, %SHR31433__dfc_wire_1965,  %SHR31433__dfc_wire_1968 = firrtl.instance SHR31433 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1434_clock, %dup1434_reset, %dup1434__dfc_wire_84,  %dup1434__dfc_wire_68_105, %dup1434__dfc_wire_68_113 = firrtl.instance dup1434 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1435_clock, %dup1435_reset, %dup1435__dfc_wire_84,  %dup1435__dfc_wire_68_105, %dup1435__dfc_wire_68_113 = firrtl.instance dup1435 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1436_clock, %ADD1436_reset, %ADD1436__dfc_wire_98, %ADD1436_const_fix_32_0_1__0000000000000080_102,  %ADD1436__dfc_wire_100 = firrtl.instance ADD1436 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1437_clock, %MUL1437_reset, %MUL1437_const_fix_32_0_1__0000000000000235_108, %MUL1437__dfc_wire_104,  %MUL1437__dfc_wire_107 = firrtl.instance MUL1437 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1438_clock, %ADD1438_reset, %ADD1438__dfc_wire_98, %ADD1438_const_fix_32_0_1__0000000000000080_102,  %ADD1438__dfc_wire_100 = firrtl.instance ADD1438 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1439_clock, %MUL1439_reset, %MUL1439_const_fix_32_0_1__0000000000000235_108, %MUL1439__dfc_wire_104,  %MUL1439__dfc_wire_107 = firrtl.instance MUL1439 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1440_clock, %dup1440_reset, %dup1440__dfc_wire_84,  %dup1440__dfc_wire_68_105, %dup1440__dfc_wire_68_113 = firrtl.instance dup1440 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB1441_clock, %SUB1441_reset, %SUB1441__dfc_wire_72_122, %SUB1441__dfc_wire_118,  %SUB1441__dfc_wire_121 = firrtl.instance SUB1441 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31442_clock, %SHR31442_reset, %SHR31442__dfc_wire_1965,  %SHR31442__dfc_wire_1968 = firrtl.instance SHR31442 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1443_clock, %MUL1443_reset, %MUL1443_const_fix_32_0_1__0000000000000235_108, %MUL1443__dfc_wire_104,  %MUL1443__dfc_wire_107 = firrtl.instance MUL1443 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB1444_clock, %SUB1444_reset, %SUB1444__dfc_wire_72_122, %SUB1444__dfc_wire_118,  %SUB1444__dfc_wire_121 = firrtl.instance SUB1444 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31445_clock, %SHR31445_reset, %SHR31445__dfc_wire_1965,  %SHR31445__dfc_wire_1968 = firrtl.instance SHR31445 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1446_clock, %dup1446_reset, %dup1446__dfc_wire_84,  %dup1446__dfc_wire_68_105, %dup1446__dfc_wire_68_113 = firrtl.instance dup1446 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1447_clock, %dup1447_reset, %dup1447__dfc_wire_84,  %dup1447__dfc_wire_68_105, %dup1447__dfc_wire_68_113 = firrtl.instance dup1447 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1448_clock, %ADD1448_reset, %ADD1448__dfc_wire_98, %ADD1448_const_fix_32_0_1__0000000000000080_102,  %ADD1448__dfc_wire_100 = firrtl.instance ADD1448 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1449_clock, %SUB1449_reset, %SUB1449__dfc_wire_72_122, %SUB1449__dfc_wire_118,  %SUB1449__dfc_wire_121 = firrtl.instance SUB1449 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1450_clock, %dup1450_reset, %dup1450__dfc_wire_84,  %dup1450__dfc_wire_68_105, %dup1450__dfc_wire_68_113 = firrtl.instance dup1450 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1451_clock, %dup1451_reset, %dup1451__dfc_wire_84,  %dup1451__dfc_wire_68_105, %dup1451__dfc_wire_68_113 = firrtl.instance dup1451 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1452_clock, %ADD1452_reset, %ADD1452__dfc_wire_98, %ADD1452_const_fix_32_0_1__0000000000000080_102,  %ADD1452__dfc_wire_100 = firrtl.instance ADD1452 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1453_clock, %MUL1453_reset, %MUL1453_const_fix_32_0_1__0000000000000235_108, %MUL1453__dfc_wire_104,  %MUL1453__dfc_wire_107 = firrtl.instance MUL1453 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1454_clock, %ADD1454_reset, %ADD1454__dfc_wire_98, %ADD1454_const_fix_32_0_1__0000000000000080_102,  %ADD1454__dfc_wire_100 = firrtl.instance ADD1454 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1455_clock, %MUL1455_reset, %MUL1455_const_fix_32_0_1__0000000000000235_108, %MUL1455__dfc_wire_104,  %MUL1455__dfc_wire_107 = firrtl.instance MUL1455 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1456_clock, %dup1456_reset, %dup1456__dfc_wire_84,  %dup1456__dfc_wire_68_105, %dup1456__dfc_wire_68_113 = firrtl.instance dup1456 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB1457_clock, %SUB1457_reset, %SUB1457__dfc_wire_72_122, %SUB1457__dfc_wire_118,  %SUB1457__dfc_wire_121 = firrtl.instance SUB1457 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31458_clock, %SHR31458_reset, %SHR31458__dfc_wire_1965,  %SHR31458__dfc_wire_1968 = firrtl.instance SHR31458 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1459_clock, %MUL1459_reset, %MUL1459_const_fix_32_0_1__0000000000000235_108, %MUL1459__dfc_wire_104,  %MUL1459__dfc_wire_107 = firrtl.instance MUL1459 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1460_clock, %ADD1460_reset, %ADD1460__dfc_wire_98, %ADD1460_const_fix_32_0_1__0000000000000080_102,  %ADD1460__dfc_wire_100 = firrtl.instance ADD1460 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR31461_clock, %SHR31461_reset, %SHR31461__dfc_wire_1965,  %SHR31461__dfc_wire_1968 = firrtl.instance SHR31461 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1462_clock, %dup1462_reset, %dup1462__dfc_wire_84,  %dup1462__dfc_wire_68_105, %dup1462__dfc_wire_68_113 = firrtl.instance dup1462 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1463_clock, %dup1463_reset, %dup1463__dfc_wire_84,  %dup1463__dfc_wire_68_105, %dup1463__dfc_wire_68_113 = firrtl.instance dup1463 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1464_clock, %ADD1464_reset, %ADD1464__dfc_wire_98, %ADD1464_const_fix_32_0_1__0000000000000080_102,  %ADD1464__dfc_wire_100 = firrtl.instance ADD1464 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1465_clock, %SUB1465_reset, %SUB1465__dfc_wire_72_122, %SUB1465__dfc_wire_118,  %SUB1465__dfc_wire_121 = firrtl.instance SUB1465 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1466_clock, %dup1466_reset, %dup1466__dfc_wire_84,  %dup1466__dfc_wire_68_105, %dup1466__dfc_wire_68_113 = firrtl.instance dup1466 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1467_clock, %dup1467_reset, %dup1467__dfc_wire_84,  %dup1467__dfc_wire_68_105, %dup1467__dfc_wire_68_113 = firrtl.instance dup1467 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1468_clock, %ADD1468_reset, %ADD1468__dfc_wire_98, %ADD1468_const_fix_32_0_1__0000000000000080_102,  %ADD1468__dfc_wire_100 = firrtl.instance ADD1468 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1469_clock, %SUB1469_reset, %SUB1469__dfc_wire_72_122, %SUB1469__dfc_wire_118,  %SUB1469__dfc_wire_121 = firrtl.instance SUB1469 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1470_clock, %dup1470_reset, %dup1470__dfc_wire_84,  %dup1470__dfc_wire_68_105, %dup1470__dfc_wire_68_113 = firrtl.instance dup1470 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1471_clock, %dup1471_reset, %dup1471__dfc_wire_84,  %dup1471__dfc_wire_68_105, %dup1471__dfc_wire_68_113 = firrtl.instance dup1471 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1472_clock, %ADD1472_reset, %ADD1472__dfc_wire_98, %ADD1472_const_fix_32_0_1__0000000000000080_102,  %ADD1472__dfc_wire_100 = firrtl.instance ADD1472 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1473_clock, %SUB1473_reset, %SUB1473__dfc_wire_72_122, %SUB1473__dfc_wire_118,  %SUB1473__dfc_wire_121 = firrtl.instance SUB1473 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1474_clock, %dup1474_reset, %dup1474__dfc_wire_84,  %dup1474__dfc_wire_68_105, %dup1474__dfc_wire_68_113 = firrtl.instance dup1474 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1475_clock, %dup1475_reset, %dup1475__dfc_wire_84,  %dup1475__dfc_wire_68_105, %dup1475__dfc_wire_68_113 = firrtl.instance dup1475 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1476_clock, %ADD1476_reset, %ADD1476__dfc_wire_98, %ADD1476_const_fix_32_0_1__0000000000000080_102,  %ADD1476__dfc_wire_100 = firrtl.instance ADD1476 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1477_clock, %SUB1477_reset, %SUB1477__dfc_wire_72_122, %SUB1477__dfc_wire_118,  %SUB1477__dfc_wire_121 = firrtl.instance SUB1477 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1478_clock, %dup1478_reset, %dup1478__dfc_wire_84,  %dup1478__dfc_wire_68_105, %dup1478__dfc_wire_68_113 = firrtl.instance dup1478 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1479_clock, %dup1479_reset, %dup1479__dfc_wire_84,  %dup1479__dfc_wire_68_105, %dup1479__dfc_wire_68_113 = firrtl.instance dup1479 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1480_clock, %ADD1480_reset, %ADD1480__dfc_wire_98, %ADD1480_const_fix_32_0_1__0000000000000080_102,  %ADD1480__dfc_wire_100 = firrtl.instance ADD1480 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1481_clock, %MUL1481_reset, %MUL1481_const_fix_32_0_1__0000000000000235_108, %MUL1481__dfc_wire_104,  %MUL1481__dfc_wire_107 = firrtl.instance MUL1481 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1482_clock, %ADD1482_reset, %ADD1482__dfc_wire_98, %ADD1482_const_fix_32_0_1__0000000000000080_102,  %ADD1482__dfc_wire_100 = firrtl.instance ADD1482 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR81483_clock, %SHR81483_reset, %SHR81483__dfc_wire_213,  %SHR81483__dfc_wire_216 = firrtl.instance SHR81483 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %SUB1484_clock, %SUB1484_reset, %SUB1484__dfc_wire_72_122, %SUB1484__dfc_wire_118,  %SUB1484__dfc_wire_121 = firrtl.instance SUB1484 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL1485_clock, %MUL1485_reset, %MUL1485_const_fix_32_0_1__0000000000000235_108, %MUL1485__dfc_wire_104,  %MUL1485__dfc_wire_107 = firrtl.instance MUL1485 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1486_clock, %ADD1486_reset, %ADD1486__dfc_wire_98, %ADD1486_const_fix_32_0_1__0000000000000080_102,  %ADD1486__dfc_wire_100 = firrtl.instance ADD1486 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR81487_clock, %SHR81487_reset, %SHR81487__dfc_wire_213,  %SHR81487__dfc_wire_216 = firrtl.instance SHR81487 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %dup1488_clock, %dup1488_reset, %dup1488__dfc_wire_84,  %dup1488__dfc_wire_68_105, %dup1488__dfc_wire_68_113 = firrtl.instance dup1488 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1489_clock, %dup1489_reset, %dup1489__dfc_wire_84,  %dup1489__dfc_wire_68_105, %dup1489__dfc_wire_68_113 = firrtl.instance dup1489 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1490_clock, %ADD1490_reset, %ADD1490__dfc_wire_98, %ADD1490_const_fix_32_0_1__0000000000000080_102,  %ADD1490__dfc_wire_100 = firrtl.instance ADD1490 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141491_clock, %SHR141491_reset, %SHR141491__dfc_wire_2100,  %SHR141491__dfc_wire_2103 = firrtl.instance SHR141491 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1492_clock, %dup1492_reset, %dup1492__dfc_wire_2103,  %dup1492__dfc_wire_2103_2106, %dup1492__dfc_wire_2103_2110, %dup1492__dfc_wire_2103_2113 = firrtl.instance dup1492 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1493_clock, %GT1493_reset, %GT1493__dfc_wire_2103_2106, %GT1493_const_fix_32_0_1__00000000000000ff_2107,  %GT1493__dfc_wire_2105 = firrtl.instance GT1493 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1494_clock, %MUX1494_reset, %MUX1494__dfc_wire_2105, %MUX1494__dfc_wire_2103_2110, %MUX1494_const_fix_32_0_1__00000000000000ff_2111,  %MUX1494__dfc_wire_2108 = firrtl.instance MUX1494 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1495_clock, %LT1495_reset, %LT1495__dfc_wire_2103_2113, %LT1495_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1495__dfc_wire_2112 = firrtl.instance LT1495 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1496_clock, %MUX1496_reset, %MUX1496__dfc_wire_2105, %MUX1496__dfc_wire_2103_2110, %MUX1496_const_fix_32_0_1__00000000000000ff_2111,  %MUX1496__dfc_wire_2108 = firrtl.instance MUX1496 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1497_clock, %CAST1497_reset, %CAST1497__dfc_wire_234,  %CAST1497__dfc_wire_236 = firrtl.instance CAST1497 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1498_clock, %dup1498_reset, %dup1498__dfc_wire_84,  %dup1498__dfc_wire_68_105, %dup1498__dfc_wire_68_113 = firrtl.instance dup1498 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1499_clock, %dup1499_reset, %dup1499__dfc_wire_84,  %dup1499__dfc_wire_68_105, %dup1499__dfc_wire_68_113 = firrtl.instance dup1499 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1500_clock, %ADD1500_reset, %ADD1500__dfc_wire_98, %ADD1500_const_fix_32_0_1__0000000000000080_102,  %ADD1500__dfc_wire_100 = firrtl.instance ADD1500 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141501_clock, %SHR141501_reset, %SHR141501__dfc_wire_2100,  %SHR141501__dfc_wire_2103 = firrtl.instance SHR141501 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1502_clock, %dup1502_reset, %dup1502__dfc_wire_2103,  %dup1502__dfc_wire_2103_2106, %dup1502__dfc_wire_2103_2110, %dup1502__dfc_wire_2103_2113 = firrtl.instance dup1502 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1503_clock, %GT1503_reset, %GT1503__dfc_wire_2103_2106, %GT1503_const_fix_32_0_1__00000000000000ff_2107,  %GT1503__dfc_wire_2105 = firrtl.instance GT1503 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1504_clock, %MUX1504_reset, %MUX1504__dfc_wire_2105, %MUX1504__dfc_wire_2103_2110, %MUX1504_const_fix_32_0_1__00000000000000ff_2111,  %MUX1504__dfc_wire_2108 = firrtl.instance MUX1504 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1505_clock, %LT1505_reset, %LT1505__dfc_wire_2103_2113, %LT1505_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1505__dfc_wire_2112 = firrtl.instance LT1505 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1506_clock, %MUX1506_reset, %MUX1506__dfc_wire_2105, %MUX1506__dfc_wire_2103_2110, %MUX1506_const_fix_32_0_1__00000000000000ff_2111,  %MUX1506__dfc_wire_2108 = firrtl.instance MUX1506 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1507_clock, %CAST1507_reset, %CAST1507__dfc_wire_234,  %CAST1507__dfc_wire_236 = firrtl.instance CAST1507 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1508_clock, %dup1508_reset, %dup1508__dfc_wire_84,  %dup1508__dfc_wire_68_105, %dup1508__dfc_wire_68_113 = firrtl.instance dup1508 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1509_clock, %dup1509_reset, %dup1509__dfc_wire_84,  %dup1509__dfc_wire_68_105, %dup1509__dfc_wire_68_113 = firrtl.instance dup1509 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1510_clock, %ADD1510_reset, %ADD1510__dfc_wire_98, %ADD1510_const_fix_32_0_1__0000000000000080_102,  %ADD1510__dfc_wire_100 = firrtl.instance ADD1510 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141511_clock, %SHR141511_reset, %SHR141511__dfc_wire_2100,  %SHR141511__dfc_wire_2103 = firrtl.instance SHR141511 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1512_clock, %dup1512_reset, %dup1512__dfc_wire_2103,  %dup1512__dfc_wire_2103_2106, %dup1512__dfc_wire_2103_2110, %dup1512__dfc_wire_2103_2113 = firrtl.instance dup1512 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1513_clock, %GT1513_reset, %GT1513__dfc_wire_2103_2106, %GT1513_const_fix_32_0_1__00000000000000ff_2107,  %GT1513__dfc_wire_2105 = firrtl.instance GT1513 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1514_clock, %MUX1514_reset, %MUX1514__dfc_wire_2105, %MUX1514__dfc_wire_2103_2110, %MUX1514_const_fix_32_0_1__00000000000000ff_2111,  %MUX1514__dfc_wire_2108 = firrtl.instance MUX1514 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1515_clock, %LT1515_reset, %LT1515__dfc_wire_2103_2113, %LT1515_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1515__dfc_wire_2112 = firrtl.instance LT1515 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1516_clock, %MUX1516_reset, %MUX1516__dfc_wire_2105, %MUX1516__dfc_wire_2103_2110, %MUX1516_const_fix_32_0_1__00000000000000ff_2111,  %MUX1516__dfc_wire_2108 = firrtl.instance MUX1516 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1517_clock, %CAST1517_reset, %CAST1517__dfc_wire_234,  %CAST1517__dfc_wire_236 = firrtl.instance CAST1517 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1518_clock, %dup1518_reset, %dup1518__dfc_wire_84,  %dup1518__dfc_wire_68_105, %dup1518__dfc_wire_68_113 = firrtl.instance dup1518 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1519_clock, %dup1519_reset, %dup1519__dfc_wire_84,  %dup1519__dfc_wire_68_105, %dup1519__dfc_wire_68_113 = firrtl.instance dup1519 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1520_clock, %ADD1520_reset, %ADD1520__dfc_wire_98, %ADD1520_const_fix_32_0_1__0000000000000080_102,  %ADD1520__dfc_wire_100 = firrtl.instance ADD1520 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141521_clock, %SHR141521_reset, %SHR141521__dfc_wire_2100,  %SHR141521__dfc_wire_2103 = firrtl.instance SHR141521 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1522_clock, %dup1522_reset, %dup1522__dfc_wire_2103,  %dup1522__dfc_wire_2103_2106, %dup1522__dfc_wire_2103_2110, %dup1522__dfc_wire_2103_2113 = firrtl.instance dup1522 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1523_clock, %GT1523_reset, %GT1523__dfc_wire_2103_2106, %GT1523_const_fix_32_0_1__00000000000000ff_2107,  %GT1523__dfc_wire_2105 = firrtl.instance GT1523 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1524_clock, %MUX1524_reset, %MUX1524__dfc_wire_2105, %MUX1524__dfc_wire_2103_2110, %MUX1524_const_fix_32_0_1__00000000000000ff_2111,  %MUX1524__dfc_wire_2108 = firrtl.instance MUX1524 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1525_clock, %LT1525_reset, %LT1525__dfc_wire_2103_2113, %LT1525_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1525__dfc_wire_2112 = firrtl.instance LT1525 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1526_clock, %MUX1526_reset, %MUX1526__dfc_wire_2105, %MUX1526__dfc_wire_2103_2110, %MUX1526_const_fix_32_0_1__00000000000000ff_2111,  %MUX1526__dfc_wire_2108 = firrtl.instance MUX1526 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1527_clock, %CAST1527_reset, %CAST1527__dfc_wire_234,  %CAST1527__dfc_wire_236 = firrtl.instance CAST1527 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1528_clock, %SUB1528_reset, %SUB1528__dfc_wire_72_122, %SUB1528__dfc_wire_118,  %SUB1528__dfc_wire_121 = firrtl.instance SUB1528 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141529_clock, %SHR141529_reset, %SHR141529__dfc_wire_2100,  %SHR141529__dfc_wire_2103 = firrtl.instance SHR141529 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1530_clock, %dup1530_reset, %dup1530__dfc_wire_2103,  %dup1530__dfc_wire_2103_2106, %dup1530__dfc_wire_2103_2110, %dup1530__dfc_wire_2103_2113 = firrtl.instance dup1530 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1531_clock, %GT1531_reset, %GT1531__dfc_wire_2103_2106, %GT1531_const_fix_32_0_1__00000000000000ff_2107,  %GT1531__dfc_wire_2105 = firrtl.instance GT1531 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1532_clock, %MUX1532_reset, %MUX1532__dfc_wire_2105, %MUX1532__dfc_wire_2103_2110, %MUX1532_const_fix_32_0_1__00000000000000ff_2111,  %MUX1532__dfc_wire_2108 = firrtl.instance MUX1532 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1533_clock, %LT1533_reset, %LT1533__dfc_wire_2103_2113, %LT1533_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1533__dfc_wire_2112 = firrtl.instance LT1533 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1534_clock, %MUX1534_reset, %MUX1534__dfc_wire_2105, %MUX1534__dfc_wire_2103_2110, %MUX1534_const_fix_32_0_1__00000000000000ff_2111,  %MUX1534__dfc_wire_2108 = firrtl.instance MUX1534 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1535_clock, %CAST1535_reset, %CAST1535__dfc_wire_234,  %CAST1535__dfc_wire_236 = firrtl.instance CAST1535 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1536_clock, %SUB1536_reset, %SUB1536__dfc_wire_72_122, %SUB1536__dfc_wire_118,  %SUB1536__dfc_wire_121 = firrtl.instance SUB1536 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141537_clock, %SHR141537_reset, %SHR141537__dfc_wire_2100,  %SHR141537__dfc_wire_2103 = firrtl.instance SHR141537 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1538_clock, %dup1538_reset, %dup1538__dfc_wire_2103,  %dup1538__dfc_wire_2103_2106, %dup1538__dfc_wire_2103_2110, %dup1538__dfc_wire_2103_2113 = firrtl.instance dup1538 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1539_clock, %GT1539_reset, %GT1539__dfc_wire_2103_2106, %GT1539_const_fix_32_0_1__00000000000000ff_2107,  %GT1539__dfc_wire_2105 = firrtl.instance GT1539 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1540_clock, %MUX1540_reset, %MUX1540__dfc_wire_2105, %MUX1540__dfc_wire_2103_2110, %MUX1540_const_fix_32_0_1__00000000000000ff_2111,  %MUX1540__dfc_wire_2108 = firrtl.instance MUX1540 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1541_clock, %LT1541_reset, %LT1541__dfc_wire_2103_2113, %LT1541_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1541__dfc_wire_2112 = firrtl.instance LT1541 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1542_clock, %MUX1542_reset, %MUX1542__dfc_wire_2105, %MUX1542__dfc_wire_2103_2110, %MUX1542_const_fix_32_0_1__00000000000000ff_2111,  %MUX1542__dfc_wire_2108 = firrtl.instance MUX1542 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1543_clock, %CAST1543_reset, %CAST1543__dfc_wire_234,  %CAST1543__dfc_wire_236 = firrtl.instance CAST1543 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1544_clock, %SUB1544_reset, %SUB1544__dfc_wire_72_122, %SUB1544__dfc_wire_118,  %SUB1544__dfc_wire_121 = firrtl.instance SUB1544 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141545_clock, %SHR141545_reset, %SHR141545__dfc_wire_2100,  %SHR141545__dfc_wire_2103 = firrtl.instance SHR141545 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1546_clock, %dup1546_reset, %dup1546__dfc_wire_2103,  %dup1546__dfc_wire_2103_2106, %dup1546__dfc_wire_2103_2110, %dup1546__dfc_wire_2103_2113 = firrtl.instance dup1546 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1547_clock, %GT1547_reset, %GT1547__dfc_wire_2103_2106, %GT1547_const_fix_32_0_1__00000000000000ff_2107,  %GT1547__dfc_wire_2105 = firrtl.instance GT1547 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1548_clock, %MUX1548_reset, %MUX1548__dfc_wire_2105, %MUX1548__dfc_wire_2103_2110, %MUX1548_const_fix_32_0_1__00000000000000ff_2111,  %MUX1548__dfc_wire_2108 = firrtl.instance MUX1548 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1549_clock, %LT1549_reset, %LT1549__dfc_wire_2103_2113, %LT1549_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1549__dfc_wire_2112 = firrtl.instance LT1549 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1550_clock, %MUX1550_reset, %MUX1550__dfc_wire_2105, %MUX1550__dfc_wire_2103_2110, %MUX1550_const_fix_32_0_1__00000000000000ff_2111,  %MUX1550__dfc_wire_2108 = firrtl.instance MUX1550 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1551_clock, %CAST1551_reset, %CAST1551__dfc_wire_234,  %CAST1551__dfc_wire_236 = firrtl.instance CAST1551 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1552_clock, %SUB1552_reset, %SUB1552__dfc_wire_72_122, %SUB1552__dfc_wire_118,  %SUB1552__dfc_wire_121 = firrtl.instance SUB1552 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141553_clock, %SHR141553_reset, %SHR141553__dfc_wire_2100,  %SHR141553__dfc_wire_2103 = firrtl.instance SHR141553 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1554_clock, %dup1554_reset, %dup1554__dfc_wire_2103,  %dup1554__dfc_wire_2103_2106, %dup1554__dfc_wire_2103_2110, %dup1554__dfc_wire_2103_2113 = firrtl.instance dup1554 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1555_clock, %GT1555_reset, %GT1555__dfc_wire_2103_2106, %GT1555_const_fix_32_0_1__00000000000000ff_2107,  %GT1555__dfc_wire_2105 = firrtl.instance GT1555 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1556_clock, %MUX1556_reset, %MUX1556__dfc_wire_2105, %MUX1556__dfc_wire_2103_2110, %MUX1556_const_fix_32_0_1__00000000000000ff_2111,  %MUX1556__dfc_wire_2108 = firrtl.instance MUX1556 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1557_clock, %LT1557_reset, %LT1557__dfc_wire_2103_2113, %LT1557_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1557__dfc_wire_2112 = firrtl.instance LT1557 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1558_clock, %MUX1558_reset, %MUX1558__dfc_wire_2105, %MUX1558__dfc_wire_2103_2110, %MUX1558_const_fix_32_0_1__00000000000000ff_2111,  %MUX1558__dfc_wire_2108 = firrtl.instance MUX1558 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1559_clock, %CAST1559_reset, %CAST1559__dfc_wire_234,  %CAST1559__dfc_wire_236 = firrtl.instance CAST1559 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %CAST1560_clock, %CAST1560_reset, %CAST1560__dfc_wire_4,  %CAST1560__dfc_wire_73 = firrtl.instance CAST1560 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL81561_clock, %SHL81561_reset, %SHL81561__dfc_wire_1921,  %SHL81561__dfc_wire_1923 = firrtl.instance SHL81561 @SHL8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1921 : !firrtl.sint<32>, out _dfc_wire_1923 : !firrtl.sint<32> )
    %CAST1562_clock, %CAST1562_reset, %CAST1562__dfc_wire_4,  %CAST1562__dfc_wire_73 = firrtl.instance CAST1562 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1563_clock, %CAST1563_reset, %CAST1563__dfc_wire_4,  %CAST1563__dfc_wire_73 = firrtl.instance CAST1563 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1564_clock, %CAST1564_reset, %CAST1564__dfc_wire_4,  %CAST1564__dfc_wire_73 = firrtl.instance CAST1564 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1565_clock, %CAST1565_reset, %CAST1565__dfc_wire_4,  %CAST1565__dfc_wire_73 = firrtl.instance CAST1565 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1566_clock, %CAST1566_reset, %CAST1566__dfc_wire_4,  %CAST1566__dfc_wire_73 = firrtl.instance CAST1566 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1567_clock, %CAST1567_reset, %CAST1567__dfc_wire_4,  %CAST1567__dfc_wire_73 = firrtl.instance CAST1567 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1568_clock, %CAST1568_reset, %CAST1568__dfc_wire_4,  %CAST1568__dfc_wire_73 = firrtl.instance CAST1568 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL81569_clock, %SHL81569_reset, %SHL81569__dfc_wire_1921,  %SHL81569__dfc_wire_1923 = firrtl.instance SHL81569 @SHL8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1921 : !firrtl.sint<32>, out _dfc_wire_1923 : !firrtl.sint<32> )
    %ADD1570_clock, %ADD1570_reset, %ADD1570__dfc_wire_98, %ADD1570_const_fix_32_0_1__0000000000000080_102,  %ADD1570__dfc_wire_100 = firrtl.instance ADD1570 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup1571_clock, %dup1571_reset, %dup1571__dfc_wire_84,  %dup1571__dfc_wire_68_105, %dup1571__dfc_wire_68_113 = firrtl.instance dup1571 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1572_clock, %dup1572_reset, %dup1572__dfc_wire_84,  %dup1572__dfc_wire_68_105, %dup1572__dfc_wire_68_113 = firrtl.instance dup1572 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1573_clock, %ADD1573_reset, %ADD1573__dfc_wire_98, %ADD1573_const_fix_32_0_1__0000000000000080_102,  %ADD1573__dfc_wire_100 = firrtl.instance ADD1573 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1574_clock, %MUL1574_reset, %MUL1574_const_fix_32_0_1__0000000000000235_108, %MUL1574__dfc_wire_104,  %MUL1574__dfc_wire_107 = firrtl.instance MUL1574 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1575_clock, %ADD1575_reset, %ADD1575__dfc_wire_98, %ADD1575_const_fix_32_0_1__0000000000000080_102,  %ADD1575__dfc_wire_100 = firrtl.instance ADD1575 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1576_clock, %MUL1576_reset, %MUL1576_const_fix_32_0_1__0000000000000235_108, %MUL1576__dfc_wire_104,  %MUL1576__dfc_wire_107 = firrtl.instance MUL1576 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1577_clock, %dup1577_reset, %dup1577__dfc_wire_84,  %dup1577__dfc_wire_68_105, %dup1577__dfc_wire_68_113 = firrtl.instance dup1577 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1578_clock, %ADD1578_reset, %ADD1578__dfc_wire_98, %ADD1578_const_fix_32_0_1__0000000000000080_102,  %ADD1578__dfc_wire_100 = firrtl.instance ADD1578 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR31579_clock, %SHR31579_reset, %SHR31579__dfc_wire_1965,  %SHR31579__dfc_wire_1968 = firrtl.instance SHR31579 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1580_clock, %MUL1580_reset, %MUL1580_const_fix_32_0_1__0000000000000235_108, %MUL1580__dfc_wire_104,  %MUL1580__dfc_wire_107 = firrtl.instance MUL1580 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB1581_clock, %SUB1581_reset, %SUB1581__dfc_wire_72_122, %SUB1581__dfc_wire_118,  %SUB1581__dfc_wire_121 = firrtl.instance SUB1581 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31582_clock, %SHR31582_reset, %SHR31582__dfc_wire_1965,  %SHR31582__dfc_wire_1968 = firrtl.instance SHR31582 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1583_clock, %dup1583_reset, %dup1583__dfc_wire_84,  %dup1583__dfc_wire_68_105, %dup1583__dfc_wire_68_113 = firrtl.instance dup1583 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1584_clock, %dup1584_reset, %dup1584__dfc_wire_84,  %dup1584__dfc_wire_68_105, %dup1584__dfc_wire_68_113 = firrtl.instance dup1584 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1585_clock, %ADD1585_reset, %ADD1585__dfc_wire_98, %ADD1585_const_fix_32_0_1__0000000000000080_102,  %ADD1585__dfc_wire_100 = firrtl.instance ADD1585 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1586_clock, %MUL1586_reset, %MUL1586_const_fix_32_0_1__0000000000000235_108, %MUL1586__dfc_wire_104,  %MUL1586__dfc_wire_107 = firrtl.instance MUL1586 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1587_clock, %ADD1587_reset, %ADD1587__dfc_wire_98, %ADD1587_const_fix_32_0_1__0000000000000080_102,  %ADD1587__dfc_wire_100 = firrtl.instance ADD1587 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1588_clock, %MUL1588_reset, %MUL1588_const_fix_32_0_1__0000000000000235_108, %MUL1588__dfc_wire_104,  %MUL1588__dfc_wire_107 = firrtl.instance MUL1588 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1589_clock, %dup1589_reset, %dup1589__dfc_wire_84,  %dup1589__dfc_wire_68_105, %dup1589__dfc_wire_68_113 = firrtl.instance dup1589 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB1590_clock, %SUB1590_reset, %SUB1590__dfc_wire_72_122, %SUB1590__dfc_wire_118,  %SUB1590__dfc_wire_121 = firrtl.instance SUB1590 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31591_clock, %SHR31591_reset, %SHR31591__dfc_wire_1965,  %SHR31591__dfc_wire_1968 = firrtl.instance SHR31591 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1592_clock, %MUL1592_reset, %MUL1592_const_fix_32_0_1__0000000000000235_108, %MUL1592__dfc_wire_104,  %MUL1592__dfc_wire_107 = firrtl.instance MUL1592 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB1593_clock, %SUB1593_reset, %SUB1593__dfc_wire_72_122, %SUB1593__dfc_wire_118,  %SUB1593__dfc_wire_121 = firrtl.instance SUB1593 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31594_clock, %SHR31594_reset, %SHR31594__dfc_wire_1965,  %SHR31594__dfc_wire_1968 = firrtl.instance SHR31594 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1595_clock, %dup1595_reset, %dup1595__dfc_wire_84,  %dup1595__dfc_wire_68_105, %dup1595__dfc_wire_68_113 = firrtl.instance dup1595 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1596_clock, %dup1596_reset, %dup1596__dfc_wire_84,  %dup1596__dfc_wire_68_105, %dup1596__dfc_wire_68_113 = firrtl.instance dup1596 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1597_clock, %ADD1597_reset, %ADD1597__dfc_wire_98, %ADD1597_const_fix_32_0_1__0000000000000080_102,  %ADD1597__dfc_wire_100 = firrtl.instance ADD1597 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1598_clock, %SUB1598_reset, %SUB1598__dfc_wire_72_122, %SUB1598__dfc_wire_118,  %SUB1598__dfc_wire_121 = firrtl.instance SUB1598 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1599_clock, %dup1599_reset, %dup1599__dfc_wire_84,  %dup1599__dfc_wire_68_105, %dup1599__dfc_wire_68_113 = firrtl.instance dup1599 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1600_clock, %dup1600_reset, %dup1600__dfc_wire_84,  %dup1600__dfc_wire_68_105, %dup1600__dfc_wire_68_113 = firrtl.instance dup1600 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1601_clock, %ADD1601_reset, %ADD1601__dfc_wire_98, %ADD1601_const_fix_32_0_1__0000000000000080_102,  %ADD1601__dfc_wire_100 = firrtl.instance ADD1601 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1602_clock, %MUL1602_reset, %MUL1602_const_fix_32_0_1__0000000000000235_108, %MUL1602__dfc_wire_104,  %MUL1602__dfc_wire_107 = firrtl.instance MUL1602 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1603_clock, %ADD1603_reset, %ADD1603__dfc_wire_98, %ADD1603_const_fix_32_0_1__0000000000000080_102,  %ADD1603__dfc_wire_100 = firrtl.instance ADD1603 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1604_clock, %MUL1604_reset, %MUL1604_const_fix_32_0_1__0000000000000235_108, %MUL1604__dfc_wire_104,  %MUL1604__dfc_wire_107 = firrtl.instance MUL1604 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1605_clock, %dup1605_reset, %dup1605__dfc_wire_84,  %dup1605__dfc_wire_68_105, %dup1605__dfc_wire_68_113 = firrtl.instance dup1605 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB1606_clock, %SUB1606_reset, %SUB1606__dfc_wire_72_122, %SUB1606__dfc_wire_118,  %SUB1606__dfc_wire_121 = firrtl.instance SUB1606 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31607_clock, %SHR31607_reset, %SHR31607__dfc_wire_1965,  %SHR31607__dfc_wire_1968 = firrtl.instance SHR31607 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1608_clock, %MUL1608_reset, %MUL1608_const_fix_32_0_1__0000000000000235_108, %MUL1608__dfc_wire_104,  %MUL1608__dfc_wire_107 = firrtl.instance MUL1608 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1609_clock, %ADD1609_reset, %ADD1609__dfc_wire_98, %ADD1609_const_fix_32_0_1__0000000000000080_102,  %ADD1609__dfc_wire_100 = firrtl.instance ADD1609 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR31610_clock, %SHR31610_reset, %SHR31610__dfc_wire_1965,  %SHR31610__dfc_wire_1968 = firrtl.instance SHR31610 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1611_clock, %dup1611_reset, %dup1611__dfc_wire_84,  %dup1611__dfc_wire_68_105, %dup1611__dfc_wire_68_113 = firrtl.instance dup1611 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1612_clock, %dup1612_reset, %dup1612__dfc_wire_84,  %dup1612__dfc_wire_68_105, %dup1612__dfc_wire_68_113 = firrtl.instance dup1612 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1613_clock, %ADD1613_reset, %ADD1613__dfc_wire_98, %ADD1613_const_fix_32_0_1__0000000000000080_102,  %ADD1613__dfc_wire_100 = firrtl.instance ADD1613 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1614_clock, %SUB1614_reset, %SUB1614__dfc_wire_72_122, %SUB1614__dfc_wire_118,  %SUB1614__dfc_wire_121 = firrtl.instance SUB1614 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1615_clock, %dup1615_reset, %dup1615__dfc_wire_84,  %dup1615__dfc_wire_68_105, %dup1615__dfc_wire_68_113 = firrtl.instance dup1615 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1616_clock, %dup1616_reset, %dup1616__dfc_wire_84,  %dup1616__dfc_wire_68_105, %dup1616__dfc_wire_68_113 = firrtl.instance dup1616 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1617_clock, %ADD1617_reset, %ADD1617__dfc_wire_98, %ADD1617_const_fix_32_0_1__0000000000000080_102,  %ADD1617__dfc_wire_100 = firrtl.instance ADD1617 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1618_clock, %SUB1618_reset, %SUB1618__dfc_wire_72_122, %SUB1618__dfc_wire_118,  %SUB1618__dfc_wire_121 = firrtl.instance SUB1618 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1619_clock, %dup1619_reset, %dup1619__dfc_wire_84,  %dup1619__dfc_wire_68_105, %dup1619__dfc_wire_68_113 = firrtl.instance dup1619 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1620_clock, %dup1620_reset, %dup1620__dfc_wire_84,  %dup1620__dfc_wire_68_105, %dup1620__dfc_wire_68_113 = firrtl.instance dup1620 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1621_clock, %ADD1621_reset, %ADD1621__dfc_wire_98, %ADD1621_const_fix_32_0_1__0000000000000080_102,  %ADD1621__dfc_wire_100 = firrtl.instance ADD1621 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1622_clock, %SUB1622_reset, %SUB1622__dfc_wire_72_122, %SUB1622__dfc_wire_118,  %SUB1622__dfc_wire_121 = firrtl.instance SUB1622 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1623_clock, %dup1623_reset, %dup1623__dfc_wire_84,  %dup1623__dfc_wire_68_105, %dup1623__dfc_wire_68_113 = firrtl.instance dup1623 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1624_clock, %dup1624_reset, %dup1624__dfc_wire_84,  %dup1624__dfc_wire_68_105, %dup1624__dfc_wire_68_113 = firrtl.instance dup1624 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1625_clock, %ADD1625_reset, %ADD1625__dfc_wire_98, %ADD1625_const_fix_32_0_1__0000000000000080_102,  %ADD1625__dfc_wire_100 = firrtl.instance ADD1625 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1626_clock, %SUB1626_reset, %SUB1626__dfc_wire_72_122, %SUB1626__dfc_wire_118,  %SUB1626__dfc_wire_121 = firrtl.instance SUB1626 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1627_clock, %dup1627_reset, %dup1627__dfc_wire_84,  %dup1627__dfc_wire_68_105, %dup1627__dfc_wire_68_113 = firrtl.instance dup1627 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1628_clock, %dup1628_reset, %dup1628__dfc_wire_84,  %dup1628__dfc_wire_68_105, %dup1628__dfc_wire_68_113 = firrtl.instance dup1628 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1629_clock, %ADD1629_reset, %ADD1629__dfc_wire_98, %ADD1629_const_fix_32_0_1__0000000000000080_102,  %ADD1629__dfc_wire_100 = firrtl.instance ADD1629 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1630_clock, %MUL1630_reset, %MUL1630_const_fix_32_0_1__0000000000000235_108, %MUL1630__dfc_wire_104,  %MUL1630__dfc_wire_107 = firrtl.instance MUL1630 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1631_clock, %ADD1631_reset, %ADD1631__dfc_wire_98, %ADD1631_const_fix_32_0_1__0000000000000080_102,  %ADD1631__dfc_wire_100 = firrtl.instance ADD1631 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR81632_clock, %SHR81632_reset, %SHR81632__dfc_wire_213,  %SHR81632__dfc_wire_216 = firrtl.instance SHR81632 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %SUB1633_clock, %SUB1633_reset, %SUB1633__dfc_wire_72_122, %SUB1633__dfc_wire_118,  %SUB1633__dfc_wire_121 = firrtl.instance SUB1633 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL1634_clock, %MUL1634_reset, %MUL1634_const_fix_32_0_1__0000000000000235_108, %MUL1634__dfc_wire_104,  %MUL1634__dfc_wire_107 = firrtl.instance MUL1634 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1635_clock, %ADD1635_reset, %ADD1635__dfc_wire_98, %ADD1635_const_fix_32_0_1__0000000000000080_102,  %ADD1635__dfc_wire_100 = firrtl.instance ADD1635 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR81636_clock, %SHR81636_reset, %SHR81636__dfc_wire_213,  %SHR81636__dfc_wire_216 = firrtl.instance SHR81636 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %dup1637_clock, %dup1637_reset, %dup1637__dfc_wire_84,  %dup1637__dfc_wire_68_105, %dup1637__dfc_wire_68_113 = firrtl.instance dup1637 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1638_clock, %dup1638_reset, %dup1638__dfc_wire_84,  %dup1638__dfc_wire_68_105, %dup1638__dfc_wire_68_113 = firrtl.instance dup1638 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1639_clock, %ADD1639_reset, %ADD1639__dfc_wire_98, %ADD1639_const_fix_32_0_1__0000000000000080_102,  %ADD1639__dfc_wire_100 = firrtl.instance ADD1639 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141640_clock, %SHR141640_reset, %SHR141640__dfc_wire_2100,  %SHR141640__dfc_wire_2103 = firrtl.instance SHR141640 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1641_clock, %dup1641_reset, %dup1641__dfc_wire_2103,  %dup1641__dfc_wire_2103_2106, %dup1641__dfc_wire_2103_2110, %dup1641__dfc_wire_2103_2113 = firrtl.instance dup1641 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1642_clock, %GT1642_reset, %GT1642__dfc_wire_2103_2106, %GT1642_const_fix_32_0_1__00000000000000ff_2107,  %GT1642__dfc_wire_2105 = firrtl.instance GT1642 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1643_clock, %MUX1643_reset, %MUX1643__dfc_wire_2105, %MUX1643__dfc_wire_2103_2110, %MUX1643_const_fix_32_0_1__00000000000000ff_2111,  %MUX1643__dfc_wire_2108 = firrtl.instance MUX1643 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1644_clock, %LT1644_reset, %LT1644__dfc_wire_2103_2113, %LT1644_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1644__dfc_wire_2112 = firrtl.instance LT1644 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1645_clock, %MUX1645_reset, %MUX1645__dfc_wire_2105, %MUX1645__dfc_wire_2103_2110, %MUX1645_const_fix_32_0_1__00000000000000ff_2111,  %MUX1645__dfc_wire_2108 = firrtl.instance MUX1645 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1646_clock, %CAST1646_reset, %CAST1646__dfc_wire_234,  %CAST1646__dfc_wire_236 = firrtl.instance CAST1646 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1647_clock, %dup1647_reset, %dup1647__dfc_wire_84,  %dup1647__dfc_wire_68_105, %dup1647__dfc_wire_68_113 = firrtl.instance dup1647 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1648_clock, %dup1648_reset, %dup1648__dfc_wire_84,  %dup1648__dfc_wire_68_105, %dup1648__dfc_wire_68_113 = firrtl.instance dup1648 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1649_clock, %ADD1649_reset, %ADD1649__dfc_wire_98, %ADD1649_const_fix_32_0_1__0000000000000080_102,  %ADD1649__dfc_wire_100 = firrtl.instance ADD1649 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141650_clock, %SHR141650_reset, %SHR141650__dfc_wire_2100,  %SHR141650__dfc_wire_2103 = firrtl.instance SHR141650 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1651_clock, %dup1651_reset, %dup1651__dfc_wire_2103,  %dup1651__dfc_wire_2103_2106, %dup1651__dfc_wire_2103_2110, %dup1651__dfc_wire_2103_2113 = firrtl.instance dup1651 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1652_clock, %GT1652_reset, %GT1652__dfc_wire_2103_2106, %GT1652_const_fix_32_0_1__00000000000000ff_2107,  %GT1652__dfc_wire_2105 = firrtl.instance GT1652 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1653_clock, %MUX1653_reset, %MUX1653__dfc_wire_2105, %MUX1653__dfc_wire_2103_2110, %MUX1653_const_fix_32_0_1__00000000000000ff_2111,  %MUX1653__dfc_wire_2108 = firrtl.instance MUX1653 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1654_clock, %LT1654_reset, %LT1654__dfc_wire_2103_2113, %LT1654_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1654__dfc_wire_2112 = firrtl.instance LT1654 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1655_clock, %MUX1655_reset, %MUX1655__dfc_wire_2105, %MUX1655__dfc_wire_2103_2110, %MUX1655_const_fix_32_0_1__00000000000000ff_2111,  %MUX1655__dfc_wire_2108 = firrtl.instance MUX1655 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1656_clock, %CAST1656_reset, %CAST1656__dfc_wire_234,  %CAST1656__dfc_wire_236 = firrtl.instance CAST1656 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1657_clock, %dup1657_reset, %dup1657__dfc_wire_84,  %dup1657__dfc_wire_68_105, %dup1657__dfc_wire_68_113 = firrtl.instance dup1657 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1658_clock, %dup1658_reset, %dup1658__dfc_wire_84,  %dup1658__dfc_wire_68_105, %dup1658__dfc_wire_68_113 = firrtl.instance dup1658 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1659_clock, %ADD1659_reset, %ADD1659__dfc_wire_98, %ADD1659_const_fix_32_0_1__0000000000000080_102,  %ADD1659__dfc_wire_100 = firrtl.instance ADD1659 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141660_clock, %SHR141660_reset, %SHR141660__dfc_wire_2100,  %SHR141660__dfc_wire_2103 = firrtl.instance SHR141660 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1661_clock, %dup1661_reset, %dup1661__dfc_wire_2103,  %dup1661__dfc_wire_2103_2106, %dup1661__dfc_wire_2103_2110, %dup1661__dfc_wire_2103_2113 = firrtl.instance dup1661 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1662_clock, %GT1662_reset, %GT1662__dfc_wire_2103_2106, %GT1662_const_fix_32_0_1__00000000000000ff_2107,  %GT1662__dfc_wire_2105 = firrtl.instance GT1662 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1663_clock, %MUX1663_reset, %MUX1663__dfc_wire_2105, %MUX1663__dfc_wire_2103_2110, %MUX1663_const_fix_32_0_1__00000000000000ff_2111,  %MUX1663__dfc_wire_2108 = firrtl.instance MUX1663 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1664_clock, %LT1664_reset, %LT1664__dfc_wire_2103_2113, %LT1664_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1664__dfc_wire_2112 = firrtl.instance LT1664 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1665_clock, %MUX1665_reset, %MUX1665__dfc_wire_2105, %MUX1665__dfc_wire_2103_2110, %MUX1665_const_fix_32_0_1__00000000000000ff_2111,  %MUX1665__dfc_wire_2108 = firrtl.instance MUX1665 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1666_clock, %CAST1666_reset, %CAST1666__dfc_wire_234,  %CAST1666__dfc_wire_236 = firrtl.instance CAST1666 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1667_clock, %dup1667_reset, %dup1667__dfc_wire_84,  %dup1667__dfc_wire_68_105, %dup1667__dfc_wire_68_113 = firrtl.instance dup1667 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1668_clock, %dup1668_reset, %dup1668__dfc_wire_84,  %dup1668__dfc_wire_68_105, %dup1668__dfc_wire_68_113 = firrtl.instance dup1668 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1669_clock, %ADD1669_reset, %ADD1669__dfc_wire_98, %ADD1669_const_fix_32_0_1__0000000000000080_102,  %ADD1669__dfc_wire_100 = firrtl.instance ADD1669 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141670_clock, %SHR141670_reset, %SHR141670__dfc_wire_2100,  %SHR141670__dfc_wire_2103 = firrtl.instance SHR141670 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1671_clock, %dup1671_reset, %dup1671__dfc_wire_2103,  %dup1671__dfc_wire_2103_2106, %dup1671__dfc_wire_2103_2110, %dup1671__dfc_wire_2103_2113 = firrtl.instance dup1671 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1672_clock, %GT1672_reset, %GT1672__dfc_wire_2103_2106, %GT1672_const_fix_32_0_1__00000000000000ff_2107,  %GT1672__dfc_wire_2105 = firrtl.instance GT1672 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1673_clock, %MUX1673_reset, %MUX1673__dfc_wire_2105, %MUX1673__dfc_wire_2103_2110, %MUX1673_const_fix_32_0_1__00000000000000ff_2111,  %MUX1673__dfc_wire_2108 = firrtl.instance MUX1673 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1674_clock, %LT1674_reset, %LT1674__dfc_wire_2103_2113, %LT1674_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1674__dfc_wire_2112 = firrtl.instance LT1674 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1675_clock, %MUX1675_reset, %MUX1675__dfc_wire_2105, %MUX1675__dfc_wire_2103_2110, %MUX1675_const_fix_32_0_1__00000000000000ff_2111,  %MUX1675__dfc_wire_2108 = firrtl.instance MUX1675 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1676_clock, %CAST1676_reset, %CAST1676__dfc_wire_234,  %CAST1676__dfc_wire_236 = firrtl.instance CAST1676 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1677_clock, %SUB1677_reset, %SUB1677__dfc_wire_72_122, %SUB1677__dfc_wire_118,  %SUB1677__dfc_wire_121 = firrtl.instance SUB1677 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141678_clock, %SHR141678_reset, %SHR141678__dfc_wire_2100,  %SHR141678__dfc_wire_2103 = firrtl.instance SHR141678 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1679_clock, %dup1679_reset, %dup1679__dfc_wire_2103,  %dup1679__dfc_wire_2103_2106, %dup1679__dfc_wire_2103_2110, %dup1679__dfc_wire_2103_2113 = firrtl.instance dup1679 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1680_clock, %GT1680_reset, %GT1680__dfc_wire_2103_2106, %GT1680_const_fix_32_0_1__00000000000000ff_2107,  %GT1680__dfc_wire_2105 = firrtl.instance GT1680 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1681_clock, %MUX1681_reset, %MUX1681__dfc_wire_2105, %MUX1681__dfc_wire_2103_2110, %MUX1681_const_fix_32_0_1__00000000000000ff_2111,  %MUX1681__dfc_wire_2108 = firrtl.instance MUX1681 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1682_clock, %LT1682_reset, %LT1682__dfc_wire_2103_2113, %LT1682_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1682__dfc_wire_2112 = firrtl.instance LT1682 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1683_clock, %MUX1683_reset, %MUX1683__dfc_wire_2105, %MUX1683__dfc_wire_2103_2110, %MUX1683_const_fix_32_0_1__00000000000000ff_2111,  %MUX1683__dfc_wire_2108 = firrtl.instance MUX1683 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1684_clock, %CAST1684_reset, %CAST1684__dfc_wire_234,  %CAST1684__dfc_wire_236 = firrtl.instance CAST1684 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1685_clock, %SUB1685_reset, %SUB1685__dfc_wire_72_122, %SUB1685__dfc_wire_118,  %SUB1685__dfc_wire_121 = firrtl.instance SUB1685 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141686_clock, %SHR141686_reset, %SHR141686__dfc_wire_2100,  %SHR141686__dfc_wire_2103 = firrtl.instance SHR141686 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1687_clock, %dup1687_reset, %dup1687__dfc_wire_2103,  %dup1687__dfc_wire_2103_2106, %dup1687__dfc_wire_2103_2110, %dup1687__dfc_wire_2103_2113 = firrtl.instance dup1687 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1688_clock, %GT1688_reset, %GT1688__dfc_wire_2103_2106, %GT1688_const_fix_32_0_1__00000000000000ff_2107,  %GT1688__dfc_wire_2105 = firrtl.instance GT1688 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1689_clock, %MUX1689_reset, %MUX1689__dfc_wire_2105, %MUX1689__dfc_wire_2103_2110, %MUX1689_const_fix_32_0_1__00000000000000ff_2111,  %MUX1689__dfc_wire_2108 = firrtl.instance MUX1689 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1690_clock, %LT1690_reset, %LT1690__dfc_wire_2103_2113, %LT1690_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1690__dfc_wire_2112 = firrtl.instance LT1690 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1691_clock, %MUX1691_reset, %MUX1691__dfc_wire_2105, %MUX1691__dfc_wire_2103_2110, %MUX1691_const_fix_32_0_1__00000000000000ff_2111,  %MUX1691__dfc_wire_2108 = firrtl.instance MUX1691 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1692_clock, %CAST1692_reset, %CAST1692__dfc_wire_234,  %CAST1692__dfc_wire_236 = firrtl.instance CAST1692 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1693_clock, %SUB1693_reset, %SUB1693__dfc_wire_72_122, %SUB1693__dfc_wire_118,  %SUB1693__dfc_wire_121 = firrtl.instance SUB1693 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141694_clock, %SHR141694_reset, %SHR141694__dfc_wire_2100,  %SHR141694__dfc_wire_2103 = firrtl.instance SHR141694 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1695_clock, %dup1695_reset, %dup1695__dfc_wire_2103,  %dup1695__dfc_wire_2103_2106, %dup1695__dfc_wire_2103_2110, %dup1695__dfc_wire_2103_2113 = firrtl.instance dup1695 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1696_clock, %GT1696_reset, %GT1696__dfc_wire_2103_2106, %GT1696_const_fix_32_0_1__00000000000000ff_2107,  %GT1696__dfc_wire_2105 = firrtl.instance GT1696 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1697_clock, %MUX1697_reset, %MUX1697__dfc_wire_2105, %MUX1697__dfc_wire_2103_2110, %MUX1697_const_fix_32_0_1__00000000000000ff_2111,  %MUX1697__dfc_wire_2108 = firrtl.instance MUX1697 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1698_clock, %LT1698_reset, %LT1698__dfc_wire_2103_2113, %LT1698_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1698__dfc_wire_2112 = firrtl.instance LT1698 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1699_clock, %MUX1699_reset, %MUX1699__dfc_wire_2105, %MUX1699__dfc_wire_2103_2110, %MUX1699_const_fix_32_0_1__00000000000000ff_2111,  %MUX1699__dfc_wire_2108 = firrtl.instance MUX1699 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1700_clock, %CAST1700_reset, %CAST1700__dfc_wire_234,  %CAST1700__dfc_wire_236 = firrtl.instance CAST1700 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1701_clock, %SUB1701_reset, %SUB1701__dfc_wire_72_122, %SUB1701__dfc_wire_118,  %SUB1701__dfc_wire_121 = firrtl.instance SUB1701 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141702_clock, %SHR141702_reset, %SHR141702__dfc_wire_2100,  %SHR141702__dfc_wire_2103 = firrtl.instance SHR141702 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1703_clock, %dup1703_reset, %dup1703__dfc_wire_2103,  %dup1703__dfc_wire_2103_2106, %dup1703__dfc_wire_2103_2110, %dup1703__dfc_wire_2103_2113 = firrtl.instance dup1703 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1704_clock, %GT1704_reset, %GT1704__dfc_wire_2103_2106, %GT1704_const_fix_32_0_1__00000000000000ff_2107,  %GT1704__dfc_wire_2105 = firrtl.instance GT1704 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1705_clock, %MUX1705_reset, %MUX1705__dfc_wire_2105, %MUX1705__dfc_wire_2103_2110, %MUX1705_const_fix_32_0_1__00000000000000ff_2111,  %MUX1705__dfc_wire_2108 = firrtl.instance MUX1705 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1706_clock, %LT1706_reset, %LT1706__dfc_wire_2103_2113, %LT1706_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1706__dfc_wire_2112 = firrtl.instance LT1706 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1707_clock, %MUX1707_reset, %MUX1707__dfc_wire_2105, %MUX1707__dfc_wire_2103_2110, %MUX1707_const_fix_32_0_1__00000000000000ff_2111,  %MUX1707__dfc_wire_2108 = firrtl.instance MUX1707 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1708_clock, %CAST1708_reset, %CAST1708__dfc_wire_234,  %CAST1708__dfc_wire_236 = firrtl.instance CAST1708 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %CAST1709_clock, %CAST1709_reset, %CAST1709__dfc_wire_4,  %CAST1709__dfc_wire_73 = firrtl.instance CAST1709 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL81710_clock, %SHL81710_reset, %SHL81710__dfc_wire_1921,  %SHL81710__dfc_wire_1923 = firrtl.instance SHL81710 @SHL8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1921 : !firrtl.sint<32>, out _dfc_wire_1923 : !firrtl.sint<32> )
    %CAST1711_clock, %CAST1711_reset, %CAST1711__dfc_wire_4,  %CAST1711__dfc_wire_73 = firrtl.instance CAST1711 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1712_clock, %CAST1712_reset, %CAST1712__dfc_wire_4,  %CAST1712__dfc_wire_73 = firrtl.instance CAST1712 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1713_clock, %CAST1713_reset, %CAST1713__dfc_wire_4,  %CAST1713__dfc_wire_73 = firrtl.instance CAST1713 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1714_clock, %CAST1714_reset, %CAST1714__dfc_wire_4,  %CAST1714__dfc_wire_73 = firrtl.instance CAST1714 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1715_clock, %CAST1715_reset, %CAST1715__dfc_wire_4,  %CAST1715__dfc_wire_73 = firrtl.instance CAST1715 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1716_clock, %CAST1716_reset, %CAST1716__dfc_wire_4,  %CAST1716__dfc_wire_73 = firrtl.instance CAST1716 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1717_clock, %CAST1717_reset, %CAST1717__dfc_wire_4,  %CAST1717__dfc_wire_73 = firrtl.instance CAST1717 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL81718_clock, %SHL81718_reset, %SHL81718__dfc_wire_1921,  %SHL81718__dfc_wire_1923 = firrtl.instance SHL81718 @SHL8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1921 : !firrtl.sint<32>, out _dfc_wire_1923 : !firrtl.sint<32> )
    %ADD1719_clock, %ADD1719_reset, %ADD1719__dfc_wire_98, %ADD1719_const_fix_32_0_1__0000000000000080_102,  %ADD1719__dfc_wire_100 = firrtl.instance ADD1719 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup1720_clock, %dup1720_reset, %dup1720__dfc_wire_84,  %dup1720__dfc_wire_68_105, %dup1720__dfc_wire_68_113 = firrtl.instance dup1720 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1721_clock, %dup1721_reset, %dup1721__dfc_wire_84,  %dup1721__dfc_wire_68_105, %dup1721__dfc_wire_68_113 = firrtl.instance dup1721 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1722_clock, %ADD1722_reset, %ADD1722__dfc_wire_98, %ADD1722_const_fix_32_0_1__0000000000000080_102,  %ADD1722__dfc_wire_100 = firrtl.instance ADD1722 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1723_clock, %MUL1723_reset, %MUL1723_const_fix_32_0_1__0000000000000235_108, %MUL1723__dfc_wire_104,  %MUL1723__dfc_wire_107 = firrtl.instance MUL1723 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1724_clock, %ADD1724_reset, %ADD1724__dfc_wire_98, %ADD1724_const_fix_32_0_1__0000000000000080_102,  %ADD1724__dfc_wire_100 = firrtl.instance ADD1724 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1725_clock, %MUL1725_reset, %MUL1725_const_fix_32_0_1__0000000000000235_108, %MUL1725__dfc_wire_104,  %MUL1725__dfc_wire_107 = firrtl.instance MUL1725 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1726_clock, %dup1726_reset, %dup1726__dfc_wire_84,  %dup1726__dfc_wire_68_105, %dup1726__dfc_wire_68_113 = firrtl.instance dup1726 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1727_clock, %ADD1727_reset, %ADD1727__dfc_wire_98, %ADD1727_const_fix_32_0_1__0000000000000080_102,  %ADD1727__dfc_wire_100 = firrtl.instance ADD1727 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR31728_clock, %SHR31728_reset, %SHR31728__dfc_wire_1965,  %SHR31728__dfc_wire_1968 = firrtl.instance SHR31728 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1729_clock, %MUL1729_reset, %MUL1729_const_fix_32_0_1__0000000000000235_108, %MUL1729__dfc_wire_104,  %MUL1729__dfc_wire_107 = firrtl.instance MUL1729 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB1730_clock, %SUB1730_reset, %SUB1730__dfc_wire_72_122, %SUB1730__dfc_wire_118,  %SUB1730__dfc_wire_121 = firrtl.instance SUB1730 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31731_clock, %SHR31731_reset, %SHR31731__dfc_wire_1965,  %SHR31731__dfc_wire_1968 = firrtl.instance SHR31731 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1732_clock, %dup1732_reset, %dup1732__dfc_wire_84,  %dup1732__dfc_wire_68_105, %dup1732__dfc_wire_68_113 = firrtl.instance dup1732 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1733_clock, %dup1733_reset, %dup1733__dfc_wire_84,  %dup1733__dfc_wire_68_105, %dup1733__dfc_wire_68_113 = firrtl.instance dup1733 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1734_clock, %ADD1734_reset, %ADD1734__dfc_wire_98, %ADD1734_const_fix_32_0_1__0000000000000080_102,  %ADD1734__dfc_wire_100 = firrtl.instance ADD1734 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1735_clock, %MUL1735_reset, %MUL1735_const_fix_32_0_1__0000000000000235_108, %MUL1735__dfc_wire_104,  %MUL1735__dfc_wire_107 = firrtl.instance MUL1735 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1736_clock, %ADD1736_reset, %ADD1736__dfc_wire_98, %ADD1736_const_fix_32_0_1__0000000000000080_102,  %ADD1736__dfc_wire_100 = firrtl.instance ADD1736 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1737_clock, %MUL1737_reset, %MUL1737_const_fix_32_0_1__0000000000000235_108, %MUL1737__dfc_wire_104,  %MUL1737__dfc_wire_107 = firrtl.instance MUL1737 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1738_clock, %dup1738_reset, %dup1738__dfc_wire_84,  %dup1738__dfc_wire_68_105, %dup1738__dfc_wire_68_113 = firrtl.instance dup1738 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB1739_clock, %SUB1739_reset, %SUB1739__dfc_wire_72_122, %SUB1739__dfc_wire_118,  %SUB1739__dfc_wire_121 = firrtl.instance SUB1739 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31740_clock, %SHR31740_reset, %SHR31740__dfc_wire_1965,  %SHR31740__dfc_wire_1968 = firrtl.instance SHR31740 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1741_clock, %MUL1741_reset, %MUL1741_const_fix_32_0_1__0000000000000235_108, %MUL1741__dfc_wire_104,  %MUL1741__dfc_wire_107 = firrtl.instance MUL1741 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB1742_clock, %SUB1742_reset, %SUB1742__dfc_wire_72_122, %SUB1742__dfc_wire_118,  %SUB1742__dfc_wire_121 = firrtl.instance SUB1742 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31743_clock, %SHR31743_reset, %SHR31743__dfc_wire_1965,  %SHR31743__dfc_wire_1968 = firrtl.instance SHR31743 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1744_clock, %dup1744_reset, %dup1744__dfc_wire_84,  %dup1744__dfc_wire_68_105, %dup1744__dfc_wire_68_113 = firrtl.instance dup1744 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1745_clock, %dup1745_reset, %dup1745__dfc_wire_84,  %dup1745__dfc_wire_68_105, %dup1745__dfc_wire_68_113 = firrtl.instance dup1745 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1746_clock, %ADD1746_reset, %ADD1746__dfc_wire_98, %ADD1746_const_fix_32_0_1__0000000000000080_102,  %ADD1746__dfc_wire_100 = firrtl.instance ADD1746 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1747_clock, %SUB1747_reset, %SUB1747__dfc_wire_72_122, %SUB1747__dfc_wire_118,  %SUB1747__dfc_wire_121 = firrtl.instance SUB1747 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1748_clock, %dup1748_reset, %dup1748__dfc_wire_84,  %dup1748__dfc_wire_68_105, %dup1748__dfc_wire_68_113 = firrtl.instance dup1748 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1749_clock, %dup1749_reset, %dup1749__dfc_wire_84,  %dup1749__dfc_wire_68_105, %dup1749__dfc_wire_68_113 = firrtl.instance dup1749 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1750_clock, %ADD1750_reset, %ADD1750__dfc_wire_98, %ADD1750_const_fix_32_0_1__0000000000000080_102,  %ADD1750__dfc_wire_100 = firrtl.instance ADD1750 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1751_clock, %MUL1751_reset, %MUL1751_const_fix_32_0_1__0000000000000235_108, %MUL1751__dfc_wire_104,  %MUL1751__dfc_wire_107 = firrtl.instance MUL1751 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1752_clock, %ADD1752_reset, %ADD1752__dfc_wire_98, %ADD1752_const_fix_32_0_1__0000000000000080_102,  %ADD1752__dfc_wire_100 = firrtl.instance ADD1752 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1753_clock, %MUL1753_reset, %MUL1753_const_fix_32_0_1__0000000000000235_108, %MUL1753__dfc_wire_104,  %MUL1753__dfc_wire_107 = firrtl.instance MUL1753 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1754_clock, %dup1754_reset, %dup1754__dfc_wire_84,  %dup1754__dfc_wire_68_105, %dup1754__dfc_wire_68_113 = firrtl.instance dup1754 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB1755_clock, %SUB1755_reset, %SUB1755__dfc_wire_72_122, %SUB1755__dfc_wire_118,  %SUB1755__dfc_wire_121 = firrtl.instance SUB1755 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31756_clock, %SHR31756_reset, %SHR31756__dfc_wire_1965,  %SHR31756__dfc_wire_1968 = firrtl.instance SHR31756 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1757_clock, %MUL1757_reset, %MUL1757_const_fix_32_0_1__0000000000000235_108, %MUL1757__dfc_wire_104,  %MUL1757__dfc_wire_107 = firrtl.instance MUL1757 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1758_clock, %ADD1758_reset, %ADD1758__dfc_wire_98, %ADD1758_const_fix_32_0_1__0000000000000080_102,  %ADD1758__dfc_wire_100 = firrtl.instance ADD1758 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR31759_clock, %SHR31759_reset, %SHR31759__dfc_wire_1965,  %SHR31759__dfc_wire_1968 = firrtl.instance SHR31759 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1760_clock, %dup1760_reset, %dup1760__dfc_wire_84,  %dup1760__dfc_wire_68_105, %dup1760__dfc_wire_68_113 = firrtl.instance dup1760 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1761_clock, %dup1761_reset, %dup1761__dfc_wire_84,  %dup1761__dfc_wire_68_105, %dup1761__dfc_wire_68_113 = firrtl.instance dup1761 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1762_clock, %ADD1762_reset, %ADD1762__dfc_wire_98, %ADD1762_const_fix_32_0_1__0000000000000080_102,  %ADD1762__dfc_wire_100 = firrtl.instance ADD1762 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1763_clock, %SUB1763_reset, %SUB1763__dfc_wire_72_122, %SUB1763__dfc_wire_118,  %SUB1763__dfc_wire_121 = firrtl.instance SUB1763 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1764_clock, %dup1764_reset, %dup1764__dfc_wire_84,  %dup1764__dfc_wire_68_105, %dup1764__dfc_wire_68_113 = firrtl.instance dup1764 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1765_clock, %dup1765_reset, %dup1765__dfc_wire_84,  %dup1765__dfc_wire_68_105, %dup1765__dfc_wire_68_113 = firrtl.instance dup1765 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1766_clock, %ADD1766_reset, %ADD1766__dfc_wire_98, %ADD1766_const_fix_32_0_1__0000000000000080_102,  %ADD1766__dfc_wire_100 = firrtl.instance ADD1766 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1767_clock, %SUB1767_reset, %SUB1767__dfc_wire_72_122, %SUB1767__dfc_wire_118,  %SUB1767__dfc_wire_121 = firrtl.instance SUB1767 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1768_clock, %dup1768_reset, %dup1768__dfc_wire_84,  %dup1768__dfc_wire_68_105, %dup1768__dfc_wire_68_113 = firrtl.instance dup1768 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1769_clock, %dup1769_reset, %dup1769__dfc_wire_84,  %dup1769__dfc_wire_68_105, %dup1769__dfc_wire_68_113 = firrtl.instance dup1769 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1770_clock, %ADD1770_reset, %ADD1770__dfc_wire_98, %ADD1770_const_fix_32_0_1__0000000000000080_102,  %ADD1770__dfc_wire_100 = firrtl.instance ADD1770 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1771_clock, %SUB1771_reset, %SUB1771__dfc_wire_72_122, %SUB1771__dfc_wire_118,  %SUB1771__dfc_wire_121 = firrtl.instance SUB1771 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1772_clock, %dup1772_reset, %dup1772__dfc_wire_84,  %dup1772__dfc_wire_68_105, %dup1772__dfc_wire_68_113 = firrtl.instance dup1772 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1773_clock, %dup1773_reset, %dup1773__dfc_wire_84,  %dup1773__dfc_wire_68_105, %dup1773__dfc_wire_68_113 = firrtl.instance dup1773 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1774_clock, %ADD1774_reset, %ADD1774__dfc_wire_98, %ADD1774_const_fix_32_0_1__0000000000000080_102,  %ADD1774__dfc_wire_100 = firrtl.instance ADD1774 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1775_clock, %SUB1775_reset, %SUB1775__dfc_wire_72_122, %SUB1775__dfc_wire_118,  %SUB1775__dfc_wire_121 = firrtl.instance SUB1775 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1776_clock, %dup1776_reset, %dup1776__dfc_wire_84,  %dup1776__dfc_wire_68_105, %dup1776__dfc_wire_68_113 = firrtl.instance dup1776 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1777_clock, %dup1777_reset, %dup1777__dfc_wire_84,  %dup1777__dfc_wire_68_105, %dup1777__dfc_wire_68_113 = firrtl.instance dup1777 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1778_clock, %ADD1778_reset, %ADD1778__dfc_wire_98, %ADD1778_const_fix_32_0_1__0000000000000080_102,  %ADD1778__dfc_wire_100 = firrtl.instance ADD1778 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1779_clock, %MUL1779_reset, %MUL1779_const_fix_32_0_1__0000000000000235_108, %MUL1779__dfc_wire_104,  %MUL1779__dfc_wire_107 = firrtl.instance MUL1779 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1780_clock, %ADD1780_reset, %ADD1780__dfc_wire_98, %ADD1780_const_fix_32_0_1__0000000000000080_102,  %ADD1780__dfc_wire_100 = firrtl.instance ADD1780 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR81781_clock, %SHR81781_reset, %SHR81781__dfc_wire_213,  %SHR81781__dfc_wire_216 = firrtl.instance SHR81781 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %SUB1782_clock, %SUB1782_reset, %SUB1782__dfc_wire_72_122, %SUB1782__dfc_wire_118,  %SUB1782__dfc_wire_121 = firrtl.instance SUB1782 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL1783_clock, %MUL1783_reset, %MUL1783_const_fix_32_0_1__0000000000000235_108, %MUL1783__dfc_wire_104,  %MUL1783__dfc_wire_107 = firrtl.instance MUL1783 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1784_clock, %ADD1784_reset, %ADD1784__dfc_wire_98, %ADD1784_const_fix_32_0_1__0000000000000080_102,  %ADD1784__dfc_wire_100 = firrtl.instance ADD1784 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR81785_clock, %SHR81785_reset, %SHR81785__dfc_wire_213,  %SHR81785__dfc_wire_216 = firrtl.instance SHR81785 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %dup1786_clock, %dup1786_reset, %dup1786__dfc_wire_84,  %dup1786__dfc_wire_68_105, %dup1786__dfc_wire_68_113 = firrtl.instance dup1786 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1787_clock, %dup1787_reset, %dup1787__dfc_wire_84,  %dup1787__dfc_wire_68_105, %dup1787__dfc_wire_68_113 = firrtl.instance dup1787 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1788_clock, %ADD1788_reset, %ADD1788__dfc_wire_98, %ADD1788_const_fix_32_0_1__0000000000000080_102,  %ADD1788__dfc_wire_100 = firrtl.instance ADD1788 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141789_clock, %SHR141789_reset, %SHR141789__dfc_wire_2100,  %SHR141789__dfc_wire_2103 = firrtl.instance SHR141789 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1790_clock, %dup1790_reset, %dup1790__dfc_wire_2103,  %dup1790__dfc_wire_2103_2106, %dup1790__dfc_wire_2103_2110, %dup1790__dfc_wire_2103_2113 = firrtl.instance dup1790 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1791_clock, %GT1791_reset, %GT1791__dfc_wire_2103_2106, %GT1791_const_fix_32_0_1__00000000000000ff_2107,  %GT1791__dfc_wire_2105 = firrtl.instance GT1791 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1792_clock, %MUX1792_reset, %MUX1792__dfc_wire_2105, %MUX1792__dfc_wire_2103_2110, %MUX1792_const_fix_32_0_1__00000000000000ff_2111,  %MUX1792__dfc_wire_2108 = firrtl.instance MUX1792 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1793_clock, %LT1793_reset, %LT1793__dfc_wire_2103_2113, %LT1793_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1793__dfc_wire_2112 = firrtl.instance LT1793 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1794_clock, %MUX1794_reset, %MUX1794__dfc_wire_2105, %MUX1794__dfc_wire_2103_2110, %MUX1794_const_fix_32_0_1__00000000000000ff_2111,  %MUX1794__dfc_wire_2108 = firrtl.instance MUX1794 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1795_clock, %CAST1795_reset, %CAST1795__dfc_wire_234,  %CAST1795__dfc_wire_236 = firrtl.instance CAST1795 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1796_clock, %dup1796_reset, %dup1796__dfc_wire_84,  %dup1796__dfc_wire_68_105, %dup1796__dfc_wire_68_113 = firrtl.instance dup1796 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1797_clock, %dup1797_reset, %dup1797__dfc_wire_84,  %dup1797__dfc_wire_68_105, %dup1797__dfc_wire_68_113 = firrtl.instance dup1797 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1798_clock, %ADD1798_reset, %ADD1798__dfc_wire_98, %ADD1798_const_fix_32_0_1__0000000000000080_102,  %ADD1798__dfc_wire_100 = firrtl.instance ADD1798 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141799_clock, %SHR141799_reset, %SHR141799__dfc_wire_2100,  %SHR141799__dfc_wire_2103 = firrtl.instance SHR141799 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1800_clock, %dup1800_reset, %dup1800__dfc_wire_2103,  %dup1800__dfc_wire_2103_2106, %dup1800__dfc_wire_2103_2110, %dup1800__dfc_wire_2103_2113 = firrtl.instance dup1800 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1801_clock, %GT1801_reset, %GT1801__dfc_wire_2103_2106, %GT1801_const_fix_32_0_1__00000000000000ff_2107,  %GT1801__dfc_wire_2105 = firrtl.instance GT1801 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1802_clock, %MUX1802_reset, %MUX1802__dfc_wire_2105, %MUX1802__dfc_wire_2103_2110, %MUX1802_const_fix_32_0_1__00000000000000ff_2111,  %MUX1802__dfc_wire_2108 = firrtl.instance MUX1802 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1803_clock, %LT1803_reset, %LT1803__dfc_wire_2103_2113, %LT1803_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1803__dfc_wire_2112 = firrtl.instance LT1803 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1804_clock, %MUX1804_reset, %MUX1804__dfc_wire_2105, %MUX1804__dfc_wire_2103_2110, %MUX1804_const_fix_32_0_1__00000000000000ff_2111,  %MUX1804__dfc_wire_2108 = firrtl.instance MUX1804 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1805_clock, %CAST1805_reset, %CAST1805__dfc_wire_234,  %CAST1805__dfc_wire_236 = firrtl.instance CAST1805 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1806_clock, %dup1806_reset, %dup1806__dfc_wire_84,  %dup1806__dfc_wire_68_105, %dup1806__dfc_wire_68_113 = firrtl.instance dup1806 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1807_clock, %dup1807_reset, %dup1807__dfc_wire_84,  %dup1807__dfc_wire_68_105, %dup1807__dfc_wire_68_113 = firrtl.instance dup1807 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1808_clock, %ADD1808_reset, %ADD1808__dfc_wire_98, %ADD1808_const_fix_32_0_1__0000000000000080_102,  %ADD1808__dfc_wire_100 = firrtl.instance ADD1808 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141809_clock, %SHR141809_reset, %SHR141809__dfc_wire_2100,  %SHR141809__dfc_wire_2103 = firrtl.instance SHR141809 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1810_clock, %dup1810_reset, %dup1810__dfc_wire_2103,  %dup1810__dfc_wire_2103_2106, %dup1810__dfc_wire_2103_2110, %dup1810__dfc_wire_2103_2113 = firrtl.instance dup1810 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1811_clock, %GT1811_reset, %GT1811__dfc_wire_2103_2106, %GT1811_const_fix_32_0_1__00000000000000ff_2107,  %GT1811__dfc_wire_2105 = firrtl.instance GT1811 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1812_clock, %MUX1812_reset, %MUX1812__dfc_wire_2105, %MUX1812__dfc_wire_2103_2110, %MUX1812_const_fix_32_0_1__00000000000000ff_2111,  %MUX1812__dfc_wire_2108 = firrtl.instance MUX1812 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1813_clock, %LT1813_reset, %LT1813__dfc_wire_2103_2113, %LT1813_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1813__dfc_wire_2112 = firrtl.instance LT1813 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1814_clock, %MUX1814_reset, %MUX1814__dfc_wire_2105, %MUX1814__dfc_wire_2103_2110, %MUX1814_const_fix_32_0_1__00000000000000ff_2111,  %MUX1814__dfc_wire_2108 = firrtl.instance MUX1814 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1815_clock, %CAST1815_reset, %CAST1815__dfc_wire_234,  %CAST1815__dfc_wire_236 = firrtl.instance CAST1815 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1816_clock, %dup1816_reset, %dup1816__dfc_wire_84,  %dup1816__dfc_wire_68_105, %dup1816__dfc_wire_68_113 = firrtl.instance dup1816 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1817_clock, %dup1817_reset, %dup1817__dfc_wire_84,  %dup1817__dfc_wire_68_105, %dup1817__dfc_wire_68_113 = firrtl.instance dup1817 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1818_clock, %ADD1818_reset, %ADD1818__dfc_wire_98, %ADD1818_const_fix_32_0_1__0000000000000080_102,  %ADD1818__dfc_wire_100 = firrtl.instance ADD1818 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141819_clock, %SHR141819_reset, %SHR141819__dfc_wire_2100,  %SHR141819__dfc_wire_2103 = firrtl.instance SHR141819 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1820_clock, %dup1820_reset, %dup1820__dfc_wire_2103,  %dup1820__dfc_wire_2103_2106, %dup1820__dfc_wire_2103_2110, %dup1820__dfc_wire_2103_2113 = firrtl.instance dup1820 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1821_clock, %GT1821_reset, %GT1821__dfc_wire_2103_2106, %GT1821_const_fix_32_0_1__00000000000000ff_2107,  %GT1821__dfc_wire_2105 = firrtl.instance GT1821 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1822_clock, %MUX1822_reset, %MUX1822__dfc_wire_2105, %MUX1822__dfc_wire_2103_2110, %MUX1822_const_fix_32_0_1__00000000000000ff_2111,  %MUX1822__dfc_wire_2108 = firrtl.instance MUX1822 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1823_clock, %LT1823_reset, %LT1823__dfc_wire_2103_2113, %LT1823_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1823__dfc_wire_2112 = firrtl.instance LT1823 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1824_clock, %MUX1824_reset, %MUX1824__dfc_wire_2105, %MUX1824__dfc_wire_2103_2110, %MUX1824_const_fix_32_0_1__00000000000000ff_2111,  %MUX1824__dfc_wire_2108 = firrtl.instance MUX1824 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1825_clock, %CAST1825_reset, %CAST1825__dfc_wire_234,  %CAST1825__dfc_wire_236 = firrtl.instance CAST1825 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1826_clock, %SUB1826_reset, %SUB1826__dfc_wire_72_122, %SUB1826__dfc_wire_118,  %SUB1826__dfc_wire_121 = firrtl.instance SUB1826 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141827_clock, %SHR141827_reset, %SHR141827__dfc_wire_2100,  %SHR141827__dfc_wire_2103 = firrtl.instance SHR141827 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1828_clock, %dup1828_reset, %dup1828__dfc_wire_2103,  %dup1828__dfc_wire_2103_2106, %dup1828__dfc_wire_2103_2110, %dup1828__dfc_wire_2103_2113 = firrtl.instance dup1828 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1829_clock, %GT1829_reset, %GT1829__dfc_wire_2103_2106, %GT1829_const_fix_32_0_1__00000000000000ff_2107,  %GT1829__dfc_wire_2105 = firrtl.instance GT1829 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1830_clock, %MUX1830_reset, %MUX1830__dfc_wire_2105, %MUX1830__dfc_wire_2103_2110, %MUX1830_const_fix_32_0_1__00000000000000ff_2111,  %MUX1830__dfc_wire_2108 = firrtl.instance MUX1830 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1831_clock, %LT1831_reset, %LT1831__dfc_wire_2103_2113, %LT1831_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1831__dfc_wire_2112 = firrtl.instance LT1831 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1832_clock, %MUX1832_reset, %MUX1832__dfc_wire_2105, %MUX1832__dfc_wire_2103_2110, %MUX1832_const_fix_32_0_1__00000000000000ff_2111,  %MUX1832__dfc_wire_2108 = firrtl.instance MUX1832 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1833_clock, %CAST1833_reset, %CAST1833__dfc_wire_234,  %CAST1833__dfc_wire_236 = firrtl.instance CAST1833 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1834_clock, %SUB1834_reset, %SUB1834__dfc_wire_72_122, %SUB1834__dfc_wire_118,  %SUB1834__dfc_wire_121 = firrtl.instance SUB1834 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141835_clock, %SHR141835_reset, %SHR141835__dfc_wire_2100,  %SHR141835__dfc_wire_2103 = firrtl.instance SHR141835 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1836_clock, %dup1836_reset, %dup1836__dfc_wire_2103,  %dup1836__dfc_wire_2103_2106, %dup1836__dfc_wire_2103_2110, %dup1836__dfc_wire_2103_2113 = firrtl.instance dup1836 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1837_clock, %GT1837_reset, %GT1837__dfc_wire_2103_2106, %GT1837_const_fix_32_0_1__00000000000000ff_2107,  %GT1837__dfc_wire_2105 = firrtl.instance GT1837 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1838_clock, %MUX1838_reset, %MUX1838__dfc_wire_2105, %MUX1838__dfc_wire_2103_2110, %MUX1838_const_fix_32_0_1__00000000000000ff_2111,  %MUX1838__dfc_wire_2108 = firrtl.instance MUX1838 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1839_clock, %LT1839_reset, %LT1839__dfc_wire_2103_2113, %LT1839_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1839__dfc_wire_2112 = firrtl.instance LT1839 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1840_clock, %MUX1840_reset, %MUX1840__dfc_wire_2105, %MUX1840__dfc_wire_2103_2110, %MUX1840_const_fix_32_0_1__00000000000000ff_2111,  %MUX1840__dfc_wire_2108 = firrtl.instance MUX1840 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1841_clock, %CAST1841_reset, %CAST1841__dfc_wire_234,  %CAST1841__dfc_wire_236 = firrtl.instance CAST1841 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1842_clock, %SUB1842_reset, %SUB1842__dfc_wire_72_122, %SUB1842__dfc_wire_118,  %SUB1842__dfc_wire_121 = firrtl.instance SUB1842 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141843_clock, %SHR141843_reset, %SHR141843__dfc_wire_2100,  %SHR141843__dfc_wire_2103 = firrtl.instance SHR141843 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1844_clock, %dup1844_reset, %dup1844__dfc_wire_2103,  %dup1844__dfc_wire_2103_2106, %dup1844__dfc_wire_2103_2110, %dup1844__dfc_wire_2103_2113 = firrtl.instance dup1844 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1845_clock, %GT1845_reset, %GT1845__dfc_wire_2103_2106, %GT1845_const_fix_32_0_1__00000000000000ff_2107,  %GT1845__dfc_wire_2105 = firrtl.instance GT1845 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1846_clock, %MUX1846_reset, %MUX1846__dfc_wire_2105, %MUX1846__dfc_wire_2103_2110, %MUX1846_const_fix_32_0_1__00000000000000ff_2111,  %MUX1846__dfc_wire_2108 = firrtl.instance MUX1846 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1847_clock, %LT1847_reset, %LT1847__dfc_wire_2103_2113, %LT1847_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1847__dfc_wire_2112 = firrtl.instance LT1847 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1848_clock, %MUX1848_reset, %MUX1848__dfc_wire_2105, %MUX1848__dfc_wire_2103_2110, %MUX1848_const_fix_32_0_1__00000000000000ff_2111,  %MUX1848__dfc_wire_2108 = firrtl.instance MUX1848 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1849_clock, %CAST1849_reset, %CAST1849__dfc_wire_234,  %CAST1849__dfc_wire_236 = firrtl.instance CAST1849 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1850_clock, %SUB1850_reset, %SUB1850__dfc_wire_72_122, %SUB1850__dfc_wire_118,  %SUB1850__dfc_wire_121 = firrtl.instance SUB1850 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141851_clock, %SHR141851_reset, %SHR141851__dfc_wire_2100,  %SHR141851__dfc_wire_2103 = firrtl.instance SHR141851 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1852_clock, %dup1852_reset, %dup1852__dfc_wire_2103,  %dup1852__dfc_wire_2103_2106, %dup1852__dfc_wire_2103_2110, %dup1852__dfc_wire_2103_2113 = firrtl.instance dup1852 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1853_clock, %GT1853_reset, %GT1853__dfc_wire_2103_2106, %GT1853_const_fix_32_0_1__00000000000000ff_2107,  %GT1853__dfc_wire_2105 = firrtl.instance GT1853 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1854_clock, %MUX1854_reset, %MUX1854__dfc_wire_2105, %MUX1854__dfc_wire_2103_2110, %MUX1854_const_fix_32_0_1__00000000000000ff_2111,  %MUX1854__dfc_wire_2108 = firrtl.instance MUX1854 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1855_clock, %LT1855_reset, %LT1855__dfc_wire_2103_2113, %LT1855_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1855__dfc_wire_2112 = firrtl.instance LT1855 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1856_clock, %MUX1856_reset, %MUX1856__dfc_wire_2105, %MUX1856__dfc_wire_2103_2110, %MUX1856_const_fix_32_0_1__00000000000000ff_2111,  %MUX1856__dfc_wire_2108 = firrtl.instance MUX1856 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1857_clock, %CAST1857_reset, %CAST1857__dfc_wire_234,  %CAST1857__dfc_wire_236 = firrtl.instance CAST1857 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %CAST1858_clock, %CAST1858_reset, %CAST1858__dfc_wire_4,  %CAST1858__dfc_wire_73 = firrtl.instance CAST1858 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL81859_clock, %SHL81859_reset, %SHL81859__dfc_wire_1921,  %SHL81859__dfc_wire_1923 = firrtl.instance SHL81859 @SHL8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1921 : !firrtl.sint<32>, out _dfc_wire_1923 : !firrtl.sint<32> )
    %CAST1860_clock, %CAST1860_reset, %CAST1860__dfc_wire_4,  %CAST1860__dfc_wire_73 = firrtl.instance CAST1860 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1861_clock, %CAST1861_reset, %CAST1861__dfc_wire_4,  %CAST1861__dfc_wire_73 = firrtl.instance CAST1861 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1862_clock, %CAST1862_reset, %CAST1862__dfc_wire_4,  %CAST1862__dfc_wire_73 = firrtl.instance CAST1862 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1863_clock, %CAST1863_reset, %CAST1863__dfc_wire_4,  %CAST1863__dfc_wire_73 = firrtl.instance CAST1863 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1864_clock, %CAST1864_reset, %CAST1864__dfc_wire_4,  %CAST1864__dfc_wire_73 = firrtl.instance CAST1864 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1865_clock, %CAST1865_reset, %CAST1865__dfc_wire_4,  %CAST1865__dfc_wire_73 = firrtl.instance CAST1865 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %CAST1866_clock, %CAST1866_reset, %CAST1866__dfc_wire_4,  %CAST1866__dfc_wire_73 = firrtl.instance CAST1866 @CAST_1x1_16_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_4 : !firrtl.sint<16>, out _dfc_wire_73 : !firrtl.sint<32> )
    %SHL81867_clock, %SHL81867_reset, %SHL81867__dfc_wire_1921,  %SHL81867__dfc_wire_1923 = firrtl.instance SHL81867 @SHL8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1921 : !firrtl.sint<32>, out _dfc_wire_1923 : !firrtl.sint<32> )
    %ADD1868_clock, %ADD1868_reset, %ADD1868__dfc_wire_98, %ADD1868_const_fix_32_0_1__0000000000000080_102,  %ADD1868__dfc_wire_100 = firrtl.instance ADD1868 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %dup1869_clock, %dup1869_reset, %dup1869__dfc_wire_84,  %dup1869__dfc_wire_68_105, %dup1869__dfc_wire_68_113 = firrtl.instance dup1869 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1870_clock, %dup1870_reset, %dup1870__dfc_wire_84,  %dup1870__dfc_wire_68_105, %dup1870__dfc_wire_68_113 = firrtl.instance dup1870 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1871_clock, %ADD1871_reset, %ADD1871__dfc_wire_98, %ADD1871_const_fix_32_0_1__0000000000000080_102,  %ADD1871__dfc_wire_100 = firrtl.instance ADD1871 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1872_clock, %MUL1872_reset, %MUL1872_const_fix_32_0_1__0000000000000235_108, %MUL1872__dfc_wire_104,  %MUL1872__dfc_wire_107 = firrtl.instance MUL1872 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1873_clock, %ADD1873_reset, %ADD1873__dfc_wire_98, %ADD1873_const_fix_32_0_1__0000000000000080_102,  %ADD1873__dfc_wire_100 = firrtl.instance ADD1873 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1874_clock, %MUL1874_reset, %MUL1874_const_fix_32_0_1__0000000000000235_108, %MUL1874__dfc_wire_104,  %MUL1874__dfc_wire_107 = firrtl.instance MUL1874 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1875_clock, %dup1875_reset, %dup1875__dfc_wire_84,  %dup1875__dfc_wire_68_105, %dup1875__dfc_wire_68_113 = firrtl.instance dup1875 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1876_clock, %ADD1876_reset, %ADD1876__dfc_wire_98, %ADD1876_const_fix_32_0_1__0000000000000080_102,  %ADD1876__dfc_wire_100 = firrtl.instance ADD1876 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR31877_clock, %SHR31877_reset, %SHR31877__dfc_wire_1965,  %SHR31877__dfc_wire_1968 = firrtl.instance SHR31877 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1878_clock, %MUL1878_reset, %MUL1878_const_fix_32_0_1__0000000000000235_108, %MUL1878__dfc_wire_104,  %MUL1878__dfc_wire_107 = firrtl.instance MUL1878 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB1879_clock, %SUB1879_reset, %SUB1879__dfc_wire_72_122, %SUB1879__dfc_wire_118,  %SUB1879__dfc_wire_121 = firrtl.instance SUB1879 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31880_clock, %SHR31880_reset, %SHR31880__dfc_wire_1965,  %SHR31880__dfc_wire_1968 = firrtl.instance SHR31880 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1881_clock, %dup1881_reset, %dup1881__dfc_wire_84,  %dup1881__dfc_wire_68_105, %dup1881__dfc_wire_68_113 = firrtl.instance dup1881 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1882_clock, %dup1882_reset, %dup1882__dfc_wire_84,  %dup1882__dfc_wire_68_105, %dup1882__dfc_wire_68_113 = firrtl.instance dup1882 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1883_clock, %ADD1883_reset, %ADD1883__dfc_wire_98, %ADD1883_const_fix_32_0_1__0000000000000080_102,  %ADD1883__dfc_wire_100 = firrtl.instance ADD1883 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1884_clock, %MUL1884_reset, %MUL1884_const_fix_32_0_1__0000000000000235_108, %MUL1884__dfc_wire_104,  %MUL1884__dfc_wire_107 = firrtl.instance MUL1884 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1885_clock, %ADD1885_reset, %ADD1885__dfc_wire_98, %ADD1885_const_fix_32_0_1__0000000000000080_102,  %ADD1885__dfc_wire_100 = firrtl.instance ADD1885 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1886_clock, %MUL1886_reset, %MUL1886_const_fix_32_0_1__0000000000000235_108, %MUL1886__dfc_wire_104,  %MUL1886__dfc_wire_107 = firrtl.instance MUL1886 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1887_clock, %dup1887_reset, %dup1887__dfc_wire_84,  %dup1887__dfc_wire_68_105, %dup1887__dfc_wire_68_113 = firrtl.instance dup1887 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB1888_clock, %SUB1888_reset, %SUB1888__dfc_wire_72_122, %SUB1888__dfc_wire_118,  %SUB1888__dfc_wire_121 = firrtl.instance SUB1888 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31889_clock, %SHR31889_reset, %SHR31889__dfc_wire_1965,  %SHR31889__dfc_wire_1968 = firrtl.instance SHR31889 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1890_clock, %MUL1890_reset, %MUL1890_const_fix_32_0_1__0000000000000235_108, %MUL1890__dfc_wire_104,  %MUL1890__dfc_wire_107 = firrtl.instance MUL1890 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %SUB1891_clock, %SUB1891_reset, %SUB1891__dfc_wire_72_122, %SUB1891__dfc_wire_118,  %SUB1891__dfc_wire_121 = firrtl.instance SUB1891 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31892_clock, %SHR31892_reset, %SHR31892__dfc_wire_1965,  %SHR31892__dfc_wire_1968 = firrtl.instance SHR31892 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1893_clock, %dup1893_reset, %dup1893__dfc_wire_84,  %dup1893__dfc_wire_68_105, %dup1893__dfc_wire_68_113 = firrtl.instance dup1893 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1894_clock, %dup1894_reset, %dup1894__dfc_wire_84,  %dup1894__dfc_wire_68_105, %dup1894__dfc_wire_68_113 = firrtl.instance dup1894 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1895_clock, %ADD1895_reset, %ADD1895__dfc_wire_98, %ADD1895_const_fix_32_0_1__0000000000000080_102,  %ADD1895__dfc_wire_100 = firrtl.instance ADD1895 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1896_clock, %SUB1896_reset, %SUB1896__dfc_wire_72_122, %SUB1896__dfc_wire_118,  %SUB1896__dfc_wire_121 = firrtl.instance SUB1896 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1897_clock, %dup1897_reset, %dup1897__dfc_wire_84,  %dup1897__dfc_wire_68_105, %dup1897__dfc_wire_68_113 = firrtl.instance dup1897 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1898_clock, %dup1898_reset, %dup1898__dfc_wire_84,  %dup1898__dfc_wire_68_105, %dup1898__dfc_wire_68_113 = firrtl.instance dup1898 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1899_clock, %ADD1899_reset, %ADD1899__dfc_wire_98, %ADD1899_const_fix_32_0_1__0000000000000080_102,  %ADD1899__dfc_wire_100 = firrtl.instance ADD1899 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1900_clock, %MUL1900_reset, %MUL1900_const_fix_32_0_1__0000000000000235_108, %MUL1900__dfc_wire_104,  %MUL1900__dfc_wire_107 = firrtl.instance MUL1900 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1901_clock, %ADD1901_reset, %ADD1901__dfc_wire_98, %ADD1901_const_fix_32_0_1__0000000000000080_102,  %ADD1901__dfc_wire_100 = firrtl.instance ADD1901 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1902_clock, %MUL1902_reset, %MUL1902_const_fix_32_0_1__0000000000000235_108, %MUL1902__dfc_wire_104,  %MUL1902__dfc_wire_107 = firrtl.instance MUL1902 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %dup1903_clock, %dup1903_reset, %dup1903__dfc_wire_84,  %dup1903__dfc_wire_68_105, %dup1903__dfc_wire_68_113 = firrtl.instance dup1903 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %SUB1904_clock, %SUB1904_reset, %SUB1904__dfc_wire_72_122, %SUB1904__dfc_wire_118,  %SUB1904__dfc_wire_121 = firrtl.instance SUB1904 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR31905_clock, %SHR31905_reset, %SHR31905__dfc_wire_1965,  %SHR31905__dfc_wire_1968 = firrtl.instance SHR31905 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %MUL1906_clock, %MUL1906_reset, %MUL1906_const_fix_32_0_1__0000000000000235_108, %MUL1906__dfc_wire_104,  %MUL1906__dfc_wire_107 = firrtl.instance MUL1906 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1907_clock, %ADD1907_reset, %ADD1907__dfc_wire_98, %ADD1907_const_fix_32_0_1__0000000000000080_102,  %ADD1907__dfc_wire_100 = firrtl.instance ADD1907 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR31908_clock, %SHR31908_reset, %SHR31908__dfc_wire_1965,  %SHR31908__dfc_wire_1968 = firrtl.instance SHR31908 @SHR3_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_1965 : !firrtl.sint<32>, out _dfc_wire_1968 : !firrtl.sint<32> )
    %dup1909_clock, %dup1909_reset, %dup1909__dfc_wire_84,  %dup1909__dfc_wire_68_105, %dup1909__dfc_wire_68_113 = firrtl.instance dup1909 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1910_clock, %dup1910_reset, %dup1910__dfc_wire_84,  %dup1910__dfc_wire_68_105, %dup1910__dfc_wire_68_113 = firrtl.instance dup1910 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1911_clock, %ADD1911_reset, %ADD1911__dfc_wire_98, %ADD1911_const_fix_32_0_1__0000000000000080_102,  %ADD1911__dfc_wire_100 = firrtl.instance ADD1911 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1912_clock, %SUB1912_reset, %SUB1912__dfc_wire_72_122, %SUB1912__dfc_wire_118,  %SUB1912__dfc_wire_121 = firrtl.instance SUB1912 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1913_clock, %dup1913_reset, %dup1913__dfc_wire_84,  %dup1913__dfc_wire_68_105, %dup1913__dfc_wire_68_113 = firrtl.instance dup1913 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1914_clock, %dup1914_reset, %dup1914__dfc_wire_84,  %dup1914__dfc_wire_68_105, %dup1914__dfc_wire_68_113 = firrtl.instance dup1914 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1915_clock, %ADD1915_reset, %ADD1915__dfc_wire_98, %ADD1915_const_fix_32_0_1__0000000000000080_102,  %ADD1915__dfc_wire_100 = firrtl.instance ADD1915 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1916_clock, %SUB1916_reset, %SUB1916__dfc_wire_72_122, %SUB1916__dfc_wire_118,  %SUB1916__dfc_wire_121 = firrtl.instance SUB1916 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1917_clock, %dup1917_reset, %dup1917__dfc_wire_84,  %dup1917__dfc_wire_68_105, %dup1917__dfc_wire_68_113 = firrtl.instance dup1917 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1918_clock, %dup1918_reset, %dup1918__dfc_wire_84,  %dup1918__dfc_wire_68_105, %dup1918__dfc_wire_68_113 = firrtl.instance dup1918 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1919_clock, %ADD1919_reset, %ADD1919__dfc_wire_98, %ADD1919_const_fix_32_0_1__0000000000000080_102,  %ADD1919__dfc_wire_100 = firrtl.instance ADD1919 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1920_clock, %SUB1920_reset, %SUB1920__dfc_wire_72_122, %SUB1920__dfc_wire_118,  %SUB1920__dfc_wire_121 = firrtl.instance SUB1920 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1921_clock, %dup1921_reset, %dup1921__dfc_wire_84,  %dup1921__dfc_wire_68_105, %dup1921__dfc_wire_68_113 = firrtl.instance dup1921 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1922_clock, %dup1922_reset, %dup1922__dfc_wire_84,  %dup1922__dfc_wire_68_105, %dup1922__dfc_wire_68_113 = firrtl.instance dup1922 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1923_clock, %ADD1923_reset, %ADD1923__dfc_wire_98, %ADD1923_const_fix_32_0_1__0000000000000080_102,  %ADD1923__dfc_wire_100 = firrtl.instance ADD1923 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SUB1924_clock, %SUB1924_reset, %SUB1924__dfc_wire_72_122, %SUB1924__dfc_wire_118,  %SUB1924__dfc_wire_121 = firrtl.instance SUB1924 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %dup1925_clock, %dup1925_reset, %dup1925__dfc_wire_84,  %dup1925__dfc_wire_68_105, %dup1925__dfc_wire_68_113 = firrtl.instance dup1925 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1926_clock, %dup1926_reset, %dup1926__dfc_wire_84,  %dup1926__dfc_wire_68_105, %dup1926__dfc_wire_68_113 = firrtl.instance dup1926 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1927_clock, %ADD1927_reset, %ADD1927__dfc_wire_98, %ADD1927_const_fix_32_0_1__0000000000000080_102,  %ADD1927__dfc_wire_100 = firrtl.instance ADD1927 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %MUL1928_clock, %MUL1928_reset, %MUL1928_const_fix_32_0_1__0000000000000235_108, %MUL1928__dfc_wire_104,  %MUL1928__dfc_wire_107 = firrtl.instance MUL1928 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1929_clock, %ADD1929_reset, %ADD1929__dfc_wire_98, %ADD1929_const_fix_32_0_1__0000000000000080_102,  %ADD1929__dfc_wire_100 = firrtl.instance ADD1929 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR81930_clock, %SHR81930_reset, %SHR81930__dfc_wire_213,  %SHR81930__dfc_wire_216 = firrtl.instance SHR81930 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %SUB1931_clock, %SUB1931_reset, %SUB1931__dfc_wire_72_122, %SUB1931__dfc_wire_118,  %SUB1931__dfc_wire_121 = firrtl.instance SUB1931 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %MUL1932_clock, %MUL1932_reset, %MUL1932_const_fix_32_0_1__0000000000000235_108, %MUL1932__dfc_wire_104,  %MUL1932__dfc_wire_107 = firrtl.instance MUL1932 @MUL_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, in _dfc_wire_104 : !firrtl.sint<32>, out _dfc_wire_107 : !firrtl.sint<32> )
    %ADD1933_clock, %ADD1933_reset, %ADD1933__dfc_wire_98, %ADD1933_const_fix_32_0_1__0000000000000080_102,  %ADD1933__dfc_wire_100 = firrtl.instance ADD1933 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR81934_clock, %SHR81934_reset, %SHR81934__dfc_wire_213,  %SHR81934__dfc_wire_216 = firrtl.instance SHR81934 @SHR8_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_213 : !firrtl.sint<32>, out _dfc_wire_216 : !firrtl.sint<32> )
    %dup1935_clock, %dup1935_reset, %dup1935__dfc_wire_84,  %dup1935__dfc_wire_68_105, %dup1935__dfc_wire_68_113 = firrtl.instance dup1935 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1936_clock, %dup1936_reset, %dup1936__dfc_wire_84,  %dup1936__dfc_wire_68_105, %dup1936__dfc_wire_68_113 = firrtl.instance dup1936 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1937_clock, %ADD1937_reset, %ADD1937__dfc_wire_98, %ADD1937_const_fix_32_0_1__0000000000000080_102,  %ADD1937__dfc_wire_100 = firrtl.instance ADD1937 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141938_clock, %SHR141938_reset, %SHR141938__dfc_wire_2100,  %SHR141938__dfc_wire_2103 = firrtl.instance SHR141938 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1939_clock, %dup1939_reset, %dup1939__dfc_wire_2103,  %dup1939__dfc_wire_2103_2106, %dup1939__dfc_wire_2103_2110, %dup1939__dfc_wire_2103_2113 = firrtl.instance dup1939 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1940_clock, %GT1940_reset, %GT1940__dfc_wire_2103_2106, %GT1940_const_fix_32_0_1__00000000000000ff_2107,  %GT1940__dfc_wire_2105 = firrtl.instance GT1940 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1941_clock, %MUX1941_reset, %MUX1941__dfc_wire_2105, %MUX1941__dfc_wire_2103_2110, %MUX1941_const_fix_32_0_1__00000000000000ff_2111,  %MUX1941__dfc_wire_2108 = firrtl.instance MUX1941 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1942_clock, %LT1942_reset, %LT1942__dfc_wire_2103_2113, %LT1942_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1942__dfc_wire_2112 = firrtl.instance LT1942 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1943_clock, %MUX1943_reset, %MUX1943__dfc_wire_2105, %MUX1943__dfc_wire_2103_2110, %MUX1943_const_fix_32_0_1__00000000000000ff_2111,  %MUX1943__dfc_wire_2108 = firrtl.instance MUX1943 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1944_clock, %CAST1944_reset, %CAST1944__dfc_wire_234,  %CAST1944__dfc_wire_236 = firrtl.instance CAST1944 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1945_clock, %dup1945_reset, %dup1945__dfc_wire_84,  %dup1945__dfc_wire_68_105, %dup1945__dfc_wire_68_113 = firrtl.instance dup1945 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1946_clock, %dup1946_reset, %dup1946__dfc_wire_84,  %dup1946__dfc_wire_68_105, %dup1946__dfc_wire_68_113 = firrtl.instance dup1946 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1947_clock, %ADD1947_reset, %ADD1947__dfc_wire_98, %ADD1947_const_fix_32_0_1__0000000000000080_102,  %ADD1947__dfc_wire_100 = firrtl.instance ADD1947 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141948_clock, %SHR141948_reset, %SHR141948__dfc_wire_2100,  %SHR141948__dfc_wire_2103 = firrtl.instance SHR141948 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1949_clock, %dup1949_reset, %dup1949__dfc_wire_2103,  %dup1949__dfc_wire_2103_2106, %dup1949__dfc_wire_2103_2110, %dup1949__dfc_wire_2103_2113 = firrtl.instance dup1949 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1950_clock, %GT1950_reset, %GT1950__dfc_wire_2103_2106, %GT1950_const_fix_32_0_1__00000000000000ff_2107,  %GT1950__dfc_wire_2105 = firrtl.instance GT1950 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1951_clock, %MUX1951_reset, %MUX1951__dfc_wire_2105, %MUX1951__dfc_wire_2103_2110, %MUX1951_const_fix_32_0_1__00000000000000ff_2111,  %MUX1951__dfc_wire_2108 = firrtl.instance MUX1951 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1952_clock, %LT1952_reset, %LT1952__dfc_wire_2103_2113, %LT1952_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1952__dfc_wire_2112 = firrtl.instance LT1952 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1953_clock, %MUX1953_reset, %MUX1953__dfc_wire_2105, %MUX1953__dfc_wire_2103_2110, %MUX1953_const_fix_32_0_1__00000000000000ff_2111,  %MUX1953__dfc_wire_2108 = firrtl.instance MUX1953 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1954_clock, %CAST1954_reset, %CAST1954__dfc_wire_234,  %CAST1954__dfc_wire_236 = firrtl.instance CAST1954 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1955_clock, %dup1955_reset, %dup1955__dfc_wire_84,  %dup1955__dfc_wire_68_105, %dup1955__dfc_wire_68_113 = firrtl.instance dup1955 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1956_clock, %dup1956_reset, %dup1956__dfc_wire_84,  %dup1956__dfc_wire_68_105, %dup1956__dfc_wire_68_113 = firrtl.instance dup1956 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1957_clock, %ADD1957_reset, %ADD1957__dfc_wire_98, %ADD1957_const_fix_32_0_1__0000000000000080_102,  %ADD1957__dfc_wire_100 = firrtl.instance ADD1957 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141958_clock, %SHR141958_reset, %SHR141958__dfc_wire_2100,  %SHR141958__dfc_wire_2103 = firrtl.instance SHR141958 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1959_clock, %dup1959_reset, %dup1959__dfc_wire_2103,  %dup1959__dfc_wire_2103_2106, %dup1959__dfc_wire_2103_2110, %dup1959__dfc_wire_2103_2113 = firrtl.instance dup1959 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1960_clock, %GT1960_reset, %GT1960__dfc_wire_2103_2106, %GT1960_const_fix_32_0_1__00000000000000ff_2107,  %GT1960__dfc_wire_2105 = firrtl.instance GT1960 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1961_clock, %MUX1961_reset, %MUX1961__dfc_wire_2105, %MUX1961__dfc_wire_2103_2110, %MUX1961_const_fix_32_0_1__00000000000000ff_2111,  %MUX1961__dfc_wire_2108 = firrtl.instance MUX1961 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1962_clock, %LT1962_reset, %LT1962__dfc_wire_2103_2113, %LT1962_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1962__dfc_wire_2112 = firrtl.instance LT1962 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1963_clock, %MUX1963_reset, %MUX1963__dfc_wire_2105, %MUX1963__dfc_wire_2103_2110, %MUX1963_const_fix_32_0_1__00000000000000ff_2111,  %MUX1963__dfc_wire_2108 = firrtl.instance MUX1963 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1964_clock, %CAST1964_reset, %CAST1964__dfc_wire_234,  %CAST1964__dfc_wire_236 = firrtl.instance CAST1964 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %dup1965_clock, %dup1965_reset, %dup1965__dfc_wire_84,  %dup1965__dfc_wire_68_105, %dup1965__dfc_wire_68_113 = firrtl.instance dup1965 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %dup1966_clock, %dup1966_reset, %dup1966__dfc_wire_84,  %dup1966__dfc_wire_68_105, %dup1966__dfc_wire_68_113 = firrtl.instance dup1966 @dup_1x2(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_84 : !firrtl.sint<32>, out _dfc_wire_68_105 : !firrtl.sint<32>, out _dfc_wire_68_113 : !firrtl.sint<32> )
    %ADD1967_clock, %ADD1967_reset, %ADD1967__dfc_wire_98, %ADD1967_const_fix_32_0_1__0000000000000080_102,  %ADD1967__dfc_wire_100 = firrtl.instance ADD1967 @ADD_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_98 : !firrtl.sint<32>, in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, out _dfc_wire_100 : !firrtl.sint<32> )
    %SHR141968_clock, %SHR141968_reset, %SHR141968__dfc_wire_2100,  %SHR141968__dfc_wire_2103 = firrtl.instance SHR141968 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1969_clock, %dup1969_reset, %dup1969__dfc_wire_2103,  %dup1969__dfc_wire_2103_2106, %dup1969__dfc_wire_2103_2110, %dup1969__dfc_wire_2103_2113 = firrtl.instance dup1969 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1970_clock, %GT1970_reset, %GT1970__dfc_wire_2103_2106, %GT1970_const_fix_32_0_1__00000000000000ff_2107,  %GT1970__dfc_wire_2105 = firrtl.instance GT1970 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1971_clock, %MUX1971_reset, %MUX1971__dfc_wire_2105, %MUX1971__dfc_wire_2103_2110, %MUX1971_const_fix_32_0_1__00000000000000ff_2111,  %MUX1971__dfc_wire_2108 = firrtl.instance MUX1971 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1972_clock, %LT1972_reset, %LT1972__dfc_wire_2103_2113, %LT1972_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1972__dfc_wire_2112 = firrtl.instance LT1972 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1973_clock, %MUX1973_reset, %MUX1973__dfc_wire_2105, %MUX1973__dfc_wire_2103_2110, %MUX1973_const_fix_32_0_1__00000000000000ff_2111,  %MUX1973__dfc_wire_2108 = firrtl.instance MUX1973 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1974_clock, %CAST1974_reset, %CAST1974__dfc_wire_234,  %CAST1974__dfc_wire_236 = firrtl.instance CAST1974 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1975_clock, %SUB1975_reset, %SUB1975__dfc_wire_72_122, %SUB1975__dfc_wire_118,  %SUB1975__dfc_wire_121 = firrtl.instance SUB1975 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141976_clock, %SHR141976_reset, %SHR141976__dfc_wire_2100,  %SHR141976__dfc_wire_2103 = firrtl.instance SHR141976 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1977_clock, %dup1977_reset, %dup1977__dfc_wire_2103,  %dup1977__dfc_wire_2103_2106, %dup1977__dfc_wire_2103_2110, %dup1977__dfc_wire_2103_2113 = firrtl.instance dup1977 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1978_clock, %GT1978_reset, %GT1978__dfc_wire_2103_2106, %GT1978_const_fix_32_0_1__00000000000000ff_2107,  %GT1978__dfc_wire_2105 = firrtl.instance GT1978 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1979_clock, %MUX1979_reset, %MUX1979__dfc_wire_2105, %MUX1979__dfc_wire_2103_2110, %MUX1979_const_fix_32_0_1__00000000000000ff_2111,  %MUX1979__dfc_wire_2108 = firrtl.instance MUX1979 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1980_clock, %LT1980_reset, %LT1980__dfc_wire_2103_2113, %LT1980_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1980__dfc_wire_2112 = firrtl.instance LT1980 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1981_clock, %MUX1981_reset, %MUX1981__dfc_wire_2105, %MUX1981__dfc_wire_2103_2110, %MUX1981_const_fix_32_0_1__00000000000000ff_2111,  %MUX1981__dfc_wire_2108 = firrtl.instance MUX1981 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1982_clock, %CAST1982_reset, %CAST1982__dfc_wire_234,  %CAST1982__dfc_wire_236 = firrtl.instance CAST1982 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1983_clock, %SUB1983_reset, %SUB1983__dfc_wire_72_122, %SUB1983__dfc_wire_118,  %SUB1983__dfc_wire_121 = firrtl.instance SUB1983 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141984_clock, %SHR141984_reset, %SHR141984__dfc_wire_2100,  %SHR141984__dfc_wire_2103 = firrtl.instance SHR141984 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1985_clock, %dup1985_reset, %dup1985__dfc_wire_2103,  %dup1985__dfc_wire_2103_2106, %dup1985__dfc_wire_2103_2110, %dup1985__dfc_wire_2103_2113 = firrtl.instance dup1985 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1986_clock, %GT1986_reset, %GT1986__dfc_wire_2103_2106, %GT1986_const_fix_32_0_1__00000000000000ff_2107,  %GT1986__dfc_wire_2105 = firrtl.instance GT1986 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1987_clock, %MUX1987_reset, %MUX1987__dfc_wire_2105, %MUX1987__dfc_wire_2103_2110, %MUX1987_const_fix_32_0_1__00000000000000ff_2111,  %MUX1987__dfc_wire_2108 = firrtl.instance MUX1987 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1988_clock, %LT1988_reset, %LT1988__dfc_wire_2103_2113, %LT1988_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1988__dfc_wire_2112 = firrtl.instance LT1988 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1989_clock, %MUX1989_reset, %MUX1989__dfc_wire_2105, %MUX1989__dfc_wire_2103_2110, %MUX1989_const_fix_32_0_1__00000000000000ff_2111,  %MUX1989__dfc_wire_2108 = firrtl.instance MUX1989 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1990_clock, %CAST1990_reset, %CAST1990__dfc_wire_234,  %CAST1990__dfc_wire_236 = firrtl.instance CAST1990 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1991_clock, %SUB1991_reset, %SUB1991__dfc_wire_72_122, %SUB1991__dfc_wire_118,  %SUB1991__dfc_wire_121 = firrtl.instance SUB1991 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR141992_clock, %SHR141992_reset, %SHR141992__dfc_wire_2100,  %SHR141992__dfc_wire_2103 = firrtl.instance SHR141992 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup1993_clock, %dup1993_reset, %dup1993__dfc_wire_2103,  %dup1993__dfc_wire_2103_2106, %dup1993__dfc_wire_2103_2110, %dup1993__dfc_wire_2103_2113 = firrtl.instance dup1993 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT1994_clock, %GT1994_reset, %GT1994__dfc_wire_2103_2106, %GT1994_const_fix_32_0_1__00000000000000ff_2107,  %GT1994__dfc_wire_2105 = firrtl.instance GT1994 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX1995_clock, %MUX1995_reset, %MUX1995__dfc_wire_2105, %MUX1995__dfc_wire_2103_2110, %MUX1995_const_fix_32_0_1__00000000000000ff_2111,  %MUX1995__dfc_wire_2108 = firrtl.instance MUX1995 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT1996_clock, %LT1996_reset, %LT1996__dfc_wire_2103_2113, %LT1996_const_fix_32_0_1__ffffffffffffff00_2114,  %LT1996__dfc_wire_2112 = firrtl.instance LT1996 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX1997_clock, %MUX1997_reset, %MUX1997__dfc_wire_2105, %MUX1997__dfc_wire_2103_2110, %MUX1997_const_fix_32_0_1__00000000000000ff_2111,  %MUX1997__dfc_wire_2108 = firrtl.instance MUX1997 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST1998_clock, %CAST1998_reset, %CAST1998__dfc_wire_234,  %CAST1998__dfc_wire_236 = firrtl.instance CAST1998 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %SUB1999_clock, %SUB1999_reset, %SUB1999__dfc_wire_72_122, %SUB1999__dfc_wire_118,  %SUB1999__dfc_wire_121 = firrtl.instance SUB1999 @SUB_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_72_122 : !firrtl.sint<32>, in _dfc_wire_118 : !firrtl.sint<32>, out _dfc_wire_121 : !firrtl.sint<32> )
    %SHR142000_clock, %SHR142000_reset, %SHR142000__dfc_wire_2100,  %SHR142000__dfc_wire_2103 = firrtl.instance SHR142000 @SHR14_1x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2100 : !firrtl.sint<32>, out _dfc_wire_2103 : !firrtl.sint<32> )
    %dup2001_clock, %dup2001_reset, %dup2001__dfc_wire_2103,  %dup2001__dfc_wire_2103_2106, %dup2001__dfc_wire_2103_2110, %dup2001__dfc_wire_2103_2113 = firrtl.instance dup2001 @dup_1x3(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103 : !firrtl.sint<32>, out _dfc_wire_2103_2106 : !firrtl.sint<32>, out _dfc_wire_2103_2110 : !firrtl.sint<32>, out _dfc_wire_2103_2113 : !firrtl.sint<32> )
    %GT2002_clock, %GT2002_reset, %GT2002__dfc_wire_2103_2106, %GT2002_const_fix_32_0_1__00000000000000ff_2107,  %GT2002__dfc_wire_2105 = firrtl.instance GT2002 @GT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2106 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, out _dfc_wire_2105 : !firrtl.sint<1> )
    %MUX2003_clock, %MUX2003_reset, %MUX2003__dfc_wire_2105, %MUX2003__dfc_wire_2103_2110, %MUX2003_const_fix_32_0_1__00000000000000ff_2111,  %MUX2003__dfc_wire_2108 = firrtl.instance MUX2003 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %LT2004_clock, %LT2004_reset, %LT2004__dfc_wire_2103_2113, %LT2004_const_fix_32_0_1__ffffffffffffff00_2114,  %LT2004__dfc_wire_2112 = firrtl.instance LT2004 @LT_2x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2103_2113 : !firrtl.sint<32>, in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>, out _dfc_wire_2112 : !firrtl.sint<1> )
    %MUX2005_clock, %MUX2005_reset, %MUX2005__dfc_wire_2105, %MUX2005__dfc_wire_2103_2110, %MUX2005_const_fix_32_0_1__00000000000000ff_2111,  %MUX2005__dfc_wire_2108 = firrtl.instance MUX2005 @MUX_3x1(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_2105 : !firrtl.sint<1>, in _dfc_wire_2103_2110 : !firrtl.sint<32>, in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, out _dfc_wire_2108 : !firrtl.sint<32> )
    %CAST2006_clock, %CAST2006_reset, %CAST2006__dfc_wire_234,  %CAST2006__dfc_wire_236 = firrtl.instance CAST2006 @CAST_1x1_32_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in _dfc_wire_234 : !firrtl.sint<32>, out _dfc_wire_236 : !firrtl.sint<16> )
    %const2045_clock, %const2045_reset,  %const2045_const_fix_32_0_1__0000000000002000 = firrtl.instance const2045 @const_0x1_0000000000002000(in clock : !firrtl.clock, in reset : !firrtl.reset, out const_fix_32_0_1__0000000000002000 : !firrtl.sint<32> )
    %const2060_clock, %const2060_reset,  %const2060_const_fix_32_0_1__0000000000000620 = firrtl.instance const2060 @const_0x1_0000000000000620(in clock : !firrtl.clock, in reset : !firrtl.reset, out const_fix_32_0_1__0000000000000620 : !firrtl.sint<32> )
    %const2065_clock, %const2065_reset,  %const2065_const_fix_32_0_1__000000000000031f = firrtl.instance const2065 @const_0x1_000000000000031f(in clock : !firrtl.clock, in reset : !firrtl.reset, out const_fix_32_0_1__000000000000031f : !firrtl.sint<32> )
    %const2068_clock, %const2068_reset,  %const2068_const_fix_32_0_1__0000000000000fb1 = firrtl.instance const2068 @const_0x1_0000000000000fb1(in clock : !firrtl.clock, in reset : !firrtl.reset, out const_fix_32_0_1__0000000000000fb1 : !firrtl.sint<32> )
    %const2074_clock, %const2074_reset,  %const2074_const_fix_32_0_1__00000000000008e4 = firrtl.instance const2074 @const_0x1_00000000000008e4(in clock : !firrtl.clock, in reset : !firrtl.reset, out const_fix_32_0_1__00000000000008e4 : !firrtl.sint<32> )
    %const2081_clock, %const2081_reset,  %const2081_const_fix_32_0_1__0000000000000d4e = firrtl.instance const2081 @const_0x1_0000000000000d4e(in clock : !firrtl.clock, in reset : !firrtl.reset, out const_fix_32_0_1__0000000000000d4e : !firrtl.sint<32> )
    %const2086_clock, %const2086_reset,  %const2086_const_fix_32_0_1__ffffffffffffff00 = firrtl.instance const2086 @const_0x1_ffffffffffffff00(in clock : !firrtl.clock, in reset : !firrtl.reset, out const_fix_32_0_1__ffffffffffffff00 : !firrtl.sint<32> )
    %const2097_clock, %const2097_reset,  %const2097_const_fix_32_0_1__0000000000000968 = firrtl.instance const2097 @const_0x1_0000000000000968(in clock : !firrtl.clock, in reset : !firrtl.reset, out const_fix_32_0_1__0000000000000968 : !firrtl.sint<32> )
    %const2098_clock, %const2098_reset,  %const2098_const_fix_32_0_1__0000000000000ec8 = firrtl.instance const2098 @const_0x1_0000000000000ec8(in clock : !firrtl.clock, in reset : !firrtl.reset, out const_fix_32_0_1__0000000000000ec8 : !firrtl.sint<32> )
    %const2102_clock, %const2102_reset,  %const2102_const_fix_32_0_1__00000000000000b5 = firrtl.instance const2102 @const_0x1_00000000000000b5(in clock : !firrtl.clock, in reset : !firrtl.reset, out const_fix_32_0_1__00000000000000b5 : !firrtl.sint<32> )
    %const2106_clock, %const2106_reset,  %const2106_const_fix_32_0_1__0000000000000080 = firrtl.instance const2106 @const_0x1_0000000000000080(in clock : !firrtl.clock, in reset : !firrtl.reset, out const_fix_32_0_1__0000000000000080 : !firrtl.sint<32> )
    %const2111_clock, %const2111_reset,  %const2111_const_fix_32_0_1__0000000000000454 = firrtl.instance const2111 @const_0x1_0000000000000454(in clock : !firrtl.clock, in reset : !firrtl.reset, out const_fix_32_0_1__0000000000000454 : !firrtl.sint<32> )
    %const2144_clock, %const2144_reset,  %const2144_const_fix_32_0_1__0000000000000004 = firrtl.instance const2144 @const_0x1_0000000000000004(in clock : !firrtl.clock, in reset : !firrtl.reset, out const_fix_32_0_1__0000000000000004 : !firrtl.sint<32> )
    %const2146_clock, %const2146_reset,  %const2146_const_fix_32_0_1__00000000000000ff = firrtl.instance const2146 @const_0x1_00000000000000ff(in clock : !firrtl.clock, in reset : !firrtl.reset, out const_fix_32_0_1__00000000000000ff : !firrtl.sint<32> )
    %const2149_clock, %const2149_reset,  %const2149_const_fix_32_0_1__0000000000000235 = firrtl.instance const2149 @const_0x1_0000000000000235(in clock : !firrtl.clock, in reset : !firrtl.reset, out const_fix_32_0_1__0000000000000235 : !firrtl.sint<32> )
    %delay_fixed_32_0_1_996_2150_clock, %delay_fixed_32_0_1_996_2150_reset, %delay_fixed_32_0_1_996_2150_in,  %delay_fixed_32_0_1_996_2150_out = firrtl.instance delay_fixed_32_0_1_996_2150 @delay_fixed_32_0_1_996(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_273_2151_clock, %delay_fixed_32_0_1_273_2151_reset, %delay_fixed_32_0_1_273_2151_in,  %delay_fixed_32_0_1_273_2151_out = firrtl.instance delay_fixed_32_0_1_273_2151 @delay_fixed_32_0_1_273(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_784_2152_clock, %delay_fixed_32_0_1_784_2152_reset, %delay_fixed_32_0_1_784_2152_in,  %delay_fixed_32_0_1_784_2152_out = firrtl.instance delay_fixed_32_0_1_784_2152 @delay_fixed_32_0_1_784(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_917_2153_clock, %delay_fixed_32_0_1_917_2153_reset, %delay_fixed_32_0_1_917_2153_in,  %delay_fixed_32_0_1_917_2153_out = firrtl.instance delay_fixed_32_0_1_917_2153 @delay_fixed_32_0_1_917(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_962_2154_clock, %delay_fixed_32_0_1_962_2154_reset, %delay_fixed_32_0_1_962_2154_in,  %delay_fixed_32_0_1_962_2154_out = firrtl.instance delay_fixed_32_0_1_962_2154 @delay_fixed_32_0_1_962(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_156_2155_clock, %delay_fixed_32_0_1_156_2155_reset, %delay_fixed_32_0_1_156_2155_in,  %delay_fixed_32_0_1_156_2155_out = firrtl.instance delay_fixed_32_0_1_156_2155 @delay_fixed_32_0_1_156(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_16_2156_clock, %delay_fixed_32_0_1_16_2156_reset, %delay_fixed_32_0_1_16_2156_in,  %delay_fixed_32_0_1_16_2156_out = firrtl.instance delay_fixed_32_0_1_16_2156 @delay_fixed_32_0_1_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_16_2157_clock, %delay_fixed_32_0_1_16_2157_reset, %delay_fixed_32_0_1_16_2157_in,  %delay_fixed_32_0_1_16_2157_out = firrtl.instance delay_fixed_32_0_1_16_2157 @delay_fixed_32_0_1_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_147_2158_clock, %delay_fixed_32_0_1_147_2158_reset, %delay_fixed_32_0_1_147_2158_in,  %delay_fixed_32_0_1_147_2158_out = firrtl.instance delay_fixed_32_0_1_147_2158 @delay_fixed_32_0_1_147(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_980_2159_clock, %delay_fixed_32_0_1_980_2159_reset, %delay_fixed_32_0_1_980_2159_in,  %delay_fixed_32_0_1_980_2159_out = firrtl.instance delay_fixed_32_0_1_980_2159 @delay_fixed_32_0_1_980(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_240_2160_clock, %delay_fixed_32_0_1_240_2160_reset, %delay_fixed_32_0_1_240_2160_in,  %delay_fixed_32_0_1_240_2160_out = firrtl.instance delay_fixed_32_0_1_240_2160 @delay_fixed_32_0_1_240(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_876_2161_clock, %delay_fixed_32_0_1_876_2161_reset, %delay_fixed_32_0_1_876_2161_in,  %delay_fixed_32_0_1_876_2161_out = firrtl.instance delay_fixed_32_0_1_876_2161 @delay_fixed_32_0_1_876(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1007_2162_clock, %delay_fixed_32_0_1_1007_2162_reset, %delay_fixed_32_0_1_1007_2162_in,  %delay_fixed_32_0_1_1007_2162_out = firrtl.instance delay_fixed_32_0_1_1007_2162 @delay_fixed_32_0_1_1007(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1041_2163_clock, %delay_fixed_32_0_1_1041_2163_reset, %delay_fixed_32_0_1_1041_2163_in,  %delay_fixed_32_0_1_1041_2163_out = firrtl.instance delay_fixed_32_0_1_1041_2163 @delay_fixed_32_0_1_1041(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_46_2164_clock, %delay_fixed_32_0_1_46_2164_reset, %delay_fixed_32_0_1_46_2164_in,  %delay_fixed_32_0_1_46_2164_out = firrtl.instance delay_fixed_32_0_1_46_2164 @delay_fixed_32_0_1_46(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_436_2165_clock, %delay_fixed_32_0_1_436_2165_reset, %delay_fixed_32_0_1_436_2165_in,  %delay_fixed_32_0_1_436_2165_out = firrtl.instance delay_fixed_32_0_1_436_2165 @delay_fixed_32_0_1_436(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_825_2166_clock, %delay_fixed_32_0_1_825_2166_reset, %delay_fixed_32_0_1_825_2166_in,  %delay_fixed_32_0_1_825_2166_out = firrtl.instance delay_fixed_32_0_1_825_2166 @delay_fixed_32_0_1_825(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_194_2167_clock, %delay_fixed_32_0_1_194_2167_reset, %delay_fixed_32_0_1_194_2167_in,  %delay_fixed_32_0_1_194_2167_out = firrtl.instance delay_fixed_32_0_1_194_2167 @delay_fixed_32_0_1_194(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1055_2168_clock, %delay_fixed_32_0_1_1055_2168_reset, %delay_fixed_32_0_1_1055_2168_in,  %delay_fixed_32_0_1_1055_2168_out = firrtl.instance delay_fixed_32_0_1_1055_2168 @delay_fixed_32_0_1_1055(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1099_2169_clock, %delay_fixed_32_0_1_1099_2169_reset, %delay_fixed_32_0_1_1099_2169_in,  %delay_fixed_32_0_1_1099_2169_out = firrtl.instance delay_fixed_32_0_1_1099_2169 @delay_fixed_32_0_1_1099(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1154_2170_clock, %delay_fixed_32_0_1_1154_2170_reset, %delay_fixed_32_0_1_1154_2170_in,  %delay_fixed_32_0_1_1154_2170_out = firrtl.instance delay_fixed_32_0_1_1154_2170 @delay_fixed_32_0_1_1154(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_274_2171_clock, %delay_fixed_32_0_1_274_2171_reset, %delay_fixed_32_0_1_274_2171_in,  %delay_fixed_32_0_1_274_2171_out = firrtl.instance delay_fixed_32_0_1_274_2171 @delay_fixed_32_0_1_274(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_990_2172_clock, %delay_fixed_32_0_1_990_2172_reset, %delay_fixed_32_0_1_990_2172_in,  %delay_fixed_32_0_1_990_2172_out = firrtl.instance delay_fixed_32_0_1_990_2172 @delay_fixed_32_0_1_990(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_29_2173_clock, %delay_fixed_1_0_0_29_2173_reset, %delay_fixed_1_0_0_29_2173_in,  %delay_fixed_1_0_0_29_2173_out = firrtl.instance delay_fixed_1_0_0_29_2173 @delay_fixed_1_0_0_29(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1596_2174_clock, %delay_fixed_32_0_1_1596_2174_reset, %delay_fixed_32_0_1_1596_2174_in,  %delay_fixed_32_0_1_1596_2174_out = firrtl.instance delay_fixed_32_0_1_1596_2174 @delay_fixed_32_0_1_1596(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1501_2175_clock, %delay_fixed_32_0_1_1501_2175_reset, %delay_fixed_32_0_1_1501_2175_in,  %delay_fixed_32_0_1_1501_2175_out = firrtl.instance delay_fixed_32_0_1_1501_2175 @delay_fixed_32_0_1_1501(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_13_2176_clock, %delay_fixed_32_0_1_13_2176_reset, %delay_fixed_32_0_1_13_2176_in,  %delay_fixed_32_0_1_13_2176_out = firrtl.instance delay_fixed_32_0_1_13_2176 @delay_fixed_32_0_1_13(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1548_2177_clock, %delay_fixed_32_0_1_1548_2177_reset, %delay_fixed_32_0_1_1548_2177_in,  %delay_fixed_32_0_1_1548_2177_out = firrtl.instance delay_fixed_32_0_1_1548_2177 @delay_fixed_32_0_1_1548(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1535_2178_clock, %delay_fixed_32_0_1_1535_2178_reset, %delay_fixed_32_0_1_1535_2178_in,  %delay_fixed_32_0_1_1535_2178_out = firrtl.instance delay_fixed_32_0_1_1535_2178 @delay_fixed_32_0_1_1535(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_52_2179_clock, %delay_fixed_32_0_1_52_2179_reset, %delay_fixed_32_0_1_52_2179_in,  %delay_fixed_32_0_1_52_2179_out = firrtl.instance delay_fixed_32_0_1_52_2179 @delay_fixed_32_0_1_52(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_60_2180_clock, %delay_fixed_1_0_0_60_2180_reset, %delay_fixed_1_0_0_60_2180_in,  %delay_fixed_1_0_0_60_2180_out = firrtl.instance delay_fixed_1_0_0_60_2180 @delay_fixed_1_0_0_60(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1812_2181_clock, %delay_fixed_32_0_1_1812_2181_reset, %delay_fixed_32_0_1_1812_2181_in,  %delay_fixed_32_0_1_1812_2181_out = firrtl.instance delay_fixed_32_0_1_1812_2181 @delay_fixed_32_0_1_1812(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1685_2182_clock, %delay_fixed_32_0_1_1685_2182_reset, %delay_fixed_32_0_1_1685_2182_in,  %delay_fixed_32_0_1_1685_2182_out = firrtl.instance delay_fixed_32_0_1_1685_2182 @delay_fixed_32_0_1_1685(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_60_2183_clock, %delay_fixed_32_0_1_60_2183_reset, %delay_fixed_32_0_1_60_2183_in,  %delay_fixed_32_0_1_60_2183_out = firrtl.instance delay_fixed_32_0_1_60_2183 @delay_fixed_32_0_1_60(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1779_2184_clock, %delay_fixed_32_0_1_1779_2184_reset, %delay_fixed_32_0_1_1779_2184_in,  %delay_fixed_32_0_1_1779_2184_out = firrtl.instance delay_fixed_32_0_1_1779_2184 @delay_fixed_32_0_1_1779(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1719_2185_clock, %delay_fixed_32_0_1_1719_2185_reset, %delay_fixed_32_0_1_1719_2185_in,  %delay_fixed_32_0_1_1719_2185_out = firrtl.instance delay_fixed_32_0_1_1719_2185 @delay_fixed_32_0_1_1719(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_373_2186_clock, %delay_fixed_32_0_1_373_2186_reset, %delay_fixed_32_0_1_373_2186_in,  %delay_fixed_32_0_1_373_2186_out = firrtl.instance delay_fixed_32_0_1_373_2186 @delay_fixed_32_0_1_373(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_106_2187_clock, %delay_fixed_1_0_0_106_2187_reset, %delay_fixed_1_0_0_106_2187_in,  %delay_fixed_1_0_0_106_2187_out = firrtl.instance delay_fixed_1_0_0_106_2187 @delay_fixed_1_0_0_106(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1996_2188_clock, %delay_fixed_32_0_1_1996_2188_reset, %delay_fixed_32_0_1_1996_2188_in,  %delay_fixed_32_0_1_1996_2188_out = firrtl.instance delay_fixed_32_0_1_1996_2188 @delay_fixed_32_0_1_1996(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1831_2189_clock, %delay_fixed_32_0_1_1831_2189_reset, %delay_fixed_32_0_1_1831_2189_in,  %delay_fixed_32_0_1_1831_2189_out = firrtl.instance delay_fixed_32_0_1_1831_2189 @delay_fixed_32_0_1_1831(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_75_2190_clock, %delay_fixed_32_0_1_75_2190_reset, %delay_fixed_32_0_1_75_2190_in,  %delay_fixed_32_0_1_75_2190_out = firrtl.instance delay_fixed_32_0_1_75_2190 @delay_fixed_32_0_1_75(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1940_2191_clock, %delay_fixed_32_0_1_1940_2191_reset, %delay_fixed_32_0_1_1940_2191_in,  %delay_fixed_32_0_1_1940_2191_out = firrtl.instance delay_fixed_32_0_1_1940_2191 @delay_fixed_32_0_1_1940(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1865_2192_clock, %delay_fixed_32_0_1_1865_2192_reset, %delay_fixed_32_0_1_1865_2192_in,  %delay_fixed_32_0_1_1865_2192_out = firrtl.instance delay_fixed_32_0_1_1865_2192 @delay_fixed_32_0_1_1865(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_388_2193_clock, %delay_fixed_32_0_1_388_2193_reset, %delay_fixed_32_0_1_388_2193_in,  %delay_fixed_32_0_1_388_2193_out = firrtl.instance delay_fixed_32_0_1_388_2193 @delay_fixed_32_0_1_388(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_29_2194_clock, %delay_fixed_32_0_1_29_2194_reset, %delay_fixed_32_0_1_29_2194_in,  %delay_fixed_32_0_1_29_2194_out = firrtl.instance delay_fixed_32_0_1_29_2194 @delay_fixed_32_0_1_29(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1391_2195_clock, %delay_fixed_32_0_1_1391_2195_reset, %delay_fixed_32_0_1_1391_2195_in,  %delay_fixed_32_0_1_1391_2195_out = firrtl.instance delay_fixed_32_0_1_1391_2195 @delay_fixed_32_0_1_1391(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1337_2196_clock, %delay_fixed_32_0_1_1337_2196_reset, %delay_fixed_32_0_1_1337_2196_in,  %delay_fixed_32_0_1_1337_2196_out = firrtl.instance delay_fixed_32_0_1_1337_2196 @delay_fixed_32_0_1_1337(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_20_2197_clock, %delay_fixed_32_0_1_20_2197_reset, %delay_fixed_32_0_1_20_2197_in,  %delay_fixed_32_0_1_20_2197_out = firrtl.instance delay_fixed_32_0_1_20_2197 @delay_fixed_32_0_1_20(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1391_2198_clock, %delay_fixed_32_0_1_1391_2198_reset, %delay_fixed_32_0_1_1391_2198_in,  %delay_fixed_32_0_1_1391_2198_out = firrtl.instance delay_fixed_32_0_1_1391_2198 @delay_fixed_32_0_1_1391(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1371_2199_clock, %delay_fixed_32_0_1_1371_2199_reset, %delay_fixed_32_0_1_1371_2199_in,  %delay_fixed_32_0_1_1371_2199_out = firrtl.instance delay_fixed_32_0_1_1371_2199 @delay_fixed_32_0_1_1371(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_84_2200_clock, %delay_fixed_32_0_1_84_2200_reset, %delay_fixed_32_0_1_84_2200_in,  %delay_fixed_32_0_1_84_2200_out = firrtl.instance delay_fixed_32_0_1_84_2200 @delay_fixed_32_0_1_84(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_26_2201_clock, %delay_fixed_32_0_1_26_2201_reset, %delay_fixed_32_0_1_26_2201_in,  %delay_fixed_32_0_1_26_2201_out = firrtl.instance delay_fixed_32_0_1_26_2201 @delay_fixed_32_0_1_26(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1446_2202_clock, %delay_fixed_32_0_1_1446_2202_reset, %delay_fixed_32_0_1_1446_2202_in,  %delay_fixed_32_0_1_1446_2202_out = firrtl.instance delay_fixed_32_0_1_1446_2202 @delay_fixed_32_0_1_1446(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1407_2203_clock, %delay_fixed_32_0_1_1407_2203_reset, %delay_fixed_32_0_1_1407_2203_in,  %delay_fixed_32_0_1_1407_2203_out = firrtl.instance delay_fixed_32_0_1_1407_2203 @delay_fixed_32_0_1_1407(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_11_2204_clock, %delay_fixed_32_0_1_11_2204_reset, %delay_fixed_32_0_1_11_2204_in,  %delay_fixed_32_0_1_11_2204_out = firrtl.instance delay_fixed_32_0_1_11_2204 @delay_fixed_32_0_1_11(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1452_2205_clock, %delay_fixed_32_0_1_1452_2205_reset, %delay_fixed_32_0_1_1452_2205_in,  %delay_fixed_32_0_1_1452_2205_out = firrtl.instance delay_fixed_32_0_1_1452_2205 @delay_fixed_32_0_1_1452(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1441_2206_clock, %delay_fixed_32_0_1_1441_2206_reset, %delay_fixed_32_0_1_1441_2206_in,  %delay_fixed_32_0_1_1441_2206_out = firrtl.instance delay_fixed_32_0_1_1441_2206 @delay_fixed_32_0_1_1441(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_84_2207_clock, %delay_fixed_32_0_1_84_2207_reset, %delay_fixed_32_0_1_84_2207_in,  %delay_fixed_32_0_1_84_2207_out = firrtl.instance delay_fixed_32_0_1_84_2207 @delay_fixed_32_0_1_84(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_86_2208_clock, %delay_fixed_1_0_0_86_2208_reset, %delay_fixed_1_0_0_86_2208_in,  %delay_fixed_1_0_0_86_2208_out = firrtl.instance delay_fixed_1_0_0_86_2208 @delay_fixed_1_0_0_86(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1848_2209_clock, %delay_fixed_32_0_1_1848_2209_reset, %delay_fixed_32_0_1_1848_2209_in,  %delay_fixed_32_0_1_1848_2209_out = firrtl.instance delay_fixed_32_0_1_1848_2209 @delay_fixed_32_0_1_1848(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1729_2210_clock, %delay_fixed_32_0_1_1729_2210_reset, %delay_fixed_32_0_1_1729_2210_in,  %delay_fixed_32_0_1_1729_2210_out = firrtl.instance delay_fixed_32_0_1_1729_2210 @delay_fixed_32_0_1_1729(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_41_2211_clock, %delay_fixed_32_0_1_41_2211_reset, %delay_fixed_32_0_1_41_2211_in,  %delay_fixed_32_0_1_41_2211_out = firrtl.instance delay_fixed_32_0_1_41_2211 @delay_fixed_32_0_1_41(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1804_2212_clock, %delay_fixed_32_0_1_1804_2212_reset, %delay_fixed_32_0_1_1804_2212_in,  %delay_fixed_32_0_1_1804_2212_out = firrtl.instance delay_fixed_32_0_1_1804_2212 @delay_fixed_32_0_1_1804(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1763_2213_clock, %delay_fixed_32_0_1_1763_2213_reset, %delay_fixed_32_0_1_1763_2213_in,  %delay_fixed_32_0_1_1763_2213_out = firrtl.instance delay_fixed_32_0_1_1763_2213 @delay_fixed_32_0_1_1763(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_388_2214_clock, %delay_fixed_32_0_1_388_2214_reset, %delay_fixed_32_0_1_388_2214_in,  %delay_fixed_32_0_1_388_2214_out = firrtl.instance delay_fixed_32_0_1_388_2214 @delay_fixed_32_0_1_388(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_5_2215_clock, %delay_fixed_1_0_0_5_2215_reset, %delay_fixed_1_0_0_5_2215_in,  %delay_fixed_1_0_0_5_2215_out = firrtl.instance delay_fixed_1_0_0_5_2215 @delay_fixed_1_0_0_5(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1790_2216_clock, %delay_fixed_32_0_1_1790_2216_reset, %delay_fixed_32_0_1_1790_2216_in,  %delay_fixed_32_0_1_1790_2216_out = firrtl.instance delay_fixed_32_0_1_1790_2216 @delay_fixed_32_0_1_1790(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1722_2217_clock, %delay_fixed_32_0_1_1722_2217_reset, %delay_fixed_32_0_1_1722_2217_in,  %delay_fixed_32_0_1_1722_2217_out = firrtl.instance delay_fixed_32_0_1_1722_2217 @delay_fixed_32_0_1_1722(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_19_2218_clock, %delay_fixed_32_0_1_19_2218_reset, %delay_fixed_32_0_1_19_2218_in,  %delay_fixed_32_0_1_19_2218_out = firrtl.instance delay_fixed_32_0_1_19_2218 @delay_fixed_32_0_1_19(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1775_2219_clock, %delay_fixed_32_0_1_1775_2219_reset, %delay_fixed_32_0_1_1775_2219_in,  %delay_fixed_32_0_1_1775_2219_out = firrtl.instance delay_fixed_32_0_1_1775_2219 @delay_fixed_32_0_1_1775(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1756_2220_clock, %delay_fixed_32_0_1_1756_2220_reset, %delay_fixed_32_0_1_1756_2220_in,  %delay_fixed_32_0_1_1756_2220_out = firrtl.instance delay_fixed_32_0_1_1756_2220 @delay_fixed_32_0_1_1756(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_373_2221_clock, %delay_fixed_32_0_1_373_2221_reset, %delay_fixed_32_0_1_373_2221_in,  %delay_fixed_32_0_1_373_2221_out = firrtl.instance delay_fixed_32_0_1_373_2221 @delay_fixed_32_0_1_373(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_92_2222_clock, %delay_fixed_1_0_0_92_2222_reset, %delay_fixed_1_0_0_92_2222_in,  %delay_fixed_1_0_0_92_2222_out = firrtl.instance delay_fixed_1_0_0_92_2222 @delay_fixed_1_0_0_92(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1612_2223_clock, %delay_fixed_32_0_1_1612_2223_reset, %delay_fixed_32_0_1_1612_2223_in,  %delay_fixed_32_0_1_1612_2223_out = firrtl.instance delay_fixed_32_0_1_1612_2223 @delay_fixed_32_0_1_1612(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1483_2224_clock, %delay_fixed_32_0_1_1483_2224_reset, %delay_fixed_32_0_1_1483_2224_in,  %delay_fixed_32_0_1_1483_2224_out = firrtl.instance delay_fixed_32_0_1_1483_2224 @delay_fixed_32_0_1_1483(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_62_2225_clock, %delay_fixed_32_0_1_62_2225_reset, %delay_fixed_32_0_1_62_2225_in,  %delay_fixed_32_0_1_62_2225_out = firrtl.instance delay_fixed_32_0_1_62_2225 @delay_fixed_32_0_1_62(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1579_2226_clock, %delay_fixed_32_0_1_1579_2226_reset, %delay_fixed_32_0_1_1579_2226_in,  %delay_fixed_32_0_1_1579_2226_out = firrtl.instance delay_fixed_32_0_1_1579_2226 @delay_fixed_32_0_1_1579(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1517_2227_clock, %delay_fixed_32_0_1_1517_2227_reset, %delay_fixed_32_0_1_1517_2227_in,  %delay_fixed_32_0_1_1517_2227_out = firrtl.instance delay_fixed_32_0_1_1517_2227 @delay_fixed_32_0_1_1517(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_52_2228_clock, %delay_fixed_32_0_1_52_2228_reset, %delay_fixed_32_0_1_52_2228_in,  %delay_fixed_32_0_1_52_2228_out = firrtl.instance delay_fixed_32_0_1_52_2228 @delay_fixed_32_0_1_52(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1561_2229_clock, %delay_fixed_32_0_1_1561_2229_reset, %delay_fixed_32_0_1_1561_2229_in,  %delay_fixed_32_0_1_1561_2229_out = firrtl.instance delay_fixed_32_0_1_1561_2229 @delay_fixed_32_0_1_1561(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1421_2230_clock, %delay_fixed_32_0_1_1421_2230_reset, %delay_fixed_32_0_1_1421_2230_in,  %delay_fixed_32_0_1_1421_2230_out = firrtl.instance delay_fixed_32_0_1_1421_2230 @delay_fixed_32_0_1_1421(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_21_2231_clock, %delay_fixed_32_0_1_21_2231_reset, %delay_fixed_32_0_1_21_2231_in,  %delay_fixed_32_0_1_21_2231_out = firrtl.instance delay_fixed_32_0_1_21_2231 @delay_fixed_32_0_1_21(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1478_2232_clock, %delay_fixed_32_0_1_1478_2232_reset, %delay_fixed_32_0_1_1478_2232_in,  %delay_fixed_32_0_1_1478_2232_out = firrtl.instance delay_fixed_32_0_1_1478_2232 @delay_fixed_32_0_1_1478(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1365_2233_clock, %delay_fixed_32_0_1_1365_2233_reset, %delay_fixed_32_0_1_1365_2233_in,  %delay_fixed_32_0_1_1365_2233_out = firrtl.instance delay_fixed_32_0_1_1365_2233 @delay_fixed_32_0_1_1365(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_21_2234_clock, %delay_fixed_32_0_1_21_2234_reset, %delay_fixed_32_0_1_21_2234_in,  %delay_fixed_32_0_1_21_2234_out = firrtl.instance delay_fixed_32_0_1_21_2234 @delay_fixed_32_0_1_21(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_102_2235_clock, %delay_fixed_32_0_1_102_2235_reset, %delay_fixed_32_0_1_102_2235_in,  %delay_fixed_32_0_1_102_2235_out = firrtl.instance delay_fixed_32_0_1_102_2235 @delay_fixed_32_0_1_102(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_102_2236_clock, %delay_fixed_32_0_1_102_2236_reset, %delay_fixed_32_0_1_102_2236_in,  %delay_fixed_32_0_1_102_2236_out = firrtl.instance delay_fixed_32_0_1_102_2236 @delay_fixed_32_0_1_102(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_65_2237_clock, %delay_fixed_32_0_1_65_2237_reset, %delay_fixed_32_0_1_65_2237_in,  %delay_fixed_32_0_1_65_2237_out = firrtl.instance delay_fixed_32_0_1_65_2237 @delay_fixed_32_0_1_65(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_65_2238_clock, %delay_fixed_32_0_1_65_2238_reset, %delay_fixed_32_0_1_65_2238_in,  %delay_fixed_32_0_1_65_2238_out = firrtl.instance delay_fixed_32_0_1_65_2238 @delay_fixed_32_0_1_65(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_71_2239_clock, %delay_fixed_32_0_1_71_2239_reset, %delay_fixed_32_0_1_71_2239_in,  %delay_fixed_32_0_1_71_2239_out = firrtl.instance delay_fixed_32_0_1_71_2239 @delay_fixed_32_0_1_71(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_71_2240_clock, %delay_fixed_32_0_1_71_2240_reset, %delay_fixed_32_0_1_71_2240_in,  %delay_fixed_32_0_1_71_2240_out = firrtl.instance delay_fixed_32_0_1_71_2240 @delay_fixed_32_0_1_71(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_145_2241_clock, %delay_fixed_32_0_1_145_2241_reset, %delay_fixed_32_0_1_145_2241_in,  %delay_fixed_32_0_1_145_2241_out = firrtl.instance delay_fixed_32_0_1_145_2241 @delay_fixed_32_0_1_145(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_145_2242_clock, %delay_fixed_32_0_1_145_2242_reset, %delay_fixed_32_0_1_145_2242_in,  %delay_fixed_32_0_1_145_2242_out = firrtl.instance delay_fixed_32_0_1_145_2242 @delay_fixed_32_0_1_145(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_17_2243_clock, %delay_fixed_32_0_1_17_2243_reset, %delay_fixed_32_0_1_17_2243_in,  %delay_fixed_32_0_1_17_2243_out = firrtl.instance delay_fixed_32_0_1_17_2243 @delay_fixed_32_0_1_17(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1013_2244_clock, %delay_fixed_32_0_1_1013_2244_reset, %delay_fixed_32_0_1_1013_2244_in,  %delay_fixed_32_0_1_1013_2244_out = firrtl.instance delay_fixed_32_0_1_1013_2244 @delay_fixed_32_0_1_1013(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_114_2245_clock, %delay_fixed_32_0_1_114_2245_reset, %delay_fixed_32_0_1_114_2245_in,  %delay_fixed_32_0_1_114_2245_out = firrtl.instance delay_fixed_32_0_1_114_2245 @delay_fixed_32_0_1_114(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_871_2246_clock, %delay_fixed_32_0_1_871_2246_reset, %delay_fixed_32_0_1_871_2246_in,  %delay_fixed_32_0_1_871_2246_out = firrtl.instance delay_fixed_32_0_1_871_2246 @delay_fixed_32_0_1_871(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_898_2247_clock, %delay_fixed_32_0_1_898_2247_reset, %delay_fixed_32_0_1_898_2247_in,  %delay_fixed_32_0_1_898_2247_out = firrtl.instance delay_fixed_32_0_1_898_2247 @delay_fixed_32_0_1_898(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_986_2248_clock, %delay_fixed_32_0_1_986_2248_reset, %delay_fixed_32_0_1_986_2248_in,  %delay_fixed_32_0_1_986_2248_out = firrtl.instance delay_fixed_32_0_1_986_2248 @delay_fixed_32_0_1_986(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_86_2249_clock, %delay_fixed_32_0_1_86_2249_reset, %delay_fixed_32_0_1_86_2249_in,  %delay_fixed_32_0_1_86_2249_out = firrtl.instance delay_fixed_32_0_1_86_2249 @delay_fixed_32_0_1_86(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_7_2250_clock, %delay_fixed_32_0_1_7_2250_reset, %delay_fixed_32_0_1_7_2250_in,  %delay_fixed_32_0_1_7_2250_out = firrtl.instance delay_fixed_32_0_1_7_2250 @delay_fixed_32_0_1_7(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_7_2251_clock, %delay_fixed_32_0_1_7_2251_reset, %delay_fixed_32_0_1_7_2251_in,  %delay_fixed_32_0_1_7_2251_out = firrtl.instance delay_fixed_32_0_1_7_2251 @delay_fixed_32_0_1_7(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_71_2252_clock, %delay_fixed_32_0_1_71_2252_reset, %delay_fixed_32_0_1_71_2252_in,  %delay_fixed_32_0_1_71_2252_out = firrtl.instance delay_fixed_32_0_1_71_2252 @delay_fixed_32_0_1_71(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_906_2253_clock, %delay_fixed_32_0_1_906_2253_reset, %delay_fixed_32_0_1_906_2253_in,  %delay_fixed_32_0_1_906_2253_out = firrtl.instance delay_fixed_32_0_1_906_2253 @delay_fixed_32_0_1_906(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_67_2254_clock, %delay_fixed_32_0_1_67_2254_reset, %delay_fixed_32_0_1_67_2254_in,  %delay_fixed_32_0_1_67_2254_out = firrtl.instance delay_fixed_32_0_1_67_2254 @delay_fixed_32_0_1_67(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_819_2255_clock, %delay_fixed_32_0_1_819_2255_reset, %delay_fixed_32_0_1_819_2255_in,  %delay_fixed_32_0_1_819_2255_out = firrtl.instance delay_fixed_32_0_1_819_2255 @delay_fixed_32_0_1_819(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_908_2256_clock, %delay_fixed_32_0_1_908_2256_reset, %delay_fixed_32_0_1_908_2256_in,  %delay_fixed_32_0_1_908_2256_out = firrtl.instance delay_fixed_32_0_1_908_2256 @delay_fixed_32_0_1_908(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_965_2257_clock, %delay_fixed_32_0_1_965_2257_reset, %delay_fixed_32_0_1_965_2257_in,  %delay_fixed_32_0_1_965_2257_out = firrtl.instance delay_fixed_32_0_1_965_2257 @delay_fixed_32_0_1_965(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_29_2258_clock, %delay_fixed_32_0_1_29_2258_reset, %delay_fixed_32_0_1_29_2258_in,  %delay_fixed_32_0_1_29_2258_out = firrtl.instance delay_fixed_32_0_1_29_2258 @delay_fixed_32_0_1_29(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_130_2259_clock, %delay_fixed_32_0_1_130_2259_reset, %delay_fixed_32_0_1_130_2259_in,  %delay_fixed_32_0_1_130_2259_out = firrtl.instance delay_fixed_32_0_1_130_2259 @delay_fixed_32_0_1_130(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_913_2260_clock, %delay_fixed_32_0_1_913_2260_reset, %delay_fixed_32_0_1_913_2260_in,  %delay_fixed_32_0_1_913_2260_out = firrtl.instance delay_fixed_32_0_1_913_2260 @delay_fixed_32_0_1_913(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_155_2261_clock, %delay_fixed_32_0_1_155_2261_reset, %delay_fixed_32_0_1_155_2261_in,  %delay_fixed_32_0_1_155_2261_out = firrtl.instance delay_fixed_32_0_1_155_2261 @delay_fixed_32_0_1_155(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_837_2262_clock, %delay_fixed_32_0_1_837_2262_reset, %delay_fixed_32_0_1_837_2262_in,  %delay_fixed_32_0_1_837_2262_out = firrtl.instance delay_fixed_32_0_1_837_2262 @delay_fixed_32_0_1_837(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_838_2263_clock, %delay_fixed_32_0_1_838_2263_reset, %delay_fixed_32_0_1_838_2263_in,  %delay_fixed_32_0_1_838_2263_out = firrtl.instance delay_fixed_32_0_1_838_2263 @delay_fixed_32_0_1_838(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_886_2264_clock, %delay_fixed_32_0_1_886_2264_reset, %delay_fixed_32_0_1_886_2264_in,  %delay_fixed_32_0_1_886_2264_out = firrtl.instance delay_fixed_32_0_1_886_2264 @delay_fixed_32_0_1_886(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_32_2265_clock, %delay_fixed_32_0_1_32_2265_reset, %delay_fixed_32_0_1_32_2265_in,  %delay_fixed_32_0_1_32_2265_out = firrtl.instance delay_fixed_32_0_1_32_2265 @delay_fixed_32_0_1_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_923_2266_clock, %delay_fixed_32_0_1_923_2266_reset, %delay_fixed_32_0_1_923_2266_in,  %delay_fixed_32_0_1_923_2266_out = firrtl.instance delay_fixed_32_0_1_923_2266 @delay_fixed_32_0_1_923(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_42_2267_clock, %delay_fixed_1_0_0_42_2267_reset, %delay_fixed_1_0_0_42_2267_in,  %delay_fixed_1_0_0_42_2267_out = firrtl.instance delay_fixed_1_0_0_42_2267 @delay_fixed_1_0_0_42(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1392_2268_clock, %delay_fixed_32_0_1_1392_2268_reset, %delay_fixed_32_0_1_1392_2268_in,  %delay_fixed_32_0_1_1392_2268_out = firrtl.instance delay_fixed_32_0_1_1392_2268 @delay_fixed_32_0_1_1392(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1304_2269_clock, %delay_fixed_32_0_1_1304_2269_reset, %delay_fixed_32_0_1_1304_2269_in,  %delay_fixed_32_0_1_1304_2269_out = firrtl.instance delay_fixed_32_0_1_1304_2269 @delay_fixed_32_0_1_1304(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_31_2270_clock, %delay_fixed_32_0_1_31_2270_reset, %delay_fixed_32_0_1_31_2270_in,  %delay_fixed_32_0_1_31_2270_out = firrtl.instance delay_fixed_32_0_1_31_2270 @delay_fixed_32_0_1_31(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1369_2271_clock, %delay_fixed_32_0_1_1369_2271_reset, %delay_fixed_32_0_1_1369_2271_in,  %delay_fixed_32_0_1_1369_2271_out = firrtl.instance delay_fixed_32_0_1_1369_2271 @delay_fixed_32_0_1_1369(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1338_2272_clock, %delay_fixed_32_0_1_1338_2272_reset, %delay_fixed_32_0_1_1338_2272_in,  %delay_fixed_32_0_1_1338_2272_out = firrtl.instance delay_fixed_32_0_1_1338_2272 @delay_fixed_32_0_1_1338(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_6_2273_clock, %delay_fixed_32_0_1_6_2273_reset, %delay_fixed_32_0_1_6_2273_in,  %delay_fixed_32_0_1_6_2273_out = firrtl.instance delay_fixed_32_0_1_6_2273 @delay_fixed_32_0_1_6(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_114_2274_clock, %delay_fixed_1_0_0_114_2274_reset, %delay_fixed_1_0_0_114_2274_in,  %delay_fixed_1_0_0_114_2274_out = firrtl.instance delay_fixed_1_0_0_114_2274 @delay_fixed_1_0_0_114(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1771_2275_clock, %delay_fixed_32_0_1_1771_2275_reset, %delay_fixed_32_0_1_1771_2275_in,  %delay_fixed_32_0_1_1771_2275_out = firrtl.instance delay_fixed_32_0_1_1771_2275 @delay_fixed_32_0_1_1771(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1632_2276_clock, %delay_fixed_32_0_1_1632_2276_reset, %delay_fixed_32_0_1_1632_2276_in,  %delay_fixed_32_0_1_1632_2276_out = firrtl.instance delay_fixed_32_0_1_1632_2276 @delay_fixed_32_0_1_1632(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_75_2277_clock, %delay_fixed_32_0_1_75_2277_reset, %delay_fixed_32_0_1_75_2277_in,  %delay_fixed_32_0_1_75_2277_out = firrtl.instance delay_fixed_32_0_1_75_2277 @delay_fixed_32_0_1_75(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1741_2278_clock, %delay_fixed_32_0_1_1741_2278_reset, %delay_fixed_32_0_1_1741_2278_in,  %delay_fixed_32_0_1_1741_2278_out = firrtl.instance delay_fixed_32_0_1_1741_2278 @delay_fixed_32_0_1_1741(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1666_2279_clock, %delay_fixed_32_0_1_1666_2279_reset, %delay_fixed_32_0_1_1666_2279_in,  %delay_fixed_32_0_1_1666_2279_out = firrtl.instance delay_fixed_32_0_1_1666_2279 @delay_fixed_32_0_1_1666(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_248_2280_clock, %delay_fixed_32_0_1_248_2280_reset, %delay_fixed_32_0_1_248_2280_in,  %delay_fixed_32_0_1_248_2280_out = firrtl.instance delay_fixed_32_0_1_248_2280 @delay_fixed_32_0_1_248(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_25_2281_clock, %delay_fixed_1_0_0_25_2281_reset, %delay_fixed_1_0_0_25_2281_in,  %delay_fixed_1_0_0_25_2281_out = firrtl.instance delay_fixed_1_0_0_25_2281 @delay_fixed_1_0_0_25(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1691_2282_clock, %delay_fixed_32_0_1_1691_2282_reset, %delay_fixed_32_0_1_1691_2282_in,  %delay_fixed_32_0_1_1691_2282_out = firrtl.instance delay_fixed_32_0_1_1691_2282 @delay_fixed_32_0_1_1691(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1628_2283_clock, %delay_fixed_32_0_1_1628_2283_reset, %delay_fixed_32_0_1_1628_2283_in,  %delay_fixed_32_0_1_1628_2283_out = firrtl.instance delay_fixed_32_0_1_1628_2283 @delay_fixed_32_0_1_1628(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_13_2284_clock, %delay_fixed_32_0_1_13_2284_reset, %delay_fixed_32_0_1_13_2284_in,  %delay_fixed_32_0_1_13_2284_out = firrtl.instance delay_fixed_32_0_1_13_2284 @delay_fixed_32_0_1_13(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1675_2285_clock, %delay_fixed_32_0_1_1675_2285_reset, %delay_fixed_32_0_1_1675_2285_in,  %delay_fixed_32_0_1_1675_2285_out = firrtl.instance delay_fixed_32_0_1_1675_2285 @delay_fixed_32_0_1_1675(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1662_2286_clock, %delay_fixed_32_0_1_1662_2286_reset, %delay_fixed_32_0_1_1662_2286_in,  %delay_fixed_32_0_1_1662_2286_out = firrtl.instance delay_fixed_32_0_1_1662_2286 @delay_fixed_32_0_1_1662(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_26_2287_clock, %delay_fixed_32_0_1_26_2287_reset, %delay_fixed_32_0_1_26_2287_in,  %delay_fixed_32_0_1_26_2287_out = firrtl.instance delay_fixed_32_0_1_26_2287 @delay_fixed_32_0_1_26(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1449_2288_clock, %delay_fixed_32_0_1_1449_2288_reset, %delay_fixed_32_0_1_1449_2288_in,  %delay_fixed_32_0_1_1449_2288_out = firrtl.instance delay_fixed_32_0_1_1449_2288 @delay_fixed_32_0_1_1449(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1368_2289_clock, %delay_fixed_32_0_1_1368_2289_reset, %delay_fixed_32_0_1_1368_2289_in,  %delay_fixed_32_0_1_1368_2289_out = firrtl.instance delay_fixed_32_0_1_1368_2289 @delay_fixed_32_0_1_1368(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_6_2290_clock, %delay_fixed_32_0_1_6_2290_reset, %delay_fixed_32_0_1_6_2290_in,  %delay_fixed_32_0_1_6_2290_out = firrtl.instance delay_fixed_32_0_1_6_2290 @delay_fixed_32_0_1_6(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1408_2291_clock, %delay_fixed_32_0_1_1408_2291_reset, %delay_fixed_32_0_1_1408_2291_in,  %delay_fixed_32_0_1_1408_2291_out = firrtl.instance delay_fixed_32_0_1_1408_2291 @delay_fixed_32_0_1_1408(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1402_2292_clock, %delay_fixed_32_0_1_1402_2292_reset, %delay_fixed_32_0_1_1402_2292_in,  %delay_fixed_32_0_1_1402_2292_out = firrtl.instance delay_fixed_32_0_1_1402_2292 @delay_fixed_32_0_1_1402(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_23_2293_clock, %delay_fixed_32_0_1_23_2293_reset, %delay_fixed_32_0_1_23_2293_in,  %delay_fixed_32_0_1_23_2293_out = firrtl.instance delay_fixed_32_0_1_23_2293 @delay_fixed_32_0_1_23(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1643_2294_clock, %delay_fixed_32_0_1_1643_2294_reset, %delay_fixed_32_0_1_1643_2294_in,  %delay_fixed_32_0_1_1643_2294_out = firrtl.instance delay_fixed_32_0_1_1643_2294 @delay_fixed_32_0_1_1643(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_248_2295_clock, %delay_fixed_32_0_1_248_2295_reset, %delay_fixed_32_0_1_248_2295_in,  %delay_fixed_32_0_1_248_2295_out = firrtl.instance delay_fixed_32_0_1_248_2295 @delay_fixed_32_0_1_248(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_63_2296_clock, %delay_fixed_1_0_0_63_2296_reset, %delay_fixed_1_0_0_63_2296_in,  %delay_fixed_1_0_0_63_2296_out = firrtl.instance delay_fixed_1_0_0_63_2296 @delay_fixed_1_0_0_63(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1341_2297_clock, %delay_fixed_32_0_1_1341_2297_reset, %delay_fixed_32_0_1_1341_2297_in,  %delay_fixed_32_0_1_1341_2297_out = firrtl.instance delay_fixed_32_0_1_1341_2297 @delay_fixed_32_0_1_1341(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1267_2298_clock, %delay_fixed_32_0_1_1267_2298_reset, %delay_fixed_32_0_1_1267_2298_in,  %delay_fixed_32_0_1_1267_2298_out = firrtl.instance delay_fixed_32_0_1_1267_2298 @delay_fixed_32_0_1_1267(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_53_2299_clock, %delay_fixed_32_0_1_53_2299_reset, %delay_fixed_32_0_1_53_2299_in,  %delay_fixed_32_0_1_53_2299_out = firrtl.instance delay_fixed_32_0_1_53_2299 @delay_fixed_32_0_1_53(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1354_2300_clock, %delay_fixed_32_0_1_1354_2300_reset, %delay_fixed_32_0_1_1354_2300_in,  %delay_fixed_32_0_1_1354_2300_out = firrtl.instance delay_fixed_32_0_1_1354_2300 @delay_fixed_32_0_1_1354(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1301_2301_clock, %delay_fixed_32_0_1_1301_2301_reset, %delay_fixed_32_0_1_1301_2301_in,  %delay_fixed_32_0_1_1301_2301_out = firrtl.instance delay_fixed_32_0_1_1301_2301 @delay_fixed_32_0_1_1301(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_6_2302_clock, %delay_fixed_32_0_1_6_2302_reset, %delay_fixed_32_0_1_6_2302_in,  %delay_fixed_32_0_1_6_2302_out = firrtl.instance delay_fixed_32_0_1_6_2302 @delay_fixed_32_0_1_6(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1488_2303_clock, %delay_fixed_32_0_1_1488_2303_reset, %delay_fixed_32_0_1_1488_2303_in,  %delay_fixed_32_0_1_1488_2303_out = firrtl.instance delay_fixed_32_0_1_1488_2303 @delay_fixed_32_0_1_1488(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1323_2304_clock, %delay_fixed_32_0_1_1323_2304_reset, %delay_fixed_32_0_1_1323_2304_in,  %delay_fixed_32_0_1_1323_2304_out = firrtl.instance delay_fixed_32_0_1_1323_2304 @delay_fixed_32_0_1_1323(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_172_2305_clock, %delay_fixed_32_0_1_172_2305_reset, %delay_fixed_32_0_1_172_2305_in,  %delay_fixed_32_0_1_172_2305_out = firrtl.instance delay_fixed_32_0_1_172_2305 @delay_fixed_32_0_1_172(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1391_2306_clock, %delay_fixed_32_0_1_1391_2306_reset, %delay_fixed_32_0_1_1391_2306_in,  %delay_fixed_32_0_1_1391_2306_out = firrtl.instance delay_fixed_32_0_1_1391_2306 @delay_fixed_32_0_1_1391(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1316_2307_clock, %delay_fixed_32_0_1_1316_2307_reset, %delay_fixed_32_0_1_1316_2307_in,  %delay_fixed_32_0_1_1316_2307_out = firrtl.instance delay_fixed_32_0_1_1316_2307 @delay_fixed_32_0_1_1316(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_172_2308_clock, %delay_fixed_32_0_1_172_2308_reset, %delay_fixed_32_0_1_172_2308_in,  %delay_fixed_32_0_1_172_2308_out = firrtl.instance delay_fixed_32_0_1_172_2308 @delay_fixed_32_0_1_172(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_49_2309_clock, %delay_fixed_32_0_1_49_2309_reset, %delay_fixed_32_0_1_49_2309_in,  %delay_fixed_32_0_1_49_2309_out = firrtl.instance delay_fixed_32_0_1_49_2309 @delay_fixed_32_0_1_49(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_49_2310_clock, %delay_fixed_32_0_1_49_2310_reset, %delay_fixed_32_0_1_49_2310_in,  %delay_fixed_32_0_1_49_2310_out = firrtl.instance delay_fixed_32_0_1_49_2310 @delay_fixed_32_0_1_49(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_119_2311_clock, %delay_fixed_32_0_1_119_2311_reset, %delay_fixed_32_0_1_119_2311_in,  %delay_fixed_32_0_1_119_2311_out = firrtl.instance delay_fixed_32_0_1_119_2311 @delay_fixed_32_0_1_119(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_119_2312_clock, %delay_fixed_32_0_1_119_2312_reset, %delay_fixed_32_0_1_119_2312_in,  %delay_fixed_32_0_1_119_2312_out = firrtl.instance delay_fixed_32_0_1_119_2312 @delay_fixed_32_0_1_119(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_27_2313_clock, %delay_fixed_32_0_1_27_2313_reset, %delay_fixed_32_0_1_27_2313_in,  %delay_fixed_32_0_1_27_2313_out = firrtl.instance delay_fixed_32_0_1_27_2313 @delay_fixed_32_0_1_27(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_27_2314_clock, %delay_fixed_32_0_1_27_2314_reset, %delay_fixed_32_0_1_27_2314_in,  %delay_fixed_32_0_1_27_2314_out = firrtl.instance delay_fixed_32_0_1_27_2314 @delay_fixed_32_0_1_27(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_11_2315_clock, %delay_fixed_32_0_1_11_2315_reset, %delay_fixed_32_0_1_11_2315_in,  %delay_fixed_32_0_1_11_2315_out = firrtl.instance delay_fixed_32_0_1_11_2315 @delay_fixed_32_0_1_11(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_11_2316_clock, %delay_fixed_32_0_1_11_2316_reset, %delay_fixed_32_0_1_11_2316_in,  %delay_fixed_32_0_1_11_2316_out = firrtl.instance delay_fixed_32_0_1_11_2316 @delay_fixed_32_0_1_11(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_109_2317_clock, %delay_fixed_32_0_1_109_2317_reset, %delay_fixed_32_0_1_109_2317_in,  %delay_fixed_32_0_1_109_2317_out = firrtl.instance delay_fixed_32_0_1_109_2317 @delay_fixed_32_0_1_109(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_853_2318_clock, %delay_fixed_32_0_1_853_2318_reset, %delay_fixed_32_0_1_853_2318_in,  %delay_fixed_32_0_1_853_2318_out = firrtl.instance delay_fixed_32_0_1_853_2318 @delay_fixed_32_0_1_853(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_274_2319_clock, %delay_fixed_32_0_1_274_2319_reset, %delay_fixed_32_0_1_274_2319_in,  %delay_fixed_32_0_1_274_2319_out = firrtl.instance delay_fixed_32_0_1_274_2319 @delay_fixed_32_0_1_274(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_644_2320_clock, %delay_fixed_32_0_1_644_2320_reset, %delay_fixed_32_0_1_644_2320_in,  %delay_fixed_32_0_1_644_2320_out = firrtl.instance delay_fixed_32_0_1_644_2320 @delay_fixed_32_0_1_644(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_732_2321_clock, %delay_fixed_32_0_1_732_2321_reset, %delay_fixed_32_0_1_732_2321_in,  %delay_fixed_32_0_1_732_2321_out = firrtl.instance delay_fixed_32_0_1_732_2321 @delay_fixed_32_0_1_732(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_825_2322_clock, %delay_fixed_32_0_1_825_2322_reset, %delay_fixed_32_0_1_825_2322_in,  %delay_fixed_32_0_1_825_2322_out = firrtl.instance delay_fixed_32_0_1_825_2322 @delay_fixed_32_0_1_825(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_153_2323_clock, %delay_fixed_32_0_1_153_2323_reset, %delay_fixed_32_0_1_153_2323_in,  %delay_fixed_32_0_1_153_2323_out = firrtl.instance delay_fixed_32_0_1_153_2323 @delay_fixed_32_0_1_153(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_160_2324_clock, %delay_fixed_32_0_1_160_2324_reset, %delay_fixed_32_0_1_160_2324_in,  %delay_fixed_32_0_1_160_2324_out = firrtl.instance delay_fixed_32_0_1_160_2324 @delay_fixed_32_0_1_160(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_160_2325_clock, %delay_fixed_32_0_1_160_2325_reset, %delay_fixed_32_0_1_160_2325_in,  %delay_fixed_32_0_1_160_2325_out = firrtl.instance delay_fixed_32_0_1_160_2325 @delay_fixed_32_0_1_160(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_171_2326_clock, %delay_fixed_32_0_1_171_2326_reset, %delay_fixed_32_0_1_171_2326_in,  %delay_fixed_32_0_1_171_2326_out = firrtl.instance delay_fixed_32_0_1_171_2326 @delay_fixed_32_0_1_171(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_681_2327_clock, %delay_fixed_32_0_1_681_2327_reset, %delay_fixed_32_0_1_681_2327_in,  %delay_fixed_32_0_1_681_2327_out = firrtl.instance delay_fixed_32_0_1_681_2327 @delay_fixed_32_0_1_681(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_92_2328_clock, %delay_fixed_32_0_1_92_2328_reset, %delay_fixed_32_0_1_92_2328_in,  %delay_fixed_32_0_1_92_2328_out = firrtl.instance delay_fixed_32_0_1_92_2328 @delay_fixed_32_0_1_92(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_668_2329_clock, %delay_fixed_32_0_1_668_2329_reset, %delay_fixed_32_0_1_668_2329_in,  %delay_fixed_32_0_1_668_2329_out = firrtl.instance delay_fixed_32_0_1_668_2329 @delay_fixed_32_0_1_668(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_666_2330_clock, %delay_fixed_32_0_1_666_2330_reset, %delay_fixed_32_0_1_666_2330_in,  %delay_fixed_32_0_1_666_2330_out = firrtl.instance delay_fixed_32_0_1_666_2330 @delay_fixed_32_0_1_666(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_779_2331_clock, %delay_fixed_32_0_1_779_2331_reset, %delay_fixed_32_0_1_779_2331_in,  %delay_fixed_32_0_1_779_2331_out = firrtl.instance delay_fixed_32_0_1_779_2331 @delay_fixed_32_0_1_779(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_45_2332_clock, %delay_fixed_32_0_1_45_2332_reset, %delay_fixed_32_0_1_45_2332_in,  %delay_fixed_32_0_1_45_2332_out = firrtl.instance delay_fixed_32_0_1_45_2332 @delay_fixed_32_0_1_45(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_163_2333_clock, %delay_fixed_32_0_1_163_2333_reset, %delay_fixed_32_0_1_163_2333_in,  %delay_fixed_32_0_1_163_2333_out = firrtl.instance delay_fixed_32_0_1_163_2333 @delay_fixed_32_0_1_163(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_765_2334_clock, %delay_fixed_32_0_1_765_2334_reset, %delay_fixed_32_0_1_765_2334_in,  %delay_fixed_32_0_1_765_2334_out = firrtl.instance delay_fixed_32_0_1_765_2334 @delay_fixed_32_0_1_765(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_152_2335_clock, %delay_fixed_32_0_1_152_2335_reset, %delay_fixed_32_0_1_152_2335_in,  %delay_fixed_32_0_1_152_2335_out = firrtl.instance delay_fixed_32_0_1_152_2335 @delay_fixed_32_0_1_152(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_708_2336_clock, %delay_fixed_32_0_1_708_2336_reset, %delay_fixed_32_0_1_708_2336_in,  %delay_fixed_32_0_1_708_2336_out = firrtl.instance delay_fixed_32_0_1_708_2336 @delay_fixed_32_0_1_708(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_778_2337_clock, %delay_fixed_32_0_1_778_2337_reset, %delay_fixed_32_0_1_778_2337_in,  %delay_fixed_32_0_1_778_2337_out = firrtl.instance delay_fixed_32_0_1_778_2337 @delay_fixed_32_0_1_778(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_772_2338_clock, %delay_fixed_32_0_1_772_2338_reset, %delay_fixed_32_0_1_772_2338_in,  %delay_fixed_32_0_1_772_2338_out = firrtl.instance delay_fixed_32_0_1_772_2338 @delay_fixed_32_0_1_772(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_13_2339_clock, %delay_fixed_32_0_1_13_2339_reset, %delay_fixed_32_0_1_13_2339_in,  %delay_fixed_32_0_1_13_2339_out = firrtl.instance delay_fixed_32_0_1_13_2339 @delay_fixed_32_0_1_13(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_902_2340_clock, %delay_fixed_32_0_1_902_2340_reset, %delay_fixed_32_0_1_902_2340_in,  %delay_fixed_32_0_1_902_2340_out = firrtl.instance delay_fixed_32_0_1_902_2340 @delay_fixed_32_0_1_902(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_55_2341_clock, %delay_fixed_1_0_0_55_2341_reset, %delay_fixed_1_0_0_55_2341_in,  %delay_fixed_1_0_0_55_2341_out = firrtl.instance delay_fixed_1_0_0_55_2341 @delay_fixed_1_0_0_55(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1306_2342_clock, %delay_fixed_32_0_1_1306_2342_reset, %delay_fixed_32_0_1_1306_2342_in,  %delay_fixed_32_0_1_1306_2342_out = firrtl.instance delay_fixed_32_0_1_1306_2342 @delay_fixed_32_0_1_1306(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1234_2343_clock, %delay_fixed_32_0_1_1234_2343_reset, %delay_fixed_32_0_1_1234_2343_in,  %delay_fixed_32_0_1_1234_2343_out = firrtl.instance delay_fixed_32_0_1_1234_2343 @delay_fixed_32_0_1_1234(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_52_2344_clock, %delay_fixed_32_0_1_52_2344_reset, %delay_fixed_32_0_1_52_2344_in,  %delay_fixed_32_0_1_52_2344_out = firrtl.instance delay_fixed_32_0_1_52_2344 @delay_fixed_32_0_1_52(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1320_2345_clock, %delay_fixed_32_0_1_1320_2345_reset, %delay_fixed_32_0_1_1320_2345_in,  %delay_fixed_32_0_1_1320_2345_out = firrtl.instance delay_fixed_32_0_1_1320_2345 @delay_fixed_32_0_1_1320(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1268_2346_clock, %delay_fixed_32_0_1_1268_2346_reset, %delay_fixed_32_0_1_1268_2346_in,  %delay_fixed_32_0_1_1268_2346_out = firrtl.instance delay_fixed_32_0_1_1268_2346 @delay_fixed_32_0_1_1268(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_48_2347_clock, %delay_fixed_32_0_1_48_2347_reset, %delay_fixed_32_0_1_48_2347_in,  %delay_fixed_32_0_1_48_2347_out = firrtl.instance delay_fixed_32_0_1_48_2347 @delay_fixed_32_0_1_48(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_43_2348_clock, %delay_fixed_1_0_0_43_2348_reset, %delay_fixed_1_0_0_43_2348_in,  %delay_fixed_1_0_0_43_2348_out = firrtl.instance delay_fixed_1_0_0_43_2348 @delay_fixed_1_0_0_43(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1626_2349_clock, %delay_fixed_32_0_1_1626_2349_reset, %delay_fixed_32_0_1_1626_2349_in,  %delay_fixed_32_0_1_1626_2349_out = firrtl.instance delay_fixed_32_0_1_1626_2349 @delay_fixed_32_0_1_1626(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1523_2350_clock, %delay_fixed_32_0_1_1523_2350_reset, %delay_fixed_32_0_1_1523_2350_in,  %delay_fixed_32_0_1_1523_2350_out = firrtl.instance delay_fixed_32_0_1_1523_2350 @delay_fixed_32_0_1_1523(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_45_2351_clock, %delay_fixed_32_0_1_45_2351_reset, %delay_fixed_32_0_1_45_2351_in,  %delay_fixed_32_0_1_45_2351_out = firrtl.instance delay_fixed_32_0_1_45_2351 @delay_fixed_32_0_1_45(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1602_2352_clock, %delay_fixed_32_0_1_1602_2352_reset, %delay_fixed_32_0_1_1602_2352_in,  %delay_fixed_32_0_1_1602_2352_out = firrtl.instance delay_fixed_32_0_1_1602_2352 @delay_fixed_32_0_1_1602(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1557_2353_clock, %delay_fixed_32_0_1_1557_2353_reset, %delay_fixed_32_0_1_1557_2353_in,  %delay_fixed_32_0_1_1557_2353_out = firrtl.instance delay_fixed_32_0_1_1557_2353 @delay_fixed_32_0_1_1557(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_59_2354_clock, %delay_fixed_32_0_1_59_2354_reset, %delay_fixed_32_0_1_59_2354_in,  %delay_fixed_32_0_1_59_2354_out = firrtl.instance delay_fixed_32_0_1_59_2354 @delay_fixed_32_0_1_59(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_48_2355_clock, %delay_fixed_1_0_0_48_2355_reset, %delay_fixed_1_0_0_48_2355_in,  %delay_fixed_1_0_0_48_2355_out = firrtl.instance delay_fixed_1_0_0_48_2355 @delay_fixed_1_0_0_48(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1604_2356_clock, %delay_fixed_32_0_1_1604_2356_reset, %delay_fixed_32_0_1_1604_2356_in,  %delay_fixed_32_0_1_1604_2356_out = firrtl.instance delay_fixed_32_0_1_1604_2356 @delay_fixed_32_0_1_1604(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1486_2357_clock, %delay_fixed_32_0_1_1486_2357_reset, %delay_fixed_32_0_1_1486_2357_in,  %delay_fixed_32_0_1_1486_2357_out = firrtl.instance delay_fixed_32_0_1_1486_2357 @delay_fixed_32_0_1_1486(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_35_2358_clock, %delay_fixed_32_0_1_35_2358_reset, %delay_fixed_32_0_1_35_2358_in,  %delay_fixed_32_0_1_35_2358_out = firrtl.instance delay_fixed_32_0_1_35_2358 @delay_fixed_32_0_1_35(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1555_2359_clock, %delay_fixed_32_0_1_1555_2359_reset, %delay_fixed_32_0_1_1555_2359_in,  %delay_fixed_32_0_1_1555_2359_out = firrtl.instance delay_fixed_32_0_1_1555_2359 @delay_fixed_32_0_1_1555(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1520_2360_clock, %delay_fixed_32_0_1_1520_2360_reset, %delay_fixed_32_0_1_1520_2360_in,  %delay_fixed_32_0_1_1520_2360_out = firrtl.instance delay_fixed_32_0_1_1520_2360 @delay_fixed_32_0_1_1520(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_18_2361_clock, %delay_fixed_32_0_1_18_2361_reset, %delay_fixed_32_0_1_18_2361_in,  %delay_fixed_32_0_1_18_2361_out = firrtl.instance delay_fixed_32_0_1_18_2361 @delay_fixed_32_0_1_18(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_71_2362_clock, %delay_fixed_1_0_0_71_2362_reset, %delay_fixed_1_0_0_71_2362_in,  %delay_fixed_1_0_0_71_2362_out = firrtl.instance delay_fixed_1_0_0_71_2362 @delay_fixed_1_0_0_71(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1487_2363_clock, %delay_fixed_32_0_1_1487_2363_reset, %delay_fixed_32_0_1_1487_2363_in,  %delay_fixed_32_0_1_1487_2363_out = firrtl.instance delay_fixed_32_0_1_1487_2363 @delay_fixed_32_0_1_1487(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1360_2364_clock, %delay_fixed_32_0_1_1360_2364_reset, %delay_fixed_32_0_1_1360_2364_in,  %delay_fixed_32_0_1_1360_2364_out = firrtl.instance delay_fixed_32_0_1_1360_2364 @delay_fixed_32_0_1_1360(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_55_2365_clock, %delay_fixed_32_0_1_55_2365_reset, %delay_fixed_32_0_1_55_2365_in,  %delay_fixed_32_0_1_55_2365_out = firrtl.instance delay_fixed_32_0_1_55_2365 @delay_fixed_32_0_1_55(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1449_2366_clock, %delay_fixed_32_0_1_1449_2366_reset, %delay_fixed_32_0_1_1449_2366_in,  %delay_fixed_32_0_1_1449_2366_out = firrtl.instance delay_fixed_32_0_1_1449_2366 @delay_fixed_32_0_1_1449(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1394_2367_clock, %delay_fixed_32_0_1_1394_2367_reset, %delay_fixed_32_0_1_1394_2367_in,  %delay_fixed_32_0_1_1394_2367_out = firrtl.instance delay_fixed_32_0_1_1394_2367 @delay_fixed_32_0_1_1394(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_159_2368_clock, %delay_fixed_32_0_1_159_2368_reset, %delay_fixed_32_0_1_159_2368_in,  %delay_fixed_32_0_1_159_2368_out = firrtl.instance delay_fixed_32_0_1_159_2368 @delay_fixed_32_0_1_159(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_114_2369_clock, %delay_fixed_1_0_0_114_2369_reset, %delay_fixed_1_0_0_114_2369_in,  %delay_fixed_1_0_0_114_2369_out = firrtl.instance delay_fixed_1_0_0_114_2369 @delay_fixed_1_0_0_114(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1450_2370_clock, %delay_fixed_32_0_1_1450_2370_reset, %delay_fixed_32_0_1_1450_2370_in,  %delay_fixed_32_0_1_1450_2370_out = firrtl.instance delay_fixed_32_0_1_1450_2370 @delay_fixed_32_0_1_1450(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1326_2371_clock, %delay_fixed_32_0_1_1326_2371_reset, %delay_fixed_32_0_1_1326_2371_in,  %delay_fixed_32_0_1_1326_2371_out = firrtl.instance delay_fixed_32_0_1_1326_2371 @delay_fixed_32_0_1_1326(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_31_2372_clock, %delay_fixed_32_0_1_31_2372_reset, %delay_fixed_32_0_1_31_2372_in,  %delay_fixed_32_0_1_31_2372_out = firrtl.instance delay_fixed_32_0_1_31_2372 @delay_fixed_32_0_1_31(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1391_2373_clock, %delay_fixed_32_0_1_1391_2373_reset, %delay_fixed_32_0_1_1391_2373_in,  %delay_fixed_32_0_1_1391_2373_out = firrtl.instance delay_fixed_32_0_1_1391_2373 @delay_fixed_32_0_1_1391(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1360_2374_clock, %delay_fixed_32_0_1_1360_2374_reset, %delay_fixed_32_0_1_1360_2374_in,  %delay_fixed_32_0_1_1360_2374_out = firrtl.instance delay_fixed_32_0_1_1360_2374 @delay_fixed_32_0_1_1360(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_159_2375_clock, %delay_fixed_32_0_1_159_2375_reset, %delay_fixed_32_0_1_159_2375_in,  %delay_fixed_32_0_1_159_2375_out = firrtl.instance delay_fixed_32_0_1_159_2375 @delay_fixed_32_0_1_159(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_64_2376_clock, %delay_fixed_1_0_0_64_2376_reset, %delay_fixed_1_0_0_64_2376_in,  %delay_fixed_1_0_0_64_2376_out = firrtl.instance delay_fixed_1_0_0_64_2376 @delay_fixed_1_0_0_64(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1540_2377_clock, %delay_fixed_32_0_1_1540_2377_reset, %delay_fixed_32_0_1_1540_2377_in,  %delay_fixed_32_0_1_1540_2377_out = firrtl.instance delay_fixed_32_0_1_1540_2377 @delay_fixed_32_0_1_1540(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1429_2378_clock, %delay_fixed_32_0_1_1429_2378_reset, %delay_fixed_32_0_1_1429_2378_in,  %delay_fixed_32_0_1_1429_2378_out = firrtl.instance delay_fixed_32_0_1_1429_2378 @delay_fixed_32_0_1_1429(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_56_2379_clock, %delay_fixed_32_0_1_56_2379_reset, %delay_fixed_32_0_1_56_2379_in,  %delay_fixed_32_0_1_56_2379_out = firrtl.instance delay_fixed_32_0_1_56_2379 @delay_fixed_32_0_1_56(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1519_2380_clock, %delay_fixed_32_0_1_1519_2380_reset, %delay_fixed_32_0_1_1519_2380_in,  %delay_fixed_32_0_1_1519_2380_out = firrtl.instance delay_fixed_32_0_1_1519_2380 @delay_fixed_32_0_1_1519(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1463_2381_clock, %delay_fixed_32_0_1_1463_2381_reset, %delay_fixed_32_0_1_1463_2381_in,  %delay_fixed_32_0_1_1463_2381_out = firrtl.instance delay_fixed_32_0_1_1463_2381 @delay_fixed_32_0_1_1463(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_18_2382_clock, %delay_fixed_32_0_1_18_2382_reset, %delay_fixed_32_0_1_18_2382_in,  %delay_fixed_32_0_1_18_2382_out = firrtl.instance delay_fixed_32_0_1_18_2382 @delay_fixed_32_0_1_18(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_101_2383_clock, %delay_fixed_1_0_0_101_2383_reset, %delay_fixed_1_0_0_101_2383_in,  %delay_fixed_1_0_0_101_2383_out = firrtl.instance delay_fixed_1_0_0_101_2383 @delay_fixed_1_0_0_101(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1602_2384_clock, %delay_fixed_32_0_1_1602_2384_reset, %delay_fixed_32_0_1_1602_2384_in,  %delay_fixed_32_0_1_1602_2384_out = firrtl.instance delay_fixed_32_0_1_1602_2384 @delay_fixed_32_0_1_1602(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1462_2385_clock, %delay_fixed_32_0_1_1462_2385_reset, %delay_fixed_32_0_1_1462_2385_in,  %delay_fixed_32_0_1_1462_2385_out = firrtl.instance delay_fixed_32_0_1_1462_2385 @delay_fixed_32_0_1_1462(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_55_2386_clock, %delay_fixed_32_0_1_55_2386_reset, %delay_fixed_32_0_1_55_2386_in,  %delay_fixed_32_0_1_55_2386_out = firrtl.instance delay_fixed_32_0_1_55_2386 @delay_fixed_32_0_1_55(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1551_2387_clock, %delay_fixed_32_0_1_1551_2387_reset, %delay_fixed_32_0_1_1551_2387_in,  %delay_fixed_32_0_1_1551_2387_out = firrtl.instance delay_fixed_32_0_1_1551_2387 @delay_fixed_32_0_1_1551(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1496_2388_clock, %delay_fixed_32_0_1_1496_2388_reset, %delay_fixed_32_0_1_1496_2388_in,  %delay_fixed_32_0_1_1496_2388_out = firrtl.instance delay_fixed_32_0_1_1496_2388 @delay_fixed_32_0_1_1496(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_59_2389_clock, %delay_fixed_32_0_1_59_2389_reset, %delay_fixed_32_0_1_59_2389_in,  %delay_fixed_32_0_1_59_2389_out = firrtl.instance delay_fixed_32_0_1_59_2389 @delay_fixed_32_0_1_59(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_101_2390_clock, %delay_fixed_1_0_0_101_2390_reset, %delay_fixed_1_0_0_101_2390_in,  %delay_fixed_1_0_0_101_2390_out = firrtl.instance delay_fixed_1_0_0_101_2390 @delay_fixed_1_0_0_101(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1410_2391_clock, %delay_fixed_32_0_1_1410_2391_reset, %delay_fixed_32_0_1_1410_2391_in,  %delay_fixed_32_0_1_1410_2391_out = firrtl.instance delay_fixed_32_0_1_1410_2391 @delay_fixed_32_0_1_1410(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1227_2392_clock, %delay_fixed_32_0_1_1227_2392_reset, %delay_fixed_32_0_1_1227_2392_in,  %delay_fixed_32_0_1_1227_2392_out = firrtl.instance delay_fixed_32_0_1_1227_2392 @delay_fixed_32_0_1_1227(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_96_2393_clock, %delay_fixed_32_0_1_96_2393_reset, %delay_fixed_32_0_1_96_2393_in,  %delay_fixed_32_0_1_96_2393_out = firrtl.instance delay_fixed_32_0_1_96_2393 @delay_fixed_32_0_1_96(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1357_2394_clock, %delay_fixed_32_0_1_1357_2394_reset, %delay_fixed_32_0_1_1357_2394_in,  %delay_fixed_32_0_1_1357_2394_out = firrtl.instance delay_fixed_32_0_1_1357_2394 @delay_fixed_32_0_1_1357(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1261_2395_clock, %delay_fixed_32_0_1_1261_2395_reset, %delay_fixed_32_0_1_1261_2395_in,  %delay_fixed_32_0_1_1261_2395_out = firrtl.instance delay_fixed_32_0_1_1261_2395 @delay_fixed_32_0_1_1261(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_48_2396_clock, %delay_fixed_32_0_1_48_2396_reset, %delay_fixed_32_0_1_48_2396_in,  %delay_fixed_32_0_1_48_2396_out = firrtl.instance delay_fixed_32_0_1_48_2396 @delay_fixed_32_0_1_48(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1293_2397_clock, %delay_fixed_32_0_1_1293_2397_reset, %delay_fixed_32_0_1_1293_2397_in,  %delay_fixed_32_0_1_1293_2397_out = firrtl.instance delay_fixed_32_0_1_1293_2397 @delay_fixed_32_0_1_1293(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1120_2398_clock, %delay_fixed_32_0_1_1120_2398_reset, %delay_fixed_32_0_1_1120_2398_in,  %delay_fixed_32_0_1_1120_2398_out = firrtl.instance delay_fixed_32_0_1_1120_2398 @delay_fixed_32_0_1_1120(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_11_2399_clock, %delay_fixed_32_0_1_11_2399_reset, %delay_fixed_32_0_1_11_2399_in,  %delay_fixed_32_0_1_11_2399_out = firrtl.instance delay_fixed_32_0_1_11_2399 @delay_fixed_32_0_1_11(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1291_2400_clock, %delay_fixed_32_0_1_1291_2400_reset, %delay_fixed_32_0_1_1291_2400_in,  %delay_fixed_32_0_1_1291_2400_out = firrtl.instance delay_fixed_32_0_1_1291_2400 @delay_fixed_32_0_1_1291(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1149_2401_clock, %delay_fixed_32_0_1_1149_2401_reset, %delay_fixed_32_0_1_1149_2401_in,  %delay_fixed_32_0_1_1149_2401_out = firrtl.instance delay_fixed_32_0_1_1149_2401 @delay_fixed_32_0_1_1149(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_11_2402_clock, %delay_fixed_32_0_1_11_2402_reset, %delay_fixed_32_0_1_11_2402_in,  %delay_fixed_32_0_1_11_2402_out = firrtl.instance delay_fixed_32_0_1_11_2402 @delay_fixed_32_0_1_11(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_288_2403_clock, %delay_fixed_32_0_1_288_2403_reset, %delay_fixed_32_0_1_288_2403_in,  %delay_fixed_32_0_1_288_2403_out = firrtl.instance delay_fixed_32_0_1_288_2403 @delay_fixed_32_0_1_288(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_288_2404_clock, %delay_fixed_32_0_1_288_2404_reset, %delay_fixed_32_0_1_288_2404_in,  %delay_fixed_32_0_1_288_2404_out = firrtl.instance delay_fixed_32_0_1_288_2404 @delay_fixed_32_0_1_288(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_169_2405_clock, %delay_fixed_32_0_1_169_2405_reset, %delay_fixed_32_0_1_169_2405_in,  %delay_fixed_32_0_1_169_2405_out = firrtl.instance delay_fixed_32_0_1_169_2405 @delay_fixed_32_0_1_169(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_169_2406_clock, %delay_fixed_32_0_1_169_2406_reset, %delay_fixed_32_0_1_169_2406_in,  %delay_fixed_32_0_1_169_2406_out = firrtl.instance delay_fixed_32_0_1_169_2406 @delay_fixed_32_0_1_169(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_39_2407_clock, %delay_fixed_32_0_1_39_2407_reset, %delay_fixed_32_0_1_39_2407_in,  %delay_fixed_32_0_1_39_2407_out = firrtl.instance delay_fixed_32_0_1_39_2407 @delay_fixed_32_0_1_39(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_39_2408_clock, %delay_fixed_32_0_1_39_2408_reset, %delay_fixed_32_0_1_39_2408_in,  %delay_fixed_32_0_1_39_2408_out = firrtl.instance delay_fixed_32_0_1_39_2408 @delay_fixed_32_0_1_39(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_11_2409_clock, %delay_fixed_32_0_1_11_2409_reset, %delay_fixed_32_0_1_11_2409_in,  %delay_fixed_32_0_1_11_2409_out = firrtl.instance delay_fixed_32_0_1_11_2409 @delay_fixed_32_0_1_11(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_11_2410_clock, %delay_fixed_32_0_1_11_2410_reset, %delay_fixed_32_0_1_11_2410_in,  %delay_fixed_32_0_1_11_2410_out = firrtl.instance delay_fixed_32_0_1_11_2410 @delay_fixed_32_0_1_11(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_175_2411_clock, %delay_fixed_32_0_1_175_2411_reset, %delay_fixed_32_0_1_175_2411_in,  %delay_fixed_32_0_1_175_2411_out = firrtl.instance delay_fixed_32_0_1_175_2411 @delay_fixed_32_0_1_175(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_839_2412_clock, %delay_fixed_32_0_1_839_2412_reset, %delay_fixed_32_0_1_839_2412_in,  %delay_fixed_32_0_1_839_2412_out = firrtl.instance delay_fixed_32_0_1_839_2412 @delay_fixed_32_0_1_839(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_341_2413_clock, %delay_fixed_32_0_1_341_2413_reset, %delay_fixed_32_0_1_341_2413_in,  %delay_fixed_32_0_1_341_2413_out = firrtl.instance delay_fixed_32_0_1_341_2413 @delay_fixed_32_0_1_341(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_622_2414_clock, %delay_fixed_32_0_1_622_2414_reset, %delay_fixed_32_0_1_622_2414_in,  %delay_fixed_32_0_1_622_2414_out = firrtl.instance delay_fixed_32_0_1_622_2414 @delay_fixed_32_0_1_622(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_768_2415_clock, %delay_fixed_32_0_1_768_2415_reset, %delay_fixed_32_0_1_768_2415_in,  %delay_fixed_32_0_1_768_2415_out = firrtl.instance delay_fixed_32_0_1_768_2415 @delay_fixed_32_0_1_768(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_869_2416_clock, %delay_fixed_32_0_1_869_2416_reset, %delay_fixed_32_0_1_869_2416_in,  %delay_fixed_32_0_1_869_2416_out = firrtl.instance delay_fixed_32_0_1_869_2416 @delay_fixed_32_0_1_869(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_161_2417_clock, %delay_fixed_32_0_1_161_2417_reset, %delay_fixed_32_0_1_161_2417_in,  %delay_fixed_32_0_1_161_2417_out = firrtl.instance delay_fixed_32_0_1_161_2417 @delay_fixed_32_0_1_161(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_12_2418_clock, %delay_fixed_32_0_1_12_2418_reset, %delay_fixed_32_0_1_12_2418_in,  %delay_fixed_32_0_1_12_2418_out = firrtl.instance delay_fixed_32_0_1_12_2418 @delay_fixed_32_0_1_12(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_12_2419_clock, %delay_fixed_32_0_1_12_2419_reset, %delay_fixed_32_0_1_12_2419_in,  %delay_fixed_32_0_1_12_2419_out = firrtl.instance delay_fixed_32_0_1_12_2419 @delay_fixed_32_0_1_12(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_71_2420_clock, %delay_fixed_32_0_1_71_2420_reset, %delay_fixed_32_0_1_71_2420_in,  %delay_fixed_32_0_1_71_2420_out = firrtl.instance delay_fixed_32_0_1_71_2420 @delay_fixed_32_0_1_71(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_719_2421_clock, %delay_fixed_32_0_1_719_2421_reset, %delay_fixed_32_0_1_719_2421_in,  %delay_fixed_32_0_1_719_2421_out = firrtl.instance delay_fixed_32_0_1_719_2421 @delay_fixed_32_0_1_719(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_130_2422_clock, %delay_fixed_32_0_1_130_2422_reset, %delay_fixed_32_0_1_130_2422_in,  %delay_fixed_32_0_1_130_2422_out = firrtl.instance delay_fixed_32_0_1_130_2422 @delay_fixed_32_0_1_130(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_670_2423_clock, %delay_fixed_32_0_1_670_2423_reset, %delay_fixed_32_0_1_670_2423_in,  %delay_fixed_32_0_1_670_2423_out = firrtl.instance delay_fixed_32_0_1_670_2423 @delay_fixed_32_0_1_670(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_678_2424_clock, %delay_fixed_32_0_1_678_2424_reset, %delay_fixed_32_0_1_678_2424_in,  %delay_fixed_32_0_1_678_2424_out = firrtl.instance delay_fixed_32_0_1_678_2424 @delay_fixed_32_0_1_678(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_781_2425_clock, %delay_fixed_32_0_1_781_2425_reset, %delay_fixed_32_0_1_781_2425_in,  %delay_fixed_32_0_1_781_2425_out = firrtl.instance delay_fixed_32_0_1_781_2425 @delay_fixed_32_0_1_781(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_9_2426_clock, %delay_fixed_32_0_1_9_2426_reset, %delay_fixed_32_0_1_9_2426_in,  %delay_fixed_32_0_1_9_2426_out = firrtl.instance delay_fixed_32_0_1_9_2426 @delay_fixed_32_0_1_9(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_36_2427_clock, %delay_fixed_32_0_1_36_2427_reset, %delay_fixed_32_0_1_36_2427_in,  %delay_fixed_32_0_1_36_2427_out = firrtl.instance delay_fixed_32_0_1_36_2427 @delay_fixed_32_0_1_36(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_776_2428_clock, %delay_fixed_32_0_1_776_2428_reset, %delay_fixed_32_0_1_776_2428_in,  %delay_fixed_32_0_1_776_2428_out = firrtl.instance delay_fixed_32_0_1_776_2428 @delay_fixed_32_0_1_776(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_80_2429_clock, %delay_fixed_32_0_1_80_2429_reset, %delay_fixed_32_0_1_80_2429_in,  %delay_fixed_32_0_1_80_2429_out = firrtl.instance delay_fixed_32_0_1_80_2429 @delay_fixed_32_0_1_80(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_729_2430_clock, %delay_fixed_32_0_1_729_2430_reset, %delay_fixed_32_0_1_729_2430_in,  %delay_fixed_32_0_1_729_2430_out = firrtl.instance delay_fixed_32_0_1_729_2430 @delay_fixed_32_0_1_729(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_711_2431_clock, %delay_fixed_32_0_1_711_2431_reset, %delay_fixed_32_0_1_711_2431_in,  %delay_fixed_32_0_1_711_2431_out = firrtl.instance delay_fixed_32_0_1_711_2431 @delay_fixed_32_0_1_711(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_744_2432_clock, %delay_fixed_32_0_1_744_2432_reset, %delay_fixed_32_0_1_744_2432_in,  %delay_fixed_32_0_1_744_2432_out = firrtl.instance delay_fixed_32_0_1_744_2432 @delay_fixed_32_0_1_744(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_3_2433_clock, %delay_fixed_32_0_1_3_2433_reset, %delay_fixed_32_0_1_3_2433_in,  %delay_fixed_32_0_1_3_2433_out = firrtl.instance delay_fixed_32_0_1_3_2433 @delay_fixed_32_0_1_3(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_835_2434_clock, %delay_fixed_32_0_1_835_2434_reset, %delay_fixed_32_0_1_835_2434_in,  %delay_fixed_32_0_1_835_2434_out = firrtl.instance delay_fixed_32_0_1_835_2434 @delay_fixed_32_0_1_835(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_13_2435_clock, %delay_fixed_1_0_0_13_2435_reset, %delay_fixed_1_0_0_13_2435_in,  %delay_fixed_1_0_0_13_2435_out = firrtl.instance delay_fixed_1_0_0_13_2435 @delay_fixed_1_0_0_13(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1775_2436_clock, %delay_fixed_32_0_1_1775_2436_reset, %delay_fixed_32_0_1_1775_2436_in,  %delay_fixed_32_0_1_1775_2436_out = firrtl.instance delay_fixed_32_0_1_1775_2436 @delay_fixed_32_0_1_1775(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1727_2437_clock, %delay_fixed_32_0_1_1727_2437_reset, %delay_fixed_32_0_1_1727_2437_in,  %delay_fixed_32_0_1_1727_2437_out = firrtl.instance delay_fixed_32_0_1_1727_2437 @delay_fixed_32_0_1_1727(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_27_2438_clock, %delay_fixed_32_0_1_27_2438_reset, %delay_fixed_32_0_1_27_2438_in,  %delay_fixed_32_0_1_27_2438_out = firrtl.instance delay_fixed_32_0_1_27_2438 @delay_fixed_32_0_1_27(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1788_2439_clock, %delay_fixed_32_0_1_1788_2439_reset, %delay_fixed_32_0_1_1788_2439_in,  %delay_fixed_32_0_1_1788_2439_out = firrtl.instance delay_fixed_32_0_1_1788_2439 @delay_fixed_32_0_1_1788(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1761_2440_clock, %delay_fixed_32_0_1_1761_2440_reset, %delay_fixed_32_0_1_1761_2440_in,  %delay_fixed_32_0_1_1761_2440_out = firrtl.instance delay_fixed_32_0_1_1761_2440 @delay_fixed_32_0_1_1761(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_102_2441_clock, %delay_fixed_32_0_1_102_2441_reset, %delay_fixed_32_0_1_102_2441_in,  %delay_fixed_32_0_1_102_2441_out = firrtl.instance delay_fixed_32_0_1_102_2441 @delay_fixed_32_0_1_102(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_75_2442_clock, %delay_fixed_1_0_0_75_2442_reset, %delay_fixed_1_0_0_75_2442_in,  %delay_fixed_1_0_0_75_2442_out = firrtl.instance delay_fixed_1_0_0_75_2442 @delay_fixed_1_0_0_75(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_2017_2443_clock, %delay_fixed_32_0_1_2017_2443_reset, %delay_fixed_32_0_1_2017_2443_in,  %delay_fixed_32_0_1_2017_2443_out = firrtl.instance delay_fixed_32_0_1_2017_2443 @delay_fixed_32_0_1_2017(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1881_2444_clock, %delay_fixed_32_0_1_1881_2444_reset, %delay_fixed_32_0_1_1881_2444_in,  %delay_fixed_32_0_1_1881_2444_out = firrtl.instance delay_fixed_32_0_1_1881_2444 @delay_fixed_32_0_1_1881(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_57_2445_clock, %delay_fixed_32_0_1_57_2445_reset, %delay_fixed_32_0_1_57_2445_in,  %delay_fixed_32_0_1_57_2445_out = firrtl.instance delay_fixed_32_0_1_57_2445 @delay_fixed_32_0_1_57(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1972_2446_clock, %delay_fixed_32_0_1_1972_2446_reset, %delay_fixed_32_0_1_1972_2446_in,  %delay_fixed_32_0_1_1972_2446_out = firrtl.instance delay_fixed_32_0_1_1972_2446 @delay_fixed_32_0_1_1972(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1915_2447_clock, %delay_fixed_32_0_1_1915_2447_reset, %delay_fixed_32_0_1_1915_2447_in,  %delay_fixed_32_0_1_1915_2447_out = firrtl.instance delay_fixed_32_0_1_1915_2447 @delay_fixed_32_0_1_1915(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_295_2448_clock, %delay_fixed_32_0_1_295_2448_reset, %delay_fixed_32_0_1_295_2448_in,  %delay_fixed_32_0_1_295_2448_out = firrtl.instance delay_fixed_32_0_1_295_2448 @delay_fixed_32_0_1_295(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_20_2449_clock, %delay_fixed_1_0_0_20_2449_reset, %delay_fixed_1_0_0_20_2449_in,  %delay_fixed_1_0_0_20_2449_out = firrtl.instance delay_fixed_1_0_0_20_2449 @delay_fixed_1_0_0_20(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1941_2450_clock, %delay_fixed_32_0_1_1941_2450_reset, %delay_fixed_32_0_1_1941_2450_in,  %delay_fixed_32_0_1_1941_2450_out = firrtl.instance delay_fixed_32_0_1_1941_2450 @delay_fixed_32_0_1_1941(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1846_2451_clock, %delay_fixed_32_0_1_1846_2451_reset, %delay_fixed_32_0_1_1846_2451_in,  %delay_fixed_32_0_1_1846_2451_out = firrtl.instance delay_fixed_32_0_1_1846_2451 @delay_fixed_32_0_1_1846(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_50_2452_clock, %delay_fixed_32_0_1_50_2452_reset, %delay_fixed_32_0_1_50_2452_in,  %delay_fixed_32_0_1_50_2452_out = firrtl.instance delay_fixed_32_0_1_50_2452 @delay_fixed_32_0_1_50(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1930_2453_clock, %delay_fixed_32_0_1_1930_2453_reset, %delay_fixed_32_0_1_1930_2453_in,  %delay_fixed_32_0_1_1930_2453_out = firrtl.instance delay_fixed_32_0_1_1930_2453 @delay_fixed_32_0_1_1930(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1880_2454_clock, %delay_fixed_32_0_1_1880_2454_reset, %delay_fixed_32_0_1_1880_2454_in,  %delay_fixed_32_0_1_1880_2454_out = firrtl.instance delay_fixed_32_0_1_1880_2454 @delay_fixed_32_0_1_1880(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_356_2455_clock, %delay_fixed_32_0_1_356_2455_reset, %delay_fixed_32_0_1_356_2455_in,  %delay_fixed_32_0_1_356_2455_out = firrtl.instance delay_fixed_32_0_1_356_2455 @delay_fixed_32_0_1_356(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_7_2456_clock, %delay_fixed_1_0_0_7_2456_reset, %delay_fixed_1_0_0_7_2456_in,  %delay_fixed_1_0_0_7_2456_out = firrtl.instance delay_fixed_1_0_0_7_2456 @delay_fixed_1_0_0_7(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1774_2457_clock, %delay_fixed_32_0_1_1774_2457_reset, %delay_fixed_32_0_1_1774_2457_in,  %delay_fixed_32_0_1_1774_2457_out = firrtl.instance delay_fixed_32_0_1_1774_2457 @delay_fixed_32_0_1_1774(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1688_2458_clock, %delay_fixed_32_0_1_1688_2458_reset, %delay_fixed_32_0_1_1688_2458_in,  %delay_fixed_32_0_1_1688_2458_out = firrtl.instance delay_fixed_32_0_1_1688_2458 @delay_fixed_32_0_1_1688(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_39_2459_clock, %delay_fixed_32_0_1_39_2459_reset, %delay_fixed_32_0_1_39_2459_in,  %delay_fixed_32_0_1_39_2459_out = firrtl.instance delay_fixed_32_0_1_39_2459 @delay_fixed_32_0_1_39(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1761_2460_clock, %delay_fixed_32_0_1_1761_2460_reset, %delay_fixed_32_0_1_1761_2460_in,  %delay_fixed_32_0_1_1761_2460_out = firrtl.instance delay_fixed_32_0_1_1761_2460 @delay_fixed_32_0_1_1761(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1722_2461_clock, %delay_fixed_32_0_1_1722_2461_reset, %delay_fixed_32_0_1_1722_2461_in,  %delay_fixed_32_0_1_1722_2461_out = firrtl.instance delay_fixed_32_0_1_1722_2461 @delay_fixed_32_0_1_1722(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_103_2462_clock, %delay_fixed_32_0_1_103_2462_reset, %delay_fixed_32_0_1_103_2462_in,  %delay_fixed_32_0_1_103_2462_out = firrtl.instance delay_fixed_32_0_1_103_2462 @delay_fixed_32_0_1_103(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_76_2463_clock, %delay_fixed_1_0_0_76_2463_reset, %delay_fixed_1_0_0_76_2463_in,  %delay_fixed_1_0_0_76_2463_out = firrtl.instance delay_fixed_1_0_0_76_2463 @delay_fixed_1_0_0_76(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1759_2464_clock, %delay_fixed_32_0_1_1759_2464_reset, %delay_fixed_32_0_1_1759_2464_in,  %delay_fixed_32_0_1_1759_2464_out = firrtl.instance delay_fixed_32_0_1_1759_2464 @delay_fixed_32_0_1_1759(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1602_2465_clock, %delay_fixed_32_0_1_1602_2465_reset, %delay_fixed_32_0_1_1602_2465_in,  %delay_fixed_32_0_1_1602_2465_out = firrtl.instance delay_fixed_32_0_1_1602_2465 @delay_fixed_32_0_1_1602(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_85_2466_clock, %delay_fixed_32_0_1_85_2466_reset, %delay_fixed_32_0_1_85_2466_in,  %delay_fixed_32_0_1_85_2466_out = firrtl.instance delay_fixed_32_0_1_85_2466 @delay_fixed_32_0_1_85(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1721_2467_clock, %delay_fixed_32_0_1_1721_2467_reset, %delay_fixed_32_0_1_1721_2467_in,  %delay_fixed_32_0_1_1721_2467_out = firrtl.instance delay_fixed_32_0_1_1721_2467 @delay_fixed_32_0_1_1721(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1636_2468_clock, %delay_fixed_32_0_1_1636_2468_reset, %delay_fixed_32_0_1_1636_2468_in,  %delay_fixed_32_0_1_1636_2468_out = firrtl.instance delay_fixed_32_0_1_1636_2468 @delay_fixed_32_0_1_1636(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_103_2469_clock, %delay_fixed_32_0_1_103_2469_reset, %delay_fixed_32_0_1_103_2469_in,  %delay_fixed_32_0_1_103_2469_out = firrtl.instance delay_fixed_32_0_1_103_2469 @delay_fixed_32_0_1_103(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_80_2470_clock, %delay_fixed_1_0_0_80_2470_reset, %delay_fixed_1_0_0_80_2470_in,  %delay_fixed_1_0_0_80_2470_out = firrtl.instance delay_fixed_1_0_0_80_2470 @delay_fixed_1_0_0_80(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1918_2471_clock, %delay_fixed_32_0_1_1918_2471_reset, %delay_fixed_32_0_1_1918_2471_in,  %delay_fixed_32_0_1_1918_2471_out = firrtl.instance delay_fixed_32_0_1_1918_2471 @delay_fixed_32_0_1_1918(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1791_2472_clock, %delay_fixed_32_0_1_1791_2472_reset, %delay_fixed_32_0_1_1791_2472_in,  %delay_fixed_32_0_1_1791_2472_out = firrtl.instance delay_fixed_32_0_1_1791_2472 @delay_fixed_32_0_1_1791(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_44_2473_clock, %delay_fixed_32_0_1_44_2473_reset, %delay_fixed_32_0_1_44_2473_in,  %delay_fixed_32_0_1_44_2473_out = firrtl.instance delay_fixed_32_0_1_44_2473 @delay_fixed_32_0_1_44(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1869_2474_clock, %delay_fixed_32_0_1_1869_2474_reset, %delay_fixed_32_0_1_1869_2474_in,  %delay_fixed_32_0_1_1869_2474_out = firrtl.instance delay_fixed_32_0_1_1869_2474 @delay_fixed_32_0_1_1869(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1825_2475_clock, %delay_fixed_32_0_1_1825_2475_reset, %delay_fixed_32_0_1_1825_2475_in,  %delay_fixed_32_0_1_1825_2475_out = firrtl.instance delay_fixed_32_0_1_1825_2475 @delay_fixed_32_0_1_1825(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_356_2476_clock, %delay_fixed_32_0_1_356_2476_reset, %delay_fixed_32_0_1_356_2476_in,  %delay_fixed_32_0_1_356_2476_out = firrtl.instance delay_fixed_32_0_1_356_2476 @delay_fixed_32_0_1_356(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_81_2477_clock, %delay_fixed_1_0_0_81_2477_reset, %delay_fixed_1_0_0_81_2477_in,  %delay_fixed_1_0_0_81_2477_out = firrtl.instance delay_fixed_1_0_0_81_2477 @delay_fixed_1_0_0_81(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1876_2478_clock, %delay_fixed_32_0_1_1876_2478_reset, %delay_fixed_32_0_1_1876_2478_in,  %delay_fixed_32_0_1_1876_2478_out = firrtl.instance delay_fixed_32_0_1_1876_2478 @delay_fixed_32_0_1_1876(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1792_2479_clock, %delay_fixed_32_0_1_1792_2479_reset, %delay_fixed_32_0_1_1792_2479_in,  %delay_fixed_32_0_1_1792_2479_out = firrtl.instance delay_fixed_32_0_1_1792_2479 @delay_fixed_32_0_1_1792(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1_2480_clock, %delay_fixed_32_0_1_1_2480_reset, %delay_fixed_32_0_1_1_2480_in,  %delay_fixed_32_0_1_1_2480_out = firrtl.instance delay_fixed_32_0_1_1_2480 @delay_fixed_32_0_1_1(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1827_2481_clock, %delay_fixed_32_0_1_1827_2481_reset, %delay_fixed_32_0_1_1827_2481_in,  %delay_fixed_32_0_1_1827_2481_out = firrtl.instance delay_fixed_32_0_1_1827_2481 @delay_fixed_32_0_1_1827(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1826_2482_clock, %delay_fixed_32_0_1_1826_2482_reset, %delay_fixed_32_0_1_1826_2482_in,  %delay_fixed_32_0_1_1826_2482_out = firrtl.instance delay_fixed_32_0_1_1826_2482 @delay_fixed_32_0_1_1826(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_295_2483_clock, %delay_fixed_32_0_1_295_2483_reset, %delay_fixed_32_0_1_295_2483_in,  %delay_fixed_32_0_1_295_2483_out = firrtl.instance delay_fixed_32_0_1_295_2483 @delay_fixed_32_0_1_295(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_13_2484_clock, %delay_fixed_1_0_0_13_2484_reset, %delay_fixed_1_0_0_13_2484_in,  %delay_fixed_1_0_0_13_2484_out = firrtl.instance delay_fixed_1_0_0_13_2484 @delay_fixed_1_0_0_13(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1798_2485_clock, %delay_fixed_32_0_1_1798_2485_reset, %delay_fixed_32_0_1_1798_2485_in,  %delay_fixed_32_0_1_1798_2485_out = firrtl.instance delay_fixed_32_0_1_1798_2485 @delay_fixed_32_0_1_1798(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1692_2486_clock, %delay_fixed_32_0_1_1692_2486_reset, %delay_fixed_32_0_1_1692_2486_in,  %delay_fixed_32_0_1_1692_2486_out = firrtl.instance delay_fixed_32_0_1_1692_2486 @delay_fixed_32_0_1_1692(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_92_2487_clock, %delay_fixed_32_0_1_92_2487_reset, %delay_fixed_32_0_1_92_2487_in,  %delay_fixed_32_0_1_92_2487_out = firrtl.instance delay_fixed_32_0_1_92_2487 @delay_fixed_32_0_1_92(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1818_2488_clock, %delay_fixed_32_0_1_1818_2488_reset, %delay_fixed_32_0_1_1818_2488_in,  %delay_fixed_32_0_1_1818_2488_out = firrtl.instance delay_fixed_32_0_1_1818_2488 @delay_fixed_32_0_1_1818(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1726_2489_clock, %delay_fixed_32_0_1_1726_2489_reset, %delay_fixed_32_0_1_1726_2489_in,  %delay_fixed_32_0_1_1726_2489_out = firrtl.instance delay_fixed_32_0_1_1726_2489 @delay_fixed_32_0_1_1726(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_102_2490_clock, %delay_fixed_32_0_1_102_2490_reset, %delay_fixed_32_0_1_102_2490_in,  %delay_fixed_32_0_1_102_2490_out = firrtl.instance delay_fixed_32_0_1_102_2490 @delay_fixed_32_0_1_102(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1679_2491_clock, %delay_fixed_32_0_1_1679_2491_reset, %delay_fixed_32_0_1_1679_2491_in,  %delay_fixed_32_0_1_1679_2491_out = firrtl.instance delay_fixed_32_0_1_1679_2491 @delay_fixed_32_0_1_1679(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1556_2492_clock, %delay_fixed_32_0_1_1556_2492_reset, %delay_fixed_32_0_1_1556_2492_in,  %delay_fixed_32_0_1_1556_2492_out = firrtl.instance delay_fixed_32_0_1_1556_2492 @delay_fixed_32_0_1_1556(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_111_2493_clock, %delay_fixed_32_0_1_111_2493_reset, %delay_fixed_32_0_1_111_2493_in,  %delay_fixed_32_0_1_111_2493_out = firrtl.instance delay_fixed_32_0_1_111_2493 @delay_fixed_32_0_1_111(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1687_2494_clock, %delay_fixed_32_0_1_1687_2494_reset, %delay_fixed_32_0_1_1687_2494_in,  %delay_fixed_32_0_1_1687_2494_out = firrtl.instance delay_fixed_32_0_1_1687_2494 @delay_fixed_32_0_1_1687(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1578_2495_clock, %delay_fixed_32_0_1_1578_2495_reset, %delay_fixed_32_0_1_1578_2495_in,  %delay_fixed_32_0_1_1578_2495_out = firrtl.instance delay_fixed_32_0_1_1578_2495 @delay_fixed_32_0_1_1578(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_111_2496_clock, %delay_fixed_32_0_1_111_2496_reset, %delay_fixed_32_0_1_111_2496_in,  %delay_fixed_32_0_1_111_2496_out = firrtl.instance delay_fixed_32_0_1_111_2496 @delay_fixed_32_0_1_111(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_172_2497_clock, %delay_fixed_32_0_1_172_2497_reset, %delay_fixed_32_0_1_172_2497_in,  %delay_fixed_32_0_1_172_2497_out = firrtl.instance delay_fixed_32_0_1_172_2497 @delay_fixed_32_0_1_172(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_172_2498_clock, %delay_fixed_32_0_1_172_2498_reset, %delay_fixed_32_0_1_172_2498_in,  %delay_fixed_32_0_1_172_2498_out = firrtl.instance delay_fixed_32_0_1_172_2498 @delay_fixed_32_0_1_172(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_270_2499_clock, %delay_fixed_32_0_1_270_2499_reset, %delay_fixed_32_0_1_270_2499_in,  %delay_fixed_32_0_1_270_2499_out = firrtl.instance delay_fixed_32_0_1_270_2499 @delay_fixed_32_0_1_270(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_270_2500_clock, %delay_fixed_32_0_1_270_2500_reset, %delay_fixed_32_0_1_270_2500_in,  %delay_fixed_32_0_1_270_2500_out = firrtl.instance delay_fixed_32_0_1_270_2500 @delay_fixed_32_0_1_270(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_25_2501_clock, %delay_fixed_32_0_1_25_2501_reset, %delay_fixed_32_0_1_25_2501_in,  %delay_fixed_32_0_1_25_2501_out = firrtl.instance delay_fixed_32_0_1_25_2501 @delay_fixed_32_0_1_25(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_25_2502_clock, %delay_fixed_32_0_1_25_2502_reset, %delay_fixed_32_0_1_25_2502_in,  %delay_fixed_32_0_1_25_2502_out = firrtl.instance delay_fixed_32_0_1_25_2502 @delay_fixed_32_0_1_25(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1_2503_clock, %delay_fixed_32_0_1_1_2503_reset, %delay_fixed_32_0_1_1_2503_in,  %delay_fixed_32_0_1_1_2503_out = firrtl.instance delay_fixed_32_0_1_1_2503 @delay_fixed_32_0_1_1(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1_2504_clock, %delay_fixed_32_0_1_1_2504_reset, %delay_fixed_32_0_1_1_2504_in,  %delay_fixed_32_0_1_1_2504_out = firrtl.instance delay_fixed_32_0_1_1_2504 @delay_fixed_32_0_1_1(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_167_2505_clock, %delay_fixed_32_0_1_167_2505_reset, %delay_fixed_32_0_1_167_2505_in,  %delay_fixed_32_0_1_167_2505_out = firrtl.instance delay_fixed_32_0_1_167_2505 @delay_fixed_32_0_1_167(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1043_2506_clock, %delay_fixed_32_0_1_1043_2506_reset, %delay_fixed_32_0_1_1043_2506_in,  %delay_fixed_32_0_1_1043_2506_out = firrtl.instance delay_fixed_32_0_1_1043_2506 @delay_fixed_32_0_1_1043(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_123_2507_clock, %delay_fixed_32_0_1_123_2507_reset, %delay_fixed_32_0_1_123_2507_in,  %delay_fixed_32_0_1_123_2507_out = firrtl.instance delay_fixed_32_0_1_123_2507 @delay_fixed_32_0_1_123(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_994_2508_clock, %delay_fixed_32_0_1_994_2508_reset, %delay_fixed_32_0_1_994_2508_in,  %delay_fixed_32_0_1_994_2508_out = firrtl.instance delay_fixed_32_0_1_994_2508 @delay_fixed_32_0_1_994(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_986_2509_clock, %delay_fixed_32_0_1_986_2509_reset, %delay_fixed_32_0_1_986_2509_in,  %delay_fixed_32_0_1_986_2509_out = firrtl.instance delay_fixed_32_0_1_986_2509 @delay_fixed_32_0_1_986(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1062_2510_clock, %delay_fixed_32_0_1_1062_2510_reset, %delay_fixed_32_0_1_1062_2510_in,  %delay_fixed_32_0_1_1062_2510_out = firrtl.instance delay_fixed_32_0_1_1062_2510 @delay_fixed_32_0_1_1062(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_7_2511_clock, %delay_fixed_32_0_1_7_2511_reset, %delay_fixed_32_0_1_7_2511_in,  %delay_fixed_32_0_1_7_2511_out = firrtl.instance delay_fixed_32_0_1_7_2511 @delay_fixed_32_0_1_7(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_122_2512_clock, %delay_fixed_32_0_1_122_2512_reset, %delay_fixed_32_0_1_122_2512_in,  %delay_fixed_32_0_1_122_2512_out = firrtl.instance delay_fixed_32_0_1_122_2512 @delay_fixed_32_0_1_122(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_920_2513_clock, %delay_fixed_32_0_1_920_2513_reset, %delay_fixed_32_0_1_920_2513_in,  %delay_fixed_32_0_1_920_2513_out = firrtl.instance delay_fixed_32_0_1_920_2513 @delay_fixed_32_0_1_920(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1009_2514_clock, %delay_fixed_32_0_1_1009_2514_reset, %delay_fixed_32_0_1_1009_2514_in,  %delay_fixed_32_0_1_1009_2514_out = firrtl.instance delay_fixed_32_0_1_1009_2514 @delay_fixed_32_0_1_1009(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1032_2515_clock, %delay_fixed_32_0_1_1032_2515_reset, %delay_fixed_32_0_1_1032_2515_in,  %delay_fixed_32_0_1_1032_2515_out = firrtl.instance delay_fixed_32_0_1_1032_2515 @delay_fixed_32_0_1_1032(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_73_2516_clock, %delay_fixed_32_0_1_73_2516_reset, %delay_fixed_32_0_1_73_2516_in,  %delay_fixed_32_0_1_73_2516_out = firrtl.instance delay_fixed_32_0_1_73_2516 @delay_fixed_32_0_1_73(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_138_2517_clock, %delay_fixed_32_0_1_138_2517_reset, %delay_fixed_32_0_1_138_2517_in,  %delay_fixed_32_0_1_138_2517_out = firrtl.instance delay_fixed_32_0_1_138_2517 @delay_fixed_32_0_1_138(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_980_2518_clock, %delay_fixed_32_0_1_980_2518_reset, %delay_fixed_32_0_1_980_2518_in,  %delay_fixed_32_0_1_980_2518_out = firrtl.instance delay_fixed_32_0_1_980_2518 @delay_fixed_32_0_1_980(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_295_2519_clock, %delay_fixed_32_0_1_295_2519_reset, %delay_fixed_32_0_1_295_2519_in,  %delay_fixed_32_0_1_295_2519_out = firrtl.instance delay_fixed_32_0_1_295_2519 @delay_fixed_32_0_1_295(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_781_2520_clock, %delay_fixed_32_0_1_781_2520_reset, %delay_fixed_32_0_1_781_2520_in,  %delay_fixed_32_0_1_781_2520_out = firrtl.instance delay_fixed_32_0_1_781_2520 @delay_fixed_32_0_1_781(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_983_2521_clock, %delay_fixed_32_0_1_983_2521_reset, %delay_fixed_32_0_1_983_2521_in,  %delay_fixed_32_0_1_983_2521_out = firrtl.instance delay_fixed_32_0_1_983_2521 @delay_fixed_32_0_1_983(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1014_2522_clock, %delay_fixed_32_0_1_1014_2522_reset, %delay_fixed_32_0_1_1014_2522_in,  %delay_fixed_32_0_1_1014_2522_out = firrtl.instance delay_fixed_32_0_1_1014_2522 @delay_fixed_32_0_1_1014(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_155_2523_clock, %delay_fixed_32_0_1_155_2523_reset, %delay_fixed_32_0_1_155_2523_in,  %delay_fixed_32_0_1_155_2523_out = firrtl.instance delay_fixed_32_0_1_155_2523 @delay_fixed_32_0_1_155(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_915_2524_clock, %delay_fixed_32_0_1_915_2524_reset, %delay_fixed_32_0_1_915_2524_in,  %delay_fixed_32_0_1_915_2524_out = firrtl.instance delay_fixed_32_0_1_915_2524 @delay_fixed_32_0_1_915(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_95_2525_clock, %delay_fixed_1_0_0_95_2525_reset, %delay_fixed_1_0_0_95_2525_in,  %delay_fixed_1_0_0_95_2525_out = firrtl.instance delay_fixed_1_0_0_95_2525 @delay_fixed_1_0_0_95(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1777_2526_clock, %delay_fixed_32_0_1_1777_2526_reset, %delay_fixed_32_0_1_1777_2526_in,  %delay_fixed_32_0_1_1777_2526_out = firrtl.instance delay_fixed_32_0_1_1777_2526 @delay_fixed_32_0_1_1777(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1644_2527_clock, %delay_fixed_32_0_1_1644_2527_reset, %delay_fixed_32_0_1_1644_2527_in,  %delay_fixed_32_0_1_1644_2527_out = firrtl.instance delay_fixed_32_0_1_1644_2527 @delay_fixed_32_0_1_1644(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_39_2528_clock, %delay_fixed_32_0_1_39_2528_reset, %delay_fixed_32_0_1_39_2528_in,  %delay_fixed_32_0_1_39_2528_out = firrtl.instance delay_fixed_32_0_1_39_2528 @delay_fixed_32_0_1_39(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1717_2529_clock, %delay_fixed_32_0_1_1717_2529_reset, %delay_fixed_32_0_1_1717_2529_in,  %delay_fixed_32_0_1_1717_2529_out = firrtl.instance delay_fixed_32_0_1_1717_2529 @delay_fixed_32_0_1_1717(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1678_2530_clock, %delay_fixed_32_0_1_1678_2530_reset, %delay_fixed_32_0_1_1678_2530_in,  %delay_fixed_32_0_1_1678_2530_out = firrtl.instance delay_fixed_32_0_1_1678_2530 @delay_fixed_32_0_1_1678(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_59_2531_clock, %delay_fixed_32_0_1_59_2531_reset, %delay_fixed_32_0_1_59_2531_in,  %delay_fixed_32_0_1_59_2531_out = firrtl.instance delay_fixed_32_0_1_59_2531 @delay_fixed_32_0_1_59(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_9_2532_clock, %delay_fixed_1_0_0_9_2532_reset, %delay_fixed_1_0_0_9_2532_in,  %delay_fixed_1_0_0_9_2532_out = firrtl.instance delay_fixed_1_0_0_9_2532 @delay_fixed_1_0_0_9(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_2086_2533_clock, %delay_fixed_32_0_1_2086_2533_reset, %delay_fixed_32_0_1_2086_2533_in,  %delay_fixed_32_0_1_2086_2533_out = firrtl.instance delay_fixed_32_0_1_2086_2533 @delay_fixed_32_0_1_2086(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_2044_2534_clock, %delay_fixed_32_0_1_2044_2534_reset, %delay_fixed_32_0_1_2044_2534_in,  %delay_fixed_32_0_1_2044_2534_out = firrtl.instance delay_fixed_32_0_1_2044_2534 @delay_fixed_32_0_1_2044(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_7_2535_clock, %delay_fixed_32_0_1_7_2535_reset, %delay_fixed_32_0_1_7_2535_in,  %delay_fixed_32_0_1_7_2535_out = firrtl.instance delay_fixed_32_0_1_7_2535 @delay_fixed_32_0_1_7(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_2085_2536_clock, %delay_fixed_32_0_1_2085_2536_reset, %delay_fixed_32_0_1_2085_2536_in,  %delay_fixed_32_0_1_2085_2536_out = firrtl.instance delay_fixed_32_0_1_2085_2536 @delay_fixed_32_0_1_2085(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_2078_2537_clock, %delay_fixed_32_0_1_2078_2537_reset, %delay_fixed_32_0_1_2078_2537_in,  %delay_fixed_32_0_1_2078_2537_out = firrtl.instance delay_fixed_32_0_1_2078_2537 @delay_fixed_32_0_1_2078(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_478_2538_clock, %delay_fixed_32_0_1_478_2538_reset, %delay_fixed_32_0_1_478_2538_in,  %delay_fixed_32_0_1_478_2538_out = firrtl.instance delay_fixed_32_0_1_478_2538 @delay_fixed_32_0_1_478(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_2139_2539_clock, %delay_fixed_32_0_1_2139_2539_reset, %delay_fixed_32_0_1_2139_2539_in,  %delay_fixed_32_0_1_2139_2539_out = firrtl.instance delay_fixed_32_0_1_2139_2539 @delay_fixed_32_0_1_2139(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_89_2540_clock, %delay_fixed_32_0_1_89_2540_reset, %delay_fixed_32_0_1_89_2540_in,  %delay_fixed_32_0_1_89_2540_out = firrtl.instance delay_fixed_32_0_1_89_2540 @delay_fixed_32_0_1_89(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_2262_2541_clock, %delay_fixed_32_0_1_2262_2541_reset, %delay_fixed_32_0_1_2262_2541_in,  %delay_fixed_32_0_1_2262_2541_out = firrtl.instance delay_fixed_32_0_1_2262_2541 @delay_fixed_32_0_1_2262(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_2173_2542_clock, %delay_fixed_32_0_1_2173_2542_reset, %delay_fixed_32_0_1_2173_2542_in,  %delay_fixed_32_0_1_2173_2542_out = firrtl.instance delay_fixed_32_0_1_2173_2542 @delay_fixed_32_0_1_2173(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_478_2543_clock, %delay_fixed_32_0_1_478_2543_reset, %delay_fixed_32_0_1_478_2543_in,  %delay_fixed_32_0_1_478_2543_out = firrtl.instance delay_fixed_32_0_1_478_2543 @delay_fixed_32_0_1_478(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_75_2544_clock, %delay_fixed_1_0_0_75_2544_reset, %delay_fixed_1_0_0_75_2544_in,  %delay_fixed_1_0_0_75_2544_out = firrtl.instance delay_fixed_1_0_0_75_2544 @delay_fixed_1_0_0_75(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1807_2545_clock, %delay_fixed_32_0_1_1807_2545_reset, %delay_fixed_32_0_1_1807_2545_in,  %delay_fixed_32_0_1_1807_2545_out = firrtl.instance delay_fixed_32_0_1_1807_2545 @delay_fixed_32_0_1_1807(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1713_2546_clock, %delay_fixed_32_0_1_1713_2546_reset, %delay_fixed_32_0_1_1713_2546_in,  %delay_fixed_32_0_1_1713_2546_out = firrtl.instance delay_fixed_32_0_1_1713_2546 @delay_fixed_32_0_1_1713(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_39_2547_clock, %delay_fixed_32_0_1_39_2547_reset, %delay_fixed_32_0_1_39_2547_in,  %delay_fixed_32_0_1_39_2547_out = firrtl.instance delay_fixed_32_0_1_39_2547 @delay_fixed_32_0_1_39(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1786_2548_clock, %delay_fixed_32_0_1_1786_2548_reset, %delay_fixed_32_0_1_1786_2548_in,  %delay_fixed_32_0_1_1786_2548_out = firrtl.instance delay_fixed_32_0_1_1786_2548 @delay_fixed_32_0_1_1786(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1747_2549_clock, %delay_fixed_32_0_1_1747_2549_reset, %delay_fixed_32_0_1_1747_2549_in,  %delay_fixed_32_0_1_1747_2549_out = firrtl.instance delay_fixed_32_0_1_1747_2549 @delay_fixed_32_0_1_1747(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_59_2550_clock, %delay_fixed_32_0_1_59_2550_reset, %delay_fixed_32_0_1_59_2550_in,  %delay_fixed_32_0_1_59_2550_out = firrtl.instance delay_fixed_32_0_1_59_2550 @delay_fixed_32_0_1_59(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1811_2551_clock, %delay_fixed_32_0_1_1811_2551_reset, %delay_fixed_32_0_1_1811_2551_in,  %delay_fixed_32_0_1_1811_2551_out = firrtl.instance delay_fixed_32_0_1_1811_2551 @delay_fixed_32_0_1_1811(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1732_2552_clock, %delay_fixed_32_0_1_1732_2552_reset, %delay_fixed_32_0_1_1732_2552_in,  %delay_fixed_32_0_1_1732_2552_out = firrtl.instance delay_fixed_32_0_1_1732_2552 @delay_fixed_32_0_1_1732(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_80_2553_clock, %delay_fixed_32_0_1_80_2553_reset, %delay_fixed_32_0_1_80_2553_in,  %delay_fixed_32_0_1_80_2553_out = firrtl.instance delay_fixed_32_0_1_80_2553 @delay_fixed_32_0_1_80(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1838_2554_clock, %delay_fixed_32_0_1_1838_2554_reset, %delay_fixed_32_0_1_1838_2554_in,  %delay_fixed_32_0_1_1838_2554_out = firrtl.instance delay_fixed_32_0_1_1838_2554 @delay_fixed_32_0_1_1838(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1728_2555_clock, %delay_fixed_32_0_1_1728_2555_reset, %delay_fixed_32_0_1_1728_2555_in,  %delay_fixed_32_0_1_1728_2555_out = firrtl.instance delay_fixed_32_0_1_1728_2555 @delay_fixed_32_0_1_1728(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_80_2556_clock, %delay_fixed_32_0_1_80_2556_reset, %delay_fixed_32_0_1_80_2556_in,  %delay_fixed_32_0_1_80_2556_out = firrtl.instance delay_fixed_32_0_1_80_2556 @delay_fixed_32_0_1_80(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_226_2557_clock, %delay_fixed_32_0_1_226_2557_reset, %delay_fixed_32_0_1_226_2557_in,  %delay_fixed_32_0_1_226_2557_out = firrtl.instance delay_fixed_32_0_1_226_2557 @delay_fixed_32_0_1_226(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_226_2558_clock, %delay_fixed_32_0_1_226_2558_reset, %delay_fixed_32_0_1_226_2558_in,  %delay_fixed_32_0_1_226_2558_out = firrtl.instance delay_fixed_32_0_1_226_2558 @delay_fixed_32_0_1_226(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_256_2559_clock, %delay_fixed_32_0_1_256_2559_reset, %delay_fixed_32_0_1_256_2559_in,  %delay_fixed_32_0_1_256_2559_out = firrtl.instance delay_fixed_32_0_1_256_2559 @delay_fixed_32_0_1_256(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_256_2560_clock, %delay_fixed_32_0_1_256_2560_reset, %delay_fixed_32_0_1_256_2560_in,  %delay_fixed_32_0_1_256_2560_out = firrtl.instance delay_fixed_32_0_1_256_2560 @delay_fixed_32_0_1_256(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_23_2561_clock, %delay_fixed_32_0_1_23_2561_reset, %delay_fixed_32_0_1_23_2561_in,  %delay_fixed_32_0_1_23_2561_out = firrtl.instance delay_fixed_32_0_1_23_2561 @delay_fixed_32_0_1_23(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1715_2562_clock, %delay_fixed_32_0_1_1715_2562_reset, %delay_fixed_32_0_1_1715_2562_in,  %delay_fixed_32_0_1_1715_2562_out = firrtl.instance delay_fixed_32_0_1_1715_2562 @delay_fixed_32_0_1_1715(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_24_2563_clock, %delay_fixed_32_0_1_24_2563_reset, %delay_fixed_32_0_1_24_2563_in,  %delay_fixed_32_0_1_24_2563_out = firrtl.instance delay_fixed_32_0_1_24_2563 @delay_fixed_32_0_1_24(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1147_2564_clock, %delay_fixed_32_0_1_1147_2564_reset, %delay_fixed_32_0_1_1147_2564_in,  %delay_fixed_32_0_1_1147_2564_out = firrtl.instance delay_fixed_32_0_1_1147_2564 @delay_fixed_32_0_1_1147(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_842_2565_clock, %delay_fixed_32_0_1_842_2565_reset, %delay_fixed_32_0_1_842_2565_in,  %delay_fixed_32_0_1_842_2565_out = firrtl.instance delay_fixed_32_0_1_842_2565 @delay_fixed_32_0_1_842(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_283_2566_clock, %delay_fixed_32_0_1_283_2566_reset, %delay_fixed_32_0_1_283_2566_in,  %delay_fixed_32_0_1_283_2566_out = firrtl.instance delay_fixed_32_0_1_283_2566 @delay_fixed_32_0_1_283(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_913_2567_clock, %delay_fixed_32_0_1_913_2567_reset, %delay_fixed_32_0_1_913_2567_in,  %delay_fixed_32_0_1_913_2567_out = firrtl.instance delay_fixed_32_0_1_913_2567 @delay_fixed_32_0_1_913(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_6_2568_clock, %delay_fixed_32_0_1_6_2568_reset, %delay_fixed_32_0_1_6_2568_in,  %delay_fixed_32_0_1_6_2568_out = firrtl.instance delay_fixed_32_0_1_6_2568 @delay_fixed_32_0_1_6(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1424_2569_clock, %delay_fixed_32_0_1_1424_2569_reset, %delay_fixed_32_0_1_1424_2569_in,  %delay_fixed_32_0_1_1424_2569_out = firrtl.instance delay_fixed_32_0_1_1424_2569 @delay_fixed_32_0_1_1424(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_28_2570_clock, %delay_fixed_32_0_1_28_2570_reset, %delay_fixed_32_0_1_28_2570_in,  %delay_fixed_32_0_1_28_2570_out = firrtl.instance delay_fixed_32_0_1_28_2570 @delay_fixed_32_0_1_28(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1385_2571_clock, %delay_fixed_32_0_1_1385_2571_reset, %delay_fixed_32_0_1_1385_2571_in,  %delay_fixed_32_0_1_1385_2571_out = firrtl.instance delay_fixed_32_0_1_1385_2571 @delay_fixed_32_0_1_1385(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_15_2572_clock, %delay_fixed_32_0_1_15_2572_reset, %delay_fixed_32_0_1_15_2572_in,  %delay_fixed_32_0_1_15_2572_out = firrtl.instance delay_fixed_32_0_1_15_2572 @delay_fixed_32_0_1_15(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1434_2573_clock, %delay_fixed_32_0_1_1434_2573_reset, %delay_fixed_32_0_1_1434_2573_in,  %delay_fixed_32_0_1_1434_2573_out = firrtl.instance delay_fixed_32_0_1_1434_2573 @delay_fixed_32_0_1_1434(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1021_2574_clock, %delay_fixed_32_0_1_1021_2574_reset, %delay_fixed_32_0_1_1021_2574_in,  %delay_fixed_32_0_1_1021_2574_out = firrtl.instance delay_fixed_32_0_1_1021_2574 @delay_fixed_32_0_1_1021(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1419_2575_clock, %delay_fixed_32_0_1_1419_2575_reset, %delay_fixed_32_0_1_1419_2575_in,  %delay_fixed_32_0_1_1419_2575_out = firrtl.instance delay_fixed_32_0_1_1419_2575 @delay_fixed_32_0_1_1419(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_125_2576_clock, %delay_fixed_32_0_1_125_2576_reset, %delay_fixed_32_0_1_125_2576_in,  %delay_fixed_32_0_1_125_2576_out = firrtl.instance delay_fixed_32_0_1_125_2576 @delay_fixed_32_0_1_125(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_692_2577_clock, %delay_fixed_32_0_1_692_2577_reset, %delay_fixed_32_0_1_692_2577_in,  %delay_fixed_32_0_1_692_2577_out = firrtl.instance delay_fixed_32_0_1_692_2577 @delay_fixed_32_0_1_692(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_24_2578_clock, %delay_fixed_32_0_1_24_2578_reset, %delay_fixed_32_0_1_24_2578_in,  %delay_fixed_32_0_1_24_2578_out = firrtl.instance delay_fixed_32_0_1_24_2578 @delay_fixed_32_0_1_24(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_60_2579_clock, %delay_fixed_32_0_1_60_2579_reset, %delay_fixed_32_0_1_60_2579_in,  %delay_fixed_32_0_1_60_2579_out = firrtl.instance delay_fixed_32_0_1_60_2579 @delay_fixed_32_0_1_60(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_689_2580_clock, %delay_fixed_32_0_1_689_2580_reset, %delay_fixed_32_0_1_689_2580_in,  %delay_fixed_32_0_1_689_2580_out = firrtl.instance delay_fixed_32_0_1_689_2580 @delay_fixed_32_0_1_689(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_19_2581_clock, %delay_fixed_32_0_1_19_2581_reset, %delay_fixed_32_0_1_19_2581_in,  %delay_fixed_32_0_1_19_2581_out = firrtl.instance delay_fixed_32_0_1_19_2581 @delay_fixed_32_0_1_19(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1741_2582_clock, %delay_fixed_32_0_1_1741_2582_reset, %delay_fixed_32_0_1_1741_2582_in,  %delay_fixed_32_0_1_1741_2582_out = firrtl.instance delay_fixed_32_0_1_1741_2582 @delay_fixed_32_0_1_1741(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_706_2583_clock, %delay_fixed_32_0_1_706_2583_reset, %delay_fixed_32_0_1_706_2583_in,  %delay_fixed_32_0_1_706_2583_out = firrtl.instance delay_fixed_32_0_1_706_2583 @delay_fixed_32_0_1_706(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1658_2584_clock, %delay_fixed_32_0_1_1658_2584_reset, %delay_fixed_32_0_1_1658_2584_in,  %delay_fixed_32_0_1_1658_2584_out = firrtl.instance delay_fixed_32_0_1_1658_2584 @delay_fixed_32_0_1_1658(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1692_2585_clock, %delay_fixed_32_0_1_1692_2585_reset, %delay_fixed_32_0_1_1692_2585_in,  %delay_fixed_32_0_1_1692_2585_out = firrtl.instance delay_fixed_32_0_1_1692_2585 @delay_fixed_32_0_1_1692(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_744_2586_clock, %delay_fixed_32_0_1_744_2586_reset, %delay_fixed_32_0_1_744_2586_in,  %delay_fixed_32_0_1_744_2586_out = firrtl.instance delay_fixed_32_0_1_744_2586 @delay_fixed_32_0_1_744(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_13_2587_clock, %delay_fixed_32_0_1_13_2587_reset, %delay_fixed_32_0_1_13_2587_in,  %delay_fixed_32_0_1_13_2587_out = firrtl.instance delay_fixed_32_0_1_13_2587 @delay_fixed_32_0_1_13(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1666_2588_clock, %delay_fixed_32_0_1_1666_2588_reset, %delay_fixed_32_0_1_1666_2588_in,  %delay_fixed_32_0_1_1666_2588_out = firrtl.instance delay_fixed_32_0_1_1666_2588 @delay_fixed_32_0_1_1666(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_41_2589_clock, %delay_fixed_32_0_1_41_2589_reset, %delay_fixed_32_0_1_41_2589_in,  %delay_fixed_32_0_1_41_2589_out = firrtl.instance delay_fixed_32_0_1_41_2589 @delay_fixed_32_0_1_41(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1570_2590_clock, %delay_fixed_32_0_1_1570_2590_reset, %delay_fixed_32_0_1_1570_2590_in,  %delay_fixed_32_0_1_1570_2590_out = firrtl.instance delay_fixed_32_0_1_1570_2590 @delay_fixed_32_0_1_1570(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_346_2591_clock, %delay_fixed_32_0_1_346_2591_reset, %delay_fixed_32_0_1_346_2591_in,  %delay_fixed_32_0_1_346_2591_out = firrtl.instance delay_fixed_32_0_1_346_2591 @delay_fixed_32_0_1_346(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_47_2592_clock, %delay_fixed_32_0_1_47_2592_reset, %delay_fixed_32_0_1_47_2592_in,  %delay_fixed_32_0_1_47_2592_out = firrtl.instance delay_fixed_32_0_1_47_2592 @delay_fixed_32_0_1_47(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1651_2593_clock, %delay_fixed_32_0_1_1651_2593_reset, %delay_fixed_32_0_1_1651_2593_in,  %delay_fixed_32_0_1_1651_2593_out = firrtl.instance delay_fixed_32_0_1_1651_2593 @delay_fixed_32_0_1_1651(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1604_2594_clock, %delay_fixed_32_0_1_1604_2594_reset, %delay_fixed_32_0_1_1604_2594_in,  %delay_fixed_32_0_1_1604_2594_out = firrtl.instance delay_fixed_32_0_1_1604_2594 @delay_fixed_32_0_1_1604(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_825_2595_clock, %delay_fixed_32_0_1_825_2595_reset, %delay_fixed_32_0_1_825_2595_in,  %delay_fixed_32_0_1_825_2595_out = firrtl.instance delay_fixed_32_0_1_825_2595 @delay_fixed_32_0_1_825(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_62_2596_clock, %delay_fixed_32_0_1_62_2596_reset, %delay_fixed_32_0_1_62_2596_in,  %delay_fixed_32_0_1_62_2596_out = firrtl.instance delay_fixed_32_0_1_62_2596 @delay_fixed_32_0_1_62(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1702_2597_clock, %delay_fixed_32_0_1_1702_2597_reset, %delay_fixed_32_0_1_1702_2597_in,  %delay_fixed_32_0_1_1702_2597_out = firrtl.instance delay_fixed_32_0_1_1702_2597 @delay_fixed_32_0_1_1702(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_190_2598_clock, %delay_fixed_32_0_1_190_2598_reset, %delay_fixed_32_0_1_190_2598_in,  %delay_fixed_32_0_1_190_2598_out = firrtl.instance delay_fixed_32_0_1_190_2598 @delay_fixed_32_0_1_190(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1609_2599_clock, %delay_fixed_32_0_1_1609_2599_reset, %delay_fixed_32_0_1_1609_2599_in,  %delay_fixed_32_0_1_1609_2599_out = firrtl.instance delay_fixed_32_0_1_1609_2599 @delay_fixed_32_0_1_1609(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_29_2600_clock, %delay_fixed_32_0_1_29_2600_reset, %delay_fixed_32_0_1_29_2600_in,  %delay_fixed_32_0_1_29_2600_out = firrtl.instance delay_fixed_32_0_1_29_2600 @delay_fixed_32_0_1_29(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1672_2601_clock, %delay_fixed_32_0_1_1672_2601_reset, %delay_fixed_32_0_1_1672_2601_in,  %delay_fixed_32_0_1_1672_2601_out = firrtl.instance delay_fixed_32_0_1_1672_2601 @delay_fixed_32_0_1_1672(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_53_2602_clock, %delay_fixed_1_0_0_53_2602_reset, %delay_fixed_1_0_0_53_2602_in,  %delay_fixed_1_0_0_53_2602_out = firrtl.instance delay_fixed_1_0_0_53_2602 @delay_fixed_1_0_0_53(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1963_2603_clock, %delay_fixed_32_0_1_1963_2603_reset, %delay_fixed_32_0_1_1963_2603_in,  %delay_fixed_32_0_1_1963_2603_out = firrtl.instance delay_fixed_32_0_1_1963_2603 @delay_fixed_32_0_1_1963(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1643_2604_clock, %delay_fixed_32_0_1_1643_2604_reset, %delay_fixed_32_0_1_1643_2604_in,  %delay_fixed_32_0_1_1643_2604_out = firrtl.instance delay_fixed_32_0_1_1643_2604 @delay_fixed_32_0_1_1643(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1881_2605_clock, %delay_fixed_32_0_1_1881_2605_reset, %delay_fixed_32_0_1_1881_2605_in,  %delay_fixed_32_0_1_1881_2605_out = firrtl.instance delay_fixed_32_0_1_1881_2605 @delay_fixed_32_0_1_1881(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_41_2606_clock, %delay_fixed_32_0_1_41_2606_reset, %delay_fixed_32_0_1_41_2606_in,  %delay_fixed_32_0_1_41_2606_out = firrtl.instance delay_fixed_32_0_1_41_2606 @delay_fixed_32_0_1_41(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1956_2607_clock, %delay_fixed_32_0_1_1956_2607_reset, %delay_fixed_32_0_1_1956_2607_in,  %delay_fixed_32_0_1_1956_2607_out = firrtl.instance delay_fixed_32_0_1_1956_2607 @delay_fixed_32_0_1_1956(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1915_2608_clock, %delay_fixed_32_0_1_1915_2608_reset, %delay_fixed_32_0_1_1915_2608_in,  %delay_fixed_32_0_1_1915_2608_out = firrtl.instance delay_fixed_32_0_1_1915_2608 @delay_fixed_32_0_1_1915(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_342_2609_clock, %delay_fixed_32_0_1_342_2609_reset, %delay_fixed_32_0_1_342_2609_in,  %delay_fixed_32_0_1_342_2609_out = firrtl.instance delay_fixed_32_0_1_342_2609 @delay_fixed_32_0_1_342(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_460_2610_clock, %delay_fixed_32_0_1_460_2610_reset, %delay_fixed_32_0_1_460_2610_in,  %delay_fixed_32_0_1_460_2610_out = firrtl.instance delay_fixed_32_0_1_460_2610 @delay_fixed_32_0_1_460(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_52_2611_clock, %delay_fixed_1_0_0_52_2611_reset, %delay_fixed_1_0_0_52_2611_in,  %delay_fixed_1_0_0_52_2611_out = firrtl.instance delay_fixed_1_0_0_52_2611 @delay_fixed_1_0_0_52(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1575_2612_clock, %delay_fixed_32_0_1_1575_2612_reset, %delay_fixed_32_0_1_1575_2612_in,  %delay_fixed_32_0_1_1575_2612_out = firrtl.instance delay_fixed_32_0_1_1575_2612 @delay_fixed_32_0_1_1575(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_33_2613_clock, %delay_fixed_32_0_1_33_2613_reset, %delay_fixed_32_0_1_33_2613_in,  %delay_fixed_32_0_1_33_2613_out = firrtl.instance delay_fixed_32_0_1_33_2613 @delay_fixed_32_0_1_33(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1758_2614_clock, %delay_fixed_32_0_1_1758_2614_reset, %delay_fixed_32_0_1_1758_2614_in,  %delay_fixed_32_0_1_1758_2614_out = firrtl.instance delay_fixed_32_0_1_1758_2614 @delay_fixed_32_0_1_1758(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1454_2615_clock, %delay_fixed_32_0_1_1454_2615_reset, %delay_fixed_32_0_1_1454_2615_in,  %delay_fixed_32_0_1_1454_2615_out = firrtl.instance delay_fixed_32_0_1_1454_2615 @delay_fixed_32_0_1_1454(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1702_2616_clock, %delay_fixed_32_0_1_1702_2616_reset, %delay_fixed_32_0_1_1702_2616_in,  %delay_fixed_32_0_1_1702_2616_out = firrtl.instance delay_fixed_32_0_1_1702_2616 @delay_fixed_32_0_1_1702(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_85_2617_clock, %delay_fixed_32_0_1_85_2617_reset, %delay_fixed_32_0_1_85_2617_in,  %delay_fixed_32_0_1_85_2617_out = firrtl.instance delay_fixed_32_0_1_85_2617 @delay_fixed_32_0_1_85(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_40_2618_clock, %delay_fixed_32_0_1_40_2618_reset, %delay_fixed_32_0_1_40_2618_in,  %delay_fixed_32_0_1_40_2618_out = firrtl.instance delay_fixed_32_0_1_40_2618 @delay_fixed_32_0_1_40(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1528_2619_clock, %delay_fixed_32_0_1_1528_2619_reset, %delay_fixed_32_0_1_1528_2619_in,  %delay_fixed_32_0_1_1528_2619_out = firrtl.instance delay_fixed_32_0_1_1528_2619 @delay_fixed_32_0_1_1528(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_22_2620_clock, %delay_fixed_32_0_1_22_2620_reset, %delay_fixed_32_0_1_22_2620_in,  %delay_fixed_32_0_1_22_2620_out = firrtl.instance delay_fixed_32_0_1_22_2620 @delay_fixed_32_0_1_22(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1758_2621_clock, %delay_fixed_32_0_1_1758_2621_reset, %delay_fixed_32_0_1_1758_2621_in,  %delay_fixed_32_0_1_1758_2621_out = firrtl.instance delay_fixed_32_0_1_1758_2621 @delay_fixed_32_0_1_1758(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1488_2622_clock, %delay_fixed_32_0_1_1488_2622_reset, %delay_fixed_32_0_1_1488_2622_in,  %delay_fixed_32_0_1_1488_2622_out = firrtl.instance delay_fixed_32_0_1_1488_2622 @delay_fixed_32_0_1_1488(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1736_2623_clock, %delay_fixed_32_0_1_1736_2623_reset, %delay_fixed_32_0_1_1736_2623_in,  %delay_fixed_32_0_1_1736_2623_out = firrtl.instance delay_fixed_32_0_1_1736_2623 @delay_fixed_32_0_1_1736(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_149_2624_clock, %delay_fixed_32_0_1_149_2624_reset, %delay_fixed_32_0_1_149_2624_in,  %delay_fixed_32_0_1_149_2624_out = firrtl.instance delay_fixed_32_0_1_149_2624 @delay_fixed_32_0_1_149(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_39_2625_clock, %delay_fixed_32_0_1_39_2625_reset, %delay_fixed_32_0_1_39_2625_in,  %delay_fixed_32_0_1_39_2625_out = firrtl.instance delay_fixed_32_0_1_39_2625 @delay_fixed_32_0_1_39(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_342_2626_clock, %delay_fixed_32_0_1_342_2626_reset, %delay_fixed_32_0_1_342_2626_in,  %delay_fixed_32_0_1_342_2626_out = firrtl.instance delay_fixed_32_0_1_342_2626 @delay_fixed_32_0_1_342(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_151_2627_clock, %delay_fixed_32_0_1_151_2627_reset, %delay_fixed_32_0_1_151_2627_in,  %delay_fixed_32_0_1_151_2627_out = firrtl.instance delay_fixed_32_0_1_151_2627 @delay_fixed_32_0_1_151(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_11_2628_clock, %delay_fixed_32_0_1_11_2628_reset, %delay_fixed_32_0_1_11_2628_in,  %delay_fixed_32_0_1_11_2628_out = firrtl.instance delay_fixed_32_0_1_11_2628 @delay_fixed_32_0_1_11(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1575_2629_clock, %delay_fixed_32_0_1_1575_2629_reset, %delay_fixed_32_0_1_1575_2629_in,  %delay_fixed_32_0_1_1575_2629_out = firrtl.instance delay_fixed_32_0_1_1575_2629 @delay_fixed_32_0_1_1575(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1511_2630_clock, %delay_fixed_32_0_1_1511_2630_reset, %delay_fixed_32_0_1_1511_2630_in,  %delay_fixed_32_0_1_1511_2630_out = firrtl.instance delay_fixed_32_0_1_1511_2630 @delay_fixed_32_0_1_1511(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1379_2631_clock, %delay_fixed_32_0_1_1379_2631_reset, %delay_fixed_32_0_1_1379_2631_in,  %delay_fixed_32_0_1_1379_2631_out = firrtl.instance delay_fixed_32_0_1_1379_2631 @delay_fixed_32_0_1_1379(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_22_2632_clock, %delay_fixed_32_0_1_22_2632_reset, %delay_fixed_32_0_1_22_2632_in,  %delay_fixed_32_0_1_22_2632_out = firrtl.instance delay_fixed_32_0_1_22_2632 @delay_fixed_32_0_1_22(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1277_2633_clock, %delay_fixed_32_0_1_1277_2633_reset, %delay_fixed_32_0_1_1277_2633_in,  %delay_fixed_32_0_1_1277_2633_out = firrtl.instance delay_fixed_32_0_1_1277_2633 @delay_fixed_32_0_1_1277(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_24_2634_clock, %delay_fixed_32_0_1_24_2634_reset, %delay_fixed_32_0_1_24_2634_in,  %delay_fixed_32_0_1_24_2634_out = firrtl.instance delay_fixed_32_0_1_24_2634 @delay_fixed_32_0_1_24(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_22_2635_clock, %delay_fixed_32_0_1_22_2635_reset, %delay_fixed_32_0_1_22_2635_in,  %delay_fixed_32_0_1_22_2635_out = firrtl.instance delay_fixed_32_0_1_22_2635 @delay_fixed_32_0_1_22(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1362_2636_clock, %delay_fixed_32_0_1_1362_2636_reset, %delay_fixed_32_0_1_1362_2636_in,  %delay_fixed_32_0_1_1362_2636_out = firrtl.instance delay_fixed_32_0_1_1362_2636 @delay_fixed_32_0_1_1362(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1238_2637_clock, %delay_fixed_32_0_1_1238_2637_reset, %delay_fixed_32_0_1_1238_2637_in,  %delay_fixed_32_0_1_1238_2637_out = firrtl.instance delay_fixed_32_0_1_1238_2637 @delay_fixed_32_0_1_1238(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_24_2638_clock, %delay_fixed_32_0_1_24_2638_reset, %delay_fixed_32_0_1_24_2638_in,  %delay_fixed_32_0_1_24_2638_out = firrtl.instance delay_fixed_32_0_1_24_2638 @delay_fixed_32_0_1_24(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_151_2639_clock, %delay_fixed_32_0_1_151_2639_reset, %delay_fixed_32_0_1_151_2639_in,  %delay_fixed_32_0_1_151_2639_out = firrtl.instance delay_fixed_32_0_1_151_2639 @delay_fixed_32_0_1_151(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_121_2640_clock, %delay_fixed_32_0_1_121_2640_reset, %delay_fixed_32_0_1_121_2640_in,  %delay_fixed_32_0_1_121_2640_out = firrtl.instance delay_fixed_32_0_1_121_2640 @delay_fixed_32_0_1_121(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_121_2641_clock, %delay_fixed_32_0_1_121_2641_reset, %delay_fixed_32_0_1_121_2641_in,  %delay_fixed_32_0_1_121_2641_out = firrtl.instance delay_fixed_32_0_1_121_2641 @delay_fixed_32_0_1_121(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_235_2642_clock, %delay_fixed_32_0_1_235_2642_reset, %delay_fixed_32_0_1_235_2642_in,  %delay_fixed_32_0_1_235_2642_out = firrtl.instance delay_fixed_32_0_1_235_2642 @delay_fixed_32_0_1_235(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_149_2643_clock, %delay_fixed_32_0_1_149_2643_reset, %delay_fixed_32_0_1_149_2643_in,  %delay_fixed_32_0_1_149_2643_out = firrtl.instance delay_fixed_32_0_1_149_2643 @delay_fixed_32_0_1_149(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_235_2644_clock, %delay_fixed_32_0_1_235_2644_reset, %delay_fixed_32_0_1_235_2644_in,  %delay_fixed_32_0_1_235_2644_out = firrtl.instance delay_fixed_32_0_1_235_2644 @delay_fixed_32_0_1_235(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_75_2645_clock, %delay_fixed_32_0_1_75_2645_reset, %delay_fixed_32_0_1_75_2645_in,  %delay_fixed_32_0_1_75_2645_out = firrtl.instance delay_fixed_32_0_1_75_2645 @delay_fixed_32_0_1_75(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_75_2646_clock, %delay_fixed_32_0_1_75_2646_reset, %delay_fixed_32_0_1_75_2646_in,  %delay_fixed_32_0_1_75_2646_out = firrtl.instance delay_fixed_32_0_1_75_2646 @delay_fixed_32_0_1_75(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_26_2647_clock, %delay_fixed_32_0_1_26_2647_reset, %delay_fixed_32_0_1_26_2647_in,  %delay_fixed_32_0_1_26_2647_out = firrtl.instance delay_fixed_32_0_1_26_2647 @delay_fixed_32_0_1_26(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1571_2648_clock, %delay_fixed_32_0_1_1571_2648_reset, %delay_fixed_32_0_1_1571_2648_in,  %delay_fixed_32_0_1_1571_2648_out = firrtl.instance delay_fixed_32_0_1_1571_2648 @delay_fixed_32_0_1_1571(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_85_2649_clock, %delay_fixed_32_0_1_85_2649_reset, %delay_fixed_32_0_1_85_2649_in,  %delay_fixed_32_0_1_85_2649_out = firrtl.instance delay_fixed_32_0_1_85_2649 @delay_fixed_32_0_1_85(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1545_2650_clock, %delay_fixed_32_0_1_1545_2650_reset, %delay_fixed_32_0_1_1545_2650_in,  %delay_fixed_32_0_1_1545_2650_out = firrtl.instance delay_fixed_32_0_1_1545_2650 @delay_fixed_32_0_1_1545(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_3_2651_clock, %delay_fixed_32_0_1_3_2651_reset, %delay_fixed_32_0_1_3_2651_in,  %delay_fixed_32_0_1_3_2651_out = firrtl.instance delay_fixed_32_0_1_3_2651 @delay_fixed_32_0_1_3(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_3_2652_clock, %delay_fixed_32_0_1_3_2652_reset, %delay_fixed_32_0_1_3_2652_in,  %delay_fixed_32_0_1_3_2652_out = firrtl.instance delay_fixed_32_0_1_3_2652 @delay_fixed_32_0_1_3(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_127_2653_clock, %delay_fixed_32_0_1_127_2653_reset, %delay_fixed_32_0_1_127_2653_in,  %delay_fixed_32_0_1_127_2653_out = firrtl.instance delay_fixed_32_0_1_127_2653 @delay_fixed_32_0_1_127(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_622_2654_clock, %delay_fixed_32_0_1_622_2654_reset, %delay_fixed_32_0_1_622_2654_in,  %delay_fixed_32_0_1_622_2654_out = firrtl.instance delay_fixed_32_0_1_622_2654 @delay_fixed_32_0_1_622(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_473_2655_clock, %delay_fixed_32_0_1_473_2655_reset, %delay_fixed_32_0_1_473_2655_in,  %delay_fixed_32_0_1_473_2655_out = firrtl.instance delay_fixed_32_0_1_473_2655 @delay_fixed_32_0_1_473(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_108_2656_clock, %delay_fixed_1_0_0_108_2656_reset, %delay_fixed_1_0_0_108_2656_in,  %delay_fixed_1_0_0_108_2656_out = firrtl.instance delay_fixed_1_0_0_108_2656 @delay_fixed_1_0_0_108(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1550_2657_clock, %delay_fixed_32_0_1_1550_2657_reset, %delay_fixed_32_0_1_1550_2657_in,  %delay_fixed_32_0_1_1550_2657_out = firrtl.instance delay_fixed_32_0_1_1550_2657 @delay_fixed_32_0_1_1550(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_12_2658_clock, %delay_fixed_32_0_1_12_2658_reset, %delay_fixed_32_0_1_12_2658_in,  %delay_fixed_32_0_1_12_2658_out = firrtl.instance delay_fixed_32_0_1_12_2658 @delay_fixed_32_0_1_12(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1399_2659_clock, %delay_fixed_32_0_1_1399_2659_reset, %delay_fixed_32_0_1_1399_2659_in,  %delay_fixed_32_0_1_1399_2659_out = firrtl.instance delay_fixed_32_0_1_1399_2659 @delay_fixed_32_0_1_1399(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_174_2660_clock, %delay_fixed_32_0_1_174_2660_reset, %delay_fixed_32_0_1_174_2660_in,  %delay_fixed_32_0_1_174_2660_out = firrtl.instance delay_fixed_32_0_1_174_2660 @delay_fixed_32_0_1_174(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_96_2661_clock, %delay_fixed_32_0_1_96_2661_reset, %delay_fixed_32_0_1_96_2661_in,  %delay_fixed_32_0_1_96_2661_out = firrtl.instance delay_fixed_32_0_1_96_2661 @delay_fixed_32_0_1_96(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1529_2662_clock, %delay_fixed_32_0_1_1529_2662_reset, %delay_fixed_32_0_1_1529_2662_in,  %delay_fixed_32_0_1_1529_2662_out = firrtl.instance delay_fixed_32_0_1_1529_2662 @delay_fixed_32_0_1_1529(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_552_2663_clock, %delay_fixed_32_0_1_552_2663_reset, %delay_fixed_32_0_1_552_2663_in,  %delay_fixed_32_0_1_552_2663_out = firrtl.instance delay_fixed_32_0_1_552_2663 @delay_fixed_32_0_1_552(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_732_2664_clock, %delay_fixed_32_0_1_732_2664_reset, %delay_fixed_32_0_1_732_2664_in,  %delay_fixed_32_0_1_732_2664_out = firrtl.instance delay_fixed_32_0_1_732_2664 @delay_fixed_32_0_1_732(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1433_2665_clock, %delay_fixed_32_0_1_1433_2665_reset, %delay_fixed_32_0_1_1433_2665_in,  %delay_fixed_32_0_1_1433_2665_out = firrtl.instance delay_fixed_32_0_1_1433_2665 @delay_fixed_32_0_1_1433(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_472_2666_clock, %delay_fixed_32_0_1_472_2666_reset, %delay_fixed_32_0_1_472_2666_in,  %delay_fixed_32_0_1_472_2666_out = firrtl.instance delay_fixed_32_0_1_472_2666 @delay_fixed_32_0_1_472(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_12_2667_clock, %delay_fixed_32_0_1_12_2667_reset, %delay_fixed_32_0_1_12_2667_in,  %delay_fixed_32_0_1_12_2667_out = firrtl.instance delay_fixed_32_0_1_12_2667 @delay_fixed_32_0_1_12(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_195_2668_clock, %delay_fixed_32_0_1_195_2668_reset, %delay_fixed_32_0_1_195_2668_in,  %delay_fixed_32_0_1_195_2668_out = firrtl.instance delay_fixed_32_0_1_195_2668 @delay_fixed_32_0_1_195(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_127_2669_clock, %delay_fixed_32_0_1_127_2669_reset, %delay_fixed_32_0_1_127_2669_in,  %delay_fixed_32_0_1_127_2669_out = firrtl.instance delay_fixed_32_0_1_127_2669 @delay_fixed_32_0_1_127(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_673_2670_clock, %delay_fixed_32_0_1_673_2670_reset, %delay_fixed_32_0_1_673_2670_in,  %delay_fixed_32_0_1_673_2670_out = firrtl.instance delay_fixed_32_0_1_673_2670 @delay_fixed_32_0_1_673(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_50_2671_clock, %delay_fixed_32_0_1_50_2671_reset, %delay_fixed_32_0_1_50_2671_in,  %delay_fixed_32_0_1_50_2671_out = firrtl.instance delay_fixed_32_0_1_50_2671 @delay_fixed_32_0_1_50(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_658_2672_clock, %delay_fixed_32_0_1_658_2672_reset, %delay_fixed_32_0_1_658_2672_in,  %delay_fixed_32_0_1_658_2672_out = firrtl.instance delay_fixed_32_0_1_658_2672 @delay_fixed_32_0_1_658(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_50_2673_clock, %delay_fixed_32_0_1_50_2673_reset, %delay_fixed_32_0_1_50_2673_in,  %delay_fixed_32_0_1_50_2673_out = firrtl.instance delay_fixed_32_0_1_50_2673 @delay_fixed_32_0_1_50(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_769_2674_clock, %delay_fixed_32_0_1_769_2674_reset, %delay_fixed_32_0_1_769_2674_in,  %delay_fixed_32_0_1_769_2674_out = firrtl.instance delay_fixed_32_0_1_769_2674 @delay_fixed_32_0_1_769(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_3_2675_clock, %delay_fixed_32_0_1_3_2675_reset, %delay_fixed_32_0_1_3_2675_in,  %delay_fixed_32_0_1_3_2675_out = firrtl.instance delay_fixed_32_0_1_3_2675 @delay_fixed_32_0_1_3(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_27_2676_clock, %delay_fixed_1_0_0_27_2676_reset, %delay_fixed_1_0_0_27_2676_in,  %delay_fixed_1_0_0_27_2676_out = firrtl.instance delay_fixed_1_0_0_27_2676 @delay_fixed_1_0_0_27(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1781_2677_clock, %delay_fixed_32_0_1_1781_2677_reset, %delay_fixed_32_0_1_1781_2677_in,  %delay_fixed_32_0_1_1781_2677_out = firrtl.instance delay_fixed_32_0_1_1781_2677 @delay_fixed_32_0_1_1781(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1716_2678_clock, %delay_fixed_32_0_1_1716_2678_reset, %delay_fixed_32_0_1_1716_2678_in,  %delay_fixed_32_0_1_1716_2678_out = firrtl.instance delay_fixed_32_0_1_1716_2678 @delay_fixed_32_0_1_1716(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_55_2679_clock, %delay_fixed_32_0_1_55_2679_reset, %delay_fixed_32_0_1_55_2679_in,  %delay_fixed_32_0_1_55_2679_out = firrtl.instance delay_fixed_32_0_1_55_2679 @delay_fixed_32_0_1_55(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_19_2680_clock, %delay_fixed_32_0_1_19_2680_reset, %delay_fixed_32_0_1_19_2680_in,  %delay_fixed_32_0_1_19_2680_out = firrtl.instance delay_fixed_32_0_1_19_2680 @delay_fixed_32_0_1_19(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1769_2681_clock, %delay_fixed_32_0_1_1769_2681_reset, %delay_fixed_32_0_1_1769_2681_in,  %delay_fixed_32_0_1_1769_2681_out = firrtl.instance delay_fixed_32_0_1_1769_2681 @delay_fixed_32_0_1_1769(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_55_2682_clock, %delay_fixed_32_0_1_55_2682_reset, %delay_fixed_32_0_1_55_2682_in,  %delay_fixed_32_0_1_55_2682_out = firrtl.instance delay_fixed_32_0_1_55_2682 @delay_fixed_32_0_1_55(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_29_2683_clock, %delay_fixed_32_0_1_29_2683_reset, %delay_fixed_32_0_1_29_2683_in,  %delay_fixed_32_0_1_29_2683_out = firrtl.instance delay_fixed_32_0_1_29_2683 @delay_fixed_32_0_1_29(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1750_2684_clock, %delay_fixed_32_0_1_1750_2684_reset, %delay_fixed_32_0_1_1750_2684_in,  %delay_fixed_32_0_1_1750_2684_out = firrtl.instance delay_fixed_32_0_1_1750_2684 @delay_fixed_32_0_1_1750(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_29_2685_clock, %delay_fixed_32_0_1_29_2685_reset, %delay_fixed_32_0_1_29_2685_in,  %delay_fixed_32_0_1_29_2685_out = firrtl.instance delay_fixed_32_0_1_29_2685 @delay_fixed_32_0_1_29(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1_2686_clock, %delay_fixed_32_0_1_1_2686_reset, %delay_fixed_32_0_1_1_2686_in,  %delay_fixed_32_0_1_1_2686_out = firrtl.instance delay_fixed_32_0_1_1_2686 @delay_fixed_32_0_1_1(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_342_2687_clock, %delay_fixed_32_0_1_342_2687_reset, %delay_fixed_32_0_1_342_2687_in,  %delay_fixed_32_0_1_342_2687_out = firrtl.instance delay_fixed_32_0_1_342_2687 @delay_fixed_32_0_1_342(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1_2688_clock, %delay_fixed_32_0_1_1_2688_reset, %delay_fixed_32_0_1_1_2688_in,  %delay_fixed_32_0_1_1_2688_out = firrtl.instance delay_fixed_32_0_1_1_2688 @delay_fixed_32_0_1_1(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_313_2689_clock, %delay_fixed_32_0_1_313_2689_reset, %delay_fixed_32_0_1_313_2689_in,  %delay_fixed_32_0_1_313_2689_out = firrtl.instance delay_fixed_32_0_1_313_2689 @delay_fixed_32_0_1_313(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_652_2690_clock, %delay_fixed_32_0_1_652_2690_reset, %delay_fixed_32_0_1_652_2690_in,  %delay_fixed_32_0_1_652_2690_out = firrtl.instance delay_fixed_32_0_1_652_2690 @delay_fixed_32_0_1_652(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_135_2691_clock, %delay_fixed_32_0_1_135_2691_reset, %delay_fixed_32_0_1_135_2691_in,  %delay_fixed_32_0_1_135_2691_out = firrtl.instance delay_fixed_32_0_1_135_2691 @delay_fixed_32_0_1_135(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_36_2692_clock, %delay_fixed_1_0_0_36_2692_reset, %delay_fixed_1_0_0_36_2692_in,  %delay_fixed_1_0_0_36_2692_out = firrtl.instance delay_fixed_1_0_0_36_2692 @delay_fixed_1_0_0_36(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1824_2693_clock, %delay_fixed_32_0_1_1824_2693_reset, %delay_fixed_32_0_1_1824_2693_in,  %delay_fixed_32_0_1_1824_2693_out = firrtl.instance delay_fixed_32_0_1_1824_2693 @delay_fixed_32_0_1_1824(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_135_2694_clock, %delay_fixed_32_0_1_135_2694_reset, %delay_fixed_32_0_1_135_2694_in,  %delay_fixed_32_0_1_135_2694_out = firrtl.instance delay_fixed_32_0_1_135_2694 @delay_fixed_32_0_1_135(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_176_2695_clock, %delay_fixed_32_0_1_176_2695_reset, %delay_fixed_32_0_1_176_2695_in,  %delay_fixed_32_0_1_176_2695_out = firrtl.instance delay_fixed_32_0_1_176_2695 @delay_fixed_32_0_1_176(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1726_2696_clock, %delay_fixed_32_0_1_1726_2696_reset, %delay_fixed_32_0_1_1726_2696_in,  %delay_fixed_32_0_1_1726_2696_out = firrtl.instance delay_fixed_32_0_1_1726_2696 @delay_fixed_32_0_1_1726(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_27_2697_clock, %delay_fixed_32_0_1_27_2697_reset, %delay_fixed_32_0_1_27_2697_in,  %delay_fixed_32_0_1_27_2697_out = firrtl.instance delay_fixed_32_0_1_27_2697 @delay_fixed_32_0_1_27(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1787_2698_clock, %delay_fixed_32_0_1_1787_2698_reset, %delay_fixed_32_0_1_1787_2698_in,  %delay_fixed_32_0_1_1787_2698_out = firrtl.instance delay_fixed_32_0_1_1787_2698 @delay_fixed_32_0_1_1787(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_725_2699_clock, %delay_fixed_32_0_1_725_2699_reset, %delay_fixed_32_0_1_725_2699_in,  %delay_fixed_32_0_1_725_2699_out = firrtl.instance delay_fixed_32_0_1_725_2699 @delay_fixed_32_0_1_725(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1760_2700_clock, %delay_fixed_32_0_1_1760_2700_reset, %delay_fixed_32_0_1_1760_2700_in,  %delay_fixed_32_0_1_1760_2700_out = firrtl.instance delay_fixed_32_0_1_1760_2700 @delay_fixed_32_0_1_1760(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_198_2701_clock, %delay_fixed_32_0_1_198_2701_reset, %delay_fixed_32_0_1_198_2701_in,  %delay_fixed_32_0_1_198_2701_out = firrtl.instance delay_fixed_32_0_1_198_2701 @delay_fixed_32_0_1_198(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_742_2702_clock, %delay_fixed_32_0_1_742_2702_reset, %delay_fixed_32_0_1_742_2702_in,  %delay_fixed_32_0_1_742_2702_out = firrtl.instance delay_fixed_32_0_1_742_2702 @delay_fixed_32_0_1_742(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_74_2703_clock, %delay_fixed_32_0_1_74_2703_reset, %delay_fixed_32_0_1_74_2703_in,  %delay_fixed_32_0_1_74_2703_out = firrtl.instance delay_fixed_32_0_1_74_2703 @delay_fixed_32_0_1_74(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_808_2704_clock, %delay_fixed_32_0_1_808_2704_reset, %delay_fixed_32_0_1_808_2704_in,  %delay_fixed_32_0_1_808_2704_out = firrtl.instance delay_fixed_32_0_1_808_2704 @delay_fixed_32_0_1_808(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_141_2705_clock, %delay_fixed_32_0_1_141_2705_reset, %delay_fixed_32_0_1_141_2705_in,  %delay_fixed_32_0_1_141_2705_out = firrtl.instance delay_fixed_32_0_1_141_2705 @delay_fixed_32_0_1_141(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_131_2706_clock, %delay_fixed_32_0_1_131_2706_reset, %delay_fixed_32_0_1_131_2706_in,  %delay_fixed_32_0_1_131_2706_out = firrtl.instance delay_fixed_32_0_1_131_2706 @delay_fixed_32_0_1_131(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_460_2707_clock, %delay_fixed_32_0_1_460_2707_reset, %delay_fixed_32_0_1_460_2707_in,  %delay_fixed_32_0_1_460_2707_out = firrtl.instance delay_fixed_32_0_1_460_2707 @delay_fixed_32_0_1_460(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_98_2708_clock, %delay_fixed_32_0_1_98_2708_reset, %delay_fixed_32_0_1_98_2708_in,  %delay_fixed_32_0_1_98_2708_out = firrtl.instance delay_fixed_32_0_1_98_2708 @delay_fixed_32_0_1_98(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_155_2709_clock, %delay_fixed_32_0_1_155_2709_reset, %delay_fixed_32_0_1_155_2709_in,  %delay_fixed_32_0_1_155_2709_out = firrtl.instance delay_fixed_32_0_1_155_2709 @delay_fixed_32_0_1_155(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_80_2710_clock, %delay_fixed_32_0_1_80_2710_reset, %delay_fixed_32_0_1_80_2710_in,  %delay_fixed_32_0_1_80_2710_out = firrtl.instance delay_fixed_32_0_1_80_2710 @delay_fixed_32_0_1_80(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_119_2711_clock, %delay_fixed_32_0_1_119_2711_reset, %delay_fixed_32_0_1_119_2711_in,  %delay_fixed_32_0_1_119_2711_out = firrtl.instance delay_fixed_32_0_1_119_2711 @delay_fixed_32_0_1_119(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_53_2712_clock, %delay_fixed_32_0_1_53_2712_reset, %delay_fixed_32_0_1_53_2712_in,  %delay_fixed_32_0_1_53_2712_out = firrtl.instance delay_fixed_32_0_1_53_2712 @delay_fixed_32_0_1_53(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1623_2713_clock, %delay_fixed_32_0_1_1623_2713_reset, %delay_fixed_32_0_1_1623_2713_in,  %delay_fixed_32_0_1_1623_2713_out = firrtl.instance delay_fixed_32_0_1_1623_2713 @delay_fixed_32_0_1_1623(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_779_2714_clock, %delay_fixed_32_0_1_779_2714_reset, %delay_fixed_32_0_1_779_2714_in,  %delay_fixed_32_0_1_779_2714_out = firrtl.instance delay_fixed_32_0_1_779_2714 @delay_fixed_32_0_1_779(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1526_2715_clock, %delay_fixed_32_0_1_1526_2715_reset, %delay_fixed_32_0_1_1526_2715_in,  %delay_fixed_32_0_1_1526_2715_out = firrtl.instance delay_fixed_32_0_1_1526_2715 @delay_fixed_32_0_1_1526(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_3_2716_clock, %delay_fixed_32_0_1_3_2716_reset, %delay_fixed_32_0_1_3_2716_in,  %delay_fixed_32_0_1_3_2716_out = firrtl.instance delay_fixed_32_0_1_3_2716 @delay_fixed_32_0_1_3(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_243_2717_clock, %delay_fixed_32_0_1_243_2717_reset, %delay_fixed_32_0_1_243_2717_in,  %delay_fixed_32_0_1_243_2717_out = firrtl.instance delay_fixed_32_0_1_243_2717 @delay_fixed_32_0_1_243(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_40_2718_clock, %delay_fixed_32_0_1_40_2718_reset, %delay_fixed_32_0_1_40_2718_in,  %delay_fixed_32_0_1_40_2718_out = firrtl.instance delay_fixed_32_0_1_40_2718 @delay_fixed_32_0_1_40(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1600_2719_clock, %delay_fixed_32_0_1_1600_2719_reset, %delay_fixed_32_0_1_1600_2719_in,  %delay_fixed_32_0_1_1600_2719_out = firrtl.instance delay_fixed_32_0_1_1600_2719 @delay_fixed_32_0_1_1600(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_3_2720_clock, %delay_fixed_32_0_1_3_2720_reset, %delay_fixed_32_0_1_3_2720_in,  %delay_fixed_32_0_1_3_2720_out = firrtl.instance delay_fixed_32_0_1_3_2720 @delay_fixed_32_0_1_3(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1560_2721_clock, %delay_fixed_32_0_1_1560_2721_reset, %delay_fixed_32_0_1_1560_2721_in,  %delay_fixed_32_0_1_1560_2721_out = firrtl.instance delay_fixed_32_0_1_1560_2721 @delay_fixed_32_0_1_1560(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_647_2722_clock, %delay_fixed_32_0_1_647_2722_reset, %delay_fixed_32_0_1_647_2722_in,  %delay_fixed_32_0_1_647_2722_out = firrtl.instance delay_fixed_32_0_1_647_2722 @delay_fixed_32_0_1_647(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_805_2723_clock, %delay_fixed_32_0_1_805_2723_reset, %delay_fixed_32_0_1_805_2723_in,  %delay_fixed_32_0_1_805_2723_out = firrtl.instance delay_fixed_32_0_1_805_2723 @delay_fixed_32_0_1_805(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_17_2724_clock, %delay_fixed_32_0_1_17_2724_reset, %delay_fixed_32_0_1_17_2724_in,  %delay_fixed_32_0_1_17_2724_out = firrtl.instance delay_fixed_32_0_1_17_2724 @delay_fixed_32_0_1_17(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_813_2725_clock, %delay_fixed_32_0_1_813_2725_reset, %delay_fixed_32_0_1_813_2725_in,  %delay_fixed_32_0_1_813_2725_out = firrtl.instance delay_fixed_32_0_1_813_2725 @delay_fixed_32_0_1_813(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_119_2726_clock, %delay_fixed_32_0_1_119_2726_reset, %delay_fixed_32_0_1_119_2726_in,  %delay_fixed_32_0_1_119_2726_out = firrtl.instance delay_fixed_32_0_1_119_2726 @delay_fixed_32_0_1_119(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_88_2727_clock, %delay_fixed_32_0_1_88_2727_reset, %delay_fixed_32_0_1_88_2727_in,  %delay_fixed_32_0_1_88_2727_out = firrtl.instance delay_fixed_32_0_1_88_2727 @delay_fixed_32_0_1_88(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_131_2728_clock, %delay_fixed_32_0_1_131_2728_reset, %delay_fixed_32_0_1_131_2728_in,  %delay_fixed_32_0_1_131_2728_out = firrtl.instance delay_fixed_32_0_1_131_2728 @delay_fixed_32_0_1_131(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_21_2729_clock, %delay_fixed_32_0_1_21_2729_reset, %delay_fixed_32_0_1_21_2729_in,  %delay_fixed_32_0_1_21_2729_out = firrtl.instance delay_fixed_32_0_1_21_2729 @delay_fixed_32_0_1_21(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_765_2730_clock, %delay_fixed_32_0_1_765_2730_reset, %delay_fixed_32_0_1_765_2730_in,  %delay_fixed_32_0_1_765_2730_out = firrtl.instance delay_fixed_32_0_1_765_2730 @delay_fixed_32_0_1_765(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_124_2731_clock, %delay_fixed_32_0_1_124_2731_reset, %delay_fixed_32_0_1_124_2731_in,  %delay_fixed_32_0_1_124_2731_out = firrtl.instance delay_fixed_32_0_1_124_2731 @delay_fixed_32_0_1_124(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_82_2732_clock, %delay_fixed_32_0_1_82_2732_reset, %delay_fixed_32_0_1_82_2732_in,  %delay_fixed_32_0_1_82_2732_out = firrtl.instance delay_fixed_32_0_1_82_2732 @delay_fixed_32_0_1_82(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_122_2733_clock, %delay_fixed_32_0_1_122_2733_reset, %delay_fixed_32_0_1_122_2733_in,  %delay_fixed_32_0_1_122_2733_out = firrtl.instance delay_fixed_32_0_1_122_2733 @delay_fixed_32_0_1_122(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_53_2734_clock, %delay_fixed_32_0_1_53_2734_reset, %delay_fixed_32_0_1_53_2734_in,  %delay_fixed_32_0_1_53_2734_out = firrtl.instance delay_fixed_32_0_1_53_2734 @delay_fixed_32_0_1_53(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_88_2735_clock, %delay_fixed_32_0_1_88_2735_reset, %delay_fixed_32_0_1_88_2735_in,  %delay_fixed_32_0_1_88_2735_out = firrtl.instance delay_fixed_32_0_1_88_2735 @delay_fixed_32_0_1_88(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_4_2736_clock, %delay_fixed_32_0_1_4_2736_reset, %delay_fixed_32_0_1_4_2736_in,  %delay_fixed_32_0_1_4_2736_out = firrtl.instance delay_fixed_32_0_1_4_2736 @delay_fixed_32_0_1_4(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_75_2737_clock, %delay_fixed_32_0_1_75_2737_reset, %delay_fixed_32_0_1_75_2737_in,  %delay_fixed_32_0_1_75_2737_out = firrtl.instance delay_fixed_32_0_1_75_2737 @delay_fixed_32_0_1_75(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_13_2738_clock, %delay_fixed_32_0_1_13_2738_reset, %delay_fixed_32_0_1_13_2738_in,  %delay_fixed_32_0_1_13_2738_out = firrtl.instance delay_fixed_32_0_1_13_2738 @delay_fixed_32_0_1_13(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_32_2739_clock, %delay_fixed_1_0_0_32_2739_reset, %delay_fixed_1_0_0_32_2739_in,  %delay_fixed_1_0_0_32_2739_out = firrtl.instance delay_fixed_1_0_0_32_2739 @delay_fixed_1_0_0_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1597_2740_clock, %delay_fixed_32_0_1_1597_2740_reset, %delay_fixed_32_0_1_1597_2740_in,  %delay_fixed_32_0_1_1597_2740_out = firrtl.instance delay_fixed_32_0_1_1597_2740 @delay_fixed_32_0_1_1597(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1549_2741_clock, %delay_fixed_32_0_1_1549_2741_reset, %delay_fixed_32_0_1_1549_2741_in,  %delay_fixed_32_0_1_1549_2741_out = firrtl.instance delay_fixed_32_0_1_1549_2741 @delay_fixed_32_0_1_1549(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_134_2742_clock, %delay_fixed_32_0_1_134_2742_reset, %delay_fixed_32_0_1_134_2742_in,  %delay_fixed_32_0_1_134_2742_out = firrtl.instance delay_fixed_32_0_1_134_2742 @delay_fixed_32_0_1_134(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_41_2743_clock, %delay_fixed_32_0_1_41_2743_reset, %delay_fixed_32_0_1_41_2743_in,  %delay_fixed_32_0_1_41_2743_out = firrtl.instance delay_fixed_32_0_1_41_2743 @delay_fixed_32_0_1_41(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1624_2744_clock, %delay_fixed_32_0_1_1624_2744_reset, %delay_fixed_32_0_1_1624_2744_in,  %delay_fixed_32_0_1_1624_2744_out = firrtl.instance delay_fixed_32_0_1_1624_2744 @delay_fixed_32_0_1_1624(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1583_2745_clock, %delay_fixed_32_0_1_1583_2745_reset, %delay_fixed_32_0_1_1583_2745_in,  %delay_fixed_32_0_1_1583_2745_out = firrtl.instance delay_fixed_32_0_1_1583_2745 @delay_fixed_32_0_1_1583(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_158_2746_clock, %delay_fixed_32_0_1_158_2746_reset, %delay_fixed_32_0_1_158_2746_in,  %delay_fixed_32_0_1_158_2746_out = firrtl.instance delay_fixed_32_0_1_158_2746 @delay_fixed_32_0_1_158(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_8_2747_clock, %delay_fixed_1_0_0_8_2747_reset, %delay_fixed_1_0_0_8_2747_in,  %delay_fixed_1_0_0_8_2747_out = firrtl.instance delay_fixed_1_0_0_8_2747 @delay_fixed_1_0_0_8(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1899_2748_clock, %delay_fixed_32_0_1_1899_2748_reset, %delay_fixed_32_0_1_1899_2748_in,  %delay_fixed_32_0_1_1899_2748_out = firrtl.instance delay_fixed_32_0_1_1899_2748 @delay_fixed_32_0_1_1899(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1813_2749_clock, %delay_fixed_32_0_1_1813_2749_reset, %delay_fixed_32_0_1_1813_2749_in,  %delay_fixed_32_0_1_1813_2749_out = firrtl.instance delay_fixed_32_0_1_1813_2749 @delay_fixed_32_0_1_1813(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_35_2750_clock, %delay_fixed_32_0_1_35_2750_reset, %delay_fixed_32_0_1_35_2750_in,  %delay_fixed_32_0_1_35_2750_out = firrtl.instance delay_fixed_32_0_1_35_2750 @delay_fixed_32_0_1_35(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1882_2751_clock, %delay_fixed_32_0_1_1882_2751_reset, %delay_fixed_32_0_1_1882_2751_in,  %delay_fixed_32_0_1_1882_2751_out = firrtl.instance delay_fixed_32_0_1_1882_2751 @delay_fixed_32_0_1_1882(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1847_2752_clock, %delay_fixed_32_0_1_1847_2752_reset, %delay_fixed_32_0_1_1847_2752_in,  %delay_fixed_32_0_1_1847_2752_out = firrtl.instance delay_fixed_32_0_1_1847_2752 @delay_fixed_32_0_1_1847(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_440_2753_clock, %delay_fixed_32_0_1_440_2753_reset, %delay_fixed_32_0_1_440_2753_in,  %delay_fixed_32_0_1_440_2753_out = firrtl.instance delay_fixed_32_0_1_440_2753 @delay_fixed_32_0_1_440(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_90_2754_clock, %delay_fixed_32_0_1_90_2754_reset, %delay_fixed_32_0_1_90_2754_in,  %delay_fixed_32_0_1_90_2754_out = firrtl.instance delay_fixed_32_0_1_90_2754 @delay_fixed_32_0_1_90(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_60_2755_clock, %delay_fixed_1_0_0_60_2755_reset, %delay_fixed_1_0_0_60_2755_in,  %delay_fixed_1_0_0_60_2755_out = firrtl.instance delay_fixed_1_0_0_60_2755 @delay_fixed_1_0_0_60(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1980_2756_clock, %delay_fixed_32_0_1_1980_2756_reset, %delay_fixed_32_0_1_1980_2756_in,  %delay_fixed_32_0_1_1980_2756_out = firrtl.instance delay_fixed_32_0_1_1980_2756 @delay_fixed_32_0_1_1980(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1902_2757_clock, %delay_fixed_32_0_1_1902_2757_reset, %delay_fixed_32_0_1_1902_2757_in,  %delay_fixed_32_0_1_1902_2757_out = firrtl.instance delay_fixed_32_0_1_1902_2757 @delay_fixed_32_0_1_1902(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_65_2758_clock, %delay_fixed_32_0_1_65_2758_reset, %delay_fixed_32_0_1_65_2758_in,  %delay_fixed_32_0_1_65_2758_out = firrtl.instance delay_fixed_32_0_1_65_2758 @delay_fixed_32_0_1_65(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_32_2759_clock, %delay_fixed_32_0_1_32_2759_reset, %delay_fixed_32_0_1_32_2759_in,  %delay_fixed_32_0_1_32_2759_out = firrtl.instance delay_fixed_32_0_1_32_2759 @delay_fixed_32_0_1_32(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1968_2760_clock, %delay_fixed_32_0_1_1968_2760_reset, %delay_fixed_32_0_1_1968_2760_in,  %delay_fixed_32_0_1_1968_2760_out = firrtl.instance delay_fixed_32_0_1_1968_2760 @delay_fixed_32_0_1_1968(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1936_2761_clock, %delay_fixed_32_0_1_1936_2761_reset, %delay_fixed_32_0_1_1936_2761_in,  %delay_fixed_32_0_1_1936_2761_out = firrtl.instance delay_fixed_32_0_1_1936_2761 @delay_fixed_32_0_1_1936(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_249_2762_clock, %delay_fixed_32_0_1_249_2762_reset, %delay_fixed_32_0_1_249_2762_in,  %delay_fixed_32_0_1_249_2762_out = firrtl.instance delay_fixed_32_0_1_249_2762 @delay_fixed_32_0_1_249(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_445_2763_clock, %delay_fixed_32_0_1_445_2763_reset, %delay_fixed_32_0_1_445_2763_in,  %delay_fixed_32_0_1_445_2763_out = firrtl.instance delay_fixed_32_0_1_445_2763 @delay_fixed_32_0_1_445(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_108_2764_clock, %delay_fixed_32_0_1_108_2764_reset, %delay_fixed_32_0_1_108_2764_in,  %delay_fixed_32_0_1_108_2764_out = firrtl.instance delay_fixed_32_0_1_108_2764 @delay_fixed_32_0_1_108(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_97_2765_clock, %delay_fixed_1_0_0_97_2765_reset, %delay_fixed_1_0_0_97_2765_in,  %delay_fixed_1_0_0_97_2765_out = firrtl.instance delay_fixed_1_0_0_97_2765 @delay_fixed_1_0_0_97(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1806_2766_clock, %delay_fixed_32_0_1_1806_2766_reset, %delay_fixed_32_0_1_1806_2766_in,  %delay_fixed_32_0_1_1806_2766_out = firrtl.instance delay_fixed_32_0_1_1806_2766 @delay_fixed_32_0_1_1806(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1693_2767_clock, %delay_fixed_32_0_1_1693_2767_reset, %delay_fixed_32_0_1_1693_2767_in,  %delay_fixed_32_0_1_1693_2767_out = firrtl.instance delay_fixed_32_0_1_1693_2767 @delay_fixed_32_0_1_1693(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_54_2768_clock, %delay_fixed_32_0_1_54_2768_reset, %delay_fixed_32_0_1_54_2768_in,  %delay_fixed_32_0_1_54_2768_out = firrtl.instance delay_fixed_32_0_1_54_2768 @delay_fixed_32_0_1_54(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1781_2769_clock, %delay_fixed_32_0_1_1781_2769_reset, %delay_fixed_32_0_1_1781_2769_in,  %delay_fixed_32_0_1_1781_2769_out = firrtl.instance delay_fixed_32_0_1_1781_2769 @delay_fixed_32_0_1_1781(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_108_2770_clock, %delay_fixed_32_0_1_108_2770_reset, %delay_fixed_32_0_1_108_2770_in,  %delay_fixed_32_0_1_108_2770_out = firrtl.instance delay_fixed_32_0_1_108_2770 @delay_fixed_32_0_1_108(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1727_2771_clock, %delay_fixed_32_0_1_1727_2771_reset, %delay_fixed_32_0_1_1727_2771_in,  %delay_fixed_32_0_1_1727_2771_out = firrtl.instance delay_fixed_32_0_1_1727_2771 @delay_fixed_32_0_1_1727(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_207_2772_clock, %delay_fixed_32_0_1_207_2772_reset, %delay_fixed_32_0_1_207_2772_in,  %delay_fixed_32_0_1_207_2772_out = firrtl.instance delay_fixed_32_0_1_207_2772 @delay_fixed_32_0_1_207(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_249_2773_clock, %delay_fixed_32_0_1_249_2773_reset, %delay_fixed_32_0_1_249_2773_in,  %delay_fixed_32_0_1_249_2773_out = firrtl.instance delay_fixed_32_0_1_249_2773 @delay_fixed_32_0_1_249(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_79_2774_clock, %delay_fixed_1_0_0_79_2774_reset, %delay_fixed_1_0_0_79_2774_in,  %delay_fixed_1_0_0_79_2774_out = firrtl.instance delay_fixed_1_0_0_79_2774 @delay_fixed_1_0_0_79(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1808_2775_clock, %delay_fixed_32_0_1_1808_2775_reset, %delay_fixed_32_0_1_1808_2775_in,  %delay_fixed_32_0_1_1808_2775_out = firrtl.instance delay_fixed_32_0_1_1808_2775 @delay_fixed_32_0_1_1808(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1659_2776_clock, %delay_fixed_32_0_1_1659_2776_reset, %delay_fixed_32_0_1_1659_2776_in,  %delay_fixed_32_0_1_1659_2776_out = firrtl.instance delay_fixed_32_0_1_1659_2776 @delay_fixed_32_0_1_1659(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_65_2777_clock, %delay_fixed_32_0_1_65_2777_reset, %delay_fixed_32_0_1_65_2777_in,  %delay_fixed_32_0_1_65_2777_out = firrtl.instance delay_fixed_32_0_1_65_2777 @delay_fixed_32_0_1_65(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1758_2778_clock, %delay_fixed_32_0_1_1758_2778_reset, %delay_fixed_32_0_1_1758_2778_in,  %delay_fixed_32_0_1_1758_2778_out = firrtl.instance delay_fixed_32_0_1_1758_2778 @delay_fixed_32_0_1_1758(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1693_2779_clock, %delay_fixed_32_0_1_1693_2779_reset, %delay_fixed_32_0_1_1693_2779_in,  %delay_fixed_32_0_1_1693_2779_out = firrtl.instance delay_fixed_32_0_1_1693_2779 @delay_fixed_32_0_1_1693(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_65_2780_clock, %delay_fixed_32_0_1_65_2780_reset, %delay_fixed_32_0_1_65_2780_in,  %delay_fixed_32_0_1_65_2780_out = firrtl.instance delay_fixed_32_0_1_65_2780 @delay_fixed_32_0_1_65(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_207_2781_clock, %delay_fixed_32_0_1_207_2781_reset, %delay_fixed_32_0_1_207_2781_in,  %delay_fixed_32_0_1_207_2781_out = firrtl.instance delay_fixed_32_0_1_207_2781 @delay_fixed_32_0_1_207(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_90_2782_clock, %delay_fixed_32_0_1_90_2782_reset, %delay_fixed_32_0_1_90_2782_in,  %delay_fixed_32_0_1_90_2782_out = firrtl.instance delay_fixed_32_0_1_90_2782 @delay_fixed_32_0_1_90(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_18_2783_clock, %delay_fixed_1_0_0_18_2783_reset, %delay_fixed_1_0_0_18_2783_in,  %delay_fixed_1_0_0_18_2783_out = firrtl.instance delay_fixed_1_0_0_18_2783 @delay_fixed_1_0_0_18(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1912_2784_clock, %delay_fixed_32_0_1_1912_2784_reset, %delay_fixed_32_0_1_1912_2784_in,  %delay_fixed_32_0_1_1912_2784_out = firrtl.instance delay_fixed_32_0_1_1912_2784 @delay_fixed_32_0_1_1912(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1826_2785_clock, %delay_fixed_32_0_1_1826_2785_reset, %delay_fixed_32_0_1_1826_2785_in,  %delay_fixed_32_0_1_1826_2785_out = firrtl.instance delay_fixed_32_0_1_1826_2785 @delay_fixed_32_0_1_1826(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_58_2786_clock, %delay_fixed_32_0_1_58_2786_reset, %delay_fixed_32_0_1_58_2786_in,  %delay_fixed_32_0_1_58_2786_out = firrtl.instance delay_fixed_32_0_1_58_2786 @delay_fixed_32_0_1_58(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1918_2787_clock, %delay_fixed_32_0_1_1918_2787_reset, %delay_fixed_32_0_1_1918_2787_in,  %delay_fixed_32_0_1_1918_2787_out = firrtl.instance delay_fixed_32_0_1_1918_2787 @delay_fixed_32_0_1_1918(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1860_2788_clock, %delay_fixed_32_0_1_1860_2788_reset, %delay_fixed_32_0_1_1860_2788_in,  %delay_fixed_32_0_1_1860_2788_out = firrtl.instance delay_fixed_32_0_1_1860_2788 @delay_fixed_32_0_1_1860(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_537_2789_clock, %delay_fixed_32_0_1_537_2789_reset, %delay_fixed_32_0_1_537_2789_in,  %delay_fixed_32_0_1_537_2789_out = firrtl.instance delay_fixed_32_0_1_537_2789 @delay_fixed_32_0_1_537(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_442_2790_clock, %delay_fixed_32_0_1_442_2790_reset, %delay_fixed_32_0_1_442_2790_in,  %delay_fixed_32_0_1_442_2790_out = firrtl.instance delay_fixed_32_0_1_442_2790 @delay_fixed_32_0_1_442(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_98_2791_clock, %delay_fixed_32_0_1_98_2791_reset, %delay_fixed_32_0_1_98_2791_in,  %delay_fixed_32_0_1_98_2791_out = firrtl.instance delay_fixed_32_0_1_98_2791 @delay_fixed_32_0_1_98(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_445_2792_clock, %delay_fixed_32_0_1_445_2792_reset, %delay_fixed_32_0_1_445_2792_in,  %delay_fixed_32_0_1_445_2792_out = firrtl.instance delay_fixed_32_0_1_445_2792 @delay_fixed_32_0_1_445(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_584_2793_clock, %delay_fixed_32_0_1_584_2793_reset, %delay_fixed_32_0_1_584_2793_in,  %delay_fixed_32_0_1_584_2793_out = firrtl.instance delay_fixed_32_0_1_584_2793 @delay_fixed_32_0_1_584(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_417_2794_clock, %delay_fixed_32_0_1_417_2794_reset, %delay_fixed_32_0_1_417_2794_in,  %delay_fixed_32_0_1_417_2794_out = firrtl.instance delay_fixed_32_0_1_417_2794 @delay_fixed_32_0_1_417(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_98_2795_clock, %delay_fixed_32_0_1_98_2795_reset, %delay_fixed_32_0_1_98_2795_in,  %delay_fixed_32_0_1_98_2795_out = firrtl.instance delay_fixed_32_0_1_98_2795 @delay_fixed_32_0_1_98(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_19_2796_clock, %delay_fixed_32_0_1_19_2796_reset, %delay_fixed_32_0_1_19_2796_in,  %delay_fixed_32_0_1_19_2796_out = firrtl.instance delay_fixed_32_0_1_19_2796 @delay_fixed_32_0_1_19(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1956_2797_clock, %delay_fixed_32_0_1_1956_2797_reset, %delay_fixed_32_0_1_1956_2797_in,  %delay_fixed_32_0_1_1956_2797_out = firrtl.instance delay_fixed_32_0_1_1956_2797 @delay_fixed_32_0_1_1956(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1874_2798_clock, %delay_fixed_32_0_1_1874_2798_reset, %delay_fixed_32_0_1_1874_2798_in,  %delay_fixed_32_0_1_1874_2798_out = firrtl.instance delay_fixed_32_0_1_1874_2798 @delay_fixed_32_0_1_1874(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_51_2799_clock, %delay_fixed_32_0_1_51_2799_reset, %delay_fixed_32_0_1_51_2799_in,  %delay_fixed_32_0_1_51_2799_out = firrtl.instance delay_fixed_32_0_1_51_2799 @delay_fixed_32_0_1_51(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1959_2800_clock, %delay_fixed_32_0_1_1959_2800_reset, %delay_fixed_32_0_1_1959_2800_in,  %delay_fixed_32_0_1_1959_2800_out = firrtl.instance delay_fixed_32_0_1_1959_2800 @delay_fixed_32_0_1_1959(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_177_2801_clock, %delay_fixed_32_0_1_177_2801_reset, %delay_fixed_32_0_1_177_2801_in,  %delay_fixed_32_0_1_177_2801_out = firrtl.instance delay_fixed_32_0_1_177_2801 @delay_fixed_32_0_1_177(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1908_2802_clock, %delay_fixed_32_0_1_1908_2802_reset, %delay_fixed_32_0_1_1908_2802_in,  %delay_fixed_32_0_1_1908_2802_out = firrtl.instance delay_fixed_32_0_1_1908_2802 @delay_fixed_32_0_1_1908(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_177_2803_clock, %delay_fixed_32_0_1_177_2803_reset, %delay_fixed_32_0_1_177_2803_in,  %delay_fixed_32_0_1_177_2803_out = firrtl.instance delay_fixed_32_0_1_177_2803 @delay_fixed_32_0_1_177(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_440_2804_clock, %delay_fixed_32_0_1_440_2804_reset, %delay_fixed_32_0_1_440_2804_in,  %delay_fixed_32_0_1_440_2804_out = firrtl.instance delay_fixed_32_0_1_440_2804 @delay_fixed_32_0_1_440(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_258_2805_clock, %delay_fixed_32_0_1_258_2805_reset, %delay_fixed_32_0_1_258_2805_in,  %delay_fixed_32_0_1_258_2805_out = firrtl.instance delay_fixed_32_0_1_258_2805 @delay_fixed_32_0_1_258(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_258_2806_clock, %delay_fixed_32_0_1_258_2806_reset, %delay_fixed_32_0_1_258_2806_in,  %delay_fixed_32_0_1_258_2806_out = firrtl.instance delay_fixed_32_0_1_258_2806 @delay_fixed_32_0_1_258(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_53_2807_clock, %delay_fixed_1_0_0_53_2807_reset, %delay_fixed_1_0_0_53_2807_in,  %delay_fixed_1_0_0_53_2807_out = firrtl.instance delay_fixed_1_0_0_53_2807 @delay_fixed_1_0_0_53(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1657_2808_clock, %delay_fixed_32_0_1_1657_2808_reset, %delay_fixed_32_0_1_1657_2808_in,  %delay_fixed_32_0_1_1657_2808_out = firrtl.instance delay_fixed_32_0_1_1657_2808 @delay_fixed_32_0_1_1657(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_7_2809_clock, %delay_fixed_32_0_1_7_2809_reset, %delay_fixed_32_0_1_7_2809_in,  %delay_fixed_32_0_1_7_2809_out = firrtl.instance delay_fixed_32_0_1_7_2809 @delay_fixed_32_0_1_7(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1542_2810_clock, %delay_fixed_32_0_1_1542_2810_reset, %delay_fixed_32_0_1_1542_2810_in,  %delay_fixed_32_0_1_1542_2810_out = firrtl.instance delay_fixed_32_0_1_1542_2810 @delay_fixed_32_0_1_1542(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_7_2811_clock, %delay_fixed_32_0_1_7_2811_reset, %delay_fixed_32_0_1_7_2811_in,  %delay_fixed_32_0_1_7_2811_out = firrtl.instance delay_fixed_32_0_1_7_2811 @delay_fixed_32_0_1_7(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_57_2812_clock, %delay_fixed_32_0_1_57_2812_reset, %delay_fixed_32_0_1_57_2812_in,  %delay_fixed_32_0_1_57_2812_out = firrtl.instance delay_fixed_32_0_1_57_2812 @delay_fixed_32_0_1_57(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1633_2813_clock, %delay_fixed_32_0_1_1633_2813_reset, %delay_fixed_32_0_1_1633_2813_in,  %delay_fixed_32_0_1_1633_2813_out = firrtl.instance delay_fixed_32_0_1_1633_2813 @delay_fixed_32_0_1_1633(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1576_2814_clock, %delay_fixed_32_0_1_1576_2814_reset, %delay_fixed_32_0_1_1576_2814_in,  %delay_fixed_32_0_1_1576_2814_out = firrtl.instance delay_fixed_32_0_1_1576_2814 @delay_fixed_32_0_1_1576(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_30_2815_clock, %delay_fixed_32_0_1_30_2815_reset, %delay_fixed_32_0_1_30_2815_in,  %delay_fixed_32_0_1_30_2815_out = firrtl.instance delay_fixed_32_0_1_30_2815 @delay_fixed_32_0_1_30(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_30_2816_clock, %delay_fixed_32_0_1_30_2816_reset, %delay_fixed_32_0_1_30_2816_in,  %delay_fixed_32_0_1_30_2816_out = firrtl.instance delay_fixed_32_0_1_30_2816 @delay_fixed_32_0_1_30(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_158_2817_clock, %delay_fixed_32_0_1_158_2817_reset, %delay_fixed_32_0_1_158_2817_in,  %delay_fixed_32_0_1_158_2817_out = firrtl.instance delay_fixed_32_0_1_158_2817 @delay_fixed_32_0_1_158(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_132_2818_clock, %delay_fixed_32_0_1_132_2818_reset, %delay_fixed_32_0_1_132_2818_in,  %delay_fixed_32_0_1_132_2818_out = firrtl.instance delay_fixed_32_0_1_132_2818 @delay_fixed_32_0_1_132(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_186_2819_clock, %delay_fixed_32_0_1_186_2819_reset, %delay_fixed_32_0_1_186_2819_in,  %delay_fixed_32_0_1_186_2819_out = firrtl.instance delay_fixed_32_0_1_186_2819 @delay_fixed_32_0_1_186(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1685_2820_clock, %delay_fixed_32_0_1_1685_2820_reset, %delay_fixed_32_0_1_1685_2820_in,  %delay_fixed_32_0_1_1685_2820_out = firrtl.instance delay_fixed_32_0_1_1685_2820 @delay_fixed_32_0_1_1685(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_247_2821_clock, %delay_fixed_32_0_1_247_2821_reset, %delay_fixed_32_0_1_247_2821_in,  %delay_fixed_32_0_1_247_2821_out = firrtl.instance delay_fixed_32_0_1_247_2821 @delay_fixed_32_0_1_247(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1568_2822_clock, %delay_fixed_32_0_1_1568_2822_reset, %delay_fixed_32_0_1_1568_2822_in,  %delay_fixed_32_0_1_1568_2822_out = firrtl.instance delay_fixed_32_0_1_1568_2822 @delay_fixed_32_0_1_1568(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_59_2823_clock, %delay_fixed_32_0_1_59_2823_reset, %delay_fixed_32_0_1_59_2823_in,  %delay_fixed_32_0_1_59_2823_out = firrtl.instance delay_fixed_32_0_1_59_2823 @delay_fixed_32_0_1_59(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1_2824_clock, %delay_fixed_32_0_1_1_2824_reset, %delay_fixed_32_0_1_1_2824_in,  %delay_fixed_32_0_1_1_2824_out = firrtl.instance delay_fixed_32_0_1_1_2824 @delay_fixed_32_0_1_1(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_229_2825_clock, %delay_fixed_32_0_1_229_2825_reset, %delay_fixed_32_0_1_229_2825_in,  %delay_fixed_32_0_1_229_2825_out = firrtl.instance delay_fixed_32_0_1_229_2825 @delay_fixed_32_0_1_229(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1646_2826_clock, %delay_fixed_32_0_1_1646_2826_reset, %delay_fixed_32_0_1_1646_2826_in,  %delay_fixed_32_0_1_1646_2826_out = firrtl.instance delay_fixed_32_0_1_1646_2826 @delay_fixed_32_0_1_1646(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_129_2827_clock, %delay_fixed_32_0_1_129_2827_reset, %delay_fixed_32_0_1_129_2827_in,  %delay_fixed_32_0_1_129_2827_out = firrtl.instance delay_fixed_32_0_1_129_2827 @delay_fixed_32_0_1_129(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1500_2828_clock, %delay_fixed_32_0_1_1500_2828_reset, %delay_fixed_32_0_1_1500_2828_in,  %delay_fixed_32_0_1_1500_2828_out = firrtl.instance delay_fixed_32_0_1_1500_2828 @delay_fixed_32_0_1_1500(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_59_2829_clock, %delay_fixed_32_0_1_59_2829_reset, %delay_fixed_32_0_1_59_2829_in,  %delay_fixed_32_0_1_59_2829_out = firrtl.instance delay_fixed_32_0_1_59_2829 @delay_fixed_32_0_1_59(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_2_2830_clock, %delay_fixed_32_0_1_2_2830_reset, %delay_fixed_32_0_1_2_2830_in,  %delay_fixed_32_0_1_2_2830_out = firrtl.instance delay_fixed_32_0_1_2_2830 @delay_fixed_32_0_1_2(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_2_2831_clock, %delay_fixed_32_0_1_2_2831_reset, %delay_fixed_32_0_1_2_2831_in,  %delay_fixed_32_0_1_2_2831_out = firrtl.instance delay_fixed_32_0_1_2_2831 @delay_fixed_32_0_1_2(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_76_2832_clock, %delay_fixed_32_0_1_76_2832_reset, %delay_fixed_32_0_1_76_2832_in,  %delay_fixed_32_0_1_76_2832_out = firrtl.instance delay_fixed_32_0_1_76_2832 @delay_fixed_32_0_1_76(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_76_2833_clock, %delay_fixed_32_0_1_76_2833_reset, %delay_fixed_32_0_1_76_2833_in,  %delay_fixed_32_0_1_76_2833_out = firrtl.instance delay_fixed_32_0_1_76_2833 @delay_fixed_32_0_1_76(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_11_2834_clock, %delay_fixed_32_0_1_11_2834_reset, %delay_fixed_32_0_1_11_2834_in,  %delay_fixed_32_0_1_11_2834_out = firrtl.instance delay_fixed_32_0_1_11_2834 @delay_fixed_32_0_1_11(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_127_2835_clock, %delay_fixed_32_0_1_127_2835_reset, %delay_fixed_32_0_1_127_2835_in,  %delay_fixed_32_0_1_127_2835_out = firrtl.instance delay_fixed_32_0_1_127_2835 @delay_fixed_32_0_1_127(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_70_2836_clock, %delay_fixed_32_0_1_70_2836_reset, %delay_fixed_32_0_1_70_2836_in,  %delay_fixed_32_0_1_70_2836_out = firrtl.instance delay_fixed_32_0_1_70_2836 @delay_fixed_32_0_1_70(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_61_2837_clock, %delay_fixed_32_0_1_61_2837_reset, %delay_fixed_32_0_1_61_2837_in,  %delay_fixed_32_0_1_61_2837_out = firrtl.instance delay_fixed_32_0_1_61_2837 @delay_fixed_32_0_1_61(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_70_2838_clock, %delay_fixed_32_0_1_70_2838_reset, %delay_fixed_32_0_1_70_2838_in,  %delay_fixed_32_0_1_70_2838_out = firrtl.instance delay_fixed_32_0_1_70_2838 @delay_fixed_32_0_1_70(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_40_2839_clock, %delay_fixed_32_0_1_40_2839_reset, %delay_fixed_32_0_1_40_2839_in,  %delay_fixed_32_0_1_40_2839_out = firrtl.instance delay_fixed_32_0_1_40_2839 @delay_fixed_32_0_1_40(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_164_2840_clock, %delay_fixed_32_0_1_164_2840_reset, %delay_fixed_32_0_1_164_2840_in,  %delay_fixed_32_0_1_164_2840_out = firrtl.instance delay_fixed_32_0_1_164_2840 @delay_fixed_32_0_1_164(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_7_2841_clock, %delay_fixed_32_0_1_7_2841_reset, %delay_fixed_32_0_1_7_2841_in,  %delay_fixed_32_0_1_7_2841_out = firrtl.instance delay_fixed_32_0_1_7_2841 @delay_fixed_32_0_1_7(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_29_2842_clock, %delay_fixed_32_0_1_29_2842_reset, %delay_fixed_32_0_1_29_2842_in,  %delay_fixed_32_0_1_29_2842_out = firrtl.instance delay_fixed_32_0_1_29_2842 @delay_fixed_32_0_1_29(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_7_2843_clock, %delay_fixed_32_0_1_7_2843_reset, %delay_fixed_32_0_1_7_2843_in,  %delay_fixed_32_0_1_7_2843_out = firrtl.instance delay_fixed_32_0_1_7_2843 @delay_fixed_32_0_1_7(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_30_2844_clock, %delay_fixed_32_0_1_30_2844_reset, %delay_fixed_32_0_1_30_2844_in,  %delay_fixed_32_0_1_30_2844_out = firrtl.instance delay_fixed_32_0_1_30_2844 @delay_fixed_32_0_1_30(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_38_2845_clock, %delay_fixed_32_0_1_38_2845_reset, %delay_fixed_32_0_1_38_2845_in,  %delay_fixed_32_0_1_38_2845_out = firrtl.instance delay_fixed_32_0_1_38_2845 @delay_fixed_32_0_1_38(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_146_2846_clock, %delay_fixed_32_0_1_146_2846_reset, %delay_fixed_32_0_1_146_2846_in,  %delay_fixed_32_0_1_146_2846_out = firrtl.instance delay_fixed_32_0_1_146_2846 @delay_fixed_32_0_1_146(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_38_2847_clock, %delay_fixed_32_0_1_38_2847_reset, %delay_fixed_32_0_1_38_2847_in,  %delay_fixed_32_0_1_38_2847_out = firrtl.instance delay_fixed_32_0_1_38_2847 @delay_fixed_32_0_1_38(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_24_2848_clock, %delay_fixed_32_0_1_24_2848_reset, %delay_fixed_32_0_1_24_2848_in,  %delay_fixed_32_0_1_24_2848_out = firrtl.instance delay_fixed_32_0_1_24_2848 @delay_fixed_32_0_1_24(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_175_2849_clock, %delay_fixed_32_0_1_175_2849_reset, %delay_fixed_32_0_1_175_2849_in,  %delay_fixed_32_0_1_175_2849_out = firrtl.instance delay_fixed_32_0_1_175_2849 @delay_fixed_32_0_1_175(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_202_2850_clock, %delay_fixed_32_0_1_202_2850_reset, %delay_fixed_32_0_1_202_2850_in,  %delay_fixed_32_0_1_202_2850_out = firrtl.instance delay_fixed_32_0_1_202_2850 @delay_fixed_32_0_1_202(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_130_2851_clock, %delay_fixed_32_0_1_130_2851_reset, %delay_fixed_32_0_1_130_2851_in,  %delay_fixed_32_0_1_130_2851_out = firrtl.instance delay_fixed_32_0_1_130_2851 @delay_fixed_32_0_1_130(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_73_2852_clock, %delay_fixed_32_0_1_73_2852_reset, %delay_fixed_32_0_1_73_2852_in,  %delay_fixed_32_0_1_73_2852_out = firrtl.instance delay_fixed_32_0_1_73_2852 @delay_fixed_32_0_1_73(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_113_2853_clock, %delay_fixed_32_0_1_113_2853_reset, %delay_fixed_32_0_1_113_2853_in,  %delay_fixed_32_0_1_113_2853_out = firrtl.instance delay_fixed_32_0_1_113_2853 @delay_fixed_32_0_1_113(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_35_2854_clock, %delay_fixed_32_0_1_35_2854_reset, %delay_fixed_32_0_1_35_2854_in,  %delay_fixed_32_0_1_35_2854_out = firrtl.instance delay_fixed_32_0_1_35_2854 @delay_fixed_32_0_1_35(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_134_2855_clock, %delay_fixed_32_0_1_134_2855_reset, %delay_fixed_32_0_1_134_2855_in,  %delay_fixed_32_0_1_134_2855_out = firrtl.instance delay_fixed_32_0_1_134_2855 @delay_fixed_32_0_1_134(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_198_2856_clock, %delay_fixed_32_0_1_198_2856_reset, %delay_fixed_32_0_1_198_2856_in,  %delay_fixed_32_0_1_198_2856_out = firrtl.instance delay_fixed_32_0_1_198_2856 @delay_fixed_32_0_1_198(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_73_2857_clock, %delay_fixed_32_0_1_73_2857_reset, %delay_fixed_32_0_1_73_2857_in,  %delay_fixed_32_0_1_73_2857_out = firrtl.instance delay_fixed_32_0_1_73_2857 @delay_fixed_32_0_1_73(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_73_2858_clock, %delay_fixed_32_0_1_73_2858_reset, %delay_fixed_32_0_1_73_2858_in,  %delay_fixed_32_0_1_73_2858_out = firrtl.instance delay_fixed_32_0_1_73_2858 @delay_fixed_32_0_1_73(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_198_2859_clock, %delay_fixed_32_0_1_198_2859_reset, %delay_fixed_32_0_1_198_2859_in,  %delay_fixed_32_0_1_198_2859_out = firrtl.instance delay_fixed_32_0_1_198_2859 @delay_fixed_32_0_1_198(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_134_2860_clock, %delay_fixed_32_0_1_134_2860_reset, %delay_fixed_32_0_1_134_2860_in,  %delay_fixed_32_0_1_134_2860_out = firrtl.instance delay_fixed_32_0_1_134_2860 @delay_fixed_32_0_1_134(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_35_2861_clock, %delay_fixed_32_0_1_35_2861_reset, %delay_fixed_32_0_1_35_2861_in,  %delay_fixed_32_0_1_35_2861_out = firrtl.instance delay_fixed_32_0_1_35_2861 @delay_fixed_32_0_1_35(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_670_2862_clock, %delay_fixed_32_0_1_670_2862_reset, %delay_fixed_32_0_1_670_2862_in,  %delay_fixed_32_0_1_670_2862_out = firrtl.instance delay_fixed_32_0_1_670_2862 @delay_fixed_32_0_1_670(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_516_2863_clock, %delay_fixed_32_0_1_516_2863_reset, %delay_fixed_32_0_1_516_2863_in,  %delay_fixed_32_0_1_516_2863_out = firrtl.instance delay_fixed_32_0_1_516_2863 @delay_fixed_32_0_1_516(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_94_2864_clock, %delay_fixed_32_0_1_94_2864_reset, %delay_fixed_32_0_1_94_2864_in,  %delay_fixed_32_0_1_94_2864_out = firrtl.instance delay_fixed_32_0_1_94_2864 @delay_fixed_32_0_1_94(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_610_2865_clock, %delay_fixed_32_0_1_610_2865_reset, %delay_fixed_32_0_1_610_2865_in,  %delay_fixed_32_0_1_610_2865_out = firrtl.instance delay_fixed_32_0_1_610_2865 @delay_fixed_32_0_1_610(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_497_2866_clock, %delay_fixed_32_0_1_497_2866_reset, %delay_fixed_32_0_1_497_2866_in,  %delay_fixed_32_0_1_497_2866_out = firrtl.instance delay_fixed_32_0_1_497_2866 @delay_fixed_32_0_1_497(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_94_2867_clock, %delay_fixed_32_0_1_94_2867_reset, %delay_fixed_32_0_1_94_2867_in,  %delay_fixed_32_0_1_94_2867_out = firrtl.instance delay_fixed_32_0_1_94_2867 @delay_fixed_32_0_1_94(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_174_2868_clock, %delay_fixed_32_0_1_174_2868_reset, %delay_fixed_32_0_1_174_2868_in,  %delay_fixed_32_0_1_174_2868_out = firrtl.instance delay_fixed_32_0_1_174_2868 @delay_fixed_32_0_1_174(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_174_2869_clock, %delay_fixed_32_0_1_174_2869_reset, %delay_fixed_32_0_1_174_2869_in,  %delay_fixed_32_0_1_174_2869_out = firrtl.instance delay_fixed_32_0_1_174_2869 @delay_fixed_32_0_1_174(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_118_2870_clock, %delay_fixed_32_0_1_118_2870_reset, %delay_fixed_32_0_1_118_2870_in,  %delay_fixed_32_0_1_118_2870_out = firrtl.instance delay_fixed_32_0_1_118_2870 @delay_fixed_32_0_1_118(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_118_2871_clock, %delay_fixed_32_0_1_118_2871_reset, %delay_fixed_32_0_1_118_2871_in,  %delay_fixed_32_0_1_118_2871_out = firrtl.instance delay_fixed_32_0_1_118_2871 @delay_fixed_32_0_1_118(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_57_2872_clock, %delay_fixed_32_0_1_57_2872_reset, %delay_fixed_32_0_1_57_2872_in,  %delay_fixed_32_0_1_57_2872_out = firrtl.instance delay_fixed_32_0_1_57_2872 @delay_fixed_32_0_1_57(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_57_2873_clock, %delay_fixed_32_0_1_57_2873_reset, %delay_fixed_32_0_1_57_2873_in,  %delay_fixed_32_0_1_57_2873_out = firrtl.instance delay_fixed_32_0_1_57_2873 @delay_fixed_32_0_1_57(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1_2874_clock, %delay_fixed_32_0_1_1_2874_reset, %delay_fixed_32_0_1_1_2874_in,  %delay_fixed_32_0_1_1_2874_out = firrtl.instance delay_fixed_32_0_1_1_2874 @delay_fixed_32_0_1_1(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1_2875_clock, %delay_fixed_32_0_1_1_2875_reset, %delay_fixed_32_0_1_1_2875_in,  %delay_fixed_32_0_1_1_2875_out = firrtl.instance delay_fixed_32_0_1_1_2875 @delay_fixed_32_0_1_1(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_95_2876_clock, %delay_fixed_32_0_1_95_2876_reset, %delay_fixed_32_0_1_95_2876_in,  %delay_fixed_32_0_1_95_2876_out = firrtl.instance delay_fixed_32_0_1_95_2876 @delay_fixed_32_0_1_95(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_122_2877_clock, %delay_fixed_32_0_1_122_2877_reset, %delay_fixed_32_0_1_122_2877_in,  %delay_fixed_32_0_1_122_2877_out = firrtl.instance delay_fixed_32_0_1_122_2877 @delay_fixed_32_0_1_122(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_110_2878_clock, %delay_fixed_32_0_1_110_2878_reset, %delay_fixed_32_0_1_110_2878_in,  %delay_fixed_32_0_1_110_2878_out = firrtl.instance delay_fixed_32_0_1_110_2878 @delay_fixed_32_0_1_110(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_64_2879_clock, %delay_fixed_32_0_1_64_2879_reset, %delay_fixed_32_0_1_64_2879_in,  %delay_fixed_32_0_1_64_2879_out = firrtl.instance delay_fixed_32_0_1_64_2879 @delay_fixed_32_0_1_64(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_177_2880_clock, %delay_fixed_32_0_1_177_2880_reset, %delay_fixed_32_0_1_177_2880_in,  %delay_fixed_32_0_1_177_2880_out = firrtl.instance delay_fixed_32_0_1_177_2880 @delay_fixed_32_0_1_177(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_2_2881_clock, %delay_fixed_32_0_1_2_2881_reset, %delay_fixed_32_0_1_2_2881_in,  %delay_fixed_32_0_1_2_2881_out = firrtl.instance delay_fixed_32_0_1_2_2881 @delay_fixed_32_0_1_2(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_23_2882_clock, %delay_fixed_32_0_1_23_2882_reset, %delay_fixed_32_0_1_23_2882_in,  %delay_fixed_32_0_1_23_2882_out = firrtl.instance delay_fixed_32_0_1_23_2882 @delay_fixed_32_0_1_23(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_23_2883_clock, %delay_fixed_32_0_1_23_2883_reset, %delay_fixed_32_0_1_23_2883_in,  %delay_fixed_32_0_1_23_2883_out = firrtl.instance delay_fixed_32_0_1_23_2883 @delay_fixed_32_0_1_23(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_3_2884_clock, %delay_fixed_32_0_1_3_2884_reset, %delay_fixed_32_0_1_3_2884_in,  %delay_fixed_32_0_1_3_2884_out = firrtl.instance delay_fixed_32_0_1_3_2884 @delay_fixed_32_0_1_3(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_138_2885_clock, %delay_fixed_32_0_1_138_2885_reset, %delay_fixed_32_0_1_138_2885_in,  %delay_fixed_32_0_1_138_2885_out = firrtl.instance delay_fixed_32_0_1_138_2885 @delay_fixed_32_0_1_138(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_103_2886_clock, %delay_fixed_32_0_1_103_2886_reset, %delay_fixed_32_0_1_103_2886_in,  %delay_fixed_32_0_1_103_2886_out = firrtl.instance delay_fixed_32_0_1_103_2886 @delay_fixed_32_0_1_103(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_10_2887_clock, %delay_fixed_32_0_1_10_2887_reset, %delay_fixed_32_0_1_10_2887_in,  %delay_fixed_32_0_1_10_2887_out = firrtl.instance delay_fixed_32_0_1_10_2887 @delay_fixed_32_0_1_10(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_145_2888_clock, %delay_fixed_32_0_1_145_2888_reset, %delay_fixed_32_0_1_145_2888_in,  %delay_fixed_32_0_1_145_2888_out = firrtl.instance delay_fixed_32_0_1_145_2888 @delay_fixed_32_0_1_145(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_70_2889_clock, %delay_fixed_32_0_1_70_2889_reset, %delay_fixed_32_0_1_70_2889_in,  %delay_fixed_32_0_1_70_2889_out = firrtl.instance delay_fixed_32_0_1_70_2889 @delay_fixed_32_0_1_70(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_131_2890_clock, %delay_fixed_32_0_1_131_2890_reset, %delay_fixed_32_0_1_131_2890_in,  %delay_fixed_32_0_1_131_2890_out = firrtl.instance delay_fixed_32_0_1_131_2890 @delay_fixed_32_0_1_131(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_57_2891_clock, %delay_fixed_32_0_1_57_2891_reset, %delay_fixed_32_0_1_57_2891_in,  %delay_fixed_32_0_1_57_2891_out = firrtl.instance delay_fixed_32_0_1_57_2891 @delay_fixed_32_0_1_57(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_272_2892_clock, %delay_fixed_32_0_1_272_2892_reset, %delay_fixed_32_0_1_272_2892_in,  %delay_fixed_32_0_1_272_2892_out = firrtl.instance delay_fixed_32_0_1_272_2892 @delay_fixed_32_0_1_272(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_212_2893_clock, %delay_fixed_32_0_1_212_2893_reset, %delay_fixed_32_0_1_212_2893_in,  %delay_fixed_32_0_1_212_2893_out = firrtl.instance delay_fixed_32_0_1_212_2893 @delay_fixed_32_0_1_212(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_37_2894_clock, %delay_fixed_32_0_1_37_2894_reset, %delay_fixed_32_0_1_37_2894_in,  %delay_fixed_32_0_1_37_2894_out = firrtl.instance delay_fixed_32_0_1_37_2894 @delay_fixed_32_0_1_37(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_37_2895_clock, %delay_fixed_32_0_1_37_2895_reset, %delay_fixed_32_0_1_37_2895_in,  %delay_fixed_32_0_1_37_2895_out = firrtl.instance delay_fixed_32_0_1_37_2895 @delay_fixed_32_0_1_37(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_212_2896_clock, %delay_fixed_32_0_1_212_2896_reset, %delay_fixed_32_0_1_212_2896_in,  %delay_fixed_32_0_1_212_2896_out = firrtl.instance delay_fixed_32_0_1_212_2896 @delay_fixed_32_0_1_212(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_272_2897_clock, %delay_fixed_32_0_1_272_2897_reset, %delay_fixed_32_0_1_272_2897_in,  %delay_fixed_32_0_1_272_2897_out = firrtl.instance delay_fixed_32_0_1_272_2897 @delay_fixed_32_0_1_272(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_57_2898_clock, %delay_fixed_32_0_1_57_2898_reset, %delay_fixed_32_0_1_57_2898_in,  %delay_fixed_32_0_1_57_2898_out = firrtl.instance delay_fixed_32_0_1_57_2898 @delay_fixed_32_0_1_57(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_561_2899_clock, %delay_fixed_32_0_1_561_2899_reset, %delay_fixed_32_0_1_561_2899_in,  %delay_fixed_32_0_1_561_2899_out = firrtl.instance delay_fixed_32_0_1_561_2899 @delay_fixed_32_0_1_561(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_473_2900_clock, %delay_fixed_32_0_1_473_2900_reset, %delay_fixed_32_0_1_473_2900_in,  %delay_fixed_32_0_1_473_2900_out = firrtl.instance delay_fixed_32_0_1_473_2900 @delay_fixed_32_0_1_473(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_103_2901_clock, %delay_fixed_32_0_1_103_2901_reset, %delay_fixed_32_0_1_103_2901_in,  %delay_fixed_32_0_1_103_2901_out = firrtl.instance delay_fixed_32_0_1_103_2901 @delay_fixed_32_0_1_103(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_605_2902_clock, %delay_fixed_32_0_1_605_2902_reset, %delay_fixed_32_0_1_605_2902_in,  %delay_fixed_32_0_1_605_2902_out = firrtl.instance delay_fixed_32_0_1_605_2902 @delay_fixed_32_0_1_605(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_504_2903_clock, %delay_fixed_32_0_1_504_2903_reset, %delay_fixed_32_0_1_504_2903_in,  %delay_fixed_32_0_1_504_2903_out = firrtl.instance delay_fixed_32_0_1_504_2903 @delay_fixed_32_0_1_504(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_103_2904_clock, %delay_fixed_32_0_1_103_2904_reset, %delay_fixed_32_0_1_103_2904_in,  %delay_fixed_32_0_1_103_2904_out = firrtl.instance delay_fixed_32_0_1_103_2904 @delay_fixed_32_0_1_103(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_47_2905_clock, %delay_fixed_32_0_1_47_2905_reset, %delay_fixed_32_0_1_47_2905_in,  %delay_fixed_32_0_1_47_2905_out = firrtl.instance delay_fixed_32_0_1_47_2905 @delay_fixed_32_0_1_47(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_47_2906_clock, %delay_fixed_32_0_1_47_2906_reset, %delay_fixed_32_0_1_47_2906_in,  %delay_fixed_32_0_1_47_2906_out = firrtl.instance delay_fixed_32_0_1_47_2906 @delay_fixed_32_0_1_47(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_45_2907_clock, %delay_fixed_32_0_1_45_2907_reset, %delay_fixed_32_0_1_45_2907_in,  %delay_fixed_32_0_1_45_2907_out = firrtl.instance delay_fixed_32_0_1_45_2907 @delay_fixed_32_0_1_45(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_45_2908_clock, %delay_fixed_32_0_1_45_2908_reset, %delay_fixed_32_0_1_45_2908_in,  %delay_fixed_32_0_1_45_2908_out = firrtl.instance delay_fixed_32_0_1_45_2908 @delay_fixed_32_0_1_45(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_40_2909_clock, %delay_fixed_32_0_1_40_2909_reset, %delay_fixed_32_0_1_40_2909_in,  %delay_fixed_32_0_1_40_2909_out = firrtl.instance delay_fixed_32_0_1_40_2909 @delay_fixed_32_0_1_40(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_40_2910_clock, %delay_fixed_32_0_1_40_2910_reset, %delay_fixed_32_0_1_40_2910_in,  %delay_fixed_32_0_1_40_2910_out = firrtl.instance delay_fixed_32_0_1_40_2910 @delay_fixed_32_0_1_40(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_72_2911_clock, %delay_fixed_32_0_1_72_2911_reset, %delay_fixed_32_0_1_72_2911_in,  %delay_fixed_32_0_1_72_2911_out = firrtl.instance delay_fixed_32_0_1_72_2911 @delay_fixed_32_0_1_72(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_72_2912_clock, %delay_fixed_32_0_1_72_2912_reset, %delay_fixed_32_0_1_72_2912_in,  %delay_fixed_32_0_1_72_2912_out = firrtl.instance delay_fixed_32_0_1_72_2912 @delay_fixed_32_0_1_72(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_163_2913_clock, %delay_fixed_32_0_1_163_2913_reset, %delay_fixed_32_0_1_163_2913_in,  %delay_fixed_32_0_1_163_2913_out = firrtl.instance delay_fixed_32_0_1_163_2913 @delay_fixed_32_0_1_163(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_71_2914_clock, %delay_fixed_32_0_1_71_2914_reset, %delay_fixed_32_0_1_71_2914_in,  %delay_fixed_32_0_1_71_2914_out = firrtl.instance delay_fixed_32_0_1_71_2914 @delay_fixed_32_0_1_71(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_76_2915_clock, %delay_fixed_32_0_1_76_2915_reset, %delay_fixed_32_0_1_76_2915_in,  %delay_fixed_32_0_1_76_2915_out = firrtl.instance delay_fixed_32_0_1_76_2915 @delay_fixed_32_0_1_76(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_81_2916_clock, %delay_fixed_32_0_1_81_2916_reset, %delay_fixed_32_0_1_81_2916_in,  %delay_fixed_32_0_1_81_2916_out = firrtl.instance delay_fixed_32_0_1_81_2916 @delay_fixed_32_0_1_81(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_131_2917_clock, %delay_fixed_32_0_1_131_2917_reset, %delay_fixed_32_0_1_131_2917_in,  %delay_fixed_32_0_1_131_2917_out = firrtl.instance delay_fixed_32_0_1_131_2917 @delay_fixed_32_0_1_131(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_66_2918_clock, %delay_fixed_32_0_1_66_2918_reset, %delay_fixed_32_0_1_66_2918_in,  %delay_fixed_32_0_1_66_2918_out = firrtl.instance delay_fixed_32_0_1_66_2918 @delay_fixed_32_0_1_66(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_4_2919_clock, %delay_fixed_32_0_1_4_2919_reset, %delay_fixed_32_0_1_4_2919_in,  %delay_fixed_32_0_1_4_2919_out = firrtl.instance delay_fixed_32_0_1_4_2919 @delay_fixed_32_0_1_4(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_4_2920_clock, %delay_fixed_32_0_1_4_2920_reset, %delay_fixed_32_0_1_4_2920_in,  %delay_fixed_32_0_1_4_2920_out = firrtl.instance delay_fixed_32_0_1_4_2920 @delay_fixed_32_0_1_4(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_166_2921_clock, %delay_fixed_32_0_1_166_2921_reset, %delay_fixed_32_0_1_166_2921_in,  %delay_fixed_32_0_1_166_2921_out = firrtl.instance delay_fixed_32_0_1_166_2921 @delay_fixed_32_0_1_166(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_79_2922_clock, %delay_fixed_32_0_1_79_2922_reset, %delay_fixed_32_0_1_79_2922_in,  %delay_fixed_32_0_1_79_2922_out = firrtl.instance delay_fixed_32_0_1_79_2922 @delay_fixed_32_0_1_79(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_150_2923_clock, %delay_fixed_32_0_1_150_2923_reset, %delay_fixed_32_0_1_150_2923_in,  %delay_fixed_32_0_1_150_2923_out = firrtl.instance delay_fixed_32_0_1_150_2923 @delay_fixed_32_0_1_150(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_10_2924_clock, %delay_fixed_32_0_1_10_2924_reset, %delay_fixed_32_0_1_10_2924_in,  %delay_fixed_32_0_1_10_2924_out = firrtl.instance delay_fixed_32_0_1_10_2924 @delay_fixed_32_0_1_10(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_114_2925_clock, %delay_fixed_32_0_1_114_2925_reset, %delay_fixed_32_0_1_114_2925_in,  %delay_fixed_32_0_1_114_2925_out = firrtl.instance delay_fixed_32_0_1_114_2925 @delay_fixed_32_0_1_114(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_11_2926_clock, %delay_fixed_32_0_1_11_2926_reset, %delay_fixed_32_0_1_11_2926_in,  %delay_fixed_32_0_1_11_2926_out = firrtl.instance delay_fixed_32_0_1_11_2926 @delay_fixed_32_0_1_11(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_89_2927_clock, %delay_fixed_32_0_1_89_2927_reset, %delay_fixed_32_0_1_89_2927_in,  %delay_fixed_32_0_1_89_2927_out = firrtl.instance delay_fixed_32_0_1_89_2927 @delay_fixed_32_0_1_89(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_21_2928_clock, %delay_fixed_32_0_1_21_2928_reset, %delay_fixed_32_0_1_21_2928_in,  %delay_fixed_32_0_1_21_2928_out = firrtl.instance delay_fixed_32_0_1_21_2928 @delay_fixed_32_0_1_21(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_31_2929_clock, %delay_fixed_32_0_1_31_2929_reset, %delay_fixed_32_0_1_31_2929_in,  %delay_fixed_32_0_1_31_2929_out = firrtl.instance delay_fixed_32_0_1_31_2929 @delay_fixed_32_0_1_31(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_7_2930_clock, %delay_fixed_32_0_1_7_2930_reset, %delay_fixed_32_0_1_7_2930_in,  %delay_fixed_32_0_1_7_2930_out = firrtl.instance delay_fixed_32_0_1_7_2930 @delay_fixed_32_0_1_7(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_91_2931_clock, %delay_fixed_32_0_1_91_2931_reset, %delay_fixed_32_0_1_91_2931_in,  %delay_fixed_32_0_1_91_2931_out = firrtl.instance delay_fixed_32_0_1_91_2931 @delay_fixed_32_0_1_91(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_30_2932_clock, %delay_fixed_32_0_1_30_2932_reset, %delay_fixed_32_0_1_30_2932_in,  %delay_fixed_32_0_1_30_2932_out = firrtl.instance delay_fixed_32_0_1_30_2932 @delay_fixed_32_0_1_30(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_109_2933_clock, %delay_fixed_32_0_1_109_2933_reset, %delay_fixed_32_0_1_109_2933_in,  %delay_fixed_32_0_1_109_2933_out = firrtl.instance delay_fixed_32_0_1_109_2933 @delay_fixed_32_0_1_109(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_166_2934_clock, %delay_fixed_32_0_1_166_2934_reset, %delay_fixed_32_0_1_166_2934_in,  %delay_fixed_32_0_1_166_2934_out = firrtl.instance delay_fixed_32_0_1_166_2934 @delay_fixed_32_0_1_166(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_57_2935_clock, %delay_fixed_32_0_1_57_2935_reset, %delay_fixed_32_0_1_57_2935_in,  %delay_fixed_32_0_1_57_2935_out = firrtl.instance delay_fixed_32_0_1_57_2935 @delay_fixed_32_0_1_57(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_75_2936_clock, %delay_fixed_32_0_1_75_2936_reset, %delay_fixed_32_0_1_75_2936_in,  %delay_fixed_32_0_1_75_2936_out = firrtl.instance delay_fixed_32_0_1_75_2936 @delay_fixed_32_0_1_75(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_162_2937_clock, %delay_fixed_32_0_1_162_2937_reset, %delay_fixed_32_0_1_162_2937_in,  %delay_fixed_32_0_1_162_2937_out = firrtl.instance delay_fixed_32_0_1_162_2937 @delay_fixed_32_0_1_162(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_10_2938_clock, %delay_fixed_32_0_1_10_2938_reset, %delay_fixed_32_0_1_10_2938_in,  %delay_fixed_32_0_1_10_2938_out = firrtl.instance delay_fixed_32_0_1_10_2938 @delay_fixed_32_0_1_10(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_132_2939_clock, %delay_fixed_32_0_1_132_2939_reset, %delay_fixed_32_0_1_132_2939_in,  %delay_fixed_32_0_1_132_2939_out = firrtl.instance delay_fixed_32_0_1_132_2939 @delay_fixed_32_0_1_132(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_55_2940_clock, %delay_fixed_32_0_1_55_2940_reset, %delay_fixed_32_0_1_55_2940_in,  %delay_fixed_32_0_1_55_2940_out = firrtl.instance delay_fixed_32_0_1_55_2940 @delay_fixed_32_0_1_55(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_270_2941_clock, %delay_fixed_32_0_1_270_2941_reset, %delay_fixed_32_0_1_270_2941_in,  %delay_fixed_32_0_1_270_2941_out = firrtl.instance delay_fixed_32_0_1_270_2941 @delay_fixed_32_0_1_270(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_55_2942_clock, %delay_fixed_32_0_1_55_2942_reset, %delay_fixed_32_0_1_55_2942_in,  %delay_fixed_32_0_1_55_2942_out = firrtl.instance delay_fixed_32_0_1_55_2942 @delay_fixed_32_0_1_55(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_609_2943_clock, %delay_fixed_32_0_1_609_2943_reset, %delay_fixed_32_0_1_609_2943_in,  %delay_fixed_32_0_1_609_2943_out = firrtl.instance delay_fixed_32_0_1_609_2943 @delay_fixed_32_0_1_609(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_456_2944_clock, %delay_fixed_32_0_1_456_2944_reset, %delay_fixed_32_0_1_456_2944_in,  %delay_fixed_32_0_1_456_2944_out = firrtl.instance delay_fixed_32_0_1_456_2944 @delay_fixed_32_0_1_456(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_46_2945_clock, %delay_fixed_32_0_1_46_2945_reset, %delay_fixed_32_0_1_46_2945_in,  %delay_fixed_32_0_1_46_2945_out = firrtl.instance delay_fixed_32_0_1_46_2945 @delay_fixed_32_0_1_46(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_625_2946_clock, %delay_fixed_32_0_1_625_2946_reset, %delay_fixed_32_0_1_625_2946_in,  %delay_fixed_32_0_1_625_2946_out = firrtl.instance delay_fixed_32_0_1_625_2946 @delay_fixed_32_0_1_625(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_482_2947_clock, %delay_fixed_32_0_1_482_2947_reset, %delay_fixed_32_0_1_482_2947_in,  %delay_fixed_32_0_1_482_2947_out = firrtl.instance delay_fixed_32_0_1_482_2947 @delay_fixed_32_0_1_482(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_46_2948_clock, %delay_fixed_32_0_1_46_2948_reset, %delay_fixed_32_0_1_46_2948_in,  %delay_fixed_32_0_1_46_2948_out = firrtl.instance delay_fixed_32_0_1_46_2948 @delay_fixed_32_0_1_46(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_87_2949_clock, %delay_fixed_32_0_1_87_2949_reset, %delay_fixed_32_0_1_87_2949_in,  %delay_fixed_32_0_1_87_2949_out = firrtl.instance delay_fixed_32_0_1_87_2949 @delay_fixed_32_0_1_87(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_87_2950_clock, %delay_fixed_32_0_1_87_2950_reset, %delay_fixed_32_0_1_87_2950_in,  %delay_fixed_32_0_1_87_2950_out = firrtl.instance delay_fixed_32_0_1_87_2950 @delay_fixed_32_0_1_87(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_14_2951_clock, %delay_fixed_32_0_1_14_2951_reset, %delay_fixed_32_0_1_14_2951_in,  %delay_fixed_32_0_1_14_2951_out = firrtl.instance delay_fixed_32_0_1_14_2951 @delay_fixed_32_0_1_14(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_14_2952_clock, %delay_fixed_32_0_1_14_2952_reset, %delay_fixed_32_0_1_14_2952_in,  %delay_fixed_32_0_1_14_2952_out = firrtl.instance delay_fixed_32_0_1_14_2952 @delay_fixed_32_0_1_14(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_16_2953_clock, %delay_fixed_32_0_1_16_2953_reset, %delay_fixed_32_0_1_16_2953_in,  %delay_fixed_32_0_1_16_2953_out = firrtl.instance delay_fixed_32_0_1_16_2953 @delay_fixed_32_0_1_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_16_2954_clock, %delay_fixed_32_0_1_16_2954_reset, %delay_fixed_32_0_1_16_2954_in,  %delay_fixed_32_0_1_16_2954_out = firrtl.instance delay_fixed_32_0_1_16_2954 @delay_fixed_32_0_1_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_15_2955_clock, %delay_fixed_32_0_1_15_2955_reset, %delay_fixed_32_0_1_15_2955_in,  %delay_fixed_32_0_1_15_2955_out = firrtl.instance delay_fixed_32_0_1_15_2955 @delay_fixed_32_0_1_15(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_15_2956_clock, %delay_fixed_32_0_1_15_2956_reset, %delay_fixed_32_0_1_15_2956_in,  %delay_fixed_32_0_1_15_2956_out = firrtl.instance delay_fixed_32_0_1_15_2956 @delay_fixed_32_0_1_15(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_253_2957_clock, %delay_fixed_32_0_1_253_2957_reset, %delay_fixed_32_0_1_253_2957_in,  %delay_fixed_32_0_1_253_2957_out = firrtl.instance delay_fixed_32_0_1_253_2957 @delay_fixed_32_0_1_253(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_28_2958_clock, %delay_fixed_32_0_1_28_2958_reset, %delay_fixed_32_0_1_28_2958_in,  %delay_fixed_32_0_1_28_2958_out = firrtl.instance delay_fixed_32_0_1_28_2958 @delay_fixed_32_0_1_28(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_155_2959_clock, %delay_fixed_32_0_1_155_2959_reset, %delay_fixed_32_0_1_155_2959_in,  %delay_fixed_32_0_1_155_2959_out = firrtl.instance delay_fixed_32_0_1_155_2959 @delay_fixed_32_0_1_155(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_44_2960_clock, %delay_fixed_32_0_1_44_2960_reset, %delay_fixed_32_0_1_44_2960_in,  %delay_fixed_32_0_1_44_2960_out = firrtl.instance delay_fixed_32_0_1_44_2960 @delay_fixed_32_0_1_44(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_136_2961_clock, %delay_fixed_32_0_1_136_2961_reset, %delay_fixed_32_0_1_136_2961_in,  %delay_fixed_32_0_1_136_2961_out = firrtl.instance delay_fixed_32_0_1_136_2961 @delay_fixed_32_0_1_136(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_72_2962_clock, %delay_fixed_32_0_1_72_2962_reset, %delay_fixed_32_0_1_72_2962_in,  %delay_fixed_32_0_1_72_2962_out = firrtl.instance delay_fixed_32_0_1_72_2962 @delay_fixed_32_0_1_72(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_12_2963_clock, %delay_fixed_32_0_1_12_2963_reset, %delay_fixed_32_0_1_12_2963_in,  %delay_fixed_32_0_1_12_2963_out = firrtl.instance delay_fixed_32_0_1_12_2963 @delay_fixed_32_0_1_12(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_12_2964_clock, %delay_fixed_32_0_1_12_2964_reset, %delay_fixed_32_0_1_12_2964_in,  %delay_fixed_32_0_1_12_2964_out = firrtl.instance delay_fixed_32_0_1_12_2964 @delay_fixed_32_0_1_12(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_186_2965_clock, %delay_fixed_32_0_1_186_2965_reset, %delay_fixed_32_0_1_186_2965_in,  %delay_fixed_32_0_1_186_2965_out = firrtl.instance delay_fixed_32_0_1_186_2965 @delay_fixed_32_0_1_186(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_25_2966_clock, %delay_fixed_32_0_1_25_2966_reset, %delay_fixed_32_0_1_25_2966_in,  %delay_fixed_32_0_1_25_2966_out = firrtl.instance delay_fixed_32_0_1_25_2966 @delay_fixed_32_0_1_25(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_94_2967_clock, %delay_fixed_32_0_1_94_2967_reset, %delay_fixed_32_0_1_94_2967_in,  %delay_fixed_32_0_1_94_2967_out = firrtl.instance delay_fixed_32_0_1_94_2967 @delay_fixed_32_0_1_94(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_43_2968_clock, %delay_fixed_32_0_1_43_2968_reset, %delay_fixed_32_0_1_43_2968_in,  %delay_fixed_32_0_1_43_2968_out = firrtl.instance delay_fixed_32_0_1_43_2968 @delay_fixed_32_0_1_43(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_199_2969_clock, %delay_fixed_32_0_1_199_2969_reset, %delay_fixed_32_0_1_199_2969_in,  %delay_fixed_32_0_1_199_2969_out = firrtl.instance delay_fixed_32_0_1_199_2969 @delay_fixed_32_0_1_199(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_76_2970_clock, %delay_fixed_32_0_1_76_2970_reset, %delay_fixed_32_0_1_76_2970_in,  %delay_fixed_32_0_1_76_2970_out = firrtl.instance delay_fixed_32_0_1_76_2970 @delay_fixed_32_0_1_76(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_39_2971_clock, %delay_fixed_32_0_1_39_2971_reset, %delay_fixed_32_0_1_39_2971_in,  %delay_fixed_32_0_1_39_2971_out = firrtl.instance delay_fixed_32_0_1_39_2971 @delay_fixed_32_0_1_39(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_142_2972_clock, %delay_fixed_32_0_1_142_2972_reset, %delay_fixed_32_0_1_142_2972_in,  %delay_fixed_32_0_1_142_2972_out = firrtl.instance delay_fixed_32_0_1_142_2972 @delay_fixed_32_0_1_142(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_60_2973_clock, %delay_fixed_32_0_1_60_2973_reset, %delay_fixed_32_0_1_60_2973_in,  %delay_fixed_32_0_1_60_2973_out = firrtl.instance delay_fixed_32_0_1_60_2973 @delay_fixed_32_0_1_60(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_44_2974_clock, %delay_fixed_32_0_1_44_2974_reset, %delay_fixed_32_0_1_44_2974_in,  %delay_fixed_32_0_1_44_2974_out = firrtl.instance delay_fixed_32_0_1_44_2974 @delay_fixed_32_0_1_44(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_113_2975_clock, %delay_fixed_32_0_1_113_2975_reset, %delay_fixed_32_0_1_113_2975_in,  %delay_fixed_32_0_1_113_2975_out = firrtl.instance delay_fixed_32_0_1_113_2975 @delay_fixed_32_0_1_113(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_54_2976_clock, %delay_fixed_32_0_1_54_2976_reset, %delay_fixed_32_0_1_54_2976_in,  %delay_fixed_32_0_1_54_2976_out = firrtl.instance delay_fixed_32_0_1_54_2976 @delay_fixed_32_0_1_54(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_122_2977_clock, %delay_fixed_32_0_1_122_2977_reset, %delay_fixed_32_0_1_122_2977_in,  %delay_fixed_32_0_1_122_2977_out = firrtl.instance delay_fixed_32_0_1_122_2977 @delay_fixed_32_0_1_122(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_190_2978_clock, %delay_fixed_32_0_1_190_2978_reset, %delay_fixed_32_0_1_190_2978_in,  %delay_fixed_32_0_1_190_2978_out = firrtl.instance delay_fixed_32_0_1_190_2978 @delay_fixed_32_0_1_190(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1564_2979_clock, %delay_fixed_32_0_1_1564_2979_reset, %delay_fixed_32_0_1_1564_2979_in,  %delay_fixed_32_0_1_1564_2979_out = firrtl.instance delay_fixed_32_0_1_1564_2979 @delay_fixed_32_0_1_1564(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1391_2980_clock, %delay_fixed_32_0_1_1391_2980_reset, %delay_fixed_32_0_1_1391_2980_in,  %delay_fixed_32_0_1_1391_2980_out = firrtl.instance delay_fixed_32_0_1_1391_2980 @delay_fixed_32_0_1_1391(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_6_2981_clock, %delay_fixed_32_0_1_6_2981_reset, %delay_fixed_32_0_1_6_2981_in,  %delay_fixed_32_0_1_6_2981_out = firrtl.instance delay_fixed_32_0_1_6_2981 @delay_fixed_32_0_1_6(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_70_2982_clock, %delay_fixed_32_0_1_70_2982_reset, %delay_fixed_32_0_1_70_2982_in,  %delay_fixed_32_0_1_70_2982_out = firrtl.instance delay_fixed_32_0_1_70_2982 @delay_fixed_32_0_1_70(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1557_2983_clock, %delay_fixed_32_0_1_1557_2983_reset, %delay_fixed_32_0_1_1557_2983_in,  %delay_fixed_32_0_1_1557_2983_out = firrtl.instance delay_fixed_32_0_1_1557_2983 @delay_fixed_32_0_1_1557(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_94_2984_clock, %delay_fixed_32_0_1_94_2984_reset, %delay_fixed_32_0_1_94_2984_in,  %delay_fixed_32_0_1_94_2984_out = firrtl.instance delay_fixed_32_0_1_94_2984 @delay_fixed_32_0_1_94(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_70_2985_clock, %delay_fixed_32_0_1_70_2985_reset, %delay_fixed_32_0_1_70_2985_in,  %delay_fixed_32_0_1_70_2985_out = firrtl.instance delay_fixed_32_0_1_70_2985 @delay_fixed_32_0_1_70(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1404_2986_clock, %delay_fixed_32_0_1_1404_2986_reset, %delay_fixed_32_0_1_1404_2986_in,  %delay_fixed_32_0_1_1404_2986_out = firrtl.instance delay_fixed_32_0_1_1404_2986 @delay_fixed_32_0_1_1404(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_6_2987_clock, %delay_fixed_32_0_1_6_2987_reset, %delay_fixed_32_0_1_6_2987_in,  %delay_fixed_32_0_1_6_2987_out = firrtl.instance delay_fixed_32_0_1_6_2987 @delay_fixed_32_0_1_6(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_399_2988_clock, %delay_fixed_32_0_1_399_2988_reset, %delay_fixed_32_0_1_399_2988_in,  %delay_fixed_32_0_1_399_2988_out = firrtl.instance delay_fixed_32_0_1_399_2988 @delay_fixed_32_0_1_399(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_4_2989_clock, %delay_fixed_32_0_1_4_2989_reset, %delay_fixed_32_0_1_4_2989_in,  %delay_fixed_32_0_1_4_2989_out = firrtl.instance delay_fixed_32_0_1_4_2989 @delay_fixed_32_0_1_4(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_4_2990_clock, %delay_fixed_32_0_1_4_2990_reset, %delay_fixed_32_0_1_4_2990_in,  %delay_fixed_32_0_1_4_2990_out = firrtl.instance delay_fixed_32_0_1_4_2990 @delay_fixed_32_0_1_4(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_99_2991_clock, %delay_fixed_32_0_1_99_2991_reset, %delay_fixed_32_0_1_99_2991_in,  %delay_fixed_32_0_1_99_2991_out = firrtl.instance delay_fixed_32_0_1_99_2991 @delay_fixed_32_0_1_99(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_99_2992_clock, %delay_fixed_32_0_1_99_2992_reset, %delay_fixed_32_0_1_99_2992_in,  %delay_fixed_32_0_1_99_2992_out = firrtl.instance delay_fixed_32_0_1_99_2992 @delay_fixed_32_0_1_99(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_480_2993_clock, %delay_fixed_32_0_1_480_2993_reset, %delay_fixed_32_0_1_480_2993_in,  %delay_fixed_32_0_1_480_2993_out = firrtl.instance delay_fixed_32_0_1_480_2993 @delay_fixed_32_0_1_480(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1032_2994_clock, %delay_fixed_32_0_1_1032_2994_reset, %delay_fixed_32_0_1_1032_2994_in,  %delay_fixed_32_0_1_1032_2994_out = firrtl.instance delay_fixed_32_0_1_1032_2994 @delay_fixed_32_0_1_1032(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_130_2995_clock, %delay_fixed_32_0_1_130_2995_reset, %delay_fixed_32_0_1_130_2995_in,  %delay_fixed_32_0_1_130_2995_out = firrtl.instance delay_fixed_32_0_1_130_2995 @delay_fixed_32_0_1_130(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_461_2996_clock, %delay_fixed_32_0_1_461_2996_reset, %delay_fixed_32_0_1_461_2996_in,  %delay_fixed_32_0_1_461_2996_out = firrtl.instance delay_fixed_32_0_1_461_2996 @delay_fixed_32_0_1_461(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_90_2997_clock, %delay_fixed_32_0_1_90_2997_reset, %delay_fixed_32_0_1_90_2997_in,  %delay_fixed_32_0_1_90_2997_out = firrtl.instance delay_fixed_32_0_1_90_2997 @delay_fixed_32_0_1_90(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_206_2998_clock, %delay_fixed_32_0_1_206_2998_reset, %delay_fixed_32_0_1_206_2998_in,  %delay_fixed_32_0_1_206_2998_out = firrtl.instance delay_fixed_32_0_1_206_2998 @delay_fixed_32_0_1_206(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_25_2999_clock, %delay_fixed_1_0_0_25_2999_reset, %delay_fixed_1_0_0_25_2999_in,  %delay_fixed_1_0_0_25_2999_out = firrtl.instance delay_fixed_1_0_0_25_2999 @delay_fixed_1_0_0_25(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1501_3000_clock, %delay_fixed_32_0_1_1501_3000_reset, %delay_fixed_32_0_1_1501_3000_in,  %delay_fixed_32_0_1_1501_3000_out = firrtl.instance delay_fixed_32_0_1_1501_3000 @delay_fixed_32_0_1_1501(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_689_3001_clock, %delay_fixed_32_0_1_689_3001_reset, %delay_fixed_32_0_1_689_3001_in,  %delay_fixed_32_0_1_689_3001_out = firrtl.instance delay_fixed_32_0_1_689_3001 @delay_fixed_32_0_1_689(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_206_3002_clock, %delay_fixed_32_0_1_206_3002_reset, %delay_fixed_32_0_1_206_3002_in,  %delay_fixed_32_0_1_206_3002_out = firrtl.instance delay_fixed_32_0_1_206_3002 @delay_fixed_32_0_1_206(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1421_3003_clock, %delay_fixed_32_0_1_1421_3003_reset, %delay_fixed_32_0_1_1421_3003_in,  %delay_fixed_32_0_1_1421_3003_out = firrtl.instance delay_fixed_32_0_1_1421_3003 @delay_fixed_32_0_1_1421(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_966_3004_clock, %delay_fixed_32_0_1_966_3004_reset, %delay_fixed_32_0_1_966_3004_in,  %delay_fixed_32_0_1_966_3004_out = firrtl.instance delay_fixed_32_0_1_966_3004 @delay_fixed_32_0_1_966(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_45_3005_clock, %delay_fixed_32_0_1_45_3005_reset, %delay_fixed_32_0_1_45_3005_in,  %delay_fixed_32_0_1_45_3005_out = firrtl.instance delay_fixed_32_0_1_45_3005 @delay_fixed_32_0_1_45(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1500_3006_clock, %delay_fixed_32_0_1_1500_3006_reset, %delay_fixed_32_0_1_1500_3006_in,  %delay_fixed_32_0_1_1500_3006_out = firrtl.instance delay_fixed_32_0_1_1500_3006 @delay_fixed_32_0_1_1500(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1037_3007_clock, %delay_fixed_32_0_1_1037_3007_reset, %delay_fixed_32_0_1_1037_3007_in,  %delay_fixed_32_0_1_1037_3007_out = firrtl.instance delay_fixed_32_0_1_1037_3007 @delay_fixed_32_0_1_1037(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1455_3008_clock, %delay_fixed_32_0_1_1455_3008_reset, %delay_fixed_32_0_1_1455_3008_in,  %delay_fixed_32_0_1_1455_3008_out = firrtl.instance delay_fixed_32_0_1_1455_3008 @delay_fixed_32_0_1_1455(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_287_3009_clock, %delay_fixed_32_0_1_287_3009_reset, %delay_fixed_32_0_1_287_3009_in,  %delay_fixed_32_0_1_287_3009_out = firrtl.instance delay_fixed_32_0_1_287_3009 @delay_fixed_32_0_1_287(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_225_3010_clock, %delay_fixed_32_0_1_225_3010_reset, %delay_fixed_32_0_1_225_3010_in,  %delay_fixed_32_0_1_225_3010_out = firrtl.instance delay_fixed_32_0_1_225_3010 @delay_fixed_32_0_1_225(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_480_3011_clock, %delay_fixed_32_0_1_480_3011_reset, %delay_fixed_32_0_1_480_3011_in,  %delay_fixed_32_0_1_480_3011_out = firrtl.instance delay_fixed_32_0_1_480_3011 @delay_fixed_32_0_1_480(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_225_3012_clock, %delay_fixed_32_0_1_225_3012_reset, %delay_fixed_32_0_1_225_3012_in,  %delay_fixed_32_0_1_225_3012_out = firrtl.instance delay_fixed_32_0_1_225_3012 @delay_fixed_32_0_1_225(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_39_3013_clock, %delay_fixed_32_0_1_39_3013_reset, %delay_fixed_32_0_1_39_3013_in,  %delay_fixed_32_0_1_39_3013_out = firrtl.instance delay_fixed_32_0_1_39_3013 @delay_fixed_32_0_1_39(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_25_3014_clock, %delay_fixed_32_0_1_25_3014_reset, %delay_fixed_32_0_1_25_3014_in,  %delay_fixed_32_0_1_25_3014_out = firrtl.instance delay_fixed_32_0_1_25_3014 @delay_fixed_32_0_1_25(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_25_3015_clock, %delay_fixed_32_0_1_25_3015_reset, %delay_fixed_32_0_1_25_3015_in,  %delay_fixed_32_0_1_25_3015_out = firrtl.instance delay_fixed_32_0_1_25_3015 @delay_fixed_32_0_1_25(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_9_3016_clock, %delay_fixed_32_0_1_9_3016_reset, %delay_fixed_32_0_1_9_3016_in,  %delay_fixed_32_0_1_9_3016_out = firrtl.instance delay_fixed_32_0_1_9_3016 @delay_fixed_32_0_1_9(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1753_3017_clock, %delay_fixed_32_0_1_1753_3017_reset, %delay_fixed_32_0_1_1753_3017_in,  %delay_fixed_32_0_1_1753_3017_out = firrtl.instance delay_fixed_32_0_1_1753_3017 @delay_fixed_32_0_1_1753(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_159_3018_clock, %delay_fixed_32_0_1_159_3018_reset, %delay_fixed_32_0_1_159_3018_in,  %delay_fixed_32_0_1_159_3018_out = firrtl.instance delay_fixed_32_0_1_159_3018 @delay_fixed_32_0_1_159(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_399_3019_clock, %delay_fixed_32_0_1_399_3019_reset, %delay_fixed_32_0_1_399_3019_in,  %delay_fixed_32_0_1_399_3019_out = firrtl.instance delay_fixed_32_0_1_399_3019 @delay_fixed_32_0_1_399(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1677_3020_clock, %delay_fixed_32_0_1_1677_3020_reset, %delay_fixed_32_0_1_1677_3020_in,  %delay_fixed_32_0_1_1677_3020_out = firrtl.instance delay_fixed_32_0_1_1677_3020 @delay_fixed_32_0_1_1677(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_757_3021_clock, %delay_fixed_32_0_1_757_3021_reset, %delay_fixed_32_0_1_757_3021_in,  %delay_fixed_32_0_1_757_3021_out = firrtl.instance delay_fixed_32_0_1_757_3021 @delay_fixed_32_0_1_757(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_13_3022_clock, %delay_fixed_32_0_1_13_3022_reset, %delay_fixed_32_0_1_13_3022_in,  %delay_fixed_32_0_1_13_3022_out = firrtl.instance delay_fixed_32_0_1_13_3022 @delay_fixed_32_0_1_13(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1724_3023_clock, %delay_fixed_32_0_1_1724_3023_reset, %delay_fixed_32_0_1_1724_3023_in,  %delay_fixed_32_0_1_1724_3023_out = firrtl.instance delay_fixed_32_0_1_1724_3023 @delay_fixed_32_0_1_1724(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1711_3024_clock, %delay_fixed_32_0_1_1711_3024_reset, %delay_fixed_32_0_1_1711_3024_in,  %delay_fixed_32_0_1_1711_3024_out = firrtl.instance delay_fixed_32_0_1_1711_3024 @delay_fixed_32_0_1_1711(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_359_3025_clock, %delay_fixed_32_0_1_359_3025_reset, %delay_fixed_32_0_1_359_3025_in,  %delay_fixed_32_0_1_359_3025_out = firrtl.instance delay_fixed_32_0_1_359_3025 @delay_fixed_32_0_1_359(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_136_3026_clock, %delay_fixed_32_0_1_136_3026_reset, %delay_fixed_32_0_1_136_3026_in,  %delay_fixed_32_0_1_136_3026_out = firrtl.instance delay_fixed_32_0_1_136_3026 @delay_fixed_32_0_1_136(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_954_3027_clock, %delay_fixed_32_0_1_954_3027_reset, %delay_fixed_32_0_1_954_3027_in,  %delay_fixed_32_0_1_954_3027_out = firrtl.instance delay_fixed_32_0_1_954_3027 @delay_fixed_32_0_1_954(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_787_3028_clock, %delay_fixed_32_0_1_787_3028_reset, %delay_fixed_32_0_1_787_3028_in,  %delay_fixed_32_0_1_787_3028_out = firrtl.instance delay_fixed_32_0_1_787_3028 @delay_fixed_32_0_1_787(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_94_3029_clock, %delay_fixed_32_0_1_94_3029_reset, %delay_fixed_32_0_1_94_3029_in,  %delay_fixed_32_0_1_94_3029_out = firrtl.instance delay_fixed_32_0_1_94_3029 @delay_fixed_32_0_1_94(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_822_3030_clock, %delay_fixed_32_0_1_822_3030_reset, %delay_fixed_32_0_1_822_3030_in,  %delay_fixed_32_0_1_822_3030_out = firrtl.instance delay_fixed_32_0_1_822_3030 @delay_fixed_32_0_1_822(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_94_3031_clock, %delay_fixed_1_0_0_94_3031_reset, %delay_fixed_1_0_0_94_3031_in,  %delay_fixed_1_0_0_94_3031_out = firrtl.instance delay_fixed_1_0_0_94_3031 @delay_fixed_1_0_0_94(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1825_3032_clock, %delay_fixed_32_0_1_1825_3032_reset, %delay_fixed_32_0_1_1825_3032_in,  %delay_fixed_32_0_1_1825_3032_out = firrtl.instance delay_fixed_32_0_1_1825_3032 @delay_fixed_32_0_1_1825(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_983_3033_clock, %delay_fixed_32_0_1_983_3033_reset, %delay_fixed_32_0_1_983_3033_in,  %delay_fixed_32_0_1_983_3033_out = firrtl.instance delay_fixed_32_0_1_983_3033 @delay_fixed_32_0_1_983(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_86_3034_clock, %delay_fixed_32_0_1_86_3034_reset, %delay_fixed_32_0_1_86_3034_in,  %delay_fixed_32_0_1_86_3034_out = firrtl.instance delay_fixed_32_0_1_86_3034 @delay_fixed_32_0_1_86(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1680_3035_clock, %delay_fixed_32_0_1_1680_3035_reset, %delay_fixed_32_0_1_1680_3035_in,  %delay_fixed_32_0_1_1680_3035_out = firrtl.instance delay_fixed_32_0_1_1680_3035 @delay_fixed_32_0_1_1680(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1076_3036_clock, %delay_fixed_32_0_1_1076_3036_reset, %delay_fixed_32_0_1_1076_3036_in,  %delay_fixed_32_0_1_1076_3036_out = firrtl.instance delay_fixed_32_0_1_1076_3036 @delay_fixed_32_0_1_1076(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_778_3037_clock, %delay_fixed_32_0_1_778_3037_reset, %delay_fixed_32_0_1_778_3037_in,  %delay_fixed_32_0_1_778_3037_out = firrtl.instance delay_fixed_32_0_1_778_3037 @delay_fixed_32_0_1_778(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_69_3038_clock, %delay_fixed_32_0_1_69_3038_reset, %delay_fixed_32_0_1_69_3038_in,  %delay_fixed_32_0_1_69_3038_out = firrtl.instance delay_fixed_32_0_1_69_3038 @delay_fixed_32_0_1_69(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1783_3039_clock, %delay_fixed_32_0_1_1783_3039_reset, %delay_fixed_32_0_1_1783_3039_in,  %delay_fixed_32_0_1_1783_3039_out = firrtl.instance delay_fixed_32_0_1_1783_3039 @delay_fixed_32_0_1_1783(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1099_3040_clock, %delay_fixed_32_0_1_1099_3040_reset, %delay_fixed_32_0_1_1099_3040_in,  %delay_fixed_32_0_1_1099_3040_out = firrtl.instance delay_fixed_32_0_1_1099_3040 @delay_fixed_32_0_1_1099(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_634_3041_clock, %delay_fixed_32_0_1_634_3041_reset, %delay_fixed_32_0_1_634_3041_in,  %delay_fixed_32_0_1_634_3041_out = firrtl.instance delay_fixed_32_0_1_634_3041 @delay_fixed_32_0_1_634(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1714_3042_clock, %delay_fixed_32_0_1_1714_3042_reset, %delay_fixed_32_0_1_1714_3042_in,  %delay_fixed_32_0_1_1714_3042_out = firrtl.instance delay_fixed_32_0_1_1714_3042 @delay_fixed_32_0_1_1714(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_87_3043_clock, %delay_fixed_32_0_1_87_3043_reset, %delay_fixed_32_0_1_87_3043_in,  %delay_fixed_32_0_1_87_3043_out = firrtl.instance delay_fixed_32_0_1_87_3043 @delay_fixed_32_0_1_87(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_126_3044_clock, %delay_fixed_32_0_1_126_3044_reset, %delay_fixed_32_0_1_126_3044_in,  %delay_fixed_32_0_1_126_3044_out = firrtl.instance delay_fixed_32_0_1_126_3044 @delay_fixed_32_0_1_126(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_31_3045_clock, %delay_fixed_32_0_1_31_3045_reset, %delay_fixed_32_0_1_31_3045_in,  %delay_fixed_32_0_1_31_3045_out = firrtl.instance delay_fixed_32_0_1_31_3045 @delay_fixed_32_0_1_31(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_126_3046_clock, %delay_fixed_32_0_1_126_3046_reset, %delay_fixed_32_0_1_126_3046_in,  %delay_fixed_32_0_1_126_3046_out = firrtl.instance delay_fixed_32_0_1_126_3046 @delay_fixed_32_0_1_126(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_717_3047_clock, %delay_fixed_32_0_1_717_3047_reset, %delay_fixed_32_0_1_717_3047_in,  %delay_fixed_32_0_1_717_3047_out = firrtl.instance delay_fixed_32_0_1_717_3047 @delay_fixed_32_0_1_717(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_346_3048_clock, %delay_fixed_32_0_1_346_3048_reset, %delay_fixed_32_0_1_346_3048_in,  %delay_fixed_32_0_1_346_3048_out = firrtl.instance delay_fixed_32_0_1_346_3048 @delay_fixed_32_0_1_346(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_574_3049_clock, %delay_fixed_32_0_1_574_3049_reset, %delay_fixed_32_0_1_574_3049_in,  %delay_fixed_32_0_1_574_3049_out = firrtl.instance delay_fixed_32_0_1_574_3049 @delay_fixed_32_0_1_574(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_386_3050_clock, %delay_fixed_32_0_1_386_3050_reset, %delay_fixed_32_0_1_386_3050_in,  %delay_fixed_32_0_1_386_3050_out = firrtl.instance delay_fixed_32_0_1_386_3050 @delay_fixed_32_0_1_386(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_31_3051_clock, %delay_fixed_32_0_1_31_3051_reset, %delay_fixed_32_0_1_31_3051_in,  %delay_fixed_32_0_1_31_3051_out = firrtl.instance delay_fixed_32_0_1_31_3051 @delay_fixed_32_0_1_31(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_26_3052_clock, %delay_fixed_32_0_1_26_3052_reset, %delay_fixed_32_0_1_26_3052_in,  %delay_fixed_32_0_1_26_3052_out = firrtl.instance delay_fixed_32_0_1_26_3052 @delay_fixed_32_0_1_26(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1377_3053_clock, %delay_fixed_32_0_1_1377_3053_reset, %delay_fixed_32_0_1_1377_3053_in,  %delay_fixed_32_0_1_1377_3053_out = firrtl.instance delay_fixed_32_0_1_1377_3053 @delay_fixed_32_0_1_1377(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_861_3054_clock, %delay_fixed_32_0_1_861_3054_reset, %delay_fixed_32_0_1_861_3054_in,  %delay_fixed_32_0_1_861_3054_out = firrtl.instance delay_fixed_32_0_1_861_3054 @delay_fixed_32_0_1_861(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_218_3055_clock, %delay_fixed_32_0_1_218_3055_reset, %delay_fixed_32_0_1_218_3055_in,  %delay_fixed_32_0_1_218_3055_out = firrtl.instance delay_fixed_32_0_1_218_3055 @delay_fixed_32_0_1_218(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1293_3056_clock, %delay_fixed_32_0_1_1293_3056_reset, %delay_fixed_32_0_1_1293_3056_in,  %delay_fixed_32_0_1_1293_3056_out = firrtl.instance delay_fixed_32_0_1_1293_3056 @delay_fixed_32_0_1_1293(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_835_3057_clock, %delay_fixed_32_0_1_835_3057_reset, %delay_fixed_32_0_1_835_3057_in,  %delay_fixed_32_0_1_835_3057_out = firrtl.instance delay_fixed_32_0_1_835_3057 @delay_fixed_32_0_1_835(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_43_3058_clock, %delay_fixed_32_0_1_43_3058_reset, %delay_fixed_32_0_1_43_3058_in,  %delay_fixed_32_0_1_43_3058_out = firrtl.instance delay_fixed_32_0_1_43_3058 @delay_fixed_32_0_1_43(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1370_3059_clock, %delay_fixed_32_0_1_1370_3059_reset, %delay_fixed_32_0_1_1370_3059_in,  %delay_fixed_32_0_1_1370_3059_out = firrtl.instance delay_fixed_32_0_1_1370_3059 @delay_fixed_32_0_1_1370(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_125_3060_clock, %delay_fixed_32_0_1_125_3060_reset, %delay_fixed_32_0_1_125_3060_in,  %delay_fixed_32_0_1_125_3060_out = firrtl.instance delay_fixed_32_0_1_125_3060 @delay_fixed_32_0_1_125(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_51_3061_clock, %delay_fixed_32_0_1_51_3061_reset, %delay_fixed_32_0_1_51_3061_in,  %delay_fixed_32_0_1_51_3061_out = firrtl.instance delay_fixed_32_0_1_51_3061 @delay_fixed_32_0_1_51(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1327_3062_clock, %delay_fixed_32_0_1_1327_3062_reset, %delay_fixed_32_0_1_1327_3062_in,  %delay_fixed_32_0_1_1327_3062_out = firrtl.instance delay_fixed_32_0_1_1327_3062 @delay_fixed_32_0_1_1327(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_209_3063_clock, %delay_fixed_32_0_1_209_3063_reset, %delay_fixed_32_0_1_209_3063_in,  %delay_fixed_32_0_1_209_3063_out = firrtl.instance delay_fixed_32_0_1_209_3063 @delay_fixed_32_0_1_209(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_51_3064_clock, %delay_fixed_32_0_1_51_3064_reset, %delay_fixed_32_0_1_51_3064_in,  %delay_fixed_32_0_1_51_3064_out = firrtl.instance delay_fixed_32_0_1_51_3064 @delay_fixed_32_0_1_51(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1100_3065_clock, %delay_fixed_32_0_1_1100_3065_reset, %delay_fixed_32_0_1_1100_3065_in,  %delay_fixed_32_0_1_1100_3065_out = firrtl.instance delay_fixed_32_0_1_1100_3065 @delay_fixed_32_0_1_1100(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1070_3066_clock, %delay_fixed_32_0_1_1070_3066_reset, %delay_fixed_32_0_1_1070_3066_in,  %delay_fixed_32_0_1_1070_3066_out = firrtl.instance delay_fixed_32_0_1_1070_3066 @delay_fixed_32_0_1_1070(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_749_3067_clock, %delay_fixed_32_0_1_749_3067_reset, %delay_fixed_32_0_1_749_3067_in,  %delay_fixed_32_0_1_749_3067_out = firrtl.instance delay_fixed_32_0_1_749_3067 @delay_fixed_32_0_1_749(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_60_3068_clock, %delay_fixed_1_0_0_60_3068_reset, %delay_fixed_1_0_0_60_3068_in,  %delay_fixed_1_0_0_60_3068_out = firrtl.instance delay_fixed_1_0_0_60_3068 @delay_fixed_1_0_0_60(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_2172_3069_clock, %delay_fixed_32_0_1_2172_3069_reset, %delay_fixed_32_0_1_2172_3069_in,  %delay_fixed_32_0_1_2172_3069_out = firrtl.instance delay_fixed_32_0_1_2172_3069 @delay_fixed_32_0_1_2172(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_47_3070_clock, %delay_fixed_32_0_1_47_3070_reset, %delay_fixed_32_0_1_47_3070_in,  %delay_fixed_32_0_1_47_3070_out = firrtl.instance delay_fixed_32_0_1_47_3070 @delay_fixed_32_0_1_47(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_2042_3071_clock, %delay_fixed_32_0_1_2042_3071_reset, %delay_fixed_32_0_1_2042_3071_in,  %delay_fixed_32_0_1_2042_3071_out = firrtl.instance delay_fixed_32_0_1_2042_3071 @delay_fixed_32_0_1_2042(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_47_3072_clock, %delay_fixed_32_0_1_47_3072_reset, %delay_fixed_32_0_1_47_3072_in,  %delay_fixed_32_0_1_47_3072_out = firrtl.instance delay_fixed_32_0_1_47_3072 @delay_fixed_32_0_1_47(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_63_3073_clock, %delay_fixed_32_0_1_63_3073_reset, %delay_fixed_32_0_1_63_3073_in,  %delay_fixed_32_0_1_63_3073_out = firrtl.instance delay_fixed_32_0_1_63_3073 @delay_fixed_32_0_1_63(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_2139_3074_clock, %delay_fixed_32_0_1_2139_3074_reset, %delay_fixed_32_0_1_2139_3074_in,  %delay_fixed_32_0_1_2139_3074_out = firrtl.instance delay_fixed_32_0_1_2139_3074 @delay_fixed_32_0_1_2139(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_2076_3075_clock, %delay_fixed_32_0_1_2076_3075_reset, %delay_fixed_32_0_1_2076_3075_in,  %delay_fixed_32_0_1_2076_3075_out = firrtl.instance delay_fixed_32_0_1_2076_3075 @delay_fixed_32_0_1_2076(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_28_3076_clock, %delay_fixed_32_0_1_28_3076_reset, %delay_fixed_32_0_1_28_3076_in,  %delay_fixed_32_0_1_28_3076_out = firrtl.instance delay_fixed_32_0_1_28_3076 @delay_fixed_32_0_1_28(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_28_3077_clock, %delay_fixed_32_0_1_28_3077_reset, %delay_fixed_32_0_1_28_3077_in,  %delay_fixed_32_0_1_28_3077_out = firrtl.instance delay_fixed_32_0_1_28_3077 @delay_fixed_32_0_1_28(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_365_3078_clock, %delay_fixed_32_0_1_365_3078_reset, %delay_fixed_32_0_1_365_3078_in,  %delay_fixed_32_0_1_365_3078_out = firrtl.instance delay_fixed_32_0_1_365_3078 @delay_fixed_32_0_1_365(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_37_3079_clock, %delay_fixed_32_0_1_37_3079_reset, %delay_fixed_32_0_1_37_3079_in,  %delay_fixed_32_0_1_37_3079_out = firrtl.instance delay_fixed_32_0_1_37_3079 @delay_fixed_32_0_1_37(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_37_3080_clock, %delay_fixed_32_0_1_37_3080_reset, %delay_fixed_32_0_1_37_3080_in,  %delay_fixed_32_0_1_37_3080_out = firrtl.instance delay_fixed_32_0_1_37_3080 @delay_fixed_32_0_1_37(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_216_3081_clock, %delay_fixed_32_0_1_216_3081_reset, %delay_fixed_32_0_1_216_3081_in,  %delay_fixed_32_0_1_216_3081_out = firrtl.instance delay_fixed_32_0_1_216_3081 @delay_fixed_32_0_1_216(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_33_3082_clock, %delay_fixed_32_0_1_33_3082_reset, %delay_fixed_32_0_1_33_3082_in,  %delay_fixed_32_0_1_33_3082_out = firrtl.instance delay_fixed_32_0_1_33_3082 @delay_fixed_32_0_1_33(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_17_3083_clock, %delay_fixed_32_0_1_17_3083_reset, %delay_fixed_32_0_1_17_3083_in,  %delay_fixed_32_0_1_17_3083_out = firrtl.instance delay_fixed_32_0_1_17_3083 @delay_fixed_32_0_1_17(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_110_3084_clock, %delay_fixed_32_0_1_110_3084_reset, %delay_fixed_32_0_1_110_3084_in,  %delay_fixed_32_0_1_110_3084_out = firrtl.instance delay_fixed_32_0_1_110_3084 @delay_fixed_32_0_1_110(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_110_3085_clock, %delay_fixed_32_0_1_110_3085_reset, %delay_fixed_32_0_1_110_3085_in,  %delay_fixed_32_0_1_110_3085_out = firrtl.instance delay_fixed_32_0_1_110_3085 @delay_fixed_32_0_1_110(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_17_3086_clock, %delay_fixed_32_0_1_17_3086_reset, %delay_fixed_32_0_1_17_3086_in,  %delay_fixed_32_0_1_17_3086_out = firrtl.instance delay_fixed_32_0_1_17_3086 @delay_fixed_32_0_1_17(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_39_3087_clock, %delay_fixed_32_0_1_39_3087_reset, %delay_fixed_32_0_1_39_3087_in,  %delay_fixed_32_0_1_39_3087_out = firrtl.instance delay_fixed_32_0_1_39_3087 @delay_fixed_32_0_1_39(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_83_3088_clock, %delay_fixed_32_0_1_83_3088_reset, %delay_fixed_32_0_1_83_3088_in,  %delay_fixed_32_0_1_83_3088_out = firrtl.instance delay_fixed_32_0_1_83_3088 @delay_fixed_32_0_1_83(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_15_3089_clock, %delay_fixed_32_0_1_15_3089_reset, %delay_fixed_32_0_1_15_3089_in,  %delay_fixed_32_0_1_15_3089_out = firrtl.instance delay_fixed_32_0_1_15_3089 @delay_fixed_32_0_1_15(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_216_3090_clock, %delay_fixed_32_0_1_216_3090_reset, %delay_fixed_32_0_1_216_3090_in,  %delay_fixed_32_0_1_216_3090_out = firrtl.instance delay_fixed_32_0_1_216_3090 @delay_fixed_32_0_1_216(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_53_3091_clock, %delay_fixed_32_0_1_53_3091_reset, %delay_fixed_32_0_1_53_3091_in,  %delay_fixed_32_0_1_53_3091_out = firrtl.instance delay_fixed_32_0_1_53_3091 @delay_fixed_32_0_1_53(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_53_3092_clock, %delay_fixed_32_0_1_53_3092_reset, %delay_fixed_32_0_1_53_3092_in,  %delay_fixed_32_0_1_53_3092_out = firrtl.instance delay_fixed_32_0_1_53_3092 @delay_fixed_32_0_1_53(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_143_3093_clock, %delay_fixed_32_0_1_143_3093_reset, %delay_fixed_32_0_1_143_3093_in,  %delay_fixed_32_0_1_143_3093_out = firrtl.instance delay_fixed_32_0_1_143_3093 @delay_fixed_32_0_1_143(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_270_3094_clock, %delay_fixed_32_0_1_270_3094_reset, %delay_fixed_32_0_1_270_3094_in,  %delay_fixed_32_0_1_270_3094_out = firrtl.instance delay_fixed_32_0_1_270_3094 @delay_fixed_32_0_1_270(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_160_3095_clock, %delay_fixed_32_0_1_160_3095_reset, %delay_fixed_32_0_1_160_3095_in,  %delay_fixed_32_0_1_160_3095_out = firrtl.instance delay_fixed_32_0_1_160_3095 @delay_fixed_32_0_1_160(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_146_3096_clock, %delay_fixed_32_0_1_146_3096_reset, %delay_fixed_32_0_1_146_3096_in,  %delay_fixed_32_0_1_146_3096_out = firrtl.instance delay_fixed_32_0_1_146_3096 @delay_fixed_32_0_1_146(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_50_3097_clock, %delay_fixed_32_0_1_50_3097_reset, %delay_fixed_32_0_1_50_3097_in,  %delay_fixed_32_0_1_50_3097_out = firrtl.instance delay_fixed_32_0_1_50_3097 @delay_fixed_32_0_1_50(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_256_3098_clock, %delay_fixed_32_0_1_256_3098_reset, %delay_fixed_32_0_1_256_3098_in,  %delay_fixed_32_0_1_256_3098_out = firrtl.instance delay_fixed_32_0_1_256_3098 @delay_fixed_32_0_1_256(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_52_3099_clock, %delay_fixed_32_0_1_52_3099_reset, %delay_fixed_32_0_1_52_3099_in,  %delay_fixed_32_0_1_52_3099_out = firrtl.instance delay_fixed_32_0_1_52_3099 @delay_fixed_32_0_1_52(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_212_3100_clock, %delay_fixed_32_0_1_212_3100_reset, %delay_fixed_32_0_1_212_3100_in,  %delay_fixed_32_0_1_212_3100_out = firrtl.instance delay_fixed_32_0_1_212_3100 @delay_fixed_32_0_1_212(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_97_3101_clock, %delay_fixed_32_0_1_97_3101_reset, %delay_fixed_32_0_1_97_3101_in,  %delay_fixed_32_0_1_97_3101_out = firrtl.instance delay_fixed_32_0_1_97_3101 @delay_fixed_32_0_1_97(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_225_3102_clock, %delay_fixed_32_0_1_225_3102_reset, %delay_fixed_32_0_1_225_3102_in,  %delay_fixed_32_0_1_225_3102_out = firrtl.instance delay_fixed_32_0_1_225_3102 @delay_fixed_32_0_1_225(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_66_3103_clock, %delay_fixed_32_0_1_66_3103_reset, %delay_fixed_32_0_1_66_3103_in,  %delay_fixed_32_0_1_66_3103_out = firrtl.instance delay_fixed_32_0_1_66_3103 @delay_fixed_32_0_1_66(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_143_3104_clock, %delay_fixed_32_0_1_143_3104_reset, %delay_fixed_32_0_1_143_3104_in,  %delay_fixed_32_0_1_143_3104_out = firrtl.instance delay_fixed_32_0_1_143_3104 @delay_fixed_32_0_1_143(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_13_3105_clock, %delay_fixed_32_0_1_13_3105_reset, %delay_fixed_32_0_1_13_3105_in,  %delay_fixed_32_0_1_13_3105_out = firrtl.instance delay_fixed_32_0_1_13_3105 @delay_fixed_32_0_1_13(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_122_3106_clock, %delay_fixed_32_0_1_122_3106_reset, %delay_fixed_32_0_1_122_3106_in,  %delay_fixed_32_0_1_122_3106_out = firrtl.instance delay_fixed_32_0_1_122_3106 @delay_fixed_32_0_1_122(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_97_3107_clock, %delay_fixed_32_0_1_97_3107_reset, %delay_fixed_32_0_1_97_3107_in,  %delay_fixed_32_0_1_97_3107_out = firrtl.instance delay_fixed_32_0_1_97_3107 @delay_fixed_32_0_1_97(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_31_3108_clock, %delay_fixed_32_0_1_31_3108_reset, %delay_fixed_32_0_1_31_3108_in,  %delay_fixed_32_0_1_31_3108_out = firrtl.instance delay_fixed_32_0_1_31_3108 @delay_fixed_32_0_1_31(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_461_3109_clock, %delay_fixed_32_0_1_461_3109_reset, %delay_fixed_32_0_1_461_3109_in,  %delay_fixed_32_0_1_461_3109_out = firrtl.instance delay_fixed_32_0_1_461_3109 @delay_fixed_32_0_1_461(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_184_3110_clock, %delay_fixed_32_0_1_184_3110_reset, %delay_fixed_32_0_1_184_3110_in,  %delay_fixed_32_0_1_184_3110_out = firrtl.instance delay_fixed_32_0_1_184_3110 @delay_fixed_32_0_1_184(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_110_3111_clock, %delay_fixed_32_0_1_110_3111_reset, %delay_fixed_32_0_1_110_3111_in,  %delay_fixed_32_0_1_110_3111_out = firrtl.instance delay_fixed_32_0_1_110_3111 @delay_fixed_32_0_1_110(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_110_3112_clock, %delay_fixed_32_0_1_110_3112_reset, %delay_fixed_32_0_1_110_3112_in,  %delay_fixed_32_0_1_110_3112_out = firrtl.instance delay_fixed_32_0_1_110_3112 @delay_fixed_32_0_1_110(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_184_3113_clock, %delay_fixed_32_0_1_184_3113_reset, %delay_fixed_32_0_1_184_3113_in,  %delay_fixed_32_0_1_184_3113_out = firrtl.instance delay_fixed_32_0_1_184_3113 @delay_fixed_32_0_1_184(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_461_3114_clock, %delay_fixed_32_0_1_461_3114_reset, %delay_fixed_32_0_1_461_3114_in,  %delay_fixed_32_0_1_461_3114_out = firrtl.instance delay_fixed_32_0_1_461_3114 @delay_fixed_32_0_1_461(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_31_3115_clock, %delay_fixed_32_0_1_31_3115_reset, %delay_fixed_32_0_1_31_3115_in,  %delay_fixed_32_0_1_31_3115_out = firrtl.instance delay_fixed_32_0_1_31_3115 @delay_fixed_32_0_1_31(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_624_3116_clock, %delay_fixed_32_0_1_624_3116_reset, %delay_fixed_32_0_1_624_3116_in,  %delay_fixed_32_0_1_624_3116_out = firrtl.instance delay_fixed_32_0_1_624_3116 @delay_fixed_32_0_1_624(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_493_3117_clock, %delay_fixed_32_0_1_493_3117_reset, %delay_fixed_32_0_1_493_3117_in,  %delay_fixed_32_0_1_493_3117_out = firrtl.instance delay_fixed_32_0_1_493_3117 @delay_fixed_32_0_1_493(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_124_3118_clock, %delay_fixed_32_0_1_124_3118_reset, %delay_fixed_32_0_1_124_3118_in,  %delay_fixed_32_0_1_124_3118_out = firrtl.instance delay_fixed_32_0_1_124_3118 @delay_fixed_32_0_1_124(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_636_3119_clock, %delay_fixed_32_0_1_636_3119_reset, %delay_fixed_32_0_1_636_3119_in,  %delay_fixed_32_0_1_636_3119_out = firrtl.instance delay_fixed_32_0_1_636_3119 @delay_fixed_32_0_1_636(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_486_3120_clock, %delay_fixed_32_0_1_486_3120_reset, %delay_fixed_32_0_1_486_3120_in,  %delay_fixed_32_0_1_486_3120_out = firrtl.instance delay_fixed_32_0_1_486_3120 @delay_fixed_32_0_1_486(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_124_3121_clock, %delay_fixed_32_0_1_124_3121_reset, %delay_fixed_32_0_1_124_3121_in,  %delay_fixed_32_0_1_124_3121_out = firrtl.instance delay_fixed_32_0_1_124_3121 @delay_fixed_32_0_1_124(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_14_3122_clock, %delay_fixed_32_0_1_14_3122_reset, %delay_fixed_32_0_1_14_3122_in,  %delay_fixed_32_0_1_14_3122_out = firrtl.instance delay_fixed_32_0_1_14_3122 @delay_fixed_32_0_1_14(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_14_3123_clock, %delay_fixed_32_0_1_14_3123_reset, %delay_fixed_32_0_1_14_3123_in,  %delay_fixed_32_0_1_14_3123_out = firrtl.instance delay_fixed_32_0_1_14_3123 @delay_fixed_32_0_1_14(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_41_3124_clock, %delay_fixed_32_0_1_41_3124_reset, %delay_fixed_32_0_1_41_3124_in,  %delay_fixed_32_0_1_41_3124_out = firrtl.instance delay_fixed_32_0_1_41_3124 @delay_fixed_32_0_1_41(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_41_3125_clock, %delay_fixed_32_0_1_41_3125_reset, %delay_fixed_32_0_1_41_3125_in,  %delay_fixed_32_0_1_41_3125_out = firrtl.instance delay_fixed_32_0_1_41_3125 @delay_fixed_32_0_1_41(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_24_3126_clock, %delay_fixed_32_0_1_24_3126_reset, %delay_fixed_32_0_1_24_3126_in,  %delay_fixed_32_0_1_24_3126_out = firrtl.instance delay_fixed_32_0_1_24_3126 @delay_fixed_32_0_1_24(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_24_3127_clock, %delay_fixed_32_0_1_24_3127_reset, %delay_fixed_32_0_1_24_3127_in,  %delay_fixed_32_0_1_24_3127_out = firrtl.instance delay_fixed_32_0_1_24_3127 @delay_fixed_32_0_1_24(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_51_3128_clock, %delay_fixed_32_0_1_51_3128_reset, %delay_fixed_32_0_1_51_3128_in,  %delay_fixed_32_0_1_51_3128_out = firrtl.instance delay_fixed_32_0_1_51_3128 @delay_fixed_32_0_1_51(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_51_3129_clock, %delay_fixed_32_0_1_51_3129_reset, %delay_fixed_32_0_1_51_3129_in,  %delay_fixed_32_0_1_51_3129_out = firrtl.instance delay_fixed_32_0_1_51_3129 @delay_fixed_32_0_1_51(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_98_3130_clock, %delay_fixed_32_0_1_98_3130_reset, %delay_fixed_32_0_1_98_3130_in,  %delay_fixed_32_0_1_98_3130_out = firrtl.instance delay_fixed_32_0_1_98_3130 @delay_fixed_32_0_1_98(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_156_3131_clock, %delay_fixed_32_0_1_156_3131_reset, %delay_fixed_32_0_1_156_3131_in,  %delay_fixed_32_0_1_156_3131_out = firrtl.instance delay_fixed_32_0_1_156_3131 @delay_fixed_32_0_1_156(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_172_3132_clock, %delay_fixed_32_0_1_172_3132_reset, %delay_fixed_32_0_1_172_3132_in,  %delay_fixed_32_0_1_172_3132_out = firrtl.instance delay_fixed_32_0_1_172_3132 @delay_fixed_32_0_1_172(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_9_3133_clock, %delay_fixed_32_0_1_9_3133_reset, %delay_fixed_32_0_1_9_3133_in,  %delay_fixed_32_0_1_9_3133_out = firrtl.instance delay_fixed_32_0_1_9_3133 @delay_fixed_32_0_1_9(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_190_3134_clock, %delay_fixed_32_0_1_190_3134_reset, %delay_fixed_32_0_1_190_3134_in,  %delay_fixed_32_0_1_190_3134_out = firrtl.instance delay_fixed_32_0_1_190_3134 @delay_fixed_32_0_1_190(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_91_3135_clock, %delay_fixed_32_0_1_91_3135_reset, %delay_fixed_32_0_1_91_3135_in,  %delay_fixed_32_0_1_91_3135_out = firrtl.instance delay_fixed_32_0_1_91_3135 @delay_fixed_32_0_1_91(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_162_3136_clock, %delay_fixed_32_0_1_162_3136_reset, %delay_fixed_32_0_1_162_3136_in,  %delay_fixed_32_0_1_162_3136_out = firrtl.instance delay_fixed_32_0_1_162_3136 @delay_fixed_32_0_1_162(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_162_3137_clock, %delay_fixed_32_0_1_162_3137_reset, %delay_fixed_32_0_1_162_3137_in,  %delay_fixed_32_0_1_162_3137_out = firrtl.instance delay_fixed_32_0_1_162_3137 @delay_fixed_32_0_1_162(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_138_3138_clock, %delay_fixed_32_0_1_138_3138_reset, %delay_fixed_32_0_1_138_3138_in,  %delay_fixed_32_0_1_138_3138_out = firrtl.instance delay_fixed_32_0_1_138_3138 @delay_fixed_32_0_1_138(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_62_3139_clock, %delay_fixed_32_0_1_62_3139_reset, %delay_fixed_32_0_1_62_3139_in,  %delay_fixed_32_0_1_62_3139_out = firrtl.instance delay_fixed_32_0_1_62_3139 @delay_fixed_32_0_1_62(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_98_3140_clock, %delay_fixed_32_0_1_98_3140_reset, %delay_fixed_32_0_1_98_3140_in,  %delay_fixed_32_0_1_98_3140_out = firrtl.instance delay_fixed_32_0_1_98_3140 @delay_fixed_32_0_1_98(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_26_3141_clock, %delay_fixed_32_0_1_26_3141_reset, %delay_fixed_32_0_1_26_3141_in,  %delay_fixed_32_0_1_26_3141_out = firrtl.instance delay_fixed_32_0_1_26_3141 @delay_fixed_32_0_1_26(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_178_3142_clock, %delay_fixed_32_0_1_178_3142_reset, %delay_fixed_32_0_1_178_3142_in,  %delay_fixed_32_0_1_178_3142_out = firrtl.instance delay_fixed_32_0_1_178_3142 @delay_fixed_32_0_1_178(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_22_3143_clock, %delay_fixed_32_0_1_22_3143_reset, %delay_fixed_32_0_1_22_3143_in,  %delay_fixed_32_0_1_22_3143_out = firrtl.instance delay_fixed_32_0_1_22_3143 @delay_fixed_32_0_1_22(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_27_3144_clock, %delay_fixed_32_0_1_27_3144_reset, %delay_fixed_32_0_1_27_3144_in,  %delay_fixed_32_0_1_27_3144_out = firrtl.instance delay_fixed_32_0_1_27_3144 @delay_fixed_32_0_1_27(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_107_3145_clock, %delay_fixed_32_0_1_107_3145_reset, %delay_fixed_32_0_1_107_3145_in,  %delay_fixed_32_0_1_107_3145_out = firrtl.instance delay_fixed_32_0_1_107_3145 @delay_fixed_32_0_1_107(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_30_3146_clock, %delay_fixed_1_0_0_30_3146_reset, %delay_fixed_1_0_0_30_3146_in,  %delay_fixed_1_0_0_30_3146_out = firrtl.instance delay_fixed_1_0_0_30_3146 @delay_fixed_1_0_0_30(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1774_3147_clock, %delay_fixed_32_0_1_1774_3147_reset, %delay_fixed_32_0_1_1774_3147_in,  %delay_fixed_32_0_1_1774_3147_out = firrtl.instance delay_fixed_32_0_1_1774_3147 @delay_fixed_32_0_1_1774(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_117_3148_clock, %delay_fixed_32_0_1_117_3148_reset, %delay_fixed_32_0_1_117_3148_in,  %delay_fixed_32_0_1_117_3148_out = firrtl.instance delay_fixed_32_0_1_117_3148 @delay_fixed_32_0_1_117(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1679_3149_clock, %delay_fixed_32_0_1_1679_3149_reset, %delay_fixed_32_0_1_1679_3149_in,  %delay_fixed_32_0_1_1679_3149_out = firrtl.instance delay_fixed_32_0_1_1679_3149 @delay_fixed_32_0_1_1679(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_71_3150_clock, %delay_fixed_32_0_1_71_3150_reset, %delay_fixed_32_0_1_71_3150_in,  %delay_fixed_32_0_1_71_3150_out = firrtl.instance delay_fixed_32_0_1_71_3150 @delay_fixed_32_0_1_71(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1784_3151_clock, %delay_fixed_32_0_1_1784_3151_reset, %delay_fixed_32_0_1_1784_3151_in,  %delay_fixed_32_0_1_1784_3151_out = firrtl.instance delay_fixed_32_0_1_1784_3151 @delay_fixed_32_0_1_1784(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_9_3152_clock, %delay_fixed_32_0_1_9_3152_reset, %delay_fixed_32_0_1_9_3152_in,  %delay_fixed_32_0_1_9_3152_out = firrtl.instance delay_fixed_32_0_1_9_3152 @delay_fixed_32_0_1_9(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1713_3153_clock, %delay_fixed_32_0_1_1713_3153_reset, %delay_fixed_32_0_1_1713_3153_in,  %delay_fixed_32_0_1_1713_3153_out = firrtl.instance delay_fixed_32_0_1_1713_3153 @delay_fixed_32_0_1_1713(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_73_3154_clock, %delay_fixed_32_0_1_73_3154_reset, %delay_fixed_32_0_1_73_3154_in,  %delay_fixed_32_0_1_73_3154_out = firrtl.instance delay_fixed_32_0_1_73_3154 @delay_fixed_32_0_1_73(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_54_3155_clock, %delay_fixed_32_0_1_54_3155_reset, %delay_fixed_32_0_1_54_3155_in,  %delay_fixed_32_0_1_54_3155_out = firrtl.instance delay_fixed_32_0_1_54_3155 @delay_fixed_32_0_1_54(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_156_3156_clock, %delay_fixed_32_0_1_156_3156_reset, %delay_fixed_32_0_1_156_3156_in,  %delay_fixed_32_0_1_156_3156_out = firrtl.instance delay_fixed_32_0_1_156_3156 @delay_fixed_32_0_1_156(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_113_3157_clock, %delay_fixed_32_0_1_113_3157_reset, %delay_fixed_32_0_1_113_3157_in,  %delay_fixed_32_0_1_113_3157_out = firrtl.instance delay_fixed_32_0_1_113_3157 @delay_fixed_32_0_1_113(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_52_3158_clock, %delay_fixed_1_0_0_52_3158_reset, %delay_fixed_1_0_0_52_3158_in,  %delay_fixed_1_0_0_52_3158_out = firrtl.instance delay_fixed_1_0_0_52_3158 @delay_fixed_1_0_0_52(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1895_3159_clock, %delay_fixed_32_0_1_1895_3159_reset, %delay_fixed_32_0_1_1895_3159_in,  %delay_fixed_32_0_1_1895_3159_out = firrtl.instance delay_fixed_32_0_1_1895_3159 @delay_fixed_32_0_1_1895(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1762_3160_clock, %delay_fixed_32_0_1_1762_3160_reset, %delay_fixed_32_0_1_1762_3160_in,  %delay_fixed_32_0_1_1762_3160_out = firrtl.instance delay_fixed_32_0_1_1762_3160 @delay_fixed_32_0_1_1762(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_39_3161_clock, %delay_fixed_32_0_1_39_3161_reset, %delay_fixed_32_0_1_39_3161_in,  %delay_fixed_32_0_1_39_3161_out = firrtl.instance delay_fixed_32_0_1_39_3161 @delay_fixed_32_0_1_39(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1835_3162_clock, %delay_fixed_32_0_1_1835_3162_reset, %delay_fixed_32_0_1_1835_3162_in,  %delay_fixed_32_0_1_1835_3162_out = firrtl.instance delay_fixed_32_0_1_1835_3162 @delay_fixed_32_0_1_1835(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1796_3163_clock, %delay_fixed_32_0_1_1796_3163_reset, %delay_fixed_32_0_1_1796_3163_in,  %delay_fixed_32_0_1_1796_3163_out = firrtl.instance delay_fixed_32_0_1_1796_3163 @delay_fixed_32_0_1_1796(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_156_3164_clock, %delay_fixed_32_0_1_156_3164_reset, %delay_fixed_32_0_1_156_3164_in,  %delay_fixed_32_0_1_156_3164_out = firrtl.instance delay_fixed_32_0_1_156_3164 @delay_fixed_32_0_1_156(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_2_3165_clock, %delay_fixed_1_0_0_2_3165_reset, %delay_fixed_1_0_0_2_3165_in,  %delay_fixed_1_0_0_2_3165_out = firrtl.instance delay_fixed_1_0_0_2_3165 @delay_fixed_1_0_0_2(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_2006_3166_clock, %delay_fixed_32_0_1_2006_3166_reset, %delay_fixed_32_0_1_2006_3166_in,  %delay_fixed_32_0_1_2006_3166_out = firrtl.instance delay_fixed_32_0_1_2006_3166 @delay_fixed_32_0_1_2006(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1953_3167_clock, %delay_fixed_32_0_1_1953_3167_reset, %delay_fixed_32_0_1_1953_3167_in,  %delay_fixed_32_0_1_1953_3167_out = firrtl.instance delay_fixed_32_0_1_1953_3167 @delay_fixed_32_0_1_1953(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_4_3168_clock, %delay_fixed_32_0_1_4_3168_reset, %delay_fixed_32_0_1_4_3168_in,  %delay_fixed_32_0_1_4_3168_out = firrtl.instance delay_fixed_32_0_1_4_3168 @delay_fixed_32_0_1_4(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1991_3169_clock, %delay_fixed_32_0_1_1991_3169_reset, %delay_fixed_32_0_1_1991_3169_in,  %delay_fixed_32_0_1_1991_3169_out = firrtl.instance delay_fixed_32_0_1_1991_3169 @delay_fixed_32_0_1_1991(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_46_3170_clock, %delay_fixed_32_0_1_46_3170_reset, %delay_fixed_32_0_1_46_3170_in,  %delay_fixed_32_0_1_46_3170_out = firrtl.instance delay_fixed_32_0_1_46_3170 @delay_fixed_32_0_1_46(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1987_3171_clock, %delay_fixed_32_0_1_1987_3171_reset, %delay_fixed_32_0_1_1987_3171_in,  %delay_fixed_32_0_1_1987_3171_out = firrtl.instance delay_fixed_32_0_1_1987_3171 @delay_fixed_32_0_1_1987(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_232_3172_clock, %delay_fixed_32_0_1_232_3172_reset, %delay_fixed_32_0_1_232_3172_in,  %delay_fixed_32_0_1_232_3172_out = firrtl.instance delay_fixed_32_0_1_232_3172 @delay_fixed_32_0_1_232(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_365_3173_clock, %delay_fixed_32_0_1_365_3173_reset, %delay_fixed_32_0_1_365_3173_in,  %delay_fixed_32_0_1_365_3173_out = firrtl.instance delay_fixed_32_0_1_365_3173 @delay_fixed_32_0_1_365(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_139_3174_clock, %delay_fixed_32_0_1_139_3174_reset, %delay_fixed_32_0_1_139_3174_in,  %delay_fixed_32_0_1_139_3174_out = firrtl.instance delay_fixed_32_0_1_139_3174 @delay_fixed_32_0_1_139(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_85_3175_clock, %delay_fixed_1_0_0_85_3175_reset, %delay_fixed_1_0_0_85_3175_in,  %delay_fixed_1_0_0_85_3175_out = firrtl.instance delay_fixed_1_0_0_85_3175 @delay_fixed_1_0_0_85(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_2274_3176_clock, %delay_fixed_32_0_1_2274_3176_reset, %delay_fixed_32_0_1_2274_3176_in,  %delay_fixed_32_0_1_2274_3176_out = firrtl.instance delay_fixed_32_0_1_2274_3176 @delay_fixed_32_0_1_2274(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_81_3177_clock, %delay_fixed_32_0_1_81_3177_reset, %delay_fixed_32_0_1_81_3177_in,  %delay_fixed_32_0_1_81_3177_out = firrtl.instance delay_fixed_32_0_1_81_3177 @delay_fixed_32_0_1_81(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_81_3178_clock, %delay_fixed_32_0_1_81_3178_reset, %delay_fixed_32_0_1_81_3178_in,  %delay_fixed_32_0_1_81_3178_out = firrtl.instance delay_fixed_32_0_1_81_3178 @delay_fixed_32_0_1_81(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_139_3179_clock, %delay_fixed_32_0_1_139_3179_reset, %delay_fixed_32_0_1_139_3179_in,  %delay_fixed_32_0_1_139_3179_out = firrtl.instance delay_fixed_32_0_1_139_3179 @delay_fixed_32_0_1_139(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_232_3180_clock, %delay_fixed_32_0_1_232_3180_reset, %delay_fixed_32_0_1_232_3180_in,  %delay_fixed_32_0_1_232_3180_out = firrtl.instance delay_fixed_32_0_1_232_3180 @delay_fixed_32_0_1_232(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_46_3181_clock, %delay_fixed_32_0_1_46_3181_reset, %delay_fixed_32_0_1_46_3181_in,  %delay_fixed_32_0_1_46_3181_out = firrtl.instance delay_fixed_32_0_1_46_3181 @delay_fixed_32_0_1_46(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_552_3182_clock, %delay_fixed_32_0_1_552_3182_reset, %delay_fixed_32_0_1_552_3182_in,  %delay_fixed_32_0_1_552_3182_out = firrtl.instance delay_fixed_32_0_1_552_3182 @delay_fixed_32_0_1_552(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_461_3183_clock, %delay_fixed_32_0_1_461_3183_reset, %delay_fixed_32_0_1_461_3183_in,  %delay_fixed_32_0_1_461_3183_out = firrtl.instance delay_fixed_32_0_1_461_3183 @delay_fixed_32_0_1_461(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1_3184_clock, %delay_fixed_32_0_1_1_3184_reset, %delay_fixed_32_0_1_1_3184_in,  %delay_fixed_32_0_1_1_3184_out = firrtl.instance delay_fixed_32_0_1_1_3184 @delay_fixed_32_0_1_1(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_566_3185_clock, %delay_fixed_32_0_1_566_3185_reset, %delay_fixed_32_0_1_566_3185_in,  %delay_fixed_32_0_1_566_3185_out = firrtl.instance delay_fixed_32_0_1_566_3185 @delay_fixed_32_0_1_566(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_484_3186_clock, %delay_fixed_32_0_1_484_3186_reset, %delay_fixed_32_0_1_484_3186_in,  %delay_fixed_32_0_1_484_3186_out = firrtl.instance delay_fixed_32_0_1_484_3186 @delay_fixed_32_0_1_484(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1_3187_clock, %delay_fixed_32_0_1_1_3187_reset, %delay_fixed_32_0_1_1_3187_in,  %delay_fixed_32_0_1_1_3187_out = firrtl.instance delay_fixed_32_0_1_1_3187 @delay_fixed_32_0_1_1(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_205_3188_clock, %delay_fixed_32_0_1_205_3188_reset, %delay_fixed_32_0_1_205_3188_in,  %delay_fixed_32_0_1_205_3188_out = firrtl.instance delay_fixed_32_0_1_205_3188 @delay_fixed_32_0_1_205(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_205_3189_clock, %delay_fixed_32_0_1_205_3189_reset, %delay_fixed_32_0_1_205_3189_in,  %delay_fixed_32_0_1_205_3189_out = firrtl.instance delay_fixed_32_0_1_205_3189 @delay_fixed_32_0_1_205(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_178_3190_clock, %delay_fixed_32_0_1_178_3190_reset, %delay_fixed_32_0_1_178_3190_in,  %delay_fixed_32_0_1_178_3190_out = firrtl.instance delay_fixed_32_0_1_178_3190 @delay_fixed_32_0_1_178(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_178_3191_clock, %delay_fixed_32_0_1_178_3191_reset, %delay_fixed_32_0_1_178_3191_in,  %delay_fixed_32_0_1_178_3191_out = firrtl.instance delay_fixed_32_0_1_178_3191 @delay_fixed_32_0_1_178(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_22_3192_clock, %delay_fixed_32_0_1_22_3192_reset, %delay_fixed_32_0_1_22_3192_in,  %delay_fixed_32_0_1_22_3192_out = firrtl.instance delay_fixed_32_0_1_22_3192 @delay_fixed_32_0_1_22(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_19_3193_clock, %delay_fixed_32_0_1_19_3193_reset, %delay_fixed_32_0_1_19_3193_in,  %delay_fixed_32_0_1_19_3193_out = firrtl.instance delay_fixed_32_0_1_19_3193 @delay_fixed_32_0_1_19(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1774_3194_clock, %delay_fixed_32_0_1_1774_3194_reset, %delay_fixed_32_0_1_1774_3194_in,  %delay_fixed_32_0_1_1774_3194_out = firrtl.instance delay_fixed_32_0_1_1774_3194 @delay_fixed_32_0_1_1774(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_22_3195_clock, %delay_fixed_32_0_1_22_3195_reset, %delay_fixed_32_0_1_22_3195_in,  %delay_fixed_32_0_1_22_3195_out = firrtl.instance delay_fixed_32_0_1_22_3195 @delay_fixed_32_0_1_22(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1736_3196_clock, %delay_fixed_32_0_1_1736_3196_reset, %delay_fixed_32_0_1_1736_3196_in,  %delay_fixed_32_0_1_1736_3196_out = firrtl.instance delay_fixed_32_0_1_1736_3196 @delay_fixed_32_0_1_1736(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_16_3197_clock, %delay_fixed_32_0_1_16_3197_reset, %delay_fixed_32_0_1_16_3197_in,  %delay_fixed_32_0_1_16_3197_out = firrtl.instance delay_fixed_32_0_1_16_3197 @delay_fixed_32_0_1_16(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1786_3198_clock, %delay_fixed_32_0_1_1786_3198_reset, %delay_fixed_32_0_1_1786_3198_in,  %delay_fixed_32_0_1_1786_3198_out = firrtl.instance delay_fixed_32_0_1_1786_3198 @delay_fixed_32_0_1_1786(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1770_3199_clock, %delay_fixed_32_0_1_1770_3199_reset, %delay_fixed_32_0_1_1770_3199_in,  %delay_fixed_32_0_1_1770_3199_out = firrtl.instance delay_fixed_32_0_1_1770_3199 @delay_fixed_32_0_1_1770(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_11_3200_clock, %delay_fixed_32_0_1_11_3200_reset, %delay_fixed_32_0_1_11_3200_in,  %delay_fixed_32_0_1_11_3200_out = firrtl.instance delay_fixed_32_0_1_11_3200 @delay_fixed_32_0_1_11(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_11_3201_clock, %delay_fixed_32_0_1_11_3201_reset, %delay_fixed_32_0_1_11_3201_in,  %delay_fixed_32_0_1_11_3201_out = firrtl.instance delay_fixed_32_0_1_11_3201 @delay_fixed_32_0_1_11(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_259_3202_clock, %delay_fixed_32_0_1_259_3202_reset, %delay_fixed_32_0_1_259_3202_in,  %delay_fixed_32_0_1_259_3202_out = firrtl.instance delay_fixed_32_0_1_259_3202 @delay_fixed_32_0_1_259(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_905_3203_clock, %delay_fixed_32_0_1_905_3203_reset, %delay_fixed_32_0_1_905_3203_in,  %delay_fixed_32_0_1_905_3203_out = firrtl.instance delay_fixed_32_0_1_905_3203 @delay_fixed_32_0_1_905(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_77_3204_clock, %delay_fixed_32_0_1_77_3204_reset, %delay_fixed_32_0_1_77_3204_in,  %delay_fixed_32_0_1_77_3204_out = firrtl.instance delay_fixed_32_0_1_77_3204 @delay_fixed_32_0_1_77(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_157_3205_clock, %delay_fixed_32_0_1_157_3205_reset, %delay_fixed_32_0_1_157_3205_in,  %delay_fixed_32_0_1_157_3205_out = firrtl.instance delay_fixed_32_0_1_157_3205 @delay_fixed_32_0_1_157(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_222_3206_clock, %delay_fixed_32_0_1_222_3206_reset, %delay_fixed_32_0_1_222_3206_in,  %delay_fixed_32_0_1_222_3206_out = firrtl.instance delay_fixed_32_0_1_222_3206 @delay_fixed_32_0_1_222(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_85_3207_clock, %delay_fixed_32_0_1_85_3207_reset, %delay_fixed_32_0_1_85_3207_in,  %delay_fixed_32_0_1_85_3207_out = firrtl.instance delay_fixed_32_0_1_85_3207 @delay_fixed_32_0_1_85(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_100_3208_clock, %delay_fixed_32_0_1_100_3208_reset, %delay_fixed_32_0_1_100_3208_in,  %delay_fixed_32_0_1_100_3208_out = firrtl.instance delay_fixed_32_0_1_100_3208 @delay_fixed_32_0_1_100(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_188_3209_clock, %delay_fixed_32_0_1_188_3209_reset, %delay_fixed_32_0_1_188_3209_in,  %delay_fixed_32_0_1_188_3209_out = firrtl.instance delay_fixed_32_0_1_188_3209 @delay_fixed_32_0_1_188(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_128_3210_clock, %delay_fixed_32_0_1_128_3210_reset, %delay_fixed_32_0_1_128_3210_in,  %delay_fixed_32_0_1_128_3210_out = firrtl.instance delay_fixed_32_0_1_128_3210 @delay_fixed_32_0_1_128(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_130_3211_clock, %delay_fixed_32_0_1_130_3211_reset, %delay_fixed_32_0_1_130_3211_in,  %delay_fixed_32_0_1_130_3211_out = firrtl.instance delay_fixed_32_0_1_130_3211 @delay_fixed_32_0_1_130(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_90_3212_clock, %delay_fixed_32_0_1_90_3212_reset, %delay_fixed_32_0_1_90_3212_in,  %delay_fixed_32_0_1_90_3212_out = firrtl.instance delay_fixed_32_0_1_90_3212 @delay_fixed_32_0_1_90(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1_3213_clock, %delay_fixed_32_0_1_1_3213_reset, %delay_fixed_32_0_1_1_3213_in,  %delay_fixed_32_0_1_1_3213_out = firrtl.instance delay_fixed_32_0_1_1_3213 @delay_fixed_32_0_1_1(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_340_3214_clock, %delay_fixed_32_0_1_340_3214_reset, %delay_fixed_32_0_1_340_3214_in,  %delay_fixed_32_0_1_340_3214_out = firrtl.instance delay_fixed_32_0_1_340_3214 @delay_fixed_32_0_1_340(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_15_3215_clock, %delay_fixed_1_0_0_15_3215_reset, %delay_fixed_1_0_0_15_3215_in,  %delay_fixed_1_0_0_15_3215_out = firrtl.instance delay_fixed_1_0_0_15_3215 @delay_fixed_1_0_0_15(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1439_3216_clock, %delay_fixed_32_0_1_1439_3216_reset, %delay_fixed_32_0_1_1439_3216_in,  %delay_fixed_32_0_1_1439_3216_out = firrtl.instance delay_fixed_32_0_1_1439_3216 @delay_fixed_32_0_1_1439(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_5_3217_clock, %delay_fixed_32_0_1_5_3217_reset, %delay_fixed_32_0_1_5_3217_in,  %delay_fixed_32_0_1_5_3217_out = firrtl.instance delay_fixed_32_0_1_5_3217 @delay_fixed_32_0_1_5(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1377_3218_clock, %delay_fixed_32_0_1_1377_3218_reset, %delay_fixed_32_0_1_1377_3218_in,  %delay_fixed_32_0_1_1377_3218_out = firrtl.instance delay_fixed_32_0_1_1377_3218 @delay_fixed_32_0_1_1377(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_5_3219_clock, %delay_fixed_32_0_1_5_3219_reset, %delay_fixed_32_0_1_5_3219_in,  %delay_fixed_32_0_1_5_3219_out = firrtl.instance delay_fixed_32_0_1_5_3219 @delay_fixed_32_0_1_5(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_6_3220_clock, %delay_fixed_32_0_1_6_3220_reset, %delay_fixed_32_0_1_6_3220_in,  %delay_fixed_32_0_1_6_3220_out = firrtl.instance delay_fixed_32_0_1_6_3220 @delay_fixed_32_0_1_6(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1417_3221_clock, %delay_fixed_32_0_1_1417_3221_reset, %delay_fixed_32_0_1_1417_3221_in,  %delay_fixed_32_0_1_1417_3221_out = firrtl.instance delay_fixed_32_0_1_1417_3221 @delay_fixed_32_0_1_1417(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1411_3222_clock, %delay_fixed_32_0_1_1411_3222_reset, %delay_fixed_32_0_1_1411_3222_in,  %delay_fixed_32_0_1_1411_3222_out = firrtl.instance delay_fixed_32_0_1_1411_3222 @delay_fixed_32_0_1_1411(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_280_3223_clock, %delay_fixed_32_0_1_280_3223_reset, %delay_fixed_32_0_1_280_3223_in,  %delay_fixed_32_0_1_280_3223_out = firrtl.instance delay_fixed_32_0_1_280_3223 @delay_fixed_32_0_1_280(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_10_3224_clock, %delay_fixed_32_0_1_10_3224_reset, %delay_fixed_32_0_1_10_3224_in,  %delay_fixed_32_0_1_10_3224_out = firrtl.instance delay_fixed_32_0_1_10_3224 @delay_fixed_32_0_1_10(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_23_3225_clock, %delay_fixed_32_0_1_23_3225_reset, %delay_fixed_32_0_1_23_3225_in,  %delay_fixed_32_0_1_23_3225_out = firrtl.instance delay_fixed_32_0_1_23_3225 @delay_fixed_32_0_1_23(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_148_3226_clock, %delay_fixed_32_0_1_148_3226_reset, %delay_fixed_32_0_1_148_3226_in,  %delay_fixed_32_0_1_148_3226_out = firrtl.instance delay_fixed_32_0_1_148_3226 @delay_fixed_32_0_1_148(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_72_3227_clock, %delay_fixed_32_0_1_72_3227_reset, %delay_fixed_32_0_1_72_3227_in,  %delay_fixed_32_0_1_72_3227_out = firrtl.instance delay_fixed_32_0_1_72_3227 @delay_fixed_32_0_1_72(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_342_3228_clock, %delay_fixed_32_0_1_342_3228_reset, %delay_fixed_32_0_1_342_3228_in,  %delay_fixed_32_0_1_342_3228_out = firrtl.instance delay_fixed_32_0_1_342_3228 @delay_fixed_32_0_1_342(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_246_3229_clock, %delay_fixed_32_0_1_246_3229_reset, %delay_fixed_32_0_1_246_3229_in,  %delay_fixed_32_0_1_246_3229_out = firrtl.instance delay_fixed_32_0_1_246_3229 @delay_fixed_32_0_1_246(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_741_3230_clock, %delay_fixed_32_0_1_741_3230_reset, %delay_fixed_32_0_1_741_3230_in,  %delay_fixed_32_0_1_741_3230_out = firrtl.instance delay_fixed_32_0_1_741_3230 @delay_fixed_32_0_1_741(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_230_3231_clock, %delay_fixed_32_0_1_230_3231_reset, %delay_fixed_32_0_1_230_3231_in,  %delay_fixed_32_0_1_230_3231_out = firrtl.instance delay_fixed_32_0_1_230_3231 @delay_fixed_32_0_1_230(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_340_3232_clock, %delay_fixed_32_0_1_340_3232_reset, %delay_fixed_32_0_1_340_3232_in,  %delay_fixed_32_0_1_340_3232_out = firrtl.instance delay_fixed_32_0_1_340_3232 @delay_fixed_32_0_1_340(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_140_3233_clock, %delay_fixed_32_0_1_140_3233_reset, %delay_fixed_32_0_1_140_3233_in,  %delay_fixed_32_0_1_140_3233_out = firrtl.instance delay_fixed_32_0_1_140_3233 @delay_fixed_32_0_1_140(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_1_0_0_92_3234_clock, %delay_fixed_1_0_0_92_3234_reset, %delay_fixed_1_0_0_92_3234_in,  %delay_fixed_1_0_0_92_3234_out = firrtl.instance delay_fixed_1_0_0_92_3234 @delay_fixed_1_0_0_92(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<1>, out out : !firrtl.sint<1> )
    %delay_fixed_32_0_1_1715_3235_clock, %delay_fixed_32_0_1_1715_3235_reset, %delay_fixed_32_0_1_1715_3235_in,  %delay_fixed_32_0_1_1715_3235_out = firrtl.instance delay_fixed_32_0_1_1715_3235 @delay_fixed_32_0_1_1715(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_93_3236_clock, %delay_fixed_32_0_1_93_3236_reset, %delay_fixed_32_0_1_93_3236_in,  %delay_fixed_32_0_1_93_3236_out = firrtl.instance delay_fixed_32_0_1_93_3236 @delay_fixed_32_0_1_93(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1609_3237_clock, %delay_fixed_32_0_1_1609_3237_reset, %delay_fixed_32_0_1_1609_3237_in,  %delay_fixed_32_0_1_1609_3237_out = firrtl.instance delay_fixed_32_0_1_1609_3237 @delay_fixed_32_0_1_1609(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_90_3238_clock, %delay_fixed_32_0_1_90_3238_reset, %delay_fixed_32_0_1_90_3238_in,  %delay_fixed_32_0_1_90_3238_out = firrtl.instance delay_fixed_32_0_1_90_3238 @delay_fixed_32_0_1_90(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_55_3239_clock, %delay_fixed_32_0_1_55_3239_reset, %delay_fixed_32_0_1_55_3239_in,  %delay_fixed_32_0_1_55_3239_out = firrtl.instance delay_fixed_32_0_1_55_3239 @delay_fixed_32_0_1_55(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_1698_3240_clock, %delay_fixed_32_0_1_1698_3240_reset, %delay_fixed_32_0_1_1698_3240_in,  %delay_fixed_32_0_1_1698_3240_out = firrtl.instance delay_fixed_32_0_1_1698_3240 @delay_fixed_32_0_1_1698(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_167_3241_clock, %delay_fixed_32_0_1_167_3241_reset, %delay_fixed_32_0_1_167_3241_in,  %delay_fixed_32_0_1_167_3241_out = firrtl.instance delay_fixed_32_0_1_167_3241 @delay_fixed_32_0_1_167(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_34_3242_clock, %delay_fixed_32_0_1_34_3242_reset, %delay_fixed_32_0_1_34_3242_in,  %delay_fixed_32_0_1_34_3242_out = firrtl.instance delay_fixed_32_0_1_34_3242 @delay_fixed_32_0_1_34(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_70_3243_clock, %delay_fixed_32_0_1_70_3243_reset, %delay_fixed_32_0_1_70_3243_in,  %delay_fixed_32_0_1_70_3243_out = firrtl.instance delay_fixed_32_0_1_70_3243 @delay_fixed_32_0_1_70(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_12_3244_clock, %delay_fixed_32_0_1_12_3244_reset, %delay_fixed_32_0_1_12_3244_in,  %delay_fixed_32_0_1_12_3244_out = firrtl.instance delay_fixed_32_0_1_12_3244 @delay_fixed_32_0_1_12(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    %delay_fixed_32_0_1_119_3245_clock, %delay_fixed_32_0_1_119_3245_reset, %delay_fixed_32_0_1_119_3245_in,  %delay_fixed_32_0_1_119_3245_out = firrtl.instance delay_fixed_32_0_1_119_3245 @delay_fixed_32_0_1_119(in clock : !firrtl.clock, in reset : !firrtl.reset, in in : !firrtl.sint<32>, out out : !firrtl.sint<32> )
    
    // Connections
    firrtl.connect %CAST0_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST0_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST0__dfc_wire_4, %source__dfc_wire_4__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SHL111__dfc_wire_73, %CAST0__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL111_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL111_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup37__dfc_wire_84, %SHL111__dfc_wire_75 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST2_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST2_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST2__dfc_wire_4, %source__dfc_wire_6__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup41__dfc_wire_84, %CAST2__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST3_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST3_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST3__dfc_wire_4, %source__dfc_wire_2__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup40__dfc_wire_84, %CAST3__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST4_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST4_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST4__dfc_wire_4, %source__dfc_wire_1__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup12__dfc_wire_84, %CAST4__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST5_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST5_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST5__dfc_wire_4, %source__dfc_wire_7__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup13__dfc_wire_84, %CAST5__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST6_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST6_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST6__dfc_wire_4, %source__dfc_wire_5__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup24__dfc_wire_84, %CAST6__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST7_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST7_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST7__dfc_wire_4, %source__dfc_wire_3__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup25__dfc_wire_84, %CAST7__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST8_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST8_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST8__dfc_wire_4, %source__dfc_wire_0__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SHL119__dfc_wire_73, %CAST8__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL119_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL119_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD11__dfc_wire_98, %SHL119__dfc_wire_75 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup10_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup10_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_119_3245_in, %dup10_const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_566_3185_in, %dup10_const_fix_32_0_1__0000000000000080_215 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_552_3182_in, %dup10_const_fix_32_0_1__0000000000000080_227 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_113_3157_in, %dup10_const_fix_32_0_1__0000000000000080_333 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_636_3119_in, %dup10_const_fix_32_0_1__0000000000000080_446 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_624_3116_in, %dup10_const_fix_32_0_1__0000000000000080_458 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_97_3107_in, %dup10_const_fix_32_0_1__0000000000000080_564 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_717_3047_in, %dup10_const_fix_32_0_1__0000000000000080_677 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_778_3037_in, %dup10_const_fix_32_0_1__0000000000000080_689 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_122_2977_in, %dup10_const_fix_32_0_1__0000000000000080_795 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_625_2946_in, %dup10_const_fix_32_0_1__0000000000000080_908 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_609_2943_in, %dup10_const_fix_32_0_1__0000000000000080_920 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_166_2934_in, %dup10_const_fix_32_0_1__0000000000000080_1026 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_605_2902_in, %dup10_const_fix_32_0_1__0000000000000080_1139 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_561_2899_in, %dup10_const_fix_32_0_1__0000000000000080_1151 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_132_2939_in, %dup10_const_fix_32_0_1__0000000000000080_1257 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_610_2865_in, %dup10_const_fix_32_0_1__0000000000000080_1370 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_670_2862_in, %dup10_const_fix_32_0_1__0000000000000080_1382 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_113_2853_in, %dup10_const_fix_32_0_1__0000000000000080_1488 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_584_2793_in, %dup10_const_fix_32_0_1__0000000000000080_1601 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_537_2789_in, %dup10_const_fix_32_0_1__0000000000000080_1613 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_134_2742_in, %dup10_const_fix_32_0_1__0000000000000080_1719 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_552_2663_in, %dup10_const_fix_32_0_1__0000000000000080_1832 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_622_2654_in, %dup10_const_fix_32_0_1__0000000000000080_1844 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1557_2983_in, %dup10_const_fix_32_0_1__0000000000000080_2084 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1564_2979_in, %dup10_const_fix_32_0_1__0000000000000080_2096 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1838_2554_in, %dup10_const_fix_32_0_1__0000000000000080_2448 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1811_2551_in, %dup10_const_fix_32_0_1__0000000000000080_2460 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1687_2494_in, %dup10_const_fix_32_0_1__0000000000000080_2812 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1679_2491_in, %dup10_const_fix_32_0_1__0000000000000080_2824 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1291_2400_in, %dup10_const_fix_32_0_1__0000000000000080_3176 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1293_2397_in, %dup10_const_fix_32_0_1__0000000000000080_3188 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1391_2306_in, %dup10_const_fix_32_0_1__0000000000000080_3540 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1488_2303_in, %dup10_const_fix_32_0_1__0000000000000080_3552 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1478_2232_in, %dup10_const_fix_32_0_1__0000000000000080_3904 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1561_2229_in, %dup10_const_fix_32_0_1__0000000000000080_3916 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1646_2826_in, %dup10_const_fix_32_0_1__0000000000000080_4268 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1685_2820_in, %dup10_const_fix_32_0_1__0000000000000080_4280 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1362_2636_in, %dup10_const_fix_32_0_1__0000000000000080_4632 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1379_2631_in, %dup10_const_fix_32_0_1__0000000000000080_4644 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD11_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD11_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup36__dfc_wire_84, %ADD11__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup12_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup12_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_12_3244_in, %dup12__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL18__dfc_wire_104, %dup12__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup13_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup13_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD14_const_fix_32_0_1__0000000000000080_102, %dup13__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL22__dfc_wire_104, %dup13__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD14_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD14_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL16__dfc_wire_104, %ADD14__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup15_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup15_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_70_3243_in, %dup15_const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_73_3154_in, %dup15_const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_143_3104_in, %dup15_const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_113_2975_in, %dup15_const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_91_2931_in, %dup15_const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_162_2937_in, %dup15_const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_202_2850_in, %dup15_const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_75_2737_in, %dup15_const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_744_2586_in, %dup15_const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1147_2564_in, %dup15_const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1014_2522_in, %dup15_const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_744_2432_in, %dup15_const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_772_2338_in, %dup15_const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_886_2264_in, %dup15_const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1154_2170_in, %dup15_const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_813_2725_in, %dup15_const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL16_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL16_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup19__dfc_wire_84, %MUL16__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup17_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup17_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_34_3242_in, %dup17_const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_9_3152_in, %dup17_const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_66_3103_in, %dup17_const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_44_2974_in, %dup17_const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_7_2930_in, %dup17_const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_75_2936_in, %dup17_const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_175_2849_in, %dup17_const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL726_const_fix_32_0_1__0000000000000235_108, %dup17_const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_689_2580_in, %dup17_const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1100_3065_in, %dup17_const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_781_2520_in, %dup17_const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_729_2430_in, %dup17_const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_708_2336_in, %dup17_const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_837_2262_in, %dup17_const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1055_2168_in, %dup17_const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_647_2722_in, %dup17_const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL18_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL18_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_167_3241_in, %MUL18__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup19_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup19_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD20__dfc_wire_98, %dup19__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB23__dfc_wire_72_122, %dup19__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD20_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD20_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup52__dfc_wire_84, %ADD20__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup21_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup21_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_90_3238_in, %dup21_const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_107_3145_in, %dup21_const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_97_3101_in, %dup21_const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_142_2972_in, %dup21_const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_21_2928_in, %dup21_const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_109_2933_in, %dup21_const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_146_2846_in, %dup21_const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_53_2734_in, %dup21_const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_692_2577_in, %dup21_const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_861_3054_in, %dup21_const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_980_2518_in, %dup21_const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_776_2428_in, %dup21_const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_765_2334_in, %dup21_const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_913_2260_in, %dup21_const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_825_2166_in, %dup21_const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_779_2714_in, %dup21_const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL22_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL22_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_93_3236_in, %MUL22__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB23_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB23_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup56__dfc_wire_84, %SUB23__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup24_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup24_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD26__dfc_wire_98, %dup24__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL30__dfc_wire_104, %dup24__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup25_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup25_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_140_3233_in, %dup25__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_10_3224_in, %dup25__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD26_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD26_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL28__dfc_wire_104, %ADD26__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup27_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup27_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_230_3231_in, %dup27_const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_178_3142_in, %dup27_const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_256_3098_in, %dup27_const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_199_2969_in, %dup27_const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_114_2925_in, %dup27_const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_145_2888_in, %dup27_const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_164_2840_in, %dup27_const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_124_2731_in, %dup27_const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_913_2567_in, %dup27_const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1099_3040_in, %dup27_const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1032_2515_in, %dup27_const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_781_2425_in, %dup27_const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_779_2331_in, %dup27_const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_965_2257_in, %dup27_const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1041_2163_in, %dup27_const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_808_2704_in, %dup27_const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL28_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL28_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup31__dfc_wire_84, %MUL28__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup29_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup29_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_72_3227_in, %dup29_const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_26_3141_in, %dup29_const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_50_3097_in, %dup29_const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_43_2968_in, %dup29_const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_10_2924_in, %dup29_const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_10_2887_in, %dup29_const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_40_2839_in, %dup29_const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL735_const_fix_32_0_1__0000000000000235_108, %dup29_const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_749_3067_in, %dup29_const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_983_3033_in, %dup29_const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_920_2513_in, %dup29_const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_670_2423_in, %dup29_const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_668_2329_in, %dup29_const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_819_2255_in, %dup29_const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_876_2161_in, %dup29_const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_725_2699_in, %dup29_const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL30_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL30_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_148_3226_in, %MUL30__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup31_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup31_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB32__dfc_wire_72_122, %dup31__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB35__dfc_wire_72_122, %dup31__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB32_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB32_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup53__dfc_wire_84, %SUB32__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup33_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup33_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL34_const_fix_32_0_1__0000000000000235_108, %dup33_const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_62_3139_in, %dup33_const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_160_3095_in, %dup33_const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_25_2966_in, %dup33_const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_79_2922_in, %dup33_const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_138_2885_in, %dup33_const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_127_2835_in, %dup33_const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_119_2726_in, %dup33_const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_835_3057_in, %dup33_const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_954_3027_in, %dup33_const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_905_3203_in, %dup33_const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_719_2421_in, %dup33_const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_681_2327_in, %dup33_const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_906_2253_in, %dup33_const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_980_2159_in, %dup33_const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_652_2690_in, %dup33_const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL34_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL34_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_280_3223_in, %MUL34__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB35_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB35_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup57__dfc_wire_84, %SUB35__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup36_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup36_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD38__dfc_wire_98, %dup36__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB39__dfc_wire_72_122, %dup36__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup37_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup37_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_5_3219_in, %dup37__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_5_3217_in, %dup37__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD38_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD38_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup60__dfc_wire_84, %ADD38__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB39_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB39_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup64__dfc_wire_84, %SUB39__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup40_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup40_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD42__dfc_wire_98, %dup40__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL50__dfc_wire_104, %dup40__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup41_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup41_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_1_3213_in, %dup41__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL46__dfc_wire_104, %dup41__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD42_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD42_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL44__dfc_wire_104, %ADD42__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup43_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup43_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_188_3209_in, %dup43_const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_190_3134_in, %dup43_const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_83_3088_in, %dup43_const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_136_2961_in, %dup43_const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_131_2917_in, %dup43_const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_177_2880_in, %dup43_const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_229_2825_in, %dup43_const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_155_2709_in, %dup43_const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_822_3030_in, %dup43_const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1037_3007_in, %dup43_const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1062_2510_in, %dup43_const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_869_2416_in, %dup43_const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_825_2322_in, %dup43_const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_986_2248_in, %dup43_const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_962_2154_in, %dup43_const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_769_2674_in, %dup43_const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL44_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL44_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup47__dfc_wire_84, %MUL44__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup45_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup45_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_100_3208_in, %dup45_const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_9_3133_in, %dup45_const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_3087_in, %dup45_const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_44_2960_in, %dup45_const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_81_2916_in, %dup45_const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_64_2879_in, %dup45_const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_2824_in, %dup45_const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_98_2708_in, %dup45_const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_787_3028_in, %dup45_const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_689_3001_in, %dup45_const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_994_2508_in, %dup45_const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_622_2414_in, %dup45_const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_644_2320_in, %dup45_const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_871_2246_in, %dup45_const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_784_2152_in, %dup45_const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_673_2670_in, %dup45_const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL46_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL46_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_85_3207_in, %MUL46__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup47_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup47_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB48__dfc_wire_72_122, %dup47__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD51__dfc_wire_98, %dup47__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB48_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB48_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup65__dfc_wire_84, %SUB48__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup49_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup49_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_157_3205_in, %dup49_const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_156_3131_in, %dup49_const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_110_3084_in, %dup49_const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_28_2958_in, %dup49_const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_71_2914_in, %dup49_const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_122_2877_in, %dup49_const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_186_2819_in, %dup49_const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_74_2703_in, %dup49_const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_757_3021_in, %dup49_const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1032_2994_in, %dup49_const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1043_2506_in, %dup49_const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_839_2412_in, %dup49_const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_853_2318_in, %dup49_const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1013_2244_in, %dup49_const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_996_2150_in, %dup49_const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_732_2664_in, %dup49_const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL50_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL50_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_77_3204_in, %MUL50__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD51_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD51_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup61__dfc_wire_84, %ADD51__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup52_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup52_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_11_3201_in, %dup52__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_3200_in, %dup52__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup53_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup53_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD54_const_fix_32_0_1__0000000000000080_102, %dup53__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB55__dfc_wire_118, %dup53__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD54_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD54_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup80__dfc_wire_84, %ADD54__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB55_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB55_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup68__dfc_wire_84, %SUB55__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup56_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup56_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_22_3195_in, %dup56__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_22_3192_in, %dup56__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup57_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup57_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD58_const_fix_32_0_1__0000000000000080_102, %dup57__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB59__dfc_wire_118, %dup57__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD58_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD58_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup95__dfc_wire_84, %ADD58__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB59_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB59_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup69__dfc_wire_84, %SUB59__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup60_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup60_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_178_3191_in, %dup60__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_178_3190_in, %dup60__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup61_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup61_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD62_const_fix_32_0_1__0000000000000080_102, %dup61__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB63__dfc_wire_118, %dup61__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD62_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD62_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup79__dfc_wire_84, %ADD62__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB63_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB63_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup94__dfc_wire_84, %SUB63__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup64_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup64_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_205_3189_in, %dup64__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_205_3188_in, %dup64__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup65_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup65_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD66_const_fix_32_0_1__0000000000000080_102, %dup65__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB67__dfc_wire_118, %dup65__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD66_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD66_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup84__dfc_wire_84, %ADD66__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB67_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB67_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup89__dfc_wire_84, %SUB67__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup68_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup68_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD70__dfc_wire_98, %dup68__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB75__dfc_wire_72_122, %dup68__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup69_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup69_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_1_3187_in, %dup69__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_3184_in, %dup69__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD70_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD70_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL72__dfc_wire_104, %ADD70__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup71_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup71_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_484_3186_in, %dup71_const_fix_32_0_1__00000000000000b5_211 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_461_3183_in, %dup71_const_fix_32_0_1__00000000000000b5_223 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_486_3120_in, %dup71_const_fix_32_0_1__00000000000000b5_442 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_493_3117_in, %dup71_const_fix_32_0_1__00000000000000b5_454 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_574_3049_in, %dup71_const_fix_32_0_1__00000000000000b5_673 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_634_3041_in, %dup71_const_fix_32_0_1__00000000000000b5_685 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_482_2947_in, %dup71_const_fix_32_0_1__00000000000000b5_904 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_456_2944_in, %dup71_const_fix_32_0_1__00000000000000b5_916 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_504_2903_in, %dup71_const_fix_32_0_1__00000000000000b5_1135 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_473_2900_in, %dup71_const_fix_32_0_1__00000000000000b5_1147 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_497_2866_in, %dup71_const_fix_32_0_1__00000000000000b5_1366 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_516_2863_in, %dup71_const_fix_32_0_1__00000000000000b5_1378 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_417_2794_in, %dup71_const_fix_32_0_1__00000000000000b5_1597 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_442_2790_in, %dup71_const_fix_32_0_1__00000000000000b5_1609 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_472_2666_in, %dup71_const_fix_32_0_1__00000000000000b5_1828 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_473_2655_in, %dup71_const_fix_32_0_1__00000000000000b5_1840 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1404_2986_in, %dup71_const_fix_32_0_1__00000000000000b5_2080 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1391_2980_in, %dup71_const_fix_32_0_1__00000000000000b5_2092 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1728_2555_in, %dup71_const_fix_32_0_1__00000000000000b5_2444 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1732_2552_in, %dup71_const_fix_32_0_1__00000000000000b5_2456 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1578_2495_in, %dup71_const_fix_32_0_1__00000000000000b5_2808 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1556_2492_in, %dup71_const_fix_32_0_1__00000000000000b5_2820 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1149_2401_in, %dup71_const_fix_32_0_1__00000000000000b5_3172 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1120_2398_in, %dup71_const_fix_32_0_1__00000000000000b5_3184 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1316_2307_in, %dup71_const_fix_32_0_1__00000000000000b5_3536 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1323_2304_in, %dup71_const_fix_32_0_1__00000000000000b5_3548 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1365_2233_in, %dup71_const_fix_32_0_1__00000000000000b5_3900 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1421_2230_in, %dup71_const_fix_32_0_1__00000000000000b5_3912 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1500_2828_in, %dup71_const_fix_32_0_1__00000000000000b5_4264 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1568_2822_in, %dup71_const_fix_32_0_1__00000000000000b5_4276 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1238_2637_in, %dup71_const_fix_32_0_1__00000000000000b5_4628 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1277_2633_in, %dup71_const_fix_32_0_1__00000000000000b5_4640 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL72_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL72_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD73__dfc_wire_98, %MUL72__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD73_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD73_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR874__dfc_wire_213, %ADD73__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR874_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR874_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup85__dfc_wire_84, %SHR874__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB75_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB75_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL76__dfc_wire_104, %SUB75__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL76_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL76_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD77__dfc_wire_98, %MUL76__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD77_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD77_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR878__dfc_wire_213, %ADD77__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR878_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR878_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup90__dfc_wire_84, %SHR878__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup79_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup79_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_46_3181_in, %dup79__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_46_3170_in, %dup79__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup80_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup80_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD81_const_fix_32_0_1__0000000000000080_102, %dup80__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB108__dfc_wire_118, %dup80__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD81_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD81_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR882__dfc_wire_213, %ADD81__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR882_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR882_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST83__dfc_wire_234, %SHR882__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST83_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST83_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST819__dfc_wire_4, %CAST83__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup84_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup84_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_232_3180_in, %dup84__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_232_3172_in, %dup84__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup85_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup85_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD86_const_fix_32_0_1__0000000000000080_102, %dup85__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB105__dfc_wire_118, %dup85__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD86_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD86_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR887__dfc_wire_213, %ADD86__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR887_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR887_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST88__dfc_wire_234, %SHR887__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST88_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST88_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST972__dfc_wire_4, %CAST88__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup89_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup89_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_139_3179_in, %dup89__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_139_3174_in, %dup89__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup90_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup90_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD91_const_fix_32_0_1__0000000000000080_102, %dup90__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB102__dfc_wire_118, %dup90__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD91_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD91_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR892__dfc_wire_213, %ADD91__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR892_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR892_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST93__dfc_wire_234, %SHR892__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST93_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST93_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1121__dfc_wire_4, %CAST93__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup94_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup94_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_81_3178_in, %dup94__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_81_3177_in, %dup94__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup95_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup95_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD96_const_fix_32_0_1__0000000000000080_102, %dup95__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB99__dfc_wire_118, %dup95__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD96_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD96_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR897__dfc_wire_213, %ADD96__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR897_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR897_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST98__dfc_wire_234, %SHR897__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST98_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST98_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1270__dfc_wire_4, %CAST98__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB99_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB99_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8100__dfc_wire_213, %SUB99__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8100_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8100_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST101__dfc_wire_234, %SHR8100__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST101_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST101_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1419__dfc_wire_4, %CAST101__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB102_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB102_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8103__dfc_wire_213, %SUB102__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8103_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8103_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST104__dfc_wire_234, %SHR8103__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST104_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST104_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1568__dfc_wire_4, %CAST104__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB105_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB105_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8106__dfc_wire_213, %SUB105__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8106_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8106_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST107__dfc_wire_234, %SHR8106__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST107_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST107_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1717__dfc_wire_4, %CAST107__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB108_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB108_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8109__dfc_wire_213, %SUB108__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8109_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8109_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST110__dfc_wire_234, %SHR8109__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST110_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST110_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1866__dfc_wire_4, %CAST110__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %CAST111_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST111_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST111__dfc_wire_4, %source__dfc_wire_12__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SHL11112__dfc_wire_73, %CAST111__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL11112_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL11112_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup141__dfc_wire_84, %SHL11112__dfc_wire_75 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST113_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST113_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST113__dfc_wire_4, %source__dfc_wire_14__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup145__dfc_wire_84, %CAST113__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST114_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST114_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST114__dfc_wire_4, %source__dfc_wire_10__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup144__dfc_wire_84, %CAST114__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST115_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST115_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST115__dfc_wire_4, %source__dfc_wire_9__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup122__dfc_wire_84, %CAST115__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST116_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST116_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST116__dfc_wire_4, %source__dfc_wire_15__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup123__dfc_wire_84, %CAST116__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST117_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST117_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST117__dfc_wire_4, %source__dfc_wire_13__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup131__dfc_wire_84, %CAST117__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST118_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST118_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST118__dfc_wire_4, %source__dfc_wire_11__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup132__dfc_wire_84, %CAST118__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST119_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST119_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST119__dfc_wire_4, %source__dfc_wire_8__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SHL11120__dfc_wire_73, %CAST119__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL11120_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL11120_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD121__dfc_wire_98, %SHL11120__dfc_wire_75 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD121_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD121_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup140__dfc_wire_84, %ADD121__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup122_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup122_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_54_3155_in, %dup122__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL126__dfc_wire_104, %dup122__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup123_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup123_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD124_const_fix_32_0_1__0000000000000080_102, %dup123__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL129__dfc_wire_104, %dup123__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD124_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD124_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL125__dfc_wire_104, %ADD124__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL125_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL125_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup127__dfc_wire_84, %MUL125__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL126_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL126_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_117_3148_in, %MUL126__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup127_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup127_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD128__dfc_wire_98, %dup127__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB130__dfc_wire_72_122, %dup127__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD128_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD128_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup153__dfc_wire_84, %ADD128__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL129_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL129_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_27_3144_in, %MUL129__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB130_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB130_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup157__dfc_wire_84, %SUB130__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup131_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup131_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD133__dfc_wire_98, %dup131__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL135__dfc_wire_104, %dup131__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup132_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup132_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_22_3143_in, %dup132__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL138__dfc_wire_104, %dup132__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD133_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD133_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL134__dfc_wire_104, %ADD133__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL134_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL134_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup136__dfc_wire_84, %MUL134__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL135_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL135_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_98_3140_in, %MUL135__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup136_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup136_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB137__dfc_wire_72_122, %dup136__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB139__dfc_wire_72_122, %dup136__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB137_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB137_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup154__dfc_wire_84, %SUB137__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL138_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL138_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_138_3138_in, %MUL138__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB139_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB139_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup158__dfc_wire_84, %SUB139__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup140_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup140_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD142__dfc_wire_98, %dup140__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB143__dfc_wire_72_122, %dup140__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup141_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup141_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_162_3137_in, %dup141__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_162_3136_in, %dup141__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD142_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD142_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup161__dfc_wire_84, %ADD142__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB143_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB143_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup165__dfc_wire_84, %SUB143__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup144_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup144_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD146__dfc_wire_98, %dup144__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL151__dfc_wire_104, %dup144__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup145_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup145_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_91_3135_in, %dup145__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL148__dfc_wire_104, %dup145__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD146_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD146_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL147__dfc_wire_104, %ADD146__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL147_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL147_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup149__dfc_wire_84, %MUL147__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL148_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL148_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_172_3132_in, %MUL148__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup149_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup149_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB150__dfc_wire_72_122, %dup149__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD152__dfc_wire_98, %dup149__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB150_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB150_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup166__dfc_wire_84, %SUB150__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL151_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL151_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_98_3130_in, %MUL151__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD152_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD152_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup162__dfc_wire_84, %ADD152__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup153_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup153_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_51_3129_in, %dup153__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_51_3128_in, %dup153__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup154_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup154_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD155_const_fix_32_0_1__0000000000000080_102, %dup154__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB156__dfc_wire_118, %dup154__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD155_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD155_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup180__dfc_wire_84, %ADD155__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB156_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB156_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup169__dfc_wire_84, %SUB156__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup157_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup157_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_24_3127_in, %dup157__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_24_3126_in, %dup157__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup158_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup158_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD159_const_fix_32_0_1__0000000000000080_102, %dup158__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB160__dfc_wire_118, %dup158__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD159_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD159_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup195__dfc_wire_84, %ADD159__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB160_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB160_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup170__dfc_wire_84, %SUB160__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup161_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup161_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD163__dfc_wire_98, %dup161__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB164__dfc_wire_72_122, %dup161__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup162_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup162_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_41_3125_in, %dup162__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_41_3124_in, %dup162__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD163_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD163_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup179__dfc_wire_84, %ADD163__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB164_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB164_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup194__dfc_wire_84, %SUB164__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup165_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup165_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_14_3123_in, %dup165__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_14_3122_in, %dup165__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup166_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup166_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD167_const_fix_32_0_1__0000000000000080_102, %dup166__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB168__dfc_wire_118, %dup166__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD167_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD167_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup184__dfc_wire_84, %ADD167__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB168_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB168_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup189__dfc_wire_84, %SUB168__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup169_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup169_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD171__dfc_wire_98, %dup169__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB175__dfc_wire_72_122, %dup169__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup170_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup170_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_124_3121_in, %dup170__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_124_3118_in, %dup170__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD171_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD171_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL172__dfc_wire_104, %ADD171__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL172_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL172_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD173__dfc_wire_98, %MUL172__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD173_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD173_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8174__dfc_wire_213, %ADD173__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8174_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8174_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup185__dfc_wire_84, %SHR8174__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB175_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB175_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL176__dfc_wire_104, %SUB175__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL176_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL176_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD177__dfc_wire_98, %MUL176__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD177_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD177_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8178__dfc_wire_213, %ADD177__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8178_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8178_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup190__dfc_wire_84, %SHR8178__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup179_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup179_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_31_3115_in, %dup179__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_31_3108_in, %dup179__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup180_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup180_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD181_const_fix_32_0_1__0000000000000080_102, %dup180__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB208__dfc_wire_118, %dup180__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD181_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD181_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8182__dfc_wire_213, %ADD181__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8182_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8182_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST183__dfc_wire_234, %SHR8182__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST183_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST183_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST815__dfc_wire_4, %CAST183__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup184_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup184_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_461_3114_in, %dup184__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_461_3109_in, %dup184__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup185_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup185_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD186_const_fix_32_0_1__0000000000000080_102, %dup185__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB205__dfc_wire_118, %dup185__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD186_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD186_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8187__dfc_wire_213, %ADD186__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8187_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8187_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST188__dfc_wire_234, %SHR8187__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST188_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST188_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST968__dfc_wire_4, %CAST188__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup189_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup189_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_184_3113_in, %dup189__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_184_3110_in, %dup189__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup190_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup190_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD191_const_fix_32_0_1__0000000000000080_102, %dup190__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB202__dfc_wire_118, %dup190__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD191_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD191_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8192__dfc_wire_213, %ADD191__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8192_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8192_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST193__dfc_wire_234, %SHR8192__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST193_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST193_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1117__dfc_wire_4, %CAST193__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup194_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup194_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD196__dfc_wire_98, %dup194__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB199__dfc_wire_72_122, %dup194__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup195_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup195_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_110_3112_in, %dup195__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_110_3111_in, %dup195__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD196_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD196_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8197__dfc_wire_213, %ADD196__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8197_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8197_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST198__dfc_wire_234, %SHR8197__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST198_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST198_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1266__dfc_wire_4, %CAST198__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB199_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB199_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8200__dfc_wire_213, %SUB199__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8200_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8200_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST201__dfc_wire_234, %SHR8200__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST201_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST201_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1415__dfc_wire_4, %CAST201__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB202_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB202_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8203__dfc_wire_213, %SUB202__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8203_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8203_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST204__dfc_wire_234, %SHR8203__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST204_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST204_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1564__dfc_wire_4, %CAST204__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB205_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB205_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8206__dfc_wire_213, %SUB205__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8206_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8206_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST207__dfc_wire_234, %SHR8206__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST207_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST207_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1713__dfc_wire_4, %CAST207__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB208_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB208_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8209__dfc_wire_213, %SUB208__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8209_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8209_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST210__dfc_wire_234, %SHR8209__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST210_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST210_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1862__dfc_wire_4, %CAST210__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %CAST211_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST211_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST211__dfc_wire_4, %source__dfc_wire_20__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SHL11212__dfc_wire_73, %CAST211__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL11212_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL11212_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup241__dfc_wire_84, %SHL11212__dfc_wire_75 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST213_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST213_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST213__dfc_wire_4, %source__dfc_wire_22__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup245__dfc_wire_84, %CAST213__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST214_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST214_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST214__dfc_wire_4, %source__dfc_wire_18__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup244__dfc_wire_84, %CAST214__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST215_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST215_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST215__dfc_wire_4, %source__dfc_wire_17__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup222__dfc_wire_84, %CAST215__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST216_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST216_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST216__dfc_wire_4, %source__dfc_wire_23__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup223__dfc_wire_84, %CAST216__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST217_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST217_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST217__dfc_wire_4, %source__dfc_wire_21__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup231__dfc_wire_84, %CAST217__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST218_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST218_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST218__dfc_wire_4, %source__dfc_wire_19__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup232__dfc_wire_84, %CAST218__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST219_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST219_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST219__dfc_wire_4, %source__dfc_wire_16__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SHL11220__dfc_wire_73, %CAST219__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL11220_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL11220_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD221__dfc_wire_98, %SHL11220__dfc_wire_75 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD221_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD221_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup240__dfc_wire_84, %ADD221__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup222_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup222_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD224__dfc_wire_98, %dup222__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL226__dfc_wire_104, %dup222__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup223_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup223_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_13_3105_in, %dup223__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL229__dfc_wire_104, %dup223__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD224_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD224_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL225__dfc_wire_104, %ADD224__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL225_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL225_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup227__dfc_wire_84, %MUL225__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL226_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL226_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_225_3102_in, %MUL226__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup227_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup227_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD228__dfc_wire_98, %dup227__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB230__dfc_wire_72_122, %dup227__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD228_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD228_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup253__dfc_wire_84, %ADD228__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL229_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL229_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_212_3100_in, %MUL229__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB230_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB230_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup257__dfc_wire_84, %SUB230__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup231_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup231_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_52_3099_in, %dup231__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL235__dfc_wire_104, %dup231__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup232_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup232_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD233_const_fix_32_0_1__0000000000000080_102, %dup232__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL238__dfc_wire_104, %dup232__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD233_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD233_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL234__dfc_wire_104, %ADD233__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL234_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL234_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup236__dfc_wire_84, %MUL234__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL235_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL235_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_146_3096_in, %MUL235__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup236_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup236_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB237__dfc_wire_72_122, %dup236__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB239__dfc_wire_72_122, %dup236__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB237_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB237_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup254__dfc_wire_84, %SUB237__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL238_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL238_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_143_3093_in, %MUL238__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB239_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB239_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup258__dfc_wire_84, %SUB239__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup240_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup240_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_53_3092_in, %dup240__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_53_3091_in, %dup240__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup241_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup241_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD242_const_fix_32_0_1__0000000000000080_102, %dup241__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB243__dfc_wire_118, %dup241__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD242_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD242_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup261__dfc_wire_84, %ADD242__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB243_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB243_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup265__dfc_wire_84, %SUB243__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup244_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup244_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD246__dfc_wire_98, %dup244__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL251__dfc_wire_104, %dup244__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup245_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup245_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_15_3089_in, %dup245__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL248__dfc_wire_104, %dup245__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD246_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD246_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL247__dfc_wire_104, %ADD246__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL247_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL247_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup249__dfc_wire_84, %MUL247__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL248_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL248_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_110_3085_in, %MUL248__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup249_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup249_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB250__dfc_wire_72_122, %dup249__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD252__dfc_wire_98, %dup249__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB250_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB250_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup266__dfc_wire_84, %SUB250__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL251_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL251_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_33_3082_in, %MUL251__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD252_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD252_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup262__dfc_wire_84, %ADD252__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup253_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup253_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_37_3080_in, %dup253__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_37_3079_in, %dup253__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup254_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup254_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD255_const_fix_32_0_1__0000000000000080_102, %dup254__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB256__dfc_wire_118, %dup254__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD255_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD255_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup280__dfc_wire_84, %ADD255__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB256_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB256_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup269__dfc_wire_84, %SUB256__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup257_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup257_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_28_3077_in, %dup257__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_28_3076_in, %dup257__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup258_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup258_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD259_const_fix_32_0_1__0000000000000080_102, %dup258__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB260__dfc_wire_118, %dup258__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD259_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD259_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup295__dfc_wire_84, %ADD259__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB260_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB260_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup270__dfc_wire_84, %SUB260__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup261_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup261_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD263__dfc_wire_98, %dup261__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB264__dfc_wire_72_122, %dup261__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup262_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup262_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_47_3072_in, %dup262__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_47_3070_in, %dup262__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD263_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD263_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup279__dfc_wire_84, %ADD263__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB264_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB264_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup294__dfc_wire_84, %SUB264__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup265_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup265_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD267__dfc_wire_98, %dup265__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB268__dfc_wire_72_122, %dup265__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup266_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup266_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_51_3064_in, %dup266__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_51_3061_in, %dup266__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD267_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD267_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup284__dfc_wire_84, %ADD267__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB268_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB268_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup289__dfc_wire_84, %SUB268__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup269_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup269_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD271__dfc_wire_98, %dup269__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB275__dfc_wire_72_122, %dup269__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup270_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup270_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_31_3051_in, %dup270__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_31_3045_in, %dup270__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD271_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD271_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL272__dfc_wire_104, %ADD271__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL272_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL272_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD273__dfc_wire_98, %MUL272__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD273_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD273_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8274__dfc_wire_213, %ADD273__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8274_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8274_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup285__dfc_wire_84, %SHR8274__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB275_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB275_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL276__dfc_wire_104, %SUB275__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL276_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL276_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD277__dfc_wire_98, %MUL276__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD277_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD277_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8278__dfc_wire_213, %ADD277__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8278_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8278_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup290__dfc_wire_84, %SHR8278__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup279_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup279_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_94_3029_in, %dup279__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_94_2984_in, %dup279__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup280_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup280_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD281_const_fix_32_0_1__0000000000000080_102, %dup280__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB308__dfc_wire_118, %dup280__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD281_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD281_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8282__dfc_wire_213, %ADD281__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8282_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8282_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST283__dfc_wire_234, %SHR8282__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST283_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST283_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST814__dfc_wire_4, %CAST283__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup284_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup284_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_399_3019_in, %dup284__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_399_2988_in, %dup284__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup285_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup285_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD286_const_fix_32_0_1__0000000000000080_102, %dup285__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB305__dfc_wire_118, %dup285__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD286_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD286_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8287__dfc_wire_213, %ADD286__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8287_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8287_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST288__dfc_wire_234, %SHR8287__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST288_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST288_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST967__dfc_wire_4, %CAST288__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup289_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup289_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_480_3011_in, %dup289__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_480_2993_in, %dup289__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup290_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup290_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD291_const_fix_32_0_1__0000000000000080_102, %dup290__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB302__dfc_wire_118, %dup290__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD291_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD291_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8292__dfc_wire_213, %ADD291__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8292_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8292_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST293__dfc_wire_234, %SHR8292__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST293_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST293_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1116__dfc_wire_4, %CAST293__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup294_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup294_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_90_2997_in, %dup294__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_90_3212_in, %dup294__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup295_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup295_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD296_const_fix_32_0_1__0000000000000080_102, %dup295__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB299__dfc_wire_118, %dup295__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD296_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD296_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8297__dfc_wire_213, %ADD296__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8297_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8297_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST298__dfc_wire_234, %SHR8297__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST298_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST298_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1265__dfc_wire_4, %CAST298__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB299_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB299_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8300__dfc_wire_213, %SUB299__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8300_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8300_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST301__dfc_wire_234, %SHR8300__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST301_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST301_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1414__dfc_wire_4, %CAST301__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB302_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB302_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8303__dfc_wire_213, %SUB302__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8303_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8303_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST304__dfc_wire_234, %SHR8303__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST304_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST304_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1563__dfc_wire_4, %CAST304__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB305_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB305_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8306__dfc_wire_213, %SUB305__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8306_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8306_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST307__dfc_wire_234, %SHR8306__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST307_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST307_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1712__dfc_wire_4, %CAST307__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB308_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB308_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8309__dfc_wire_213, %SUB308__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8309_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8309_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST310__dfc_wire_234, %SHR8309__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST310_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST310_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1861__dfc_wire_4, %CAST310__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %CAST311_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST311_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST311__dfc_wire_4, %source__dfc_wire_28__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SHL11312__dfc_wire_73, %CAST311__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL11312_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL11312_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup341__dfc_wire_84, %SHL11312__dfc_wire_75 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST313_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST313_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST313__dfc_wire_4, %source__dfc_wire_30__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup345__dfc_wire_84, %CAST313__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST314_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST314_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST314__dfc_wire_4, %source__dfc_wire_26__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup344__dfc_wire_84, %CAST314__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST315_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST315_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST315__dfc_wire_4, %source__dfc_wire_25__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup322__dfc_wire_84, %CAST315__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST316_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST316_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST316__dfc_wire_4, %source__dfc_wire_31__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup323__dfc_wire_84, %CAST316__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST317_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST317_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST317__dfc_wire_4, %source__dfc_wire_29__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup331__dfc_wire_84, %CAST317__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST318_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST318_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST318__dfc_wire_4, %source__dfc_wire_27__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup332__dfc_wire_84, %CAST318__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST319_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST319_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST319__dfc_wire_4, %source__dfc_wire_24__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SHL11320__dfc_wire_73, %CAST319__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL11320_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL11320_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD321__dfc_wire_98, %SHL11320__dfc_wire_75 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD321_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD321_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup340__dfc_wire_84, %ADD321__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup322_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup322_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_54_2976_in, %dup322__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL326__dfc_wire_104, %dup322__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup323_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup323_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD324_const_fix_32_0_1__0000000000000080_102, %dup323__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL329__dfc_wire_104, %dup323__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD324_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD324_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL325__dfc_wire_104, %ADD324__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL325_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL325_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup327__dfc_wire_84, %MUL325__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL326_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL326_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_60_2973_in, %MUL326__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup327_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup327_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD328__dfc_wire_98, %dup327__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB330__dfc_wire_72_122, %dup327__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD328_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD328_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup353__dfc_wire_84, %ADD328__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL329_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL329_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_39_2971_in, %MUL329__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB330_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB330_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup357__dfc_wire_84, %SUB330__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup331_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup331_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD333__dfc_wire_98, %dup331__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL335__dfc_wire_104, %dup331__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup332_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup332_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_76_2970_in, %dup332__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL338__dfc_wire_104, %dup332__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD333_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD333_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL334__dfc_wire_104, %ADD333__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL334_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL334_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup336__dfc_wire_84, %MUL334__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL335_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL335_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_94_2967_in, %MUL335__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup336_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup336_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB337__dfc_wire_72_122, %dup336__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB339__dfc_wire_72_122, %dup336__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB337_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB337_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup354__dfc_wire_84, %SUB337__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL338_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL338_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_186_2965_in, %MUL338__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB339_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB339_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup358__dfc_wire_84, %SUB339__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup340_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup340_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_12_2964_in, %dup340__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_12_2963_in, %dup340__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup341_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup341_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD342_const_fix_32_0_1__0000000000000080_102, %dup341__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB343__dfc_wire_118, %dup341__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD342_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD342_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup361__dfc_wire_84, %ADD342__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB343_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB343_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup365__dfc_wire_84, %SUB343__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup344_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup344_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_72_2962_in, %dup344__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL351__dfc_wire_104, %dup344__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup345_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup345_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD346_const_fix_32_0_1__0000000000000080_102, %dup345__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL348__dfc_wire_104, %dup345__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD346_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD346_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL347__dfc_wire_104, %ADD346__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL347_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL347_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup349__dfc_wire_84, %MUL347__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL348_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL348_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_155_2959_in, %MUL348__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup349_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup349_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB350__dfc_wire_72_122, %dup349__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD352__dfc_wire_98, %dup349__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB350_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB350_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup366__dfc_wire_84, %SUB350__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL351_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL351_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_253_2957_in, %MUL351__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD352_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD352_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup362__dfc_wire_84, %ADD352__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup353_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup353_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_15_2956_in, %dup353__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_15_2955_in, %dup353__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup354_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup354_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD355_const_fix_32_0_1__0000000000000080_102, %dup354__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB356__dfc_wire_118, %dup354__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD355_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD355_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup380__dfc_wire_84, %ADD355__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB356_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB356_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup369__dfc_wire_84, %SUB356__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup357_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup357_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_16_2954_in, %dup357__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_16_2953_in, %dup357__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup358_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup358_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD359_const_fix_32_0_1__0000000000000080_102, %dup358__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB360__dfc_wire_118, %dup358__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD359_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD359_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup395__dfc_wire_84, %ADD359__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB360_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB360_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup370__dfc_wire_84, %SUB360__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup361_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup361_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_14_2952_in, %dup361__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_14_2951_in, %dup361__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup362_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup362_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD363_const_fix_32_0_1__0000000000000080_102, %dup362__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB364__dfc_wire_118, %dup362__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD363_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD363_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup379__dfc_wire_84, %ADD363__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB364_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB364_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup394__dfc_wire_84, %SUB364__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup365_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup365_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_87_2950_in, %dup365__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_87_2949_in, %dup365__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup366_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup366_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD367_const_fix_32_0_1__0000000000000080_102, %dup366__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB368__dfc_wire_118, %dup366__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD367_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD367_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup384__dfc_wire_84, %ADD367__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB368_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB368_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup389__dfc_wire_84, %SUB368__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup369_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup369_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD371__dfc_wire_98, %dup369__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB375__dfc_wire_72_122, %dup369__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup370_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup370_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_46_2948_in, %dup370__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_46_2945_in, %dup370__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD371_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD371_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL372__dfc_wire_104, %ADD371__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL372_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL372_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD373__dfc_wire_98, %MUL372__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD373_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD373_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8374__dfc_wire_213, %ADD373__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8374_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8374_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup385__dfc_wire_84, %SHR8374__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB375_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB375_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL376__dfc_wire_104, %SUB375__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL376_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL376_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD377__dfc_wire_98, %MUL376__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD377_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD377_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8378__dfc_wire_213, %ADD377__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8378_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8378_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup390__dfc_wire_84, %SHR8378__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup379_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup379_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD381__dfc_wire_98, %dup379__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB408__dfc_wire_72_122, %dup379__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup380_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup380_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_55_2942_in, %dup380__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_55_2940_in, %dup380__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD381_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD381_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8382__dfc_wire_213, %ADD381__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8382_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8382_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST383__dfc_wire_234, %SHR8382__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST383_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST383_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST818__dfc_wire_4, %CAST383__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup384_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup384_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_270_3094_in, %dup384__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_270_2941_in, %dup384__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup385_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup385_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD386_const_fix_32_0_1__0000000000000080_102, %dup385__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB405__dfc_wire_118, %dup385__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD386_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD386_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8387__dfc_wire_213, %ADD386__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8387_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8387_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST388__dfc_wire_234, %SHR8387__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST388_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST388_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST971__dfc_wire_4, %CAST388__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup389_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup389_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_216_3090_in, %dup389__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_216_3081_in, %dup389__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup390_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup390_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD391_const_fix_32_0_1__0000000000000080_102, %dup390__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB402__dfc_wire_118, %dup390__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD391_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD391_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8392__dfc_wire_213, %ADD391__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8392_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8392_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST393__dfc_wire_234, %SHR8392__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST393_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST393_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1120__dfc_wire_4, %CAST393__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup394_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup394_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_17_3086_in, %dup394__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_17_3083_in, %dup394__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup395_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup395_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD396_const_fix_32_0_1__0000000000000080_102, %dup395__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB399__dfc_wire_118, %dup395__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD396_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD396_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8397__dfc_wire_213, %ADD396__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8397_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8397_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST398__dfc_wire_234, %SHR8397__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST398_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST398_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1269__dfc_wire_4, %CAST398__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB399_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB399_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8400__dfc_wire_213, %SUB399__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8400_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8400_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST401__dfc_wire_234, %SHR8400__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST401_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST401_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1418__dfc_wire_4, %CAST401__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB402_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB402_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8403__dfc_wire_213, %SUB402__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8403_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8403_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST404__dfc_wire_234, %SHR8403__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST404_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST404_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1567__dfc_wire_4, %CAST404__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB405_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB405_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8406__dfc_wire_213, %SUB405__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8406_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8406_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST407__dfc_wire_234, %SHR8406__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST407_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST407_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1716__dfc_wire_4, %CAST407__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB408_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB408_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8409__dfc_wire_213, %SUB408__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8409_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8409_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST410__dfc_wire_234, %SHR8409__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST410_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST410_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1865__dfc_wire_4, %CAST410__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %CAST411_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST411_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST411__dfc_wire_4, %source__dfc_wire_36__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SHL11412__dfc_wire_73, %CAST411__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL11412_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL11412_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup441__dfc_wire_84, %SHL11412__dfc_wire_75 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST413_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST413_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST413__dfc_wire_4, %source__dfc_wire_38__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup445__dfc_wire_84, %CAST413__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST414_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST414_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST414__dfc_wire_4, %source__dfc_wire_34__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup444__dfc_wire_84, %CAST414__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST415_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST415_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST415__dfc_wire_4, %source__dfc_wire_33__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup422__dfc_wire_84, %CAST415__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST416_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST416_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST416__dfc_wire_4, %source__dfc_wire_39__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup423__dfc_wire_84, %CAST416__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST417_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST417_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST417__dfc_wire_4, %source__dfc_wire_37__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup431__dfc_wire_84, %CAST417__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST418_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST418_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST418__dfc_wire_4, %source__dfc_wire_35__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup432__dfc_wire_84, %CAST418__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST419_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST419_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST419__dfc_wire_4, %source__dfc_wire_32__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SHL11420__dfc_wire_73, %CAST419__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL11420_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL11420_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD421__dfc_wire_98, %SHL11420__dfc_wire_75 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD421_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD421_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup440__dfc_wire_84, %ADD421__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup422_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup422_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD424__dfc_wire_98, %dup422__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL426__dfc_wire_104, %dup422__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup423_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup423_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_30_2932_in, %dup423__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL429__dfc_wire_104, %dup423__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD424_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD424_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL425__dfc_wire_104, %ADD424__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL425_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL425_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup427__dfc_wire_84, %MUL425__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL426_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL426_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_31_2929_in, %MUL426__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup427_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup427_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD428__dfc_wire_98, %dup427__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB430__dfc_wire_72_122, %dup427__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD428_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD428_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup453__dfc_wire_84, %ADD428__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL429_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL429_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_89_2927_in, %MUL429__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB430_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB430_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup457__dfc_wire_84, %SUB430__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup431_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup431_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_11_2926_in, %dup431__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL435__dfc_wire_104, %dup431__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup432_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup432_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD433_const_fix_32_0_1__0000000000000080_102, %dup432__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL438__dfc_wire_104, %dup432__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD433_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD433_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL434__dfc_wire_104, %ADD433__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL434_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL434_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup436__dfc_wire_84, %MUL434__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL435_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL435_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_150_2923_in, %MUL435__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup436_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup436_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB437__dfc_wire_72_122, %dup436__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB439__dfc_wire_72_122, %dup436__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB437_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB437_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup454__dfc_wire_84, %SUB437__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL438_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL438_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_166_2921_in, %MUL438__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB439_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB439_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup458__dfc_wire_84, %SUB439__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup440_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup440_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD442__dfc_wire_98, %dup440__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB443__dfc_wire_72_122, %dup440__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup441_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup441_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_4_2920_in, %dup441__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_4_2919_in, %dup441__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD442_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD442_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup461__dfc_wire_84, %ADD442__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB443_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB443_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup465__dfc_wire_84, %SUB443__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup444_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup444_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_66_2918_in, %dup444__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL451__dfc_wire_104, %dup444__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup445_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup445_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD446_const_fix_32_0_1__0000000000000080_102, %dup445__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL448__dfc_wire_104, %dup445__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD446_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD446_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL447__dfc_wire_104, %ADD446__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL447_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL447_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup449__dfc_wire_84, %MUL447__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL448_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL448_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_76_2915_in, %MUL448__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup449_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup449_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB450__dfc_wire_72_122, %dup449__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD452__dfc_wire_98, %dup449__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB450_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB450_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup466__dfc_wire_84, %SUB450__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL451_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL451_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_163_2913_in, %MUL451__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD452_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD452_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup462__dfc_wire_84, %ADD452__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup453_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup453_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_72_2912_in, %dup453__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_72_2911_in, %dup453__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup454_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup454_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD455_const_fix_32_0_1__0000000000000080_102, %dup454__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB456__dfc_wire_118, %dup454__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD455_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD455_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup480__dfc_wire_84, %ADD455__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB456_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB456_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup469__dfc_wire_84, %SUB456__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup457_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup457_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_40_2910_in, %dup457__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_40_2909_in, %dup457__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup458_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup458_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD459_const_fix_32_0_1__0000000000000080_102, %dup458__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB460__dfc_wire_118, %dup458__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD459_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD459_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup495__dfc_wire_84, %ADD459__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB460_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB460_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup470__dfc_wire_84, %SUB460__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup461_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup461_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_45_2908_in, %dup461__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_45_2907_in, %dup461__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup462_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup462_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD463_const_fix_32_0_1__0000000000000080_102, %dup462__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB464__dfc_wire_118, %dup462__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD463_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD463_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup479__dfc_wire_84, %ADD463__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB464_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB464_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup494__dfc_wire_84, %SUB464__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup465_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup465_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD467__dfc_wire_98, %dup465__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB468__dfc_wire_72_122, %dup465__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup466_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup466_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_47_2906_in, %dup466__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_47_2905_in, %dup466__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD467_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD467_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup484__dfc_wire_84, %ADD467__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB468_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB468_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup489__dfc_wire_84, %SUB468__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup469_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup469_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD471__dfc_wire_98, %dup469__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB475__dfc_wire_72_122, %dup469__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup470_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup470_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_103_2904_in, %dup470__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_103_2901_in, %dup470__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD471_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD471_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL472__dfc_wire_104, %ADD471__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL472_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL472_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD473__dfc_wire_98, %MUL472__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD473_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD473_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8474__dfc_wire_213, %ADD473__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8474_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8474_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup485__dfc_wire_84, %SHR8474__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB475_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB475_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL476__dfc_wire_104, %SUB475__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL476_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL476_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD477__dfc_wire_98, %MUL476__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD477_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD477_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8478__dfc_wire_213, %ADD477__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8478_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8478_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup490__dfc_wire_84, %SHR8478__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup479_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup479_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_57_2898_in, %dup479__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_57_2891_in, %dup479__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup480_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup480_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD481_const_fix_32_0_1__0000000000000080_102, %dup480__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB508__dfc_wire_118, %dup480__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD481_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD481_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8482__dfc_wire_213, %ADD481__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8482_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8482_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST483__dfc_wire_234, %SHR8482__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST483_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST483_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST811__dfc_wire_4, %CAST483__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup484_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup484_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_272_2897_in, %dup484__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_272_2892_in, %dup484__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup485_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup485_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD486_const_fix_32_0_1__0000000000000080_102, %dup485__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB505__dfc_wire_118, %dup485__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD486_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD486_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8487__dfc_wire_213, %ADD486__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8487_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8487_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST488__dfc_wire_234, %SHR8487__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST488_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST488_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST964__dfc_wire_4, %CAST488__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup489_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup489_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_212_2896_in, %dup489__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_212_2893_in, %dup489__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup490_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup490_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD491_const_fix_32_0_1__0000000000000080_102, %dup490__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB502__dfc_wire_118, %dup490__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD491_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD491_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8492__dfc_wire_213, %ADD491__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8492_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8492_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST493__dfc_wire_234, %SHR8492__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST493_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST493_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1113__dfc_wire_4, %CAST493__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup494_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup494_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD496__dfc_wire_98, %dup494__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB499__dfc_wire_72_122, %dup494__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup495_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup495_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_37_2895_in, %dup495__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_37_2894_in, %dup495__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD496_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD496_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8497__dfc_wire_213, %ADD496__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8497_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8497_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST498__dfc_wire_234, %SHR8497__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST498_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST498_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1262__dfc_wire_4, %CAST498__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB499_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB499_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8500__dfc_wire_213, %SUB499__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8500_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8500_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST501__dfc_wire_234, %SHR8500__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST501_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST501_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1411__dfc_wire_4, %CAST501__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB502_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB502_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8503__dfc_wire_213, %SUB502__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8503_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8503_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST504__dfc_wire_234, %SHR8503__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST504_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST504_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1560__dfc_wire_4, %CAST504__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB505_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB505_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8506__dfc_wire_213, %SUB505__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8506_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8506_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST507__dfc_wire_234, %SHR8506__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST507_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST507_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1709__dfc_wire_4, %CAST507__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB508_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB508_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8509__dfc_wire_213, %SUB508__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8509_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8509_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST510__dfc_wire_234, %SHR8509__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST510_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST510_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1858__dfc_wire_4, %CAST510__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %CAST511_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST511_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST511__dfc_wire_4, %source__dfc_wire_44__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SHL11512__dfc_wire_73, %CAST511__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL11512_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL11512_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup541__dfc_wire_84, %SHL11512__dfc_wire_75 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST513_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST513_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST513__dfc_wire_4, %source__dfc_wire_46__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup545__dfc_wire_84, %CAST513__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST514_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST514_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST514__dfc_wire_4, %source__dfc_wire_42__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup544__dfc_wire_84, %CAST514__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST515_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST515_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST515__dfc_wire_4, %source__dfc_wire_41__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup522__dfc_wire_84, %CAST515__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST516_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST516_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST516__dfc_wire_4, %source__dfc_wire_47__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup523__dfc_wire_84, %CAST516__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST517_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST517_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST517__dfc_wire_4, %source__dfc_wire_45__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup531__dfc_wire_84, %CAST517__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST518_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST518_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST518__dfc_wire_4, %source__dfc_wire_43__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup532__dfc_wire_84, %CAST518__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST519_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST519_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST519__dfc_wire_4, %source__dfc_wire_40__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SHL11520__dfc_wire_73, %CAST519__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL11520_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL11520_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD521__dfc_wire_98, %SHL11520__dfc_wire_75 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD521_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD521_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup540__dfc_wire_84, %ADD521__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup522_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup522_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD524__dfc_wire_98, %dup522__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL526__dfc_wire_104, %dup522__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup523_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup523_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_10_2938_in, %dup523__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL529__dfc_wire_104, %dup523__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD524_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD524_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL525__dfc_wire_104, %ADD524__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL525_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL525_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup527__dfc_wire_84, %MUL525__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL526_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL526_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_57_2935_in, %MUL526__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup527_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup527_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD528__dfc_wire_98, %dup527__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB530__dfc_wire_72_122, %dup527__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD528_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD528_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup553__dfc_wire_84, %ADD528__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL529_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL529_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_131_2890_in, %MUL529__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB530_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB530_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup557__dfc_wire_84, %SUB530__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup531_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup531_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_70_2889_in, %dup531__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL535__dfc_wire_104, %dup531__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup532_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup532_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD533_const_fix_32_0_1__0000000000000080_102, %dup532__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL538__dfc_wire_104, %dup532__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD533_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD533_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL534__dfc_wire_104, %ADD533__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL534_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL534_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup536__dfc_wire_84, %MUL534__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL535_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL535_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_103_2886_in, %MUL535__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup536_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup536_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB537__dfc_wire_72_122, %dup536__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_3_2884_in, %dup536__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB537_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB537_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup554__dfc_wire_84, %SUB537__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL538_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL538_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB539__dfc_wire_118, %MUL538__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB539_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB539_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup558__dfc_wire_84, %SUB539__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup540_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup540_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD542__dfc_wire_98, %dup540__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB543__dfc_wire_72_122, %dup540__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup541_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup541_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_23_2883_in, %dup541__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_23_2882_in, %dup541__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD542_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD542_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup561__dfc_wire_84, %ADD542__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB543_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB543_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup565__dfc_wire_84, %SUB543__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup544_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup544_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD546__dfc_wire_98, %dup544__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL551__dfc_wire_104, %dup544__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup545_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup545_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_2_2881_in, %dup545__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL548__dfc_wire_104, %dup545__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD546_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD546_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL547__dfc_wire_104, %ADD546__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL547_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL547_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup549__dfc_wire_84, %MUL547__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL548_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL548_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_110_2878_in, %MUL548__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup549_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup549_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB550__dfc_wire_72_122, %dup549__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD552__dfc_wire_98, %dup549__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB550_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB550_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup566__dfc_wire_84, %SUB550__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL551_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL551_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_95_2876_in, %MUL551__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD552_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD552_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup562__dfc_wire_84, %ADD552__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup553_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup553_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_1_2875_in, %dup553__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_2874_in, %dup553__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup554_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup554_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD555_const_fix_32_0_1__0000000000000080_102, %dup554__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB556__dfc_wire_118, %dup554__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD555_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD555_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup580__dfc_wire_84, %ADD555__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB556_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB556_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup569__dfc_wire_84, %SUB556__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup557_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup557_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD559__dfc_wire_98, %dup557__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB560__dfc_wire_72_122, %dup557__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup558_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup558_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_57_2873_in, %dup558__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_57_2872_in, %dup558__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD559_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD559_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup595__dfc_wire_84, %ADD559__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB560_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB560_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup570__dfc_wire_84, %SUB560__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup561_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup561_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_118_2871_in, %dup561__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_118_2870_in, %dup561__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup562_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup562_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD563_const_fix_32_0_1__0000000000000080_102, %dup562__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB564__dfc_wire_118, %dup562__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD563_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD563_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup579__dfc_wire_84, %ADD563__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB564_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB564_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup594__dfc_wire_84, %SUB564__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup565_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup565_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_174_2869_in, %dup565__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_174_2868_in, %dup565__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup566_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup566_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD567_const_fix_32_0_1__0000000000000080_102, %dup566__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB568__dfc_wire_118, %dup566__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD567_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD567_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup584__dfc_wire_84, %ADD567__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB568_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB568_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup589__dfc_wire_84, %SUB568__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup569_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup569_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_94_2867_in, %dup569__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_94_2864_in, %dup569__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup570_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup570_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD571_const_fix_32_0_1__0000000000000080_102, %dup570__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB575__dfc_wire_118, %dup570__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD571_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD571_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL572__dfc_wire_104, %ADD571__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL572_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL572_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD573__dfc_wire_98, %MUL572__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD573_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD573_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8574__dfc_wire_213, %ADD573__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8574_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8574_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup585__dfc_wire_84, %SHR8574__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB575_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB575_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL576__dfc_wire_104, %SUB575__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL576_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL576_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD577__dfc_wire_98, %MUL576__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD577_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD577_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8578__dfc_wire_213, %ADD577__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8578_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8578_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup590__dfc_wire_84, %SHR8578__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup579_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup579_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_35_2861_in, %dup579__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_35_2854_in, %dup579__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup580_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup580_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD581_const_fix_32_0_1__0000000000000080_102, %dup580__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB608__dfc_wire_118, %dup580__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD581_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD581_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8582__dfc_wire_213, %ADD581__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8582_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8582_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST583__dfc_wire_234, %SHR8582__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST583_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST583_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST817__dfc_wire_4, %CAST583__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup584_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup584_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_134_2860_in, %dup584__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_134_2855_in, %dup584__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup585_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup585_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD586_const_fix_32_0_1__0000000000000080_102, %dup585__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB605__dfc_wire_118, %dup585__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD586_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD586_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8587__dfc_wire_213, %ADD586__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8587_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8587_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST588__dfc_wire_234, %SHR8587__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST588_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST588_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST970__dfc_wire_4, %CAST588__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup589_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup589_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_198_2859_in, %dup589__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_198_2856_in, %dup589__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup590_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup590_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD591_const_fix_32_0_1__0000000000000080_102, %dup590__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB602__dfc_wire_118, %dup590__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD591_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD591_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8592__dfc_wire_213, %ADD591__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8592_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8592_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST593__dfc_wire_234, %SHR8592__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST593_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST593_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1119__dfc_wire_4, %CAST593__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup594_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup594_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD596__dfc_wire_98, %dup594__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB599__dfc_wire_72_122, %dup594__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup595_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup595_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_73_2858_in, %dup595__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_73_2857_in, %dup595__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD596_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD596_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8597__dfc_wire_213, %ADD596__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8597_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8597_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST598__dfc_wire_234, %SHR8597__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST598_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST598_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1268__dfc_wire_4, %CAST598__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB599_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB599_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8600__dfc_wire_213, %SUB599__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8600_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8600_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST601__dfc_wire_234, %SHR8600__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST601_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST601_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1417__dfc_wire_4, %CAST601__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB602_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB602_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8603__dfc_wire_213, %SUB602__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8603_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8603_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST604__dfc_wire_234, %SHR8603__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST604_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST604_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1566__dfc_wire_4, %CAST604__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB605_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB605_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8606__dfc_wire_213, %SUB605__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8606_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8606_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST607__dfc_wire_234, %SHR8606__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST607_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST607_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1715__dfc_wire_4, %CAST607__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB608_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB608_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8609__dfc_wire_213, %SUB608__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8609_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8609_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST610__dfc_wire_234, %SHR8609__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST610_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST610_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1864__dfc_wire_4, %CAST610__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %CAST611_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST611_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST611__dfc_wire_4, %source__dfc_wire_52__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SHL11612__dfc_wire_73, %CAST611__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL11612_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL11612_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup641__dfc_wire_84, %SHL11612__dfc_wire_75 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST613_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST613_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST613__dfc_wire_4, %source__dfc_wire_54__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup645__dfc_wire_84, %CAST613__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST614_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST614_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST614__dfc_wire_4, %source__dfc_wire_50__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup644__dfc_wire_84, %CAST614__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST615_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST615_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST615__dfc_wire_4, %source__dfc_wire_49__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup622__dfc_wire_84, %CAST615__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST616_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST616_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST616__dfc_wire_4, %source__dfc_wire_55__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup623__dfc_wire_84, %CAST616__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST617_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST617_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST617__dfc_wire_4, %source__dfc_wire_53__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup631__dfc_wire_84, %CAST617__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST618_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST618_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST618__dfc_wire_4, %source__dfc_wire_51__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup632__dfc_wire_84, %CAST618__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST619_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST619_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST619__dfc_wire_4, %source__dfc_wire_48__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SHL11620__dfc_wire_73, %CAST619__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL11620_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL11620_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD621__dfc_wire_98, %SHL11620__dfc_wire_75 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD621_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD621_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup640__dfc_wire_84, %ADD621__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup622_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup622_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD624__dfc_wire_98, %dup622__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL626__dfc_wire_104, %dup622__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup623_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup623_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_73_2852_in, %dup623__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL629__dfc_wire_104, %dup623__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD624_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD624_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL625__dfc_wire_104, %ADD624__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL625_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL625_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup627__dfc_wire_84, %MUL625__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL626_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL626_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_24_2848_in, %MUL626__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup627_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup627_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD628__dfc_wire_98, %dup627__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB630__dfc_wire_72_122, %dup627__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD628_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD628_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup653__dfc_wire_84, %ADD628__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL629_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL629_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_30_2844_in, %MUL629__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB630_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB630_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup657__dfc_wire_84, %SUB630__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup631_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup631_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_29_2842_in, %dup631__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL635__dfc_wire_104, %dup631__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup632_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup632_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD633_const_fix_32_0_1__0000000000000080_102, %dup632__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL638__dfc_wire_104, %dup632__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD633_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD633_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL634__dfc_wire_104, %ADD633__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL634_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL634_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup636__dfc_wire_84, %MUL634__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL635_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL635_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_61_2837_in, %MUL635__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup636_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup636_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB637__dfc_wire_72_122, %dup636__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_2834_in, %dup636__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB637_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB637_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup654__dfc_wire_84, %SUB637__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL638_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL638_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB639__dfc_wire_118, %MUL638__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB639_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB639_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup658__dfc_wire_84, %SUB639__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup640_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup640_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD642__dfc_wire_98, %dup640__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB643__dfc_wire_72_122, %dup640__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup641_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup641_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_2_2831_in, %dup641__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2_2830_in, %dup641__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD642_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD642_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup661__dfc_wire_84, %ADD642__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB643_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB643_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup665__dfc_wire_84, %SUB643__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup644_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup644_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD646__dfc_wire_98, %dup644__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL651__dfc_wire_104, %dup644__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup645_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup645_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_129_2827_in, %dup645__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL648__dfc_wire_104, %dup645__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD646_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD646_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL647__dfc_wire_104, %ADD646__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL647_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL647_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup649__dfc_wire_84, %MUL647__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL648_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL648_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_247_2821_in, %MUL648__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup649_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup649_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB650__dfc_wire_72_122, %dup649__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD652__dfc_wire_98, %dup649__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB650_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB650_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup666__dfc_wire_84, %SUB650__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL651_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL651_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_132_2818_in, %MUL651__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD652_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD652_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup662__dfc_wire_84, %ADD652__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup653_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup653_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_30_2816_in, %dup653__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_30_2815_in, %dup653__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup654_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup654_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD655_const_fix_32_0_1__0000000000000080_102, %dup654__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB656__dfc_wire_118, %dup654__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD655_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD655_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup680__dfc_wire_84, %ADD655__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB656_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB656_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup669__dfc_wire_84, %SUB656__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup657_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup657_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD659__dfc_wire_98, %dup657__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB660__dfc_wire_72_122, %dup657__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup658_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup658_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_7_2811_in, %dup658__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_7_2809_in, %dup658__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD659_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD659_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup695__dfc_wire_84, %ADD659__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB660_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB660_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup670__dfc_wire_84, %SUB660__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup661_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup661_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_258_2806_in, %dup661__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_258_2805_in, %dup661__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup662_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup662_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD663_const_fix_32_0_1__0000000000000080_102, %dup662__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB664__dfc_wire_118, %dup662__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD663_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD663_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup679__dfc_wire_84, %ADD663__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB664_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB664_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup694__dfc_wire_84, %SUB664__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup665_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup665_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_177_2803_in, %dup665__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_177_2801_in, %dup665__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup666_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup666_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD667_const_fix_32_0_1__0000000000000080_102, %dup666__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB668__dfc_wire_118, %dup666__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD667_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD667_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup684__dfc_wire_84, %ADD667__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB668_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB668_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup689__dfc_wire_84, %SUB668__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup669_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup669_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD671__dfc_wire_98, %dup669__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB675__dfc_wire_72_122, %dup669__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup670_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup670_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_98_2795_in, %dup670__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_98_2791_in, %dup670__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD671_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD671_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL672__dfc_wire_104, %ADD671__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL672_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL672_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD673__dfc_wire_98, %MUL672__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD673_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD673_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8674__dfc_wire_213, %ADD673__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8674_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8674_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup685__dfc_wire_84, %SHR8674__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB675_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB675_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL676__dfc_wire_104, %SUB675__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL676_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL676_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD677__dfc_wire_98, %MUL676__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD677_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD677_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8678__dfc_wire_213, %ADD677__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8678_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8678_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup690__dfc_wire_84, %SHR8678__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup679_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup679_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD681__dfc_wire_98, %dup679__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB708__dfc_wire_72_122, %dup679__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup680_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup680_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_90_2782_in, %dup680__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_90_2754_in, %dup680__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD681_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD681_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8682__dfc_wire_213, %ADD681__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8682_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8682_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST683__dfc_wire_234, %SHR8682__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST683_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST683_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST813__dfc_wire_4, %CAST683__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup684_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup684_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_65_2780_in, %dup684__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_65_2758_in, %dup684__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup685_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup685_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD686_const_fix_32_0_1__0000000000000080_102, %dup685__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB705__dfc_wire_118, %dup685__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD686_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD686_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8687__dfc_wire_213, %ADD686__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8687_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8687_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST688__dfc_wire_234, %SHR8687__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST688_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST688_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST966__dfc_wire_4, %CAST688__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup689_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup689_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_249_2773_in, %dup689__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_249_2762_in, %dup689__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup690_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup690_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD691_const_fix_32_0_1__0000000000000080_102, %dup690__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB702__dfc_wire_118, %dup690__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD691_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD691_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8692__dfc_wire_213, %ADD691__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8692_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8692_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST693__dfc_wire_234, %SHR8692__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST693_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST693_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1115__dfc_wire_4, %CAST693__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup694_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup694_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD696__dfc_wire_98, %dup694__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB699__dfc_wire_72_122, %dup694__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup695_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup695_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_108_2770_in, %dup695__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_108_2764_in, %dup695__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD696_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD696_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8697__dfc_wire_213, %ADD696__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8697_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8697_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST698__dfc_wire_234, %SHR8697__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST698_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST698_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1264__dfc_wire_4, %CAST698__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB699_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB699_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8700__dfc_wire_213, %SUB699__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8700_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8700_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST701__dfc_wire_234, %SHR8700__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST701_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST701_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1413__dfc_wire_4, %CAST701__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB702_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB702_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8703__dfc_wire_213, %SUB702__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8703_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8703_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST704__dfc_wire_234, %SHR8703__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST704_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST704_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1562__dfc_wire_4, %CAST704__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB705_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB705_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8706__dfc_wire_213, %SUB705__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8706_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8706_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST707__dfc_wire_234, %SHR8706__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST707_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST707_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1711__dfc_wire_4, %CAST707__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB708_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB708_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8709__dfc_wire_213, %SUB708__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8709_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8709_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST710__dfc_wire_234, %SHR8709__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST710_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST710_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1860__dfc_wire_4, %CAST710__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %CAST711_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST711_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST711__dfc_wire_4, %source__dfc_wire_60__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SHL11712__dfc_wire_73, %CAST711__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL11712_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL11712_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup741__dfc_wire_84, %SHL11712__dfc_wire_75 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST713_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST713_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST713__dfc_wire_4, %source__dfc_wire_62__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup745__dfc_wire_84, %CAST713__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST714_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST714_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST714__dfc_wire_4, %source__dfc_wire_58__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup744__dfc_wire_84, %CAST714__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST715_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST715_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST715__dfc_wire_4, %source__dfc_wire_57__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup722__dfc_wire_84, %CAST715__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST716_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST716_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST716__dfc_wire_4, %source__dfc_wire_63__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup723__dfc_wire_84, %CAST716__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST717_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST717_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST717__dfc_wire_4, %source__dfc_wire_61__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup731__dfc_wire_84, %CAST717__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST718_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST718_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST718__dfc_wire_4, %source__dfc_wire_59__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup732__dfc_wire_84, %CAST718__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST719_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST719_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST719__dfc_wire_4, %source__dfc_wire_56__dfc_wire_45 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SHL11720__dfc_wire_73, %CAST719__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL11720_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL11720_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD721__dfc_wire_98, %SHL11720__dfc_wire_75 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD721_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD721_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup740__dfc_wire_84, %ADD721__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup722_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup722_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_13_2738_in, %dup722__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_4_2736_in, %dup722__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup723_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup723_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD724_const_fix_32_0_1__0000000000000080_102, %dup723__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL729__dfc_wire_104, %dup723__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD724_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD724_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL725__dfc_wire_104, %ADD724__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL725_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL725_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup727__dfc_wire_84, %MUL725__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL726_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL726_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_88_2735_in, %MUL726__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup727_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup727_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD728__dfc_wire_98, %dup727__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB730__dfc_wire_72_122, %dup727__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD728_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD728_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup753__dfc_wire_84, %ADD728__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL729_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL729_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_122_2733_in, %MUL729__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB730_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB730_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup757__dfc_wire_84, %SUB730__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup731_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup731_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_82_2732_in, %dup731__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_21_2729_in, %dup731__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup732_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup732_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD733_const_fix_32_0_1__0000000000000080_102, %dup732__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL738__dfc_wire_104, %dup732__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD733_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD733_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL734__dfc_wire_104, %ADD733__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL734_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL734_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup736__dfc_wire_84, %MUL734__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL735_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL735_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_131_2728_in, %MUL735__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup736_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup736_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB737__dfc_wire_72_122, %dup736__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB739__dfc_wire_72_122, %dup736__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB737_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB737_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup754__dfc_wire_84, %SUB737__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL738_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL738_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_17_2724_in, %MUL738__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB739_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB739_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup758__dfc_wire_84, %SUB739__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup740_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup740_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD742__dfc_wire_98, %dup740__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB743__dfc_wire_72_122, %dup740__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup741_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup741_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_3_2720_in, %dup741__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_3_2716_in, %dup741__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD742_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD742_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup761__dfc_wire_84, %ADD742__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB743_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB743_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup765__dfc_wire_84, %SUB743__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup744_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup744_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_80_2710_in, %dup744__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL751__dfc_wire_104, %dup744__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup745_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup745_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD746_const_fix_32_0_1__0000000000000080_102, %dup745__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL748__dfc_wire_104, %dup745__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD746_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD746_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL747__dfc_wire_104, %ADD746__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL747_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL747_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup749__dfc_wire_84, %MUL747__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL748_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL748_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_141_2705_in, %MUL748__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup749_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup749_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB750__dfc_wire_72_122, %dup749__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD752__dfc_wire_98, %dup749__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB750_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB750_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup766__dfc_wire_84, %SUB750__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL751_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL751_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_198_2701_in, %MUL751__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD752_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD752_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup762__dfc_wire_84, %ADD752__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup753_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup753_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD755__dfc_wire_98, %dup753__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB756__dfc_wire_72_122, %dup753__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup754_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup754_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_135_2694_in, %dup754__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_135_2691_in, %dup754__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD755_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD755_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup780__dfc_wire_84, %ADD755__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB756_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB756_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup769__dfc_wire_84, %SUB756__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup757_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup757_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_1_2688_in, %dup757__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_2686_in, %dup757__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup758_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup758_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD759_const_fix_32_0_1__0000000000000080_102, %dup758__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB760__dfc_wire_118, %dup758__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD759_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD759_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup795__dfc_wire_84, %ADD759__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB760_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB760_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup770__dfc_wire_84, %SUB760__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup761_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup761_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_55_2682_in, %dup761__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_55_2679_in, %dup761__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup762_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup762_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD763_const_fix_32_0_1__0000000000000080_102, %dup762__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB764__dfc_wire_118, %dup762__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD763_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD763_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup779__dfc_wire_84, %ADD763__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB764_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB764_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup794__dfc_wire_84, %SUB764__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup765_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup765_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_50_2673_in, %dup765__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_50_2671_in, %dup765__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup766_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup766_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD767_const_fix_32_0_1__0000000000000080_102, %dup766__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB768__dfc_wire_118, %dup766__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD767_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD767_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup784__dfc_wire_84, %ADD767__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB768_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB768_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup789__dfc_wire_84, %SUB768__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup769_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup769_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_12_2667_in, %dup769__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_12_2658_in, %dup769__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup770_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup770_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD771_const_fix_32_0_1__0000000000000080_102, %dup770__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB775__dfc_wire_118, %dup770__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD771_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD771_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL772__dfc_wire_104, %ADD771__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL772_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL772_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD773__dfc_wire_98, %MUL772__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD773_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD773_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8774__dfc_wire_213, %ADD773__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8774_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8774_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup785__dfc_wire_84, %SHR8774__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB775_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB775_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL776__dfc_wire_104, %SUB775__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL776_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL776_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD777__dfc_wire_98, %MUL776__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD777_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD777_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8778__dfc_wire_213, %ADD777__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8778_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8778_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup790__dfc_wire_84, %SHR8778__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup779_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup779_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_85_2649_in, %dup779__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_85_2617_in, %dup779__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup780_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup780_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD781_const_fix_32_0_1__0000000000000080_102, %dup780__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB808__dfc_wire_118, %dup780__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD781_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD781_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8782__dfc_wire_213, %ADD781__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8782_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8782_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST783__dfc_wire_234, %SHR8782__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST783_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST783_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST816__dfc_wire_4, %CAST783__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup784_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup784_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_149_2643_in, %dup784__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_149_2624_in, %dup784__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup785_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup785_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD786_const_fix_32_0_1__0000000000000080_102, %dup785__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB805__dfc_wire_118, %dup785__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD786_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD786_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8787__dfc_wire_213, %ADD786__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8787_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8787_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST788__dfc_wire_234, %SHR8787__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST788_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST788_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST969__dfc_wire_4, %CAST788__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup789_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup789_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_151_2639_in, %dup789__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_151_2627_in, %dup789__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup790_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup790_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD791_const_fix_32_0_1__0000000000000080_102, %dup790__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB802__dfc_wire_118, %dup790__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD791_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD791_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8792__dfc_wire_213, %ADD791__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8792_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8792_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST793__dfc_wire_234, %SHR8792__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST793_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST793_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1118__dfc_wire_4, %CAST793__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup794_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup794_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD796__dfc_wire_98, %dup794__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB799__dfc_wire_72_122, %dup794__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup795_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup795_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_22_2635_in, %dup795__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_22_2632_in, %dup795__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD796_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD796_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8797__dfc_wire_213, %ADD796__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8797_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8797_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST798__dfc_wire_234, %SHR8797__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST798_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST798_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1267__dfc_wire_4, %CAST798__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB799_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB799_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8800__dfc_wire_213, %SUB799__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8800_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8800_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST801__dfc_wire_234, %SHR8800__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST801_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST801_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1416__dfc_wire_4, %CAST801__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB802_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB802_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8803__dfc_wire_213, %SUB802__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8803_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8803_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST804__dfc_wire_234, %SHR8803__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST804_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST804_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1565__dfc_wire_4, %CAST804__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB805_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB805_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8806__dfc_wire_213, %SUB805__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8806_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8806_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST807__dfc_wire_234, %SHR8806__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST807_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST807_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1714__dfc_wire_4, %CAST807__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB808_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB808_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8809__dfc_wire_213, %SUB808__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8809_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8809_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST810__dfc_wire_234, %SHR8809__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST810_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST810_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1863__dfc_wire_4, %CAST810__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %CAST811_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST811_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHL8812__dfc_wire_1921, %CAST811__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL8812_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL8812_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup849__dfc_wire_84, %SHL8812__dfc_wire_1923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST813_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST813_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup853__dfc_wire_84, %CAST813__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST814_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST814_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup852__dfc_wire_84, %CAST814__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST815_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST815_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup823__dfc_wire_84, %CAST815__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST816_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST816_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup824__dfc_wire_84, %CAST816__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST817_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST817_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup836__dfc_wire_84, %CAST817__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST818_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST818_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup837__dfc_wire_84, %CAST818__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST819_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST819_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHL8820__dfc_wire_1921, %CAST819__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL8820_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL8820_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD822__dfc_wire_98, %SHL8820__dfc_wire_1923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup821_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup821_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_825_2595_in, %dup821_const_fix_32_0_1__0000000000002000_1950 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1021_2574_in, %dup821_const_fix_32_0_1__0000000000002000_2314 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_915_2524_in, %dup821_const_fix_32_0_1__0000000000002000_2678 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_835_2434_in, %dup821_const_fix_32_0_1__0000000000002000_3042 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_902_2340_in, %dup821_const_fix_32_0_1__0000000000002000_3406 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_923_2266_in, %dup821_const_fix_32_0_1__0000000000002000_3770 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_990_2172_in, %dup821_const_fix_32_0_1__0000000000002000_4134 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_765_2730_in, %dup821_const_fix_32_0_1__0000000000002000_4498 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD822_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD822_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup848__dfc_wire_84, %ADD822__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup823_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup823_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD825__dfc_wire_98, %dup823__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL829__dfc_wire_104, %dup823__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup824_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup824_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_41_2589_in, %dup824__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL833__dfc_wire_104, %dup824__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD825_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD825_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL826__dfc_wire_104, %ADD825__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL826_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL826_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD828__dfc_wire_98, %MUL826__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup827_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup827_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_706_2583_in, %dup827_const_fix_32_0_1__0000000000000004_1960 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_842_2565_in, %dup827_const_fix_32_0_1__0000000000000004_1988 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_741_3230_in, %dup827_const_fix_32_0_1__0000000000000004_2024 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1070_3066_in, %dup827_const_fix_32_0_1__0000000000000004_2324 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1076_3036_in, %dup827_const_fix_32_0_1__0000000000000004_2352 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_966_3004_in, %dup827_const_fix_32_0_1__0000000000000004_2388 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_983_2521_in, %dup827_const_fix_32_0_1__0000000000000004_2688 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1009_2514_in, %dup827_const_fix_32_0_1__0000000000000004_2716 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_986_2509_in, %dup827_const_fix_32_0_1__0000000000000004_2752 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_711_2431_in, %dup827_const_fix_32_0_1__0000000000000004_3052 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_678_2424_in, %dup827_const_fix_32_0_1__0000000000000004_3080 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_768_2415_in, %dup827_const_fix_32_0_1__0000000000000004_3116 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_778_2337_in, %dup827_const_fix_32_0_1__0000000000000004_3416 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_666_2330_in, %dup827_const_fix_32_0_1__0000000000000004_3444 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_732_2321_in, %dup827_const_fix_32_0_1__0000000000000004_3480 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_838_2263_in, %dup827_const_fix_32_0_1__0000000000000004_3780 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_908_2256_in, %dup827_const_fix_32_0_1__0000000000000004_3808 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_898_2247_in, %dup827_const_fix_32_0_1__0000000000000004_3844 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1099_2169_in, %dup827_const_fix_32_0_1__0000000000000004_4144 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1007_2162_in, %dup827_const_fix_32_0_1__0000000000000004_4172 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_917_2153_in, %dup827_const_fix_32_0_1__0000000000000004_4208 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_805_2723_in, %dup827_const_fix_32_0_1__0000000000000004_4508 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_742_2702_in, %dup827_const_fix_32_0_1__0000000000000004_4536 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_658_2672_in, %dup827_const_fix_32_0_1__0000000000000004_4572 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD828_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD828_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup830__dfc_wire_84, %ADD828__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL829_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL829_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_60_2579_in, %MUL829__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup830_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup830_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD831__dfc_wire_98, %dup830__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB834__dfc_wire_72_122, %dup830__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD831_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD831_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR3832__dfc_wire_1965, %ADD831__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR3832_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR3832_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup864__dfc_wire_84, %SHR3832__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL833_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL833_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_125_2576_in, %MUL833__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB834_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB834_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR3835__dfc_wire_1965, %SUB834__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR3835_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR3835_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup868__dfc_wire_84, %SHR3835__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup836_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup836_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_28_2570_in, %dup836__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL841__dfc_wire_104, %dup836__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup837_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup837_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD838_const_fix_32_0_1__0000000000000080_102, %dup837__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL845__dfc_wire_104, %dup837__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD838_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD838_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL839__dfc_wire_104, %ADD838__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL839_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL839_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD840__dfc_wire_98, %MUL839__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD840_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD840_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup842__dfc_wire_84, %ADD840__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL841_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL841_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_209_3063_in, %MUL841__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup842_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup842_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB843__dfc_wire_72_122, %dup842__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB846__dfc_wire_72_122, %dup842__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB843_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB843_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR3844__dfc_wire_1965, %SUB843__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR3844_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR3844_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup865__dfc_wire_84, %SHR3844__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL845_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL845_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_218_3055_in, %MUL845__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB846_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB846_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR3847__dfc_wire_1965, %SUB846__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR3847_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR3847_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup869__dfc_wire_84, %SHR3847__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup848_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup848_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD850__dfc_wire_98, %dup848__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB851__dfc_wire_72_122, %dup848__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup849_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup849_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_126_3046_in, %dup849__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_126_3044_in, %dup849__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD850_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD850_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup872__dfc_wire_84, %ADD850__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB851_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB851_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup876__dfc_wire_84, %SUB851__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup852_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup852_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_86_3034_in, %dup852__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL861__dfc_wire_104, %dup852__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup853_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup853_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD854_const_fix_32_0_1__0000000000000080_102, %dup853__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL857__dfc_wire_104, %dup853__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD854_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD854_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL855__dfc_wire_104, %ADD854__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL855_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL855_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD856__dfc_wire_98, %MUL855__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD856_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD856_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup858__dfc_wire_84, %ADD856__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL857_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL857_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_136_3026_in, %MUL857__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup858_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup858_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB859__dfc_wire_72_122, %dup858__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD862__dfc_wire_98, %dup858__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB859_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB859_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR3860__dfc_wire_1965, %SUB859__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR3860_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR3860_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup877__dfc_wire_84, %SHR3860__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL861_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL861_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_159_3018_in, %MUL861__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD862_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD862_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR3863__dfc_wire_1965, %ADD862__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR3863_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR3863_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup873__dfc_wire_84, %SHR3863__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup864_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup864_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_225_3012_in, %dup864__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_225_3010_in, %dup864__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup865_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup865_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD866_const_fix_32_0_1__0000000000000080_102, %dup865__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB867__dfc_wire_118, %dup865__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD866_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD866_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup891__dfc_wire_84, %ADD866__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB867_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB867_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup880__dfc_wire_84, %SUB867__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup868_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup868_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_206_3002_in, %dup868__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_206_2998_in, %dup868__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup869_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup869_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD870_const_fix_32_0_1__0000000000000080_102, %dup869__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB871__dfc_wire_118, %dup869__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD870_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD870_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup923__dfc_wire_84, %ADD870__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB871_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB871_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup881__dfc_wire_84, %SUB871__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup872_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup872_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_130_2995_in, %dup872__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_130_3211_in, %dup872__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup873_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup873_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD874_const_fix_32_0_1__0000000000000080_102, %dup873__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB875__dfc_wire_118, %dup873__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD874_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD874_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup890__dfc_wire_84, %ADD874__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB875_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB875_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup922__dfc_wire_84, %SUB875__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup876_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup876_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_99_2992_in, %dup876__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_99_2991_in, %dup876__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup877_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup877_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD878_const_fix_32_0_1__0000000000000080_102, %dup877__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB879__dfc_wire_118, %dup877__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD878_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD878_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup902__dfc_wire_84, %ADD878__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB879_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB879_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup912__dfc_wire_84, %SUB879__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup880_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup880_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD882__dfc_wire_98, %dup880__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB886__dfc_wire_72_122, %dup880__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup881_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup881_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_6_2987_in, %dup881__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_6_2981_in, %dup881__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD882_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD882_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL883__dfc_wire_104, %ADD882__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL883_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL883_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD884__dfc_wire_98, %MUL883__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD884_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD884_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8885__dfc_wire_213, %ADD884__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8885_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8885_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup903__dfc_wire_84, %SHR8885__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB886_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB886_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL887__dfc_wire_104, %SUB886__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL887_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL887_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD888__dfc_wire_98, %MUL887__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD888_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD888_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR8889__dfc_wire_213, %ADD888__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR8889_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR8889_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup913__dfc_wire_84, %SHR8889__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup890_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup890_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_190_2978_in, %dup890__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_190_2598_in, %dup890__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup891_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup891_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD892_const_fix_32_0_1__0000000000000080_102, %dup891__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB956__dfc_wire_118, %dup891__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD892_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD892_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR14893__dfc_wire_2100, %ADD892__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR14893_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR14893_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup894__dfc_wire_2103, %SHR14893__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup894_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup894_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT896__dfc_wire_2103_2106, %dup894__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_40_2718_in, %dup894__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT899__dfc_wire_2103_2113, %dup894__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup895_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup895_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_1560_2721_in, %dup895_const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1600_2719_in, %dup895_const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1760_2700_in, %dup895_const_fix_32_0_1__00000000000000ff_2129 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1787_2698_in, %dup895_const_fix_32_0_1__00000000000000ff_2133 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1750_2684_in, %dup895_const_fix_32_0_1__00000000000000ff_2151 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1769_2681_in, %dup895_const_fix_32_0_1__00000000000000ff_2155 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1433_2665_in, %dup895_const_fix_32_0_1__00000000000000ff_2173 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1529_2662_in, %dup895_const_fix_32_0_1__00000000000000ff_2177 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1545_2650_in, %dup895_const_fix_32_0_1__00000000000000ff_2195 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1571_2648_in, %dup895_const_fix_32_0_1__00000000000000ff_2199 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1736_2623_in, %dup895_const_fix_32_0_1__00000000000000ff_2217 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1758_2621_in, %dup895_const_fix_32_0_1__00000000000000ff_2221 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1915_2608_in, %dup895_const_fix_32_0_1__00000000000000ff_2239 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1956_2607_in, %dup895_const_fix_32_0_1__00000000000000ff_2243 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1604_2594_in, %dup895_const_fix_32_0_1__00000000000000ff_2261 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1651_2593_in, %dup895_const_fix_32_0_1__00000000000000ff_2265 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1747_2549_in, %dup895_const_fix_32_0_1__00000000000000ff_2471 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1786_2548_in, %dup895_const_fix_32_0_1__00000000000000ff_2475 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2173_2542_in, %dup895_const_fix_32_0_1__00000000000000ff_2493 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2262_2541_in, %dup895_const_fix_32_0_1__00000000000000ff_2497 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1987_3171_in, %dup895_const_fix_32_0_1__00000000000000ff_2515 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1991_3169_in, %dup895_const_fix_32_0_1__00000000000000ff_2519 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1796_3163_in, %dup895_const_fix_32_0_1__00000000000000ff_2537 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1835_3162_in, %dup895_const_fix_32_0_1__00000000000000ff_2541 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1713_3153_in, %dup895_const_fix_32_0_1__00000000000000ff_2559 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1784_3151_in, %dup895_const_fix_32_0_1__00000000000000ff_2563 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2076_3075_in, %dup895_const_fix_32_0_1__00000000000000ff_2581 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2139_3074_in, %dup895_const_fix_32_0_1__00000000000000ff_2585 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2078_2537_in, %dup895_const_fix_32_0_1__00000000000000ff_2603 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2085_2536_in, %dup895_const_fix_32_0_1__00000000000000ff_2607 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1678_2530_in, %dup895_const_fix_32_0_1__00000000000000ff_2625 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1717_2529_in, %dup895_const_fix_32_0_1__00000000000000ff_2629 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1726_2489_in, %dup895_const_fix_32_0_1__00000000000000ff_2835 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1818_2488_in, %dup895_const_fix_32_0_1__00000000000000ff_2839 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1826_2482_in, %dup895_const_fix_32_0_1__00000000000000ff_2857 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1827_2481_in, %dup895_const_fix_32_0_1__00000000000000ff_2861 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1825_2475_in, %dup895_const_fix_32_0_1__00000000000000ff_2879 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1869_2474_in, %dup895_const_fix_32_0_1__00000000000000ff_2883 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1636_2468_in, %dup895_const_fix_32_0_1__00000000000000ff_2901 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1721_2467_in, %dup895_const_fix_32_0_1__00000000000000ff_2905 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1722_2461_in, %dup895_const_fix_32_0_1__00000000000000ff_2923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1761_2460_in, %dup895_const_fix_32_0_1__00000000000000ff_2927 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1880_2454_in, %dup895_const_fix_32_0_1__00000000000000ff_2945 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1930_2453_in, %dup895_const_fix_32_0_1__00000000000000ff_2949 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1915_2447_in, %dup895_const_fix_32_0_1__00000000000000ff_2967 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1972_2446_in, %dup895_const_fix_32_0_1__00000000000000ff_2971 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1761_2440_in, %dup895_const_fix_32_0_1__00000000000000ff_2989 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1788_2439_in, %dup895_const_fix_32_0_1__00000000000000ff_2993 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1261_2395_in, %dup895_const_fix_32_0_1__00000000000000ff_3199 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1357_2394_in, %dup895_const_fix_32_0_1__00000000000000ff_3203 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1496_2388_in, %dup895_const_fix_32_0_1__00000000000000ff_3221 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1551_2387_in, %dup895_const_fix_32_0_1__00000000000000ff_3225 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1463_2381_in, %dup895_const_fix_32_0_1__00000000000000ff_3243 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1519_2380_in, %dup895_const_fix_32_0_1__00000000000000ff_3247 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1360_2374_in, %dup895_const_fix_32_0_1__00000000000000ff_3265 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1391_2373_in, %dup895_const_fix_32_0_1__00000000000000ff_3269 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1394_2367_in, %dup895_const_fix_32_0_1__00000000000000ff_3287 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1449_2366_in, %dup895_const_fix_32_0_1__00000000000000ff_3291 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1520_2360_in, %dup895_const_fix_32_0_1__00000000000000ff_3309 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1555_2359_in, %dup895_const_fix_32_0_1__00000000000000ff_3313 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1557_2353_in, %dup895_const_fix_32_0_1__00000000000000ff_3331 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1602_2352_in, %dup895_const_fix_32_0_1__00000000000000ff_3335 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1268_2346_in, %dup895_const_fix_32_0_1__00000000000000ff_3353 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1320_2345_in, %dup895_const_fix_32_0_1__00000000000000ff_3357 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1301_2301_in, %dup895_const_fix_32_0_1__00000000000000ff_3563 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1354_2300_in, %dup895_const_fix_32_0_1__00000000000000ff_3567 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1643_2294_in, %dup895_const_fix_32_0_1__00000000000000ff_3585 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1698_3240_in, %dup895_const_fix_32_0_1__00000000000000ff_3589 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1770_3199_in, %dup895_const_fix_32_0_1__00000000000000ff_3607 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1786_3198_in, %dup895_const_fix_32_0_1__00000000000000ff_3611 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1402_2292_in, %dup895_const_fix_32_0_1__00000000000000ff_3629 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1408_2291_in, %dup895_const_fix_32_0_1__00000000000000ff_3633 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1411_3222_in, %dup895_const_fix_32_0_1__00000000000000ff_3651 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1417_3221_in, %dup895_const_fix_32_0_1__00000000000000ff_3655 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1662_2286_in, %dup895_const_fix_32_0_1__00000000000000ff_3673 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1675_2285_in, %dup895_const_fix_32_0_1__00000000000000ff_3677 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1666_2279_in, %dup895_const_fix_32_0_1__00000000000000ff_3695 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1741_2278_in, %dup895_const_fix_32_0_1__00000000000000ff_3699 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1338_2272_in, %dup895_const_fix_32_0_1__00000000000000ff_3717 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1369_2271_in, %dup895_const_fix_32_0_1__00000000000000ff_3721 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1517_2227_in, %dup895_const_fix_32_0_1__00000000000000ff_3927 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1579_2226_in, %dup895_const_fix_32_0_1__00000000000000ff_3931 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1756_2220_in, %dup895_const_fix_32_0_1__00000000000000ff_3949 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1775_2219_in, %dup895_const_fix_32_0_1__00000000000000ff_3953 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1763_2213_in, %dup895_const_fix_32_0_1__00000000000000ff_3971 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1804_2212_in, %dup895_const_fix_32_0_1__00000000000000ff_3975 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1441_2206_in, %dup895_const_fix_32_0_1__00000000000000ff_3993 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1452_2205_in, %dup895_const_fix_32_0_1__00000000000000ff_3997 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1371_2199_in, %dup895_const_fix_32_0_1__00000000000000ff_4015 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1391_2198_in, %dup895_const_fix_32_0_1__00000000000000ff_4019 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1865_2192_in, %dup895_const_fix_32_0_1__00000000000000ff_4037 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1940_2191_in, %dup895_const_fix_32_0_1__00000000000000ff_4041 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1719_2185_in, %dup895_const_fix_32_0_1__00000000000000ff_4059 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1779_2184_in, %dup895_const_fix_32_0_1__00000000000000ff_4063 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1535_2178_in, %dup895_const_fix_32_0_1__00000000000000ff_4081 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1548_2177_in, %dup895_const_fix_32_0_1__00000000000000ff_4085 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1576_2814_in, %dup895_const_fix_32_0_1__00000000000000ff_4291 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1633_2813_in, %dup895_const_fix_32_0_1__00000000000000ff_4295 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1908_2802_in, %dup895_const_fix_32_0_1__00000000000000ff_4313 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1959_2800_in, %dup895_const_fix_32_0_1__00000000000000ff_4317 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1860_2788_in, %dup895_const_fix_32_0_1__00000000000000ff_4335 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1918_2787_in, %dup895_const_fix_32_0_1__00000000000000ff_4339 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1693_2779_in, %dup895_const_fix_32_0_1__00000000000000ff_4357 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1758_2778_in, %dup895_const_fix_32_0_1__00000000000000ff_4361 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1727_2771_in, %dup895_const_fix_32_0_1__00000000000000ff_4379 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1781_2769_in, %dup895_const_fix_32_0_1__00000000000000ff_4383 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1936_2761_in, %dup895_const_fix_32_0_1__00000000000000ff_4401 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1968_2760_in, %dup895_const_fix_32_0_1__00000000000000ff_4405 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1847_2752_in, %dup895_const_fix_32_0_1__00000000000000ff_4423 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1882_2751_in, %dup895_const_fix_32_0_1__00000000000000ff_4427 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1583_2745_in, %dup895_const_fix_32_0_1__00000000000000ff_4445 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1624_2744_in, %dup895_const_fix_32_0_1__00000000000000ff_4449 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1488_2622_in, %dup895_const_fix_32_0_1__00000000000000ff_4655 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1528_2619_in, %dup895_const_fix_32_0_1__00000000000000ff_4659 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1643_2604_in, %dup895_const_fix_32_0_1__00000000000000ff_4677 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1672_2601_in, %dup895_const_fix_32_0_1__00000000000000ff_4681 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1692_2585_in, %dup895_const_fix_32_0_1__00000000000000ff_4699 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1715_2562_in, %dup895_const_fix_32_0_1__00000000000000ff_4703 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1419_2575_in, %dup895_const_fix_32_0_1__00000000000000ff_4721 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1434_2573_in, %dup895_const_fix_32_0_1__00000000000000ff_4725 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1327_3062_in, %dup895_const_fix_32_0_1__00000000000000ff_4743 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1370_3059_in, %dup895_const_fix_32_0_1__00000000000000ff_4747 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1714_3042_in, %dup895_const_fix_32_0_1__00000000000000ff_4765 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1783_3039_in, %dup895_const_fix_32_0_1__00000000000000ff_4769 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1711_3024_in, %dup895_const_fix_32_0_1__00000000000000ff_4787 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1724_3023_in, %dup895_const_fix_32_0_1__00000000000000ff_4791 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1455_3008_in, %dup895_const_fix_32_0_1__00000000000000ff_4809 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1500_3006_in, %dup895_const_fix_32_0_1__00000000000000ff_4813 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT896_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT896_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX897__dfc_wire_2105, %GT896__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX897_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX897_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_53_2712_in, %MUX897__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup898_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup898_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_1526_2715_in, %dup898_const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1623_2713_in, %dup898_const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1726_2696_in, %dup898_const_fix_32_0_1__00000000000000ff_2129 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1824_2693_in, %dup898_const_fix_32_0_1__00000000000000ff_2133 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1716_2678_in, %dup898_const_fix_32_0_1__00000000000000ff_2151 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1781_2677_in, %dup898_const_fix_32_0_1__00000000000000ff_2155 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1399_2659_in, %dup898_const_fix_32_0_1__00000000000000ff_2173 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1550_2657_in, %dup898_const_fix_32_0_1__00000000000000ff_2177 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1511_2630_in, %dup898_const_fix_32_0_1__00000000000000ff_2195 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1575_2629_in, %dup898_const_fix_32_0_1__00000000000000ff_2199 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1702_2616_in, %dup898_const_fix_32_0_1__00000000000000ff_2217 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1758_2614_in, %dup898_const_fix_32_0_1__00000000000000ff_2221 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1881_2605_in, %dup898_const_fix_32_0_1__00000000000000ff_2239 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1963_2603_in, %dup898_const_fix_32_0_1__00000000000000ff_2243 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1570_2590_in, %dup898_const_fix_32_0_1__00000000000000ff_2261 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1666_2588_in, %dup898_const_fix_32_0_1__00000000000000ff_2265 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1713_2546_in, %dup898_const_fix_32_0_1__00000000000000ff_2471 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1807_2545_in, %dup898_const_fix_32_0_1__00000000000000ff_2475 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2139_2539_in, %dup898_const_fix_32_0_1__00000000000000ff_2493 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2274_3176_in, %dup898_const_fix_32_0_1__00000000000000ff_2497 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1953_3167_in, %dup898_const_fix_32_0_1__00000000000000ff_2515 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2006_3166_in, %dup898_const_fix_32_0_1__00000000000000ff_2519 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1762_3160_in, %dup898_const_fix_32_0_1__00000000000000ff_2537 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1895_3159_in, %dup898_const_fix_32_0_1__00000000000000ff_2541 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1679_3149_in, %dup898_const_fix_32_0_1__00000000000000ff_2559 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1774_3147_in, %dup898_const_fix_32_0_1__00000000000000ff_2563 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2042_3071_in, %dup898_const_fix_32_0_1__00000000000000ff_2581 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2172_3069_in, %dup898_const_fix_32_0_1__00000000000000ff_2585 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2044_2534_in, %dup898_const_fix_32_0_1__00000000000000ff_2603 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2086_2533_in, %dup898_const_fix_32_0_1__00000000000000ff_2607 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1644_2527_in, %dup898_const_fix_32_0_1__00000000000000ff_2625 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1777_2526_in, %dup898_const_fix_32_0_1__00000000000000ff_2629 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1692_2486_in, %dup898_const_fix_32_0_1__00000000000000ff_2835 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1798_2485_in, %dup898_const_fix_32_0_1__00000000000000ff_2839 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1792_2479_in, %dup898_const_fix_32_0_1__00000000000000ff_2857 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1876_2478_in, %dup898_const_fix_32_0_1__00000000000000ff_2861 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1791_2472_in, %dup898_const_fix_32_0_1__00000000000000ff_2879 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1918_2471_in, %dup898_const_fix_32_0_1__00000000000000ff_2883 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1602_2465_in, %dup898_const_fix_32_0_1__00000000000000ff_2901 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1759_2464_in, %dup898_const_fix_32_0_1__00000000000000ff_2905 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1688_2458_in, %dup898_const_fix_32_0_1__00000000000000ff_2923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1774_2457_in, %dup898_const_fix_32_0_1__00000000000000ff_2927 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1846_2451_in, %dup898_const_fix_32_0_1__00000000000000ff_2945 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1941_2450_in, %dup898_const_fix_32_0_1__00000000000000ff_2949 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1881_2444_in, %dup898_const_fix_32_0_1__00000000000000ff_2967 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2017_2443_in, %dup898_const_fix_32_0_1__00000000000000ff_2971 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1727_2437_in, %dup898_const_fix_32_0_1__00000000000000ff_2989 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1775_2436_in, %dup898_const_fix_32_0_1__00000000000000ff_2993 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1227_2392_in, %dup898_const_fix_32_0_1__00000000000000ff_3199 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1410_2391_in, %dup898_const_fix_32_0_1__00000000000000ff_3203 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1462_2385_in, %dup898_const_fix_32_0_1__00000000000000ff_3221 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1602_2384_in, %dup898_const_fix_32_0_1__00000000000000ff_3225 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1429_2378_in, %dup898_const_fix_32_0_1__00000000000000ff_3243 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1540_2377_in, %dup898_const_fix_32_0_1__00000000000000ff_3247 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1326_2371_in, %dup898_const_fix_32_0_1__00000000000000ff_3265 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1450_2370_in, %dup898_const_fix_32_0_1__00000000000000ff_3269 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1360_2364_in, %dup898_const_fix_32_0_1__00000000000000ff_3287 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1487_2363_in, %dup898_const_fix_32_0_1__00000000000000ff_3291 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1486_2357_in, %dup898_const_fix_32_0_1__00000000000000ff_3309 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1604_2356_in, %dup898_const_fix_32_0_1__00000000000000ff_3313 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1523_2350_in, %dup898_const_fix_32_0_1__00000000000000ff_3331 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1626_2349_in, %dup898_const_fix_32_0_1__00000000000000ff_3335 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1234_2343_in, %dup898_const_fix_32_0_1__00000000000000ff_3353 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1306_2342_in, %dup898_const_fix_32_0_1__00000000000000ff_3357 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1267_2298_in, %dup898_const_fix_32_0_1__00000000000000ff_3563 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1341_2297_in, %dup898_const_fix_32_0_1__00000000000000ff_3567 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1609_3237_in, %dup898_const_fix_32_0_1__00000000000000ff_3585 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1715_3235_in, %dup898_const_fix_32_0_1__00000000000000ff_3589 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1736_3196_in, %dup898_const_fix_32_0_1__00000000000000ff_3607 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1774_3194_in, %dup898_const_fix_32_0_1__00000000000000ff_3611 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1368_2289_in, %dup898_const_fix_32_0_1__00000000000000ff_3629 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1449_2288_in, %dup898_const_fix_32_0_1__00000000000000ff_3633 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1377_3218_in, %dup898_const_fix_32_0_1__00000000000000ff_3651 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1439_3216_in, %dup898_const_fix_32_0_1__00000000000000ff_3655 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1628_2283_in, %dup898_const_fix_32_0_1__00000000000000ff_3673 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1691_2282_in, %dup898_const_fix_32_0_1__00000000000000ff_3677 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1632_2276_in, %dup898_const_fix_32_0_1__00000000000000ff_3695 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1771_2275_in, %dup898_const_fix_32_0_1__00000000000000ff_3699 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1304_2269_in, %dup898_const_fix_32_0_1__00000000000000ff_3717 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1392_2268_in, %dup898_const_fix_32_0_1__00000000000000ff_3721 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1483_2224_in, %dup898_const_fix_32_0_1__00000000000000ff_3927 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1612_2223_in, %dup898_const_fix_32_0_1__00000000000000ff_3931 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1722_2217_in, %dup898_const_fix_32_0_1__00000000000000ff_3949 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1790_2216_in, %dup898_const_fix_32_0_1__00000000000000ff_3953 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1729_2210_in, %dup898_const_fix_32_0_1__00000000000000ff_3971 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1848_2209_in, %dup898_const_fix_32_0_1__00000000000000ff_3975 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1407_2203_in, %dup898_const_fix_32_0_1__00000000000000ff_3993 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1446_2202_in, %dup898_const_fix_32_0_1__00000000000000ff_3997 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1337_2196_in, %dup898_const_fix_32_0_1__00000000000000ff_4015 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1391_2195_in, %dup898_const_fix_32_0_1__00000000000000ff_4019 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1831_2189_in, %dup898_const_fix_32_0_1__00000000000000ff_4037 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1996_2188_in, %dup898_const_fix_32_0_1__00000000000000ff_4041 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1685_2182_in, %dup898_const_fix_32_0_1__00000000000000ff_4059 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1812_2181_in, %dup898_const_fix_32_0_1__00000000000000ff_4063 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1501_2175_in, %dup898_const_fix_32_0_1__00000000000000ff_4081 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1596_2174_in, %dup898_const_fix_32_0_1__00000000000000ff_4085 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1542_2810_in, %dup898_const_fix_32_0_1__00000000000000ff_4291 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1657_2808_in, %dup898_const_fix_32_0_1__00000000000000ff_4295 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1874_2798_in, %dup898_const_fix_32_0_1__00000000000000ff_4313 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1956_2797_in, %dup898_const_fix_32_0_1__00000000000000ff_4317 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1826_2785_in, %dup898_const_fix_32_0_1__00000000000000ff_4335 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1912_2784_in, %dup898_const_fix_32_0_1__00000000000000ff_4339 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1659_2776_in, %dup898_const_fix_32_0_1__00000000000000ff_4357 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1808_2775_in, %dup898_const_fix_32_0_1__00000000000000ff_4361 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1693_2767_in, %dup898_const_fix_32_0_1__00000000000000ff_4379 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1806_2766_in, %dup898_const_fix_32_0_1__00000000000000ff_4383 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1902_2757_in, %dup898_const_fix_32_0_1__00000000000000ff_4401 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1980_2756_in, %dup898_const_fix_32_0_1__00000000000000ff_4405 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1813_2749_in, %dup898_const_fix_32_0_1__00000000000000ff_4423 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1899_2748_in, %dup898_const_fix_32_0_1__00000000000000ff_4427 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1549_2741_in, %dup898_const_fix_32_0_1__00000000000000ff_4445 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1597_2740_in, %dup898_const_fix_32_0_1__00000000000000ff_4449 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1454_2615_in, %dup898_const_fix_32_0_1__00000000000000ff_4655 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1575_2612_in, %dup898_const_fix_32_0_1__00000000000000ff_4659 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1609_2599_in, %dup898_const_fix_32_0_1__00000000000000ff_4677 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1702_2597_in, %dup898_const_fix_32_0_1__00000000000000ff_4681 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1658_2584_in, %dup898_const_fix_32_0_1__00000000000000ff_4699 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1741_2582_in, %dup898_const_fix_32_0_1__00000000000000ff_4703 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1385_2571_in, %dup898_const_fix_32_0_1__00000000000000ff_4721 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1424_2569_in, %dup898_const_fix_32_0_1__00000000000000ff_4725 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1293_3056_in, %dup898_const_fix_32_0_1__00000000000000ff_4743 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1377_3053_in, %dup898_const_fix_32_0_1__00000000000000ff_4747 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1680_3035_in, %dup898_const_fix_32_0_1__00000000000000ff_4765 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1825_3032_in, %dup898_const_fix_32_0_1__00000000000000ff_4769 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1677_3020_in, %dup898_const_fix_32_0_1__00000000000000ff_4787 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1753_3017_in, %dup898_const_fix_32_0_1__00000000000000ff_4791 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1421_3003_in, %dup898_const_fix_32_0_1__00000000000000ff_4809 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1501_3000_in, %dup898_const_fix_32_0_1__00000000000000ff_4813 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT899_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT899_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX900__dfc_wire_2105, %LT899__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX900_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX900_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST901__dfc_wire_234, %MUX900__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST901_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST901_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2119__dfc_wire_4799, %CAST901__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup902_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup902_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_460_2707_in, %dup902__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_460_2610_in, %dup902__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup903_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup903_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD904_const_fix_32_0_1__0000000000000080_102, %dup903__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB948__dfc_wire_118, %dup903__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD904_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD904_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR14905__dfc_wire_2100, %ADD904__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR14905_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR14905_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup906__dfc_wire_2103, %SHR14905__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup906_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup906_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT907__dfc_wire_2103_2106, %dup906__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_27_2697_in, %dup906__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT909__dfc_wire_2103_2113, %dup906__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT907_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT907_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX908__dfc_wire_2105, %GT907__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX908_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX908_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX910__dfc_wire_2103_2110, %MUX908__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT909_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT909_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_36_2692_in, %LT909__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX910_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX910_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST911__dfc_wire_234, %MUX910__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST911_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST911_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2141__dfc_wire_4799, %CAST911__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup912_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup912_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_342_2687_in, %dup912__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_342_2626_in, %dup912__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup913_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup913_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD914_const_fix_32_0_1__0000000000000080_102, %dup913__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB940__dfc_wire_118, %dup913__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD914_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD914_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR14915__dfc_wire_2100, %ADD914__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR14915_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR14915_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup916__dfc_wire_2103, %SHR14915__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup916_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup916_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT917__dfc_wire_2103_2106, %dup916__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_19_2680_in, %dup916__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT919__dfc_wire_2103_2113, %dup916__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT917_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT917_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX918__dfc_wire_2105, %GT917__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX918_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX918_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX920__dfc_wire_2103_2110, %MUX918__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT919_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT919_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_27_2676_in, %LT919__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX920_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX920_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST921__dfc_wire_234, %MUX920__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST921_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST921_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2163__dfc_wire_4799, %CAST921__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup922_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup922_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_127_2669_in, %dup922__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_127_2653_in, %dup922__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup923_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup923_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD924_const_fix_32_0_1__0000000000000080_102, %dup923__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB932__dfc_wire_118, %dup923__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD924_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD924_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR14925__dfc_wire_2100, %ADD924__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR14925_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR14925_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup926__dfc_wire_2103, %SHR14925__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup926_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup926_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT927__dfc_wire_2103_2106, %dup926__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_96_2661_in, %dup926__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT929__dfc_wire_2103_2113, %dup926__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT927_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT927_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX928__dfc_wire_2105, %GT927__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX928_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX928_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX930__dfc_wire_2103_2110, %MUX928__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT929_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT929_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_108_2656_in, %LT929__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX930_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX930_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST931__dfc_wire_234, %MUX930__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST931_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST931_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2185__dfc_wire_4799, %CAST931__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB932_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB932_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR14933__dfc_wire_2100, %SUB932__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR14933_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR14933_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup934__dfc_wire_2103, %SHR14933__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup934_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup934_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT935__dfc_wire_2103_2106, %dup934__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_26_2647_in, %dup934__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT937__dfc_wire_2103_2113, %dup934__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT935_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT935_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX936__dfc_wire_2105, %GT935__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX936_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX936_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_11_2628_in, %MUX936__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT937_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT937_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX938__dfc_wire_2105, %LT937__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX938_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX938_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST939__dfc_wire_234, %MUX938__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST939_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST939_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2207__dfc_wire_4799, %CAST939__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB940_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB940_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR14941__dfc_wire_2100, %SUB940__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR14941_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR14941_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup942__dfc_wire_2103, %SHR14941__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup942_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup942_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT943__dfc_wire_2103_2106, %dup942__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_22_2620_in, %dup942__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT945__dfc_wire_2103_2113, %dup942__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT943_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT943_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX944__dfc_wire_2105, %GT943__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX944_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX944_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_33_2613_in, %MUX944__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT945_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT945_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX946__dfc_wire_2105, %LT945__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX946_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX946_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST947__dfc_wire_234, %MUX946__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST947_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST947_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2229__dfc_wire_4799, %CAST947__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB948_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB948_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR14949__dfc_wire_2100, %SUB948__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR14949_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR14949_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup950__dfc_wire_2103, %SHR14949__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup950_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup950_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT951__dfc_wire_2103_2106, %dup950__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_41_2606_in, %dup950__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT953__dfc_wire_2103_2113, %dup950__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT951_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT951_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX952__dfc_wire_2105, %GT951__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX952_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX952_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX954__dfc_wire_2103_2110, %MUX952__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT953_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT953_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_53_2602_in, %LT953__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX954_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX954_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST955__dfc_wire_234, %MUX954__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST955_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST955_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2251__dfc_wire_4799, %CAST955__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB956_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB956_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR14957__dfc_wire_2100, %SUB956__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR14957_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR14957_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup958__dfc_wire_2103, %SHR14957__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup958_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup958_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT959__dfc_wire_2103_2106, %dup958__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_47_2592_in, %dup958__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT961__dfc_wire_2103_2113, %dup958__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT959_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT959_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX960__dfc_wire_2105, %GT959__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX960_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX960_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_13_2587_in, %MUX960__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT961_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT961_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX962__dfc_wire_2105, %LT961__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX962_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX962_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST963__dfc_wire_234, %MUX962__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST963_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST963_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2273__dfc_wire_4799, %CAST963__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %CAST964_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST964_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHL8965__dfc_wire_1921, %CAST964__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL8965_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL8965_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1000__dfc_wire_84, %SHL8965__dfc_wire_1923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST966_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST966_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1004__dfc_wire_84, %CAST966__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST967_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST967_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1003__dfc_wire_84, %CAST967__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST968_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST968_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup975__dfc_wire_84, %CAST968__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST969_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST969_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup976__dfc_wire_84, %CAST969__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST970_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST970_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup987__dfc_wire_84, %CAST970__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST971_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST971_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup988__dfc_wire_84, %CAST971__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST972_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST972_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHL8973__dfc_wire_1921, %CAST972__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL8973_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL8973_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD974__dfc_wire_98, %SHL8973__dfc_wire_1923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD974_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD974_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup999__dfc_wire_84, %ADD974__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup975_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup975_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD977__dfc_wire_98, %dup975__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL980__dfc_wire_104, %dup975__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup976_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup976_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_283_2566_in, %dup976__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL984__dfc_wire_104, %dup976__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD977_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD977_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL978__dfc_wire_104, %ADD977__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL978_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL978_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD979__dfc_wire_98, %MUL978__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD979_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD979_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup981__dfc_wire_84, %ADD979__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL980_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL980_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_125_3060_in, %MUL980__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup981_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup981_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD982__dfc_wire_98, %dup981__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB985__dfc_wire_72_122, %dup981__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD982_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD982_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR3983__dfc_wire_1965, %ADD982__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR3983_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR3983_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1015__dfc_wire_84, %SHR3983__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL984_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL984_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_386_3050_in, %MUL984__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB985_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB985_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR3986__dfc_wire_1965, %SUB985__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR3986_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR3986_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1019__dfc_wire_84, %SHR3986__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup987_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup987_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD989__dfc_wire_98, %dup987__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL992__dfc_wire_104, %dup987__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup988_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup988_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_87_3043_in, %dup988__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL996__dfc_wire_104, %dup988__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD989_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD989_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL990__dfc_wire_104, %ADD989__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL990_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL990_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD991__dfc_wire_98, %MUL990__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD991_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD991_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup993__dfc_wire_84, %ADD991__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL992_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL992_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_246_3229_in, %MUL992__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup993_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup993_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB994__dfc_wire_72_122, %dup993__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB997__dfc_wire_72_122, %dup993__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB994_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB994_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR3995__dfc_wire_1965, %SUB994__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR3995_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR3995_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1016__dfc_wire_84, %SHR3995__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL996_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL996_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_359_3025_in, %MUL996__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB997_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB997_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR3998__dfc_wire_1965, %SUB997__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR3998_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR3998_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1020__dfc_wire_84, %SHR3998__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup999_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup999_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_25_3015_in, %dup999__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_25_3014_in, %dup999__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1000_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1000_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1001_const_fix_32_0_1__0000000000000080_102, %dup1000__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1002__dfc_wire_118, %dup1000__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1001_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1001_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1023__dfc_wire_84, %ADD1001__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1002_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1002_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1027__dfc_wire_84, %SUB1002__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1003_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1003_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1005__dfc_wire_98, %dup1003__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1012__dfc_wire_104, %dup1003__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1004_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1004_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_287_3009_in, %dup1004__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1008__dfc_wire_104, %dup1004__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1005_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1005_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1006__dfc_wire_104, %ADD1005__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1006_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1006_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1007__dfc_wire_98, %MUL1006__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1007_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1007_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1009__dfc_wire_84, %ADD1007__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1008_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1008_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_461_2996_in, %MUL1008__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1009_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1009_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1010__dfc_wire_72_122, %dup1009__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1013__dfc_wire_98, %dup1009__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1010_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1010_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31011__dfc_wire_1965, %SUB1010__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31011_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31011_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1028__dfc_wire_84, %SHR31011__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1012_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1012_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_128_3210_in, %MUL1012__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1013_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1013_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31014__dfc_wire_1965, %ADD1013__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31014_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31014_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1024__dfc_wire_84, %SHR31014__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1015_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1015_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1017__dfc_wire_98, %dup1015__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1018__dfc_wire_72_122, %dup1015__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1016_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1016_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_4_2990_in, %dup1016__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_4_2989_in, %dup1016__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1017_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1017_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1042__dfc_wire_84, %ADD1017__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1018_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1018_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1031__dfc_wire_84, %SUB1018__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1019_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1019_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_70_2985_in, %dup1019__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_70_2982_in, %dup1019__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1020_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1020_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1021_const_fix_32_0_1__0000000000000080_102, %dup1020__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1022__dfc_wire_118, %dup1020__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1021_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1021_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1072__dfc_wire_84, %ADD1021__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1022_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1022_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1032__dfc_wire_84, %SUB1022__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1023_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1023_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_256_2560_in, %dup1023__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_256_2559_in, %dup1023__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1024_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1024_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1025_const_fix_32_0_1__0000000000000080_102, %dup1024__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1026__dfc_wire_118, %dup1024__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1025_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1025_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1041__dfc_wire_84, %ADD1025__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1026_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1026_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1071__dfc_wire_84, %SUB1026__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1027_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1027_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_226_2558_in, %dup1027__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_226_2557_in, %dup1027__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1028_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1028_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1029_const_fix_32_0_1__0000000000000080_102, %dup1028__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1030__dfc_wire_118, %dup1028__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1029_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1029_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1051__dfc_wire_84, %ADD1029__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1030_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1030_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1061__dfc_wire_84, %SUB1030__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1031_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1031_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1033__dfc_wire_98, %dup1031__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1037__dfc_wire_72_122, %dup1031__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1032_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1032_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_80_2556_in, %dup1032__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_80_2553_in, %dup1032__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1033_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1033_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1034__dfc_wire_104, %ADD1033__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1034_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1034_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1035__dfc_wire_98, %MUL1034__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1035_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1035_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR81036__dfc_wire_213, %ADD1035__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR81036_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR81036_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1052__dfc_wire_84, %SHR81036__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1037_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1037_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1038__dfc_wire_104, %SUB1037__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1038_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1038_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1039__dfc_wire_98, %MUL1038__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1039_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1039_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR81040__dfc_wire_213, %ADD1039__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR81040_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR81040_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1062__dfc_wire_84, %SHR81040__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1041_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1041_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_59_2550_in, %dup1041__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_59_2531_in, %dup1041__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1042_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1042_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1043_const_fix_32_0_1__0000000000000080_102, %dup1042__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1105__dfc_wire_118, %dup1042__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1043_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1043_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141044__dfc_wire_2100, %ADD1043__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141044_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141044_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1045__dfc_wire_2103, %SHR141044__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1045_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1045_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1046__dfc_wire_2103_2106, %dup1045__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_2547_in, %dup1045__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1048__dfc_wire_2103_2113, %dup1045__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1046_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1046_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1047__dfc_wire_2105, %GT1046__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1047_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1047_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1049__dfc_wire_2103_2110, %MUX1047__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1048_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1048_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_75_2544_in, %LT1048__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1049_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1049_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1050__dfc_wire_234, %MUX1049__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1050_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1050_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2483__dfc_wire_4799, %CAST1050__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1051_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1051_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_478_2543_in, %dup1051__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_478_2538_in, %dup1051__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1052_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1052_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1053_const_fix_32_0_1__0000000000000080_102, %dup1052__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1097__dfc_wire_118, %dup1052__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1053_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1053_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141054__dfc_wire_2100, %ADD1053__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141054_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141054_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1055__dfc_wire_2103, %SHR141054__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1055_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1055_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1056__dfc_wire_2103_2106, %dup1055__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_89_2540_in, %dup1055__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1058__dfc_wire_2103_2113, %dup1055__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1056_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1056_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1057__dfc_wire_2105, %GT1056__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1057_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1057_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1059__dfc_wire_2103_2110, %MUX1057__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1058_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1058_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_85_3175_in, %LT1058__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1059_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1059_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1060__dfc_wire_234, %MUX1059__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1060_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1060_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2505__dfc_wire_4799, %CAST1060__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1061_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1061_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_365_3173_in, %dup1061__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_365_3078_in, %dup1061__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1062_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1062_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1063_const_fix_32_0_1__0000000000000080_102, %dup1062__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1089__dfc_wire_118, %dup1062__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1063_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1063_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141064__dfc_wire_2100, %ADD1063__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141064_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141064_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1065__dfc_wire_2103, %SHR141064__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1065_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1065_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1066__dfc_wire_2103_2106, %dup1065__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_4_3168_in, %dup1065__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1068__dfc_wire_2103_2113, %dup1065__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1066_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1066_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1067__dfc_wire_2105, %GT1066__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1067_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1067_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1069__dfc_wire_2103_2110, %MUX1067__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1068_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1068_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_2_3165_in, %LT1068__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1069_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1069_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1070__dfc_wire_234, %MUX1069__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1070_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1070_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2527__dfc_wire_4799, %CAST1070__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1071_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1071_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_156_3164_in, %dup1071__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_156_3156_in, %dup1071__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1072_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1072_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1073_const_fix_32_0_1__0000000000000080_102, %dup1072__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1081__dfc_wire_118, %dup1072__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1073_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1073_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141074__dfc_wire_2100, %ADD1073__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141074_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141074_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1075__dfc_wire_2103, %SHR141074__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1075_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1075_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1076__dfc_wire_2103_2106, %dup1075__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_3161_in, %dup1075__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1078__dfc_wire_2103_2113, %dup1075__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1076_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1076_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1077__dfc_wire_2105, %GT1076__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1077_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1077_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1079__dfc_wire_2103_2110, %MUX1077__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1078_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1078_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_52_3158_in, %LT1078__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1079_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1079_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1080__dfc_wire_234, %MUX1079__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1080_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1080_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2549__dfc_wire_4799, %CAST1080__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1081_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1081_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141082__dfc_wire_2100, %SUB1081__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141082_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141082_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1083__dfc_wire_2103, %SHR141082__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1083_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1083_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1084__dfc_wire_2103_2106, %dup1083__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_71_3150_in, %dup1083__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1086__dfc_wire_2103_2113, %dup1083__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1084_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1084_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1085__dfc_wire_2105, %GT1084__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1085_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1085_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1087__dfc_wire_2103_2110, %MUX1085__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1086_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1086_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_30_3146_in, %LT1086__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1087_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1087_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1088__dfc_wire_234, %MUX1087__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1088_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1088_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2571__dfc_wire_4799, %CAST1088__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1089_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1089_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141090__dfc_wire_2100, %SUB1089__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141090_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141090_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1091__dfc_wire_2103, %SHR141090__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1091_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1091_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1092__dfc_wire_2103_2106, %dup1091__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_63_3073_in, %dup1091__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1094__dfc_wire_2103_2113, %dup1091__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1092_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1092_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1093__dfc_wire_2105, %GT1092__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1093_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1093_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1095__dfc_wire_2103_2110, %MUX1093__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1094_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1094_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_60_3068_in, %LT1094__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1095_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1095_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1096__dfc_wire_234, %MUX1095__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1096_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1096_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2593__dfc_wire_4799, %CAST1096__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1097_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1097_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141098__dfc_wire_2100, %SUB1097__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141098_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141098_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1099__dfc_wire_2103, %SHR141098__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1099_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1099_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1100__dfc_wire_2103_2106, %dup1099__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_7_2535_in, %dup1099__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1102__dfc_wire_2103_2113, %dup1099__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1100_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1100_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1101__dfc_wire_2105, %GT1100__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1101_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1101_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1103__dfc_wire_2103_2110, %MUX1101__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1102_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1102_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_9_2532_in, %LT1102__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1103_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1103_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1104__dfc_wire_234, %MUX1103__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1104_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1104_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2615__dfc_wire_4799, %CAST1104__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1105_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1105_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141106__dfc_wire_2100, %SUB1105__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141106_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141106_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1107__dfc_wire_2103, %SHR141106__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1107_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1107_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1108__dfc_wire_2103_2106, %dup1107__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_2528_in, %dup1107__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1110__dfc_wire_2103_2113, %dup1107__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1108_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1108_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1109__dfc_wire_2105, %GT1108__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1109_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1109_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1111__dfc_wire_2103_2110, %MUX1109__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1110_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1110_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_95_2525_in, %LT1110__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1111_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1111_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1112__dfc_wire_234, %MUX1111__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1112_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1112_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2637__dfc_wire_4799, %CAST1112__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %CAST1113_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1113_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHL81114__dfc_wire_1921, %CAST1113__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL81114_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL81114_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1149__dfc_wire_84, %SHL81114__dfc_wire_1923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1115_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1115_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1153__dfc_wire_84, %CAST1115__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1116_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1116_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1152__dfc_wire_84, %CAST1116__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1117_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1117_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1124__dfc_wire_84, %CAST1117__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1118_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1118_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1125__dfc_wire_84, %CAST1118__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1119_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1119_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1136__dfc_wire_84, %CAST1119__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1120_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1120_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1137__dfc_wire_84, %CAST1120__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1121_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1121_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHL81122__dfc_wire_1921, %CAST1121__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL81122_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL81122_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1123__dfc_wire_98, %SHL81122__dfc_wire_1923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1123_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1123_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1148__dfc_wire_84, %ADD1123__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1124_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1124_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_155_2523_in, %dup1124__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1129__dfc_wire_104, %dup1124__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1125_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1125_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1126_const_fix_32_0_1__0000000000000080_102, %dup1125__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1133__dfc_wire_104, %dup1125__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1126_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1126_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1127__dfc_wire_104, %ADD1126__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1127_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1127_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1128__dfc_wire_98, %MUL1127__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1128_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1128_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1130__dfc_wire_84, %ADD1128__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1129_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1129_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_295_2519_in, %MUL1129__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1130_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1130_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1131__dfc_wire_98, %dup1130__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1134__dfc_wire_72_122, %dup1130__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1131_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1131_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31132__dfc_wire_1965, %ADD1131__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31132_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31132_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1164__dfc_wire_84, %SHR31132__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1133_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1133_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_138_2517_in, %MUL1133__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1134_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1134_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31135__dfc_wire_1965, %SUB1134__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31135_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31135_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1168__dfc_wire_84, %SHR31135__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1136_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1136_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1138__dfc_wire_98, %dup1136__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1141__dfc_wire_104, %dup1136__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1137_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1137_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_73_2516_in, %dup1137__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1145__dfc_wire_104, %dup1137__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1138_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1138_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1139__dfc_wire_104, %ADD1138__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1139_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1139_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1140__dfc_wire_98, %MUL1139__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1140_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1140_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1142__dfc_wire_84, %ADD1140__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1141_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1141_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_222_3206_in, %MUL1141__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1142_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1142_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1143__dfc_wire_72_122, %dup1142__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1146__dfc_wire_72_122, %dup1142__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1143_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1143_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31144__dfc_wire_1965, %SUB1143__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31144_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31144_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1165__dfc_wire_84, %SHR31144__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1145_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1145_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_259_3202_in, %MUL1145__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1146_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1146_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31147__dfc_wire_1965, %SUB1146__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31147_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31147_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1169__dfc_wire_84, %SHR31147__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1148_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1148_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1150__dfc_wire_98, %dup1148__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1151__dfc_wire_72_122, %dup1148__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1149_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1149_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_122_3106_in, %dup1149__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_122_2512_in, %dup1149__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1150_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1150_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1172__dfc_wire_84, %ADD1150__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1151_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1151_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1176__dfc_wire_84, %SUB1151__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1152_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1152_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_7_2511_in, %dup1152__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1161__dfc_wire_104, %dup1152__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1153_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1153_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1154_const_fix_32_0_1__0000000000000080_102, %dup1153__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1157__dfc_wire_104, %dup1153__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1154_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1154_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1155__dfc_wire_104, %ADD1154__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1155_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1155_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1156__dfc_wire_98, %MUL1155__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1156_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1156_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1158__dfc_wire_84, %ADD1156__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1157_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1157_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_123_2507_in, %MUL1157__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1158_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1158_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1159__dfc_wire_72_122, %dup1158__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1162__dfc_wire_98, %dup1158__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1159_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1159_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31160__dfc_wire_1965, %SUB1159__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31160_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31160_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1177__dfc_wire_84, %SHR31160__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1161_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1161_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_167_2505_in, %MUL1161__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1162_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1162_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31163__dfc_wire_1965, %ADD1162__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31163_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31163_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1173__dfc_wire_84, %SHR31163__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1164_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1164_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1166__dfc_wire_98, %dup1164__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1167__dfc_wire_72_122, %dup1164__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1165_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1165_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_1_2504_in, %dup1165__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_2503_in, %dup1165__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1166_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1166_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1191__dfc_wire_84, %ADD1166__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1167_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1167_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1180__dfc_wire_84, %SUB1167__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1168_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1168_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_25_2502_in, %dup1168__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_25_2501_in, %dup1168__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1169_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1169_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1170_const_fix_32_0_1__0000000000000080_102, %dup1169__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1171__dfc_wire_118, %dup1169__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1170_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1170_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1221__dfc_wire_84, %ADD1170__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1171_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1171_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1181__dfc_wire_84, %SUB1171__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1172_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1172_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_270_2500_in, %dup1172__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_270_2499_in, %dup1172__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1173_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1173_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1174_const_fix_32_0_1__0000000000000080_102, %dup1173__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1175__dfc_wire_118, %dup1173__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1174_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1174_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1190__dfc_wire_84, %ADD1174__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1175_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1175_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1220__dfc_wire_84, %SUB1175__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1176_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1176_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_172_2498_in, %dup1176__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_172_2497_in, %dup1176__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1177_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1177_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1178_const_fix_32_0_1__0000000000000080_102, %dup1177__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1179__dfc_wire_118, %dup1177__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1178_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1178_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1200__dfc_wire_84, %ADD1178__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1179_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1179_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1210__dfc_wire_84, %SUB1179__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1180_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1180_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1182__dfc_wire_98, %dup1180__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1186__dfc_wire_72_122, %dup1180__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1181_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1181_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_111_2496_in, %dup1181__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_111_2493_in, %dup1181__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1182_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1182_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1183__dfc_wire_104, %ADD1182__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1183_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1183_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1184__dfc_wire_98, %MUL1183__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1184_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1184_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR81185__dfc_wire_213, %ADD1184__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR81185_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR81185_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1201__dfc_wire_84, %SHR81185__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1186_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1186_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1187__dfc_wire_104, %SUB1186__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1187_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1187_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1188__dfc_wire_98, %MUL1187__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1188_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1188_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR81189__dfc_wire_213, %ADD1188__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR81189_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR81189_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1211__dfc_wire_84, %SHR81189__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1190_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1190_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_102_2490_in, %dup1190__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_102_2441_in, %dup1190__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1191_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1191_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1192_const_fix_32_0_1__0000000000000080_102, %dup1191__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1254__dfc_wire_118, %dup1191__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1192_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1192_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141193__dfc_wire_2100, %ADD1192__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141193_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141193_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1194__dfc_wire_2103, %SHR141193__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1194_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1194_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1195__dfc_wire_2103_2106, %dup1194__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_92_2487_in, %dup1194__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1197__dfc_wire_2103_2113, %dup1194__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1195_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1195_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1196__dfc_wire_2105, %GT1195__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1196_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1196_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1198__dfc_wire_2103_2110, %MUX1196__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1197_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1197_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_13_2484_in, %LT1197__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1198_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1198_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1199__dfc_wire_234, %MUX1198__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1199_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1199_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2847__dfc_wire_4799, %CAST1199__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1200_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1200_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_295_2483_in, %dup1200__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_295_2448_in, %dup1200__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1201_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1201_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1202_const_fix_32_0_1__0000000000000080_102, %dup1201__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1246__dfc_wire_118, %dup1201__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1202_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1202_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141203__dfc_wire_2100, %ADD1202__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141203_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141203_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1204__dfc_wire_2103, %SHR141203__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1204_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1204_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1205__dfc_wire_2103_2106, %dup1204__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_2480_in, %dup1204__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1207__dfc_wire_2103_2113, %dup1204__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1205_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1205_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1206__dfc_wire_2105, %GT1205__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1206_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1206_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1208__dfc_wire_2103_2110, %MUX1206__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1207_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1207_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_81_2477_in, %LT1207__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1208_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1208_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1209__dfc_wire_234, %MUX1208__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1209_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1209_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2869__dfc_wire_4799, %CAST1209__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1210_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1210_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_356_2476_in, %dup1210__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_356_2455_in, %dup1210__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1211_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1211_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1212_const_fix_32_0_1__0000000000000080_102, %dup1211__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1238__dfc_wire_118, %dup1211__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1212_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1212_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141213__dfc_wire_2100, %ADD1212__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141213_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141213_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1214__dfc_wire_2103, %SHR141213__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1214_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1214_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1215__dfc_wire_2103_2106, %dup1214__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_44_2473_in, %dup1214__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1217__dfc_wire_2103_2113, %dup1214__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1215_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1215_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1216__dfc_wire_2105, %GT1215__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1216_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1216_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1218__dfc_wire_2103_2110, %MUX1216__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1217_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1217_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_80_2470_in, %LT1217__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1218_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1218_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1219__dfc_wire_234, %MUX1218__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1219_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1219_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2891__dfc_wire_4799, %CAST1219__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1220_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1220_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1222__dfc_wire_98, %dup1220__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1230__dfc_wire_72_122, %dup1220__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1221_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1221_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_103_2469_in, %dup1221__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_103_2462_in, %dup1221__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1222_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1222_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141223__dfc_wire_2100, %ADD1222__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141223_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141223_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1224__dfc_wire_2103, %SHR141223__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1224_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1224_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1225__dfc_wire_2103_2106, %dup1224__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_85_2466_in, %dup1224__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1227__dfc_wire_2103_2113, %dup1224__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1225_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1225_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1226__dfc_wire_2105, %GT1225__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1226_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1226_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1228__dfc_wire_2103_2110, %MUX1226__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1227_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1227_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_76_2463_in, %LT1227__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1228_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1228_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1229__dfc_wire_234, %MUX1228__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1229_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1229_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2913__dfc_wire_4799, %CAST1229__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1230_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1230_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141231__dfc_wire_2100, %SUB1230__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141231_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141231_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1232__dfc_wire_2103, %SHR141231__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1232_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1232_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1233__dfc_wire_2103_2106, %dup1232__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_2459_in, %dup1232__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1235__dfc_wire_2103_2113, %dup1232__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1233_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1233_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1234__dfc_wire_2105, %GT1233__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1234_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1234_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1236__dfc_wire_2103_2110, %MUX1234__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1235_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1235_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_7_2456_in, %LT1235__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1236_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1236_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1237__dfc_wire_234, %MUX1236__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1237_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1237_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2935__dfc_wire_4799, %CAST1237__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1238_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1238_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141239__dfc_wire_2100, %SUB1238__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141239_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141239_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1240__dfc_wire_2103, %SHR141239__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1240_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1240_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1241__dfc_wire_2103_2106, %dup1240__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_50_2452_in, %dup1240__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1243__dfc_wire_2103_2113, %dup1240__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1241_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1241_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1242__dfc_wire_2105, %GT1241__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1242_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1242_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1244__dfc_wire_2103_2110, %MUX1242__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1243_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1243_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_20_2449_in, %LT1243__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1244_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1244_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1245__dfc_wire_234, %MUX1244__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1245_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1245_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2957__dfc_wire_4799, %CAST1245__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1246_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1246_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141247__dfc_wire_2100, %SUB1246__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141247_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141247_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1248__dfc_wire_2103, %SHR141247__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1248_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1248_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1249__dfc_wire_2103_2106, %dup1248__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_57_2445_in, %dup1248__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1251__dfc_wire_2103_2113, %dup1248__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1249_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1249_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1250__dfc_wire_2105, %GT1249__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1250_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1250_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1252__dfc_wire_2103_2110, %MUX1250__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1251_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1251_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_75_2442_in, %LT1251__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1252_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1252_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1253__dfc_wire_234, %MUX1252__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1253_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1253_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_2979__dfc_wire_4799, %CAST1253__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1254_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1254_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141255__dfc_wire_2100, %SUB1254__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141255_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141255_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1256__dfc_wire_2103, %SHR141255__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1256_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1256_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1257__dfc_wire_2103_2106, %dup1256__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_27_2438_in, %dup1256__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1259__dfc_wire_2103_2113, %dup1256__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1257_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1257_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1258__dfc_wire_2105, %GT1257__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1258_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1258_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1260__dfc_wire_2103_2110, %MUX1258__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1259_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1259_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_13_2435_in, %LT1259__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1260_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1260_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1261__dfc_wire_234, %MUX1260__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1261_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1261_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3001__dfc_wire_4799, %CAST1261__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %CAST1262_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1262_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHL81263__dfc_wire_1921, %CAST1262__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL81263_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL81263_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1298__dfc_wire_84, %SHL81263__dfc_wire_1923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1264_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1264_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1302__dfc_wire_84, %CAST1264__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1265_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1265_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1301__dfc_wire_84, %CAST1265__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1266_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1266_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1273__dfc_wire_84, %CAST1266__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1267_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1267_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1274__dfc_wire_84, %CAST1267__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1268_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1268_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1285__dfc_wire_84, %CAST1268__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1269_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1269_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1286__dfc_wire_84, %CAST1269__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1270_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1270_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHL81271__dfc_wire_1921, %CAST1270__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL81271_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL81271_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1272__dfc_wire_98, %SHL81271__dfc_wire_1923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1272_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1272_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1297__dfc_wire_84, %ADD1272__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1273_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1273_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_3_2433_in, %dup1273__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1278__dfc_wire_104, %dup1273__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1274_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1274_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1275_const_fix_32_0_1__0000000000000080_102, %dup1274__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1282__dfc_wire_104, %dup1274__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1275_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1275_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1276__dfc_wire_104, %ADD1275__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1276_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1276_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1277__dfc_wire_98, %MUL1276__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1277_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1277_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1279__dfc_wire_84, %ADD1277__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1278_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1278_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_80_2429_in, %MUL1278__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1279_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1279_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1280__dfc_wire_98, %dup1279__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1283__dfc_wire_72_122, %dup1279__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1280_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1280_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31281__dfc_wire_1965, %ADD1280__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31281_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31281_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1313__dfc_wire_84, %SHR31281__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1282_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1282_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_36_2427_in, %MUL1282__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1283_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1283_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31284__dfc_wire_1965, %SUB1283__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31284_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31284_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1317__dfc_wire_84, %SHR31284__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1285_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1285_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1287__dfc_wire_98, %dup1285__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1290__dfc_wire_104, %dup1285__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1286_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1286_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_9_2426_in, %dup1286__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1294__dfc_wire_104, %dup1286__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1287_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1287_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1288__dfc_wire_104, %ADD1287__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1288_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1288_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1289__dfc_wire_98, %MUL1288__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1289_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1289_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1291__dfc_wire_84, %ADD1289__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1290_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1290_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_130_2422_in, %MUL1290__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1291_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1291_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1292__dfc_wire_72_122, %dup1291__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1295__dfc_wire_72_122, %dup1291__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1292_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1292_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31293__dfc_wire_1965, %SUB1292__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31293_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31293_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1314__dfc_wire_84, %SHR31293__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1294_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1294_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_71_2420_in, %MUL1294__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1295_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1295_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31296__dfc_wire_1965, %SUB1295__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31296_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31296_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1318__dfc_wire_84, %SHR31296__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1297_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1297_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1299__dfc_wire_98, %dup1297__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1300__dfc_wire_72_122, %dup1297__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1298_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1298_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_12_2419_in, %dup1298__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_12_2418_in, %dup1298__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1299_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1299_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1321__dfc_wire_84, %ADD1299__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1300_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1300_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1325__dfc_wire_84, %SUB1300__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1301_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1301_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1303__dfc_wire_98, %dup1301__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1310__dfc_wire_104, %dup1301__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1302_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1302_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_161_2417_in, %dup1302__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1306__dfc_wire_104, %dup1302__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1303_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1303_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1304__dfc_wire_104, %ADD1303__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1304_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1304_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1305__dfc_wire_98, %MUL1304__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1305_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1305_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1307__dfc_wire_84, %ADD1305__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1306_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1306_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_341_2413_in, %MUL1306__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1307_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1307_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1308__dfc_wire_72_122, %dup1307__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1311__dfc_wire_98, %dup1307__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1308_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1308_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31309__dfc_wire_1965, %SUB1308__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31309_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31309_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1326__dfc_wire_84, %SHR31309__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1310_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1310_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_175_2411_in, %MUL1310__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1311_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1311_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31312__dfc_wire_1965, %ADD1311__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31312_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31312_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1322__dfc_wire_84, %SHR31312__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1313_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1313_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_11_2410_in, %dup1313__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_2409_in, %dup1313__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1314_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1314_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1315_const_fix_32_0_1__0000000000000080_102, %dup1314__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1316__dfc_wire_118, %dup1314__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1315_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1315_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1340__dfc_wire_84, %ADD1315__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1316_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1316_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1329__dfc_wire_84, %SUB1316__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1317_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1317_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1319__dfc_wire_98, %dup1317__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1320__dfc_wire_72_122, %dup1317__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1318_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1318_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_39_2408_in, %dup1318__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_2407_in, %dup1318__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1319_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1319_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1370__dfc_wire_84, %ADD1319__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1320_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1320_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1330__dfc_wire_84, %SUB1320__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1321_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1321_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_169_2406_in, %dup1321__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_169_2405_in, %dup1321__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1322_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1322_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1323_const_fix_32_0_1__0000000000000080_102, %dup1322__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1324__dfc_wire_118, %dup1322__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1323_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1323_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1339__dfc_wire_84, %ADD1323__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1324_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1324_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1369__dfc_wire_84, %SUB1324__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1325_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1325_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_288_2404_in, %dup1325__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_288_2403_in, %dup1325__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1326_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1326_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1327_const_fix_32_0_1__0000000000000080_102, %dup1326__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1328__dfc_wire_118, %dup1326__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1327_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1327_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1349__dfc_wire_84, %ADD1327__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1328_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1328_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1359__dfc_wire_84, %SUB1328__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1329_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1329_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1331__dfc_wire_98, %dup1329__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1335__dfc_wire_72_122, %dup1329__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1330_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1330_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_11_2402_in, %dup1330__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_2399_in, %dup1330__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1331_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1331_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1332__dfc_wire_104, %ADD1331__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1332_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1332_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1333__dfc_wire_98, %MUL1332__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1333_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1333_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR81334__dfc_wire_213, %ADD1333__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR81334_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR81334_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1350__dfc_wire_84, %SHR81334__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1335_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1335_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1336__dfc_wire_104, %SUB1335__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1336_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1336_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1337__dfc_wire_98, %MUL1336__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1337_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1337_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR81338__dfc_wire_213, %ADD1337__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR81338_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR81338_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1360__dfc_wire_84, %SHR81338__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1339_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1339_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1341__dfc_wire_98, %dup1339__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1403__dfc_wire_72_122, %dup1339__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1340_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1340_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_48_2396_in, %dup1340__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_48_2347_in, %dup1340__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1341_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1341_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141342__dfc_wire_2100, %ADD1341__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141342_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141342_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1343__dfc_wire_2103, %SHR141342__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1343_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1343_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1344__dfc_wire_2103_2106, %dup1343__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_96_2393_in, %dup1343__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1346__dfc_wire_2103_2113, %dup1343__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1344_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1344_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1345__dfc_wire_2105, %GT1344__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1345_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1345_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1347__dfc_wire_2103_2110, %MUX1345__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1346_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1346_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_101_2390_in, %LT1346__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1347_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1347_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1348__dfc_wire_234, %MUX1347__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1348_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1348_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3211__dfc_wire_4799, %CAST1348__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1349_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1349_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_59_2389_in, %dup1349__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_59_2354_in, %dup1349__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1350_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1350_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1351_const_fix_32_0_1__0000000000000080_102, %dup1350__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1395__dfc_wire_118, %dup1350__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1351_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1351_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141352__dfc_wire_2100, %ADD1351__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141352_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141352_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1353__dfc_wire_2103, %SHR141352__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1353_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1353_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1354__dfc_wire_2103_2106, %dup1353__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_55_2386_in, %dup1353__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1356__dfc_wire_2103_2113, %dup1353__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1354_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1354_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1355__dfc_wire_2105, %GT1354__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1355_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1355_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1357__dfc_wire_2103_2110, %MUX1355__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1356_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1356_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_101_2383_in, %LT1356__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1357_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1357_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1358__dfc_wire_234, %MUX1357__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1358_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1358_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3233__dfc_wire_4799, %CAST1358__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1359_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1359_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_18_2382_in, %dup1359__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_18_2361_in, %dup1359__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1360_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1360_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1361_const_fix_32_0_1__0000000000000080_102, %dup1360__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1387__dfc_wire_118, %dup1360__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1361_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1361_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141362__dfc_wire_2100, %ADD1361__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141362_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141362_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1363__dfc_wire_2103, %SHR141362__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1363_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1363_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1364__dfc_wire_2103_2106, %dup1363__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_56_2379_in, %dup1363__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1366__dfc_wire_2103_2113, %dup1363__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1364_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1364_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1365__dfc_wire_2105, %GT1364__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1365_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1365_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1367__dfc_wire_2103_2110, %MUX1365__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1366_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1366_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_64_2376_in, %LT1366__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1367_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1367_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1368__dfc_wire_234, %MUX1367__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1368_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1368_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3255__dfc_wire_4799, %CAST1368__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1369_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1369_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1371__dfc_wire_98, %dup1369__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1379__dfc_wire_72_122, %dup1369__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1370_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1370_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_159_2375_in, %dup1370__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_159_2368_in, %dup1370__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1371_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1371_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141372__dfc_wire_2100, %ADD1371__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141372_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141372_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1373__dfc_wire_2103, %SHR141372__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1373_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1373_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1374__dfc_wire_2103_2106, %dup1373__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_31_2372_in, %dup1373__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1376__dfc_wire_2103_2113, %dup1373__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1374_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1374_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1375__dfc_wire_2105, %GT1374__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1375_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1375_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1377__dfc_wire_2103_2110, %MUX1375__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1376_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1376_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_114_2369_in, %LT1376__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1377_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1377_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1378__dfc_wire_234, %MUX1377__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1378_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1378_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3277__dfc_wire_4799, %CAST1378__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1379_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1379_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141380__dfc_wire_2100, %SUB1379__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141380_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141380_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1381__dfc_wire_2103, %SHR141380__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1381_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1381_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1382__dfc_wire_2103_2106, %dup1381__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_55_2365_in, %dup1381__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1384__dfc_wire_2103_2113, %dup1381__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1382_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1382_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1383__dfc_wire_2105, %GT1382__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1383_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1383_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1385__dfc_wire_2103_2110, %MUX1383__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1384_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1384_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_71_2362_in, %LT1384__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1385_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1385_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1386__dfc_wire_234, %MUX1385__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1386_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1386_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3299__dfc_wire_4799, %CAST1386__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1387_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1387_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141388__dfc_wire_2100, %SUB1387__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141388_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141388_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1389__dfc_wire_2103, %SHR141388__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1389_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1389_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1390__dfc_wire_2103_2106, %dup1389__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_35_2358_in, %dup1389__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1392__dfc_wire_2103_2113, %dup1389__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1390_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1390_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1391__dfc_wire_2105, %GT1390__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1391_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1391_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1393__dfc_wire_2103_2110, %MUX1391__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1392_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1392_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_48_2355_in, %LT1392__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1393_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1393_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1394__dfc_wire_234, %MUX1393__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1394_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1394_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3321__dfc_wire_4799, %CAST1394__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1395_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1395_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141396__dfc_wire_2100, %SUB1395__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141396_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141396_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1397__dfc_wire_2103, %SHR141396__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1397_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1397_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1398__dfc_wire_2103_2106, %dup1397__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_45_2351_in, %dup1397__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1400__dfc_wire_2103_2113, %dup1397__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1398_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1398_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1399__dfc_wire_2105, %GT1398__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1399_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1399_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1401__dfc_wire_2103_2110, %MUX1399__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1400_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1400_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_43_2348_in, %LT1400__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1401_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1401_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1402__dfc_wire_234, %MUX1401__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1402_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1402_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3343__dfc_wire_4799, %CAST1402__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1403_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1403_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141404__dfc_wire_2100, %SUB1403__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141404_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141404_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1405__dfc_wire_2103, %SHR141404__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1405_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1405_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1406__dfc_wire_2103_2106, %dup1405__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_52_2344_in, %dup1405__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1408__dfc_wire_2103_2113, %dup1405__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1406_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1406_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1407__dfc_wire_2105, %GT1406__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1407_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1407_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1409__dfc_wire_2103_2110, %MUX1407__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1408_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1408_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_55_2341_in, %LT1408__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1409_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1409_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1410__dfc_wire_234, %MUX1409__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1410_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1410_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3365__dfc_wire_4799, %CAST1410__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %CAST1411_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1411_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHL81412__dfc_wire_1921, %CAST1411__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL81412_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL81412_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1447__dfc_wire_84, %SHL81412__dfc_wire_1923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1413_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1413_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1451__dfc_wire_84, %CAST1413__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1414_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1414_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1450__dfc_wire_84, %CAST1414__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1415_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1415_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1422__dfc_wire_84, %CAST1415__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1416_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1416_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1423__dfc_wire_84, %CAST1416__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1417_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1417_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1434__dfc_wire_84, %CAST1417__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1418_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1418_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1435__dfc_wire_84, %CAST1418__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1419_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1419_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHL81420__dfc_wire_1921, %CAST1419__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL81420_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL81420_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1421__dfc_wire_98, %SHL81420__dfc_wire_1923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1421_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1421_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1446__dfc_wire_84, %ADD1421__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1422_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1422_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_13_2339_in, %dup1422__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1427__dfc_wire_104, %dup1422__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1423_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1423_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1424_const_fix_32_0_1__0000000000000080_102, %dup1423__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1431__dfc_wire_104, %dup1423__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1424_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1424_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1425__dfc_wire_104, %ADD1424__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1425_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1425_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1426__dfc_wire_98, %MUL1425__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1426_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1426_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1428__dfc_wire_84, %ADD1426__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1427_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1427_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_152_2335_in, %MUL1427__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1428_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1428_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1429__dfc_wire_98, %dup1428__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1432__dfc_wire_72_122, %dup1428__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1429_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1429_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31430__dfc_wire_1965, %ADD1429__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31430_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31430_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1462__dfc_wire_84, %SHR31430__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1431_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1431_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_163_2333_in, %MUL1431__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1432_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1432_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31433__dfc_wire_1965, %SUB1432__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31433_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31433_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1466__dfc_wire_84, %SHR31433__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1434_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1434_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1436__dfc_wire_98, %dup1434__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1439__dfc_wire_104, %dup1434__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1435_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1435_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_45_2332_in, %dup1435__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1443__dfc_wire_104, %dup1435__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1436_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1436_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1437__dfc_wire_104, %ADD1436__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1437_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1437_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1438__dfc_wire_98, %MUL1437__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1438_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1438_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1440__dfc_wire_84, %ADD1438__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1439_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1439_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_92_2328_in, %MUL1439__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1440_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1440_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1441__dfc_wire_72_122, %dup1440__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1444__dfc_wire_72_122, %dup1440__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1441_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1441_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31442__dfc_wire_1965, %SUB1441__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31442_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31442_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1463__dfc_wire_84, %SHR31442__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1443_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1443_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_171_2326_in, %MUL1443__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1444_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1444_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31445__dfc_wire_1965, %SUB1444__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31445_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31445_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1467__dfc_wire_84, %SHR31445__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1446_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1446_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1448__dfc_wire_98, %dup1446__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1449__dfc_wire_72_122, %dup1446__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1447_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1447_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_160_2325_in, %dup1447__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_160_2324_in, %dup1447__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1448_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1448_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1470__dfc_wire_84, %ADD1448__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1449_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1449_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1474__dfc_wire_84, %SUB1449__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1450_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1450_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1452__dfc_wire_98, %dup1450__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1459__dfc_wire_104, %dup1450__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1451_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1451_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_153_2323_in, %dup1451__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1455__dfc_wire_104, %dup1451__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1452_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1452_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1453__dfc_wire_104, %ADD1452__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1453_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1453_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1454__dfc_wire_98, %MUL1453__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1454_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1454_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1456__dfc_wire_84, %ADD1454__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1455_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1455_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_274_2319_in, %MUL1455__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1456_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1456_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1457__dfc_wire_72_122, %dup1456__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1460__dfc_wire_98, %dup1456__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1457_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1457_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31458__dfc_wire_1965, %SUB1457__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31458_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31458_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1475__dfc_wire_84, %SHR31458__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1459_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1459_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_109_2317_in, %MUL1459__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1460_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1460_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31461__dfc_wire_1965, %ADD1460__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31461_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31461_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1471__dfc_wire_84, %SHR31461__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1462_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1462_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1464__dfc_wire_98, %dup1462__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1465__dfc_wire_72_122, %dup1462__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1463_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1463_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_11_2316_in, %dup1463__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_2315_in, %dup1463__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1464_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1464_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1489__dfc_wire_84, %ADD1464__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1465_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1465_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1478__dfc_wire_84, %SUB1465__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1466_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1466_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_27_2314_in, %dup1466__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_27_2313_in, %dup1466__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1467_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1467_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1468_const_fix_32_0_1__0000000000000080_102, %dup1467__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1469__dfc_wire_118, %dup1467__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1468_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1468_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1519__dfc_wire_84, %ADD1468__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1469_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1469_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1479__dfc_wire_84, %SUB1469__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1470_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1470_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_119_2312_in, %dup1470__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_119_2311_in, %dup1470__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1471_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1471_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1472_const_fix_32_0_1__0000000000000080_102, %dup1471__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1473__dfc_wire_118, %dup1471__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1472_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1472_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1488__dfc_wire_84, %ADD1472__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1473_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1473_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1518__dfc_wire_84, %SUB1473__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1474_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1474_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_49_2310_in, %dup1474__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_49_2309_in, %dup1474__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1475_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1475_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1476_const_fix_32_0_1__0000000000000080_102, %dup1475__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1477__dfc_wire_118, %dup1475__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1476_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1476_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1498__dfc_wire_84, %ADD1476__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1477_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1477_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1508__dfc_wire_84, %SUB1477__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1478_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1478_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_172_2308_in, %dup1478__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_172_2305_in, %dup1478__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1479_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1479_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1480_const_fix_32_0_1__0000000000000080_102, %dup1479__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1484__dfc_wire_118, %dup1479__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1480_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1480_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1481__dfc_wire_104, %ADD1480__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1481_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1481_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1482__dfc_wire_98, %MUL1481__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1482_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1482_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR81483__dfc_wire_213, %ADD1482__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR81483_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR81483_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1499__dfc_wire_84, %SHR81483__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1484_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1484_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1485__dfc_wire_104, %SUB1484__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1485_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1485_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1486__dfc_wire_98, %MUL1485__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1486_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1486_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR81487__dfc_wire_213, %ADD1486__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR81487_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR81487_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1509__dfc_wire_84, %SHR81487__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1488_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1488_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_6_2302_in, %dup1488__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_6_2273_in, %dup1488__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1489_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1489_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1490_const_fix_32_0_1__0000000000000080_102, %dup1489__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1552__dfc_wire_118, %dup1489__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1490_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1490_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141491__dfc_wire_2100, %ADD1490__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141491_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141491_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1492__dfc_wire_2103, %SHR141491__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1492_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1492_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1493__dfc_wire_2103_2106, %dup1492__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_53_2299_in, %dup1492__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1495__dfc_wire_2103_2113, %dup1492__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1493_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1493_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1494__dfc_wire_2105, %GT1493__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1494_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1494_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1496__dfc_wire_2103_2110, %MUX1494__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1495_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1495_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_63_2296_in, %LT1495__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1496_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1496_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1497__dfc_wire_234, %MUX1496__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1497_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1497_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3575__dfc_wire_4799, %CAST1497__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1498_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1498_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_248_2295_in, %dup1498__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_248_2280_in, %dup1498__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1499_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1499_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1500_const_fix_32_0_1__0000000000000080_102, %dup1499__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1544__dfc_wire_118, %dup1499__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1500_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1500_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141501__dfc_wire_2100, %ADD1500__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141501_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141501_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1502__dfc_wire_2103, %SHR141501__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1502_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1502_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1503__dfc_wire_2103_2106, %dup1502__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_55_3239_in, %dup1502__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1505__dfc_wire_2103_2113, %dup1502__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1503_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1503_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1504__dfc_wire_2105, %GT1503__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1504_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1504_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1506__dfc_wire_2103_2110, %MUX1504__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1505_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1505_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_92_3234_in, %LT1505__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1506_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1506_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1507__dfc_wire_234, %MUX1506__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1507_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1507_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3597__dfc_wire_4799, %CAST1507__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1508_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1508_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_340_3232_in, %dup1508__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_340_3214_in, %dup1508__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1509_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1509_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1510_const_fix_32_0_1__0000000000000080_102, %dup1509__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1536__dfc_wire_118, %dup1509__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1510_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1510_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141511__dfc_wire_2100, %ADD1510__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141511_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141511_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1512__dfc_wire_2103, %SHR141511__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1512_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1512_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1513__dfc_wire_2103_2106, %dup1512__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_16_3197_in, %dup1512__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1515__dfc_wire_2103_2113, %dup1512__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1513_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1513_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1514__dfc_wire_2105, %GT1513__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1514_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1514_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_19_3193_in, %MUX1514__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1515_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1515_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1516__dfc_wire_2105, %LT1515__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1516_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1516_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1517__dfc_wire_234, %MUX1516__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1517_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1517_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3619__dfc_wire_4799, %CAST1517__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1518_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1518_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_23_2293_in, %dup1518__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_23_3225_in, %dup1518__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1519_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1519_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1520_const_fix_32_0_1__0000000000000080_102, %dup1519__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1528__dfc_wire_118, %dup1519__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1520_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1520_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141521__dfc_wire_2100, %ADD1520__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141521_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141521_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1522__dfc_wire_2103, %SHR141521__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1522_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1522_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1523__dfc_wire_2103_2106, %dup1522__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_6_2290_in, %dup1522__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1525__dfc_wire_2103_2113, %dup1522__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1523_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1523_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1524__dfc_wire_2105, %GT1523__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1524_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1524_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_26_2287_in, %MUX1524__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1525_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1525_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1526__dfc_wire_2105, %LT1525__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1526_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1526_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1527__dfc_wire_234, %MUX1526__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1527_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1527_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3641__dfc_wire_4799, %CAST1527__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1528_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1528_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141529__dfc_wire_2100, %SUB1528__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141529_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141529_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1530__dfc_wire_2103, %SHR141529__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1530_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1530_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1531__dfc_wire_2103_2106, %dup1530__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_6_3220_in, %dup1530__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1533__dfc_wire_2103_2113, %dup1530__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1531_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1531_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1532__dfc_wire_2105, %GT1531__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1532_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1532_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1534__dfc_wire_2103_2110, %MUX1532__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1533_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1533_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_15_3215_in, %LT1533__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1534_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1534_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1535__dfc_wire_234, %MUX1534__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1535_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1535_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3663__dfc_wire_4799, %CAST1535__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1536_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1536_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141537__dfc_wire_2100, %SUB1536__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141537_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141537_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1538__dfc_wire_2103, %SHR141537__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1538_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1538_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1539__dfc_wire_2103_2106, %dup1538__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_13_2284_in, %dup1538__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1541__dfc_wire_2103_2113, %dup1538__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1539_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1539_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1540__dfc_wire_2105, %GT1539__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1540_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1540_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1542__dfc_wire_2103_2110, %MUX1540__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1541_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1541_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_25_2281_in, %LT1541__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1542_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1542_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1543__dfc_wire_234, %MUX1542__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1543_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1543_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3685__dfc_wire_4799, %CAST1543__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1544_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1544_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141545__dfc_wire_2100, %SUB1544__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141545_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141545_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1546__dfc_wire_2103, %SHR141545__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1546_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1546_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1547__dfc_wire_2103_2106, %dup1546__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_75_2277_in, %dup1546__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1549__dfc_wire_2103_2113, %dup1546__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1547_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1547_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1548__dfc_wire_2105, %GT1547__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1548_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1548_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1550__dfc_wire_2103_2110, %MUX1548__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1549_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1549_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_114_2274_in, %LT1549__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1550_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1550_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1551__dfc_wire_234, %MUX1550__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1551_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1551_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3707__dfc_wire_4799, %CAST1551__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1552_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1552_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141553__dfc_wire_2100, %SUB1552__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141553_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141553_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1554__dfc_wire_2103, %SHR141553__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1554_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1554_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1555__dfc_wire_2103_2106, %dup1554__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_31_2270_in, %dup1554__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1557__dfc_wire_2103_2113, %dup1554__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1555_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1555_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1556__dfc_wire_2105, %GT1555__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1556_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1556_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1558__dfc_wire_2103_2110, %MUX1556__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1557_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1557_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_42_2267_in, %LT1557__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1558_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1558_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1559__dfc_wire_234, %MUX1558__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1559_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1559_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3729__dfc_wire_4799, %CAST1559__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %CAST1560_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1560_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHL81561__dfc_wire_1921, %CAST1560__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL81561_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL81561_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1596__dfc_wire_84, %SHL81561__dfc_wire_1923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1562_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1562_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1600__dfc_wire_84, %CAST1562__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1563_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1563_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1599__dfc_wire_84, %CAST1563__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1564_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1564_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1571__dfc_wire_84, %CAST1564__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1565_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1565_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1572__dfc_wire_84, %CAST1565__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1566_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1566_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1583__dfc_wire_84, %CAST1566__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1567_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1567_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1584__dfc_wire_84, %CAST1567__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1568_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1568_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHL81569__dfc_wire_1921, %CAST1568__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL81569_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL81569_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1570__dfc_wire_98, %SHL81569__dfc_wire_1923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1570_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1570_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1595__dfc_wire_84, %ADD1570__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1571_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1571_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_32_2265_in, %dup1571__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1576__dfc_wire_104, %dup1571__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1572_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1572_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1573_const_fix_32_0_1__0000000000000080_102, %dup1572__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1580__dfc_wire_104, %dup1572__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1573_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1573_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1574__dfc_wire_104, %ADD1573__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1574_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1574_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1575__dfc_wire_98, %MUL1574__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1575_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1575_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1577__dfc_wire_84, %ADD1575__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1576_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1576_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_155_2261_in, %MUL1576__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1577_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1577_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1578__dfc_wire_98, %dup1577__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1581__dfc_wire_72_122, %dup1577__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1578_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1578_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31579__dfc_wire_1965, %ADD1578__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31579_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31579_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1611__dfc_wire_84, %SHR31579__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1580_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1580_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_130_2259_in, %MUL1580__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1581_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1581_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31582__dfc_wire_1965, %SUB1581__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31582_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31582_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1615__dfc_wire_84, %SHR31582__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1583_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1583_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_29_2258_in, %dup1583__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1588__dfc_wire_104, %dup1583__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1584_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1584_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1585_const_fix_32_0_1__0000000000000080_102, %dup1584__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1592__dfc_wire_104, %dup1584__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1585_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1585_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1586__dfc_wire_104, %ADD1585__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1586_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1586_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1587__dfc_wire_98, %MUL1586__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1587_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1587_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1589__dfc_wire_84, %ADD1587__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1588_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1588_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_67_2254_in, %MUL1588__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1589_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1589_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1590__dfc_wire_72_122, %dup1589__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1593__dfc_wire_72_122, %dup1589__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1590_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1590_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31591__dfc_wire_1965, %SUB1590__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31591_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31591_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1612__dfc_wire_84, %SHR31591__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1592_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1592_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_71_2252_in, %MUL1592__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1593_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1593_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31594__dfc_wire_1965, %SUB1593__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31594_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31594_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1616__dfc_wire_84, %SHR31594__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1595_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1595_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1597__dfc_wire_98, %dup1595__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1598__dfc_wire_72_122, %dup1595__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1596_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1596_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_7_2251_in, %dup1596__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_7_2250_in, %dup1596__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1597_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1597_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1619__dfc_wire_84, %ADD1597__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1598_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1598_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1623__dfc_wire_84, %SUB1598__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1599_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1599_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1601__dfc_wire_98, %dup1599__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1608__dfc_wire_104, %dup1599__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1600_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1600_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_86_2249_in, %dup1600__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1604__dfc_wire_104, %dup1600__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1601_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1601_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1602__dfc_wire_104, %ADD1601__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1602_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1602_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1603__dfc_wire_98, %MUL1602__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1603_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1603_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1605__dfc_wire_84, %ADD1603__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1604_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1604_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_114_2245_in, %MUL1604__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1605_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1605_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1606__dfc_wire_72_122, %dup1605__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1609__dfc_wire_98, %dup1605__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1606_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1606_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31607__dfc_wire_1965, %SUB1606__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31607_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31607_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1624__dfc_wire_84, %SHR31607__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1608_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1608_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_17_2243_in, %MUL1608__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1609_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1609_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31610__dfc_wire_1965, %ADD1609__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31610_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31610_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1620__dfc_wire_84, %SHR31610__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1611_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1611_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1613__dfc_wire_98, %dup1611__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1614__dfc_wire_72_122, %dup1611__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1612_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1612_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_145_2242_in, %dup1612__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_145_2241_in, %dup1612__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1613_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1613_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1638__dfc_wire_84, %ADD1613__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1614_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1614_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1627__dfc_wire_84, %SUB1614__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1615_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1615_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1617__dfc_wire_98, %dup1615__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1618__dfc_wire_72_122, %dup1615__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1616_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1616_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_71_2240_in, %dup1616__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_71_2239_in, %dup1616__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1617_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1617_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1668__dfc_wire_84, %ADD1617__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1618_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1618_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1628__dfc_wire_84, %SUB1618__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1619_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1619_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_65_2238_in, %dup1619__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_65_2237_in, %dup1619__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1620_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1620_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1621_const_fix_32_0_1__0000000000000080_102, %dup1620__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1622__dfc_wire_118, %dup1620__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1621_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1621_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1637__dfc_wire_84, %ADD1621__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1622_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1622_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1667__dfc_wire_84, %SUB1622__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1623_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1623_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_102_2236_in, %dup1623__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_102_2235_in, %dup1623__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1624_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1624_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1625_const_fix_32_0_1__0000000000000080_102, %dup1624__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1626__dfc_wire_118, %dup1624__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1625_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1625_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1647__dfc_wire_84, %ADD1625__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1626_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1626_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1657__dfc_wire_84, %SUB1626__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1627_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1627_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_21_2234_in, %dup1627__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_21_2231_in, %dup1627__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1628_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1628_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1629_const_fix_32_0_1__0000000000000080_102, %dup1628__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1633__dfc_wire_118, %dup1628__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1629_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1629_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1630__dfc_wire_104, %ADD1629__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1630_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1630_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1631__dfc_wire_98, %MUL1630__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1631_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1631_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR81632__dfc_wire_213, %ADD1631__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR81632_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR81632_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1648__dfc_wire_84, %SHR81632__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1633_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1633_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1634__dfc_wire_104, %SUB1633__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1634_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1634_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1635__dfc_wire_98, %MUL1634__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1635_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1635_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR81636__dfc_wire_213, %ADD1635__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR81636_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR81636_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1658__dfc_wire_84, %SHR81636__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1637_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1637_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_52_2228_in, %dup1637__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_52_2179_in, %dup1637__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1638_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1638_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1639_const_fix_32_0_1__0000000000000080_102, %dup1638__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1701__dfc_wire_118, %dup1638__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1639_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1639_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141640__dfc_wire_2100, %ADD1639__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141640_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141640_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1641__dfc_wire_2103, %SHR141640__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1641_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1641_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1642__dfc_wire_2103_2106, %dup1641__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_62_2225_in, %dup1641__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1644__dfc_wire_2103_2113, %dup1641__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1642_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1642_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1643__dfc_wire_2105, %GT1642__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1643_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1643_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1645__dfc_wire_2103_2110, %MUX1643__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1644_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1644_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_92_2222_in, %LT1644__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1645_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1645_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1646__dfc_wire_234, %MUX1645__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1646_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1646_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3939__dfc_wire_4799, %CAST1646__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1647_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1647_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_373_2221_in, %dup1647__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_373_2186_in, %dup1647__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1648_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1648_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1649_const_fix_32_0_1__0000000000000080_102, %dup1648__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1693__dfc_wire_118, %dup1648__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1649_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1649_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141650__dfc_wire_2100, %ADD1649__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141650_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141650_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1651__dfc_wire_2103, %SHR141650__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1651_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1651_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1652__dfc_wire_2103_2106, %dup1651__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_19_2218_in, %dup1651__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1654__dfc_wire_2103_2113, %dup1651__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1652_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1652_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1653__dfc_wire_2105, %GT1652__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1653_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1653_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1655__dfc_wire_2103_2110, %MUX1653__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1654_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1654_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_5_2215_in, %LT1654__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1655_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1655_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1656__dfc_wire_234, %MUX1655__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1656_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1656_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3961__dfc_wire_4799, %CAST1656__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1657_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1657_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_388_2214_in, %dup1657__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_388_2193_in, %dup1657__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1658_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1658_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1659_const_fix_32_0_1__0000000000000080_102, %dup1658__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1685__dfc_wire_118, %dup1658__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1659_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1659_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141660__dfc_wire_2100, %ADD1659__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141660_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141660_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1661__dfc_wire_2103, %SHR141660__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1661_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1661_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1662__dfc_wire_2103_2106, %dup1661__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_41_2211_in, %dup1661__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1664__dfc_wire_2103_2113, %dup1661__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1662_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1662_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1663__dfc_wire_2105, %GT1662__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1663_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1663_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1665__dfc_wire_2103_2110, %MUX1663__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1664_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1664_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_86_2208_in, %LT1664__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1665_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1665_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1666__dfc_wire_234, %MUX1665__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1666_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1666_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_3983__dfc_wire_4799, %CAST1666__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1667_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1667_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_84_2207_in, %dup1667__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_84_2200_in, %dup1667__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1668_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1668_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1669_const_fix_32_0_1__0000000000000080_102, %dup1668__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1677__dfc_wire_118, %dup1668__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1669_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1669_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141670__dfc_wire_2100, %ADD1669__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141670_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141670_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1671__dfc_wire_2103, %SHR141670__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1671_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1671_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1672__dfc_wire_2103_2106, %dup1671__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_2204_in, %dup1671__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1674__dfc_wire_2103_2113, %dup1671__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1672_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1672_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1673__dfc_wire_2105, %GT1672__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1673_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1673_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_26_2201_in, %MUX1673__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1674_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1674_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1675__dfc_wire_2105, %LT1674__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1675_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1675_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1676__dfc_wire_234, %MUX1675__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1676_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1676_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4005__dfc_wire_4799, %CAST1676__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1677_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1677_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141678__dfc_wire_2100, %SUB1677__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141678_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141678_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1679__dfc_wire_2103, %SHR141678__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1679_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1679_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1680__dfc_wire_2103_2106, %dup1679__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_20_2197_in, %dup1679__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1682__dfc_wire_2103_2113, %dup1679__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1680_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1680_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1681__dfc_wire_2105, %GT1680__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1681_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1681_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_29_2194_in, %MUX1681__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1682_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1682_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1683__dfc_wire_2105, %LT1682__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1683_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1683_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1684__dfc_wire_234, %MUX1683__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1684_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1684_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4027__dfc_wire_4799, %CAST1684__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1685_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1685_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141686__dfc_wire_2100, %SUB1685__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141686_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141686_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1687__dfc_wire_2103, %SHR141686__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1687_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1687_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1688__dfc_wire_2103_2106, %dup1687__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_75_2190_in, %dup1687__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1690__dfc_wire_2103_2113, %dup1687__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1688_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1688_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1689__dfc_wire_2105, %GT1688__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1689_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1689_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1691__dfc_wire_2103_2110, %MUX1689__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1690_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1690_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_106_2187_in, %LT1690__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1691_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1691_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1692__dfc_wire_234, %MUX1691__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1692_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1692_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4049__dfc_wire_4799, %CAST1692__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1693_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1693_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141694__dfc_wire_2100, %SUB1693__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141694_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141694_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1695__dfc_wire_2103, %SHR141694__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1695_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1695_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1696__dfc_wire_2103_2106, %dup1695__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_60_2183_in, %dup1695__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1698__dfc_wire_2103_2113, %dup1695__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1696_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1696_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1697__dfc_wire_2105, %GT1696__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1697_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1697_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1699__dfc_wire_2103_2110, %MUX1697__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1698_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1698_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_60_2180_in, %LT1698__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1699_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1699_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1700__dfc_wire_234, %MUX1699__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1700_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1700_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4071__dfc_wire_4799, %CAST1700__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1701_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1701_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141702__dfc_wire_2100, %SUB1701__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141702_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141702_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1703__dfc_wire_2103, %SHR141702__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1703_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1703_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1704__dfc_wire_2103_2106, %dup1703__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_13_2176_in, %dup1703__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1706__dfc_wire_2103_2113, %dup1703__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1704_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1704_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1705__dfc_wire_2105, %GT1704__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1705_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1705_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1707__dfc_wire_2103_2110, %MUX1705__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1706_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1706_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_29_2173_in, %LT1706__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1707_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1707_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1708__dfc_wire_234, %MUX1707__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1708_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1708_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4093__dfc_wire_4799, %CAST1708__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %CAST1709_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1709_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHL81710__dfc_wire_1921, %CAST1709__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL81710_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL81710_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1745__dfc_wire_84, %SHL81710__dfc_wire_1923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1711_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1711_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1749__dfc_wire_84, %CAST1711__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1712_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1712_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1748__dfc_wire_84, %CAST1712__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1713_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1713_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1720__dfc_wire_84, %CAST1713__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1714_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1714_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1721__dfc_wire_84, %CAST1714__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1715_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1715_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1732__dfc_wire_84, %CAST1715__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1716_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1716_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1733__dfc_wire_84, %CAST1716__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1717_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1717_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHL81718__dfc_wire_1921, %CAST1717__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL81718_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL81718_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1719__dfc_wire_98, %SHL81718__dfc_wire_1923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1719_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1719_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1744__dfc_wire_84, %ADD1719__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1720_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1720_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1722__dfc_wire_98, %dup1720__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1725__dfc_wire_104, %dup1720__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1721_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1721_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_274_2171_in, %dup1721__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1729__dfc_wire_104, %dup1721__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1722_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1722_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1723__dfc_wire_104, %ADD1722__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1723_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1723_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1724__dfc_wire_98, %MUL1723__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1724_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1724_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1726__dfc_wire_84, %ADD1724__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1725_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1725_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_194_2167_in, %MUL1725__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1726_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1726_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1727__dfc_wire_98, %dup1726__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1730__dfc_wire_72_122, %dup1726__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1727_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1727_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31728__dfc_wire_1965, %ADD1727__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31728_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31728_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1760__dfc_wire_84, %SHR31728__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1729_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1729_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_436_2165_in, %MUL1729__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1730_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1730_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31731__dfc_wire_1965, %SUB1730__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31731_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31731_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1764__dfc_wire_84, %SHR31731__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1732_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1732_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_46_2164_in, %dup1732__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1737__dfc_wire_104, %dup1732__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1733_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1733_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1734_const_fix_32_0_1__0000000000000080_102, %dup1733__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1741__dfc_wire_104, %dup1733__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1734_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1734_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1735__dfc_wire_104, %ADD1734__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1735_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1735_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1736__dfc_wire_98, %MUL1735__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1736_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1736_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1738__dfc_wire_84, %ADD1736__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1737_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1737_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_240_2160_in, %MUL1737__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1738_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1738_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1739__dfc_wire_72_122, %dup1738__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1742__dfc_wire_72_122, %dup1738__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1739_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1739_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31740__dfc_wire_1965, %SUB1739__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31740_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31740_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1761__dfc_wire_84, %SHR31740__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1741_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1741_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_147_2158_in, %MUL1741__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1742_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1742_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31743__dfc_wire_1965, %SUB1742__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31743_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31743_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1765__dfc_wire_84, %SHR31743__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1744_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1744_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1746__dfc_wire_98, %dup1744__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1747__dfc_wire_72_122, %dup1744__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1745_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1745_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_16_2157_in, %dup1745__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_16_2156_in, %dup1745__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1746_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1746_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1768__dfc_wire_84, %ADD1746__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1747_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1747_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1772__dfc_wire_84, %SUB1747__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1748_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1748_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1750__dfc_wire_98, %dup1748__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1757__dfc_wire_104, %dup1748__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1749_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1749_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_156_2155_in, %dup1749__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1753__dfc_wire_104, %dup1749__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1750_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1750_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1751__dfc_wire_104, %ADD1750__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1751_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1751_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1752__dfc_wire_98, %MUL1751__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1752_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1752_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1754__dfc_wire_84, %ADD1752__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1753_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1753_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_273_2151_in, %MUL1753__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1754_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1754_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1755__dfc_wire_72_122, %dup1754__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1758__dfc_wire_98, %dup1754__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1755_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1755_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31756__dfc_wire_1965, %SUB1755__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31756_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31756_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1773__dfc_wire_84, %SHR31756__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1757_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1757_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_130_2851_in, %MUL1757__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1758_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1758_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31759__dfc_wire_1965, %ADD1758__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31759_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31759_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1769__dfc_wire_84, %SHR31759__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1760_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1760_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1762__dfc_wire_98, %dup1760__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1763__dfc_wire_72_122, %dup1760__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1761_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1761_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_38_2847_in, %dup1761__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_38_2845_in, %dup1761__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1762_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1762_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1787__dfc_wire_84, %ADD1762__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1763_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1763_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1776__dfc_wire_84, %SUB1763__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1764_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1764_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_7_2843_in, %dup1764__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_7_2841_in, %dup1764__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1765_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1765_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1766_const_fix_32_0_1__0000000000000080_102, %dup1765__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1767__dfc_wire_118, %dup1765__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1766_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1766_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1817__dfc_wire_84, %ADD1766__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1767_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1767_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1777__dfc_wire_84, %SUB1767__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1768_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1768_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_70_2838_in, %dup1768__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_70_2836_in, %dup1768__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1769_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1769_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1770_const_fix_32_0_1__0000000000000080_102, %dup1769__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1771__dfc_wire_118, %dup1769__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1770_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1770_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1786__dfc_wire_84, %ADD1770__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1771_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1771_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1816__dfc_wire_84, %SUB1771__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1772_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1772_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_76_2833_in, %dup1772__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_76_2832_in, %dup1772__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1773_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1773_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1774_const_fix_32_0_1__0000000000000080_102, %dup1773__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1775__dfc_wire_118, %dup1773__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1774_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1774_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1796__dfc_wire_84, %ADD1774__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1775_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1775_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1806__dfc_wire_84, %SUB1775__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1776_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1776_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1778__dfc_wire_98, %dup1776__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1782__dfc_wire_72_122, %dup1776__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1777_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1777_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_59_2829_in, %dup1777__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_59_2823_in, %dup1777__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1778_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1778_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1779__dfc_wire_104, %ADD1778__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1779_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1779_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1780__dfc_wire_98, %MUL1779__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1780_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1780_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR81781__dfc_wire_213, %ADD1780__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR81781_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR81781_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1797__dfc_wire_84, %SHR81781__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1782_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1782_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1783__dfc_wire_104, %SUB1782__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1783_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1783_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1784__dfc_wire_98, %MUL1783__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1784_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1784_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR81785__dfc_wire_213, %ADD1784__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR81785_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR81785_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1807__dfc_wire_84, %SHR81785__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1786_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1786_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_158_2817_in, %dup1786__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_158_2746_in, %dup1786__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1787_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1787_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1788_const_fix_32_0_1__0000000000000080_102, %dup1787__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1850__dfc_wire_118, %dup1787__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1788_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1788_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141789__dfc_wire_2100, %ADD1788__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141789_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141789_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1790__dfc_wire_2103, %SHR141789__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1790_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1790_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1791__dfc_wire_2103_2106, %dup1790__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_57_2812_in, %dup1790__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1793__dfc_wire_2103_2113, %dup1790__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1791_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1791_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1792__dfc_wire_2105, %GT1791__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1792_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1792_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1794__dfc_wire_2103_2110, %MUX1792__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1793_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1793_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_53_2807_in, %LT1793__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1794_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1794_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1795__dfc_wire_234, %MUX1794__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1795_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1795_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4303__dfc_wire_4799, %CAST1795__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1796_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1796_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_440_2804_in, %dup1796__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_440_2753_in, %dup1796__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1797_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1797_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1798_const_fix_32_0_1__0000000000000080_102, %dup1797__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1842__dfc_wire_118, %dup1797__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1798_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1798_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141799__dfc_wire_2100, %ADD1798__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141799_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141799_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1800__dfc_wire_2103, %SHR141799__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1800_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1800_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1801__dfc_wire_2103_2106, %dup1800__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_51_2799_in, %dup1800__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1803__dfc_wire_2103_2113, %dup1800__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1801_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1801_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1802__dfc_wire_2105, %GT1801__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1802_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1802_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_19_2796_in, %MUX1802__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1803_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1803_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1804__dfc_wire_2105, %LT1803__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1804_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1804_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1805__dfc_wire_234, %MUX1804__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1805_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1805_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4325__dfc_wire_4799, %CAST1805__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1806_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1806_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_445_2792_in, %dup1806__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_445_2763_in, %dup1806__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1807_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1807_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1808_const_fix_32_0_1__0000000000000080_102, %dup1807__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1834__dfc_wire_118, %dup1807__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1808_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1808_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141809__dfc_wire_2100, %ADD1808__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141809_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141809_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1810__dfc_wire_2103, %SHR141809__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1810_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1810_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1811__dfc_wire_2103_2106, %dup1810__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_58_2786_in, %dup1810__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1813__dfc_wire_2103_2113, %dup1810__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1811_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1811_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1812__dfc_wire_2105, %GT1811__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1812_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1812_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1814__dfc_wire_2103_2110, %MUX1812__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1813_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1813_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_18_2783_in, %LT1813__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1814_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1814_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1815__dfc_wire_234, %MUX1814__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1815_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1815_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4347__dfc_wire_4799, %CAST1815__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1816_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1816_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_207_2781_in, %dup1816__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_207_2772_in, %dup1816__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1817_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1817_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1818_const_fix_32_0_1__0000000000000080_102, %dup1817__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1826__dfc_wire_118, %dup1817__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1818_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1818_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141819__dfc_wire_2100, %ADD1818__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141819_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141819_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1820__dfc_wire_2103, %SHR141819__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1820_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1820_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1821__dfc_wire_2103_2106, %dup1820__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_65_2777_in, %dup1820__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1823__dfc_wire_2103_2113, %dup1820__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1821_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1821_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1822__dfc_wire_2105, %GT1821__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1822_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1822_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1824__dfc_wire_2103_2110, %MUX1822__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1823_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1823_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_79_2774_in, %LT1823__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1824_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1824_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1825__dfc_wire_234, %MUX1824__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1825_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1825_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4369__dfc_wire_4799, %CAST1825__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1826_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1826_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141827__dfc_wire_2100, %SUB1826__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141827_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141827_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1828__dfc_wire_2103, %SHR141827__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1828_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1828_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1829__dfc_wire_2103_2106, %dup1828__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_54_2768_in, %dup1828__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1831__dfc_wire_2103_2113, %dup1828__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1829_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1829_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1830__dfc_wire_2105, %GT1829__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1830_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1830_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1832__dfc_wire_2103_2110, %MUX1830__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1831_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1831_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_97_2765_in, %LT1831__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1832_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1832_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1833__dfc_wire_234, %MUX1832__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1833_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1833_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4391__dfc_wire_4799, %CAST1833__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1834_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1834_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141835__dfc_wire_2100, %SUB1834__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141835_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141835_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1836__dfc_wire_2103, %SHR141835__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1836_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1836_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1837__dfc_wire_2103_2106, %dup1836__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_32_2759_in, %dup1836__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1839__dfc_wire_2103_2113, %dup1836__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1837_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1837_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1838__dfc_wire_2105, %GT1837__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1838_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1838_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1840__dfc_wire_2103_2110, %MUX1838__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1839_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1839_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_60_2755_in, %LT1839__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1840_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1840_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1841__dfc_wire_234, %MUX1840__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1841_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1841_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4413__dfc_wire_4799, %CAST1841__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1842_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1842_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141843__dfc_wire_2100, %SUB1842__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141843_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141843_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1844__dfc_wire_2103, %SHR141843__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1844_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1844_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1845__dfc_wire_2103_2106, %dup1844__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_35_2750_in, %dup1844__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1847__dfc_wire_2103_2113, %dup1844__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1845_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1845_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1846__dfc_wire_2105, %GT1845__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1846_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1846_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1848__dfc_wire_2103_2110, %MUX1846__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1847_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1847_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_8_2747_in, %LT1847__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1848_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1848_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1849__dfc_wire_234, %MUX1848__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1849_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1849_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4435__dfc_wire_4799, %CAST1849__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1850_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1850_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141851__dfc_wire_2100, %SUB1850__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141851_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141851_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1852__dfc_wire_2103, %SHR141851__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1852_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1852_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1853__dfc_wire_2103_2106, %dup1852__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_41_2743_in, %dup1852__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1855__dfc_wire_2103_2113, %dup1852__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1853_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1853_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1854__dfc_wire_2105, %GT1853__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1854_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1854_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1856__dfc_wire_2103_2110, %MUX1854__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1855_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1855_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_32_2739_in, %LT1855__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1856_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1856_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1857__dfc_wire_234, %MUX1856__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1857_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1857_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4457__dfc_wire_4799, %CAST1857__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %CAST1858_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1858_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHL81859__dfc_wire_1921, %CAST1858__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL81859_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL81859_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1894__dfc_wire_84, %SHL81859__dfc_wire_1923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1860_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1860_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1898__dfc_wire_84, %CAST1860__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1861_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1861_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1897__dfc_wire_84, %CAST1861__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1862_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1862_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1869__dfc_wire_84, %CAST1862__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1863_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1863_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1870__dfc_wire_84, %CAST1863__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1864_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1864_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1881__dfc_wire_84, %CAST1864__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1865_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1865_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1882__dfc_wire_84, %CAST1865__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1866_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1866_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHL81867__dfc_wire_1921, %CAST1866__dfc_wire_73 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHL81867_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHL81867_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1868__dfc_wire_98, %SHL81867__dfc_wire_1923 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1868_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1868_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1893__dfc_wire_84, %ADD1868__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1869_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1869_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_88_2727_in, %dup1869__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1874__dfc_wire_104, %dup1869__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1870_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1870_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1871_const_fix_32_0_1__0000000000000080_102, %dup1870__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1878__dfc_wire_104, %dup1870__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1871_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1871_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1872__dfc_wire_104, %ADD1871__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1872_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1872_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1873__dfc_wire_98, %MUL1872__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1873_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1873_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1875__dfc_wire_84, %ADD1873__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1874_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1874_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_243_2717_in, %MUL1874__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1875_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1875_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1876__dfc_wire_98, %dup1875__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1879__dfc_wire_72_122, %dup1875__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1876_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1876_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31877__dfc_wire_1965, %ADD1876__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31877_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31877_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1909__dfc_wire_84, %SHR31877__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1878_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1878_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_119_2711_in, %MUL1878__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1879_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1879_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31880__dfc_wire_1965, %SUB1879__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31880_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31880_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1913__dfc_wire_84, %SHR31880__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1881_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1881_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1883__dfc_wire_98, %dup1881__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1886__dfc_wire_104, %dup1881__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1882_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1882_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_131_2706_in, %dup1882__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1890__dfc_wire_104, %dup1882__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1883_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1883_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1884__dfc_wire_104, %ADD1883__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1884_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1884_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1885__dfc_wire_98, %MUL1884__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1885_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1885_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1887__dfc_wire_84, %ADD1885__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1886_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1886_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_176_2695_in, %MUL1886__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1887_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1887_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1888__dfc_wire_72_122, %dup1887__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1891__dfc_wire_72_122, %dup1887__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1888_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1888_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31889__dfc_wire_1965, %SUB1888__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31889_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31889_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1910__dfc_wire_84, %SHR31889__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1890_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1890_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_313_2689_in, %MUL1890__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1891_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1891_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31892__dfc_wire_1965, %SUB1891__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31892_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31892_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1914__dfc_wire_84, %SHR31892__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1893_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1893_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_29_2685_in, %dup1893__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_29_2683_in, %dup1893__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1894_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1894_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1895_const_fix_32_0_1__0000000000000080_102, %dup1894__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1896__dfc_wire_118, %dup1894__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1895_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1895_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1917__dfc_wire_84, %ADD1895__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1896_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1896_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1921__dfc_wire_84, %SUB1896__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1897_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1897_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1899__dfc_wire_98, %dup1897__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1906__dfc_wire_104, %dup1897__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1898_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1898_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_3_2675_in, %dup1898__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1902__dfc_wire_104, %dup1898__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1899_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1899_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1900__dfc_wire_104, %ADD1899__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1900_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1900_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1901__dfc_wire_98, %MUL1900__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1901_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1901_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1903__dfc_wire_84, %ADD1901__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1902_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1902_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_195_2668_in, %MUL1902__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1903_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1903_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1904__dfc_wire_72_122, %dup1903__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1907__dfc_wire_98, %dup1903__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1904_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1904_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31905__dfc_wire_1965, %SUB1904__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31905_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31905_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1922__dfc_wire_84, %SHR31905__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1906_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1906_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_174_2660_in, %MUL1906__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1907_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1907_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR31908__dfc_wire_1965, %ADD1907__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR31908_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR31908_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1918__dfc_wire_84, %SHR31908__dfc_wire_1968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1909_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1909_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_3_2652_in, %dup1909__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_3_2651_in, %dup1909__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1910_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1910_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1911_const_fix_32_0_1__0000000000000080_102, %dup1910__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1912__dfc_wire_118, %dup1910__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1911_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1911_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1936__dfc_wire_84, %ADD1911__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1912_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1912_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1925__dfc_wire_84, %SUB1912__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1913_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1913_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_75_2646_in, %dup1913__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_75_2645_in, %dup1913__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1914_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1914_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1915_const_fix_32_0_1__0000000000000080_102, %dup1914__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1916__dfc_wire_118, %dup1914__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1915_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1915_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1966__dfc_wire_84, %ADD1915__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1916_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1916_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1926__dfc_wire_84, %SUB1916__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1917_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1917_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_235_2644_in, %dup1917__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_235_2642_in, %dup1917__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1918_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1918_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1919_const_fix_32_0_1__0000000000000080_102, %dup1918__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1920__dfc_wire_118, %dup1918__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1919_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1919_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1935__dfc_wire_84, %ADD1919__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1920_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1920_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1965__dfc_wire_84, %SUB1920__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1921_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1921_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_121_2641_in, %dup1921__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_121_2640_in, %dup1921__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1922_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1922_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1923_const_fix_32_0_1__0000000000000080_102, %dup1922__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1924__dfc_wire_118, %dup1922__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1923_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1923_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1945__dfc_wire_84, %ADD1923__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1924_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1924_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1955__dfc_wire_84, %SUB1924__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1925_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1925_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1927__dfc_wire_98, %dup1925__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1931__dfc_wire_72_122, %dup1925__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1926_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1926_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_24_2638_in, %dup1926__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_24_2634_in, %dup1926__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1927_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1927_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1928__dfc_wire_104, %ADD1927__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1928_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1928_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1929__dfc_wire_98, %MUL1928__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1929_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1929_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR81930__dfc_wire_213, %ADD1929__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR81930_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR81930_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1946__dfc_wire_84, %SHR81930__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1931_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1931_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1932__dfc_wire_104, %SUB1931__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %MUL1932_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUL1932_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1933__dfc_wire_98, %MUL1932__dfc_wire_107 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1933_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1933_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR81934__dfc_wire_213, %ADD1933__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR81934_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR81934_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1956__dfc_wire_84, %SHR81934__dfc_wire_216 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1935_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1935_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1937__dfc_wire_98, %dup1935__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1999__dfc_wire_72_122, %dup1935__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1936_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1936_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_39_2625_in, %dup1936__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_3013_in, %dup1936__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1937_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1937_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141938__dfc_wire_2100, %ADD1937__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141938_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141938_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1939__dfc_wire_2103, %SHR141938__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1939_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1939_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1940__dfc_wire_2103_2106, %dup1939__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_40_2618_in, %dup1939__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1942__dfc_wire_2103_2113, %dup1939__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1940_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1940_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1941__dfc_wire_2105, %GT1940__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1941_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1941_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1943__dfc_wire_2103_2110, %MUX1941__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1942_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1942_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_52_2611_in, %LT1942__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1943_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1943_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1944__dfc_wire_234, %MUX1943__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1944_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1944_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4667__dfc_wire_4799, %CAST1944__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1945_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1945_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_342_2609_in, %dup1945__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_342_3228_in, %dup1945__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1946_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1946_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1947_const_fix_32_0_1__0000000000000080_102, %dup1946__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1991__dfc_wire_118, %dup1946__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1947_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1947_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141948__dfc_wire_2100, %ADD1947__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141948_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141948_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1949__dfc_wire_2103, %SHR141948__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1949_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1949_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1950__dfc_wire_2103_2106, %dup1949__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_29_2600_in, %dup1949__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1952__dfc_wire_2103_2113, %dup1949__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1950_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1950_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1951__dfc_wire_2105, %GT1950__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1951_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1951_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_62_2596_in, %MUX1951__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1952_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1952_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1953__dfc_wire_2105, %LT1952__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1953_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1953_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1954__dfc_wire_234, %MUX1953__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1954_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1954_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4689__dfc_wire_4799, %CAST1954__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1955_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1955_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_346_2591_in, %dup1955__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_346_3048_in, %dup1955__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1956_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1956_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1957_const_fix_32_0_1__0000000000000080_102, %dup1956__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1983__dfc_wire_118, %dup1956__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1957_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1957_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141958__dfc_wire_2100, %ADD1957__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141958_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141958_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1959__dfc_wire_2103, %SHR141958__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1959_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1959_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1960__dfc_wire_2103_2106, %dup1959__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_23_2561_in, %dup1959__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1962__dfc_wire_2103_2113, %dup1959__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1960_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1960_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1961__dfc_wire_2105, %GT1960__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1961_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1961_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_19_2581_in, %MUX1961__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1962_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1962_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1963__dfc_wire_2105, %LT1962__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1963_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1963_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1964__dfc_wire_234, %MUX1963__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1964_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1964_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4711__dfc_wire_4799, %CAST1964__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %dup1965_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1965_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1967__dfc_wire_98, %dup1965__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SUB1975__dfc_wire_72_122, %dup1965__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1966_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1966_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_24_2578_in, %dup1966__dfc_wire_68_105 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_24_2563_in, %dup1966__dfc_wire_68_113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %ADD1967_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %ADD1967_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141968__dfc_wire_2100, %ADD1967__dfc_wire_100 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141968_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141968_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1969__dfc_wire_2103, %SHR141968__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1969_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1969_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1970__dfc_wire_2103_2106, %dup1969__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_15_2572_in, %dup1969__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1972__dfc_wire_2103_2113, %dup1969__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1970_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1970_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1971__dfc_wire_2105, %GT1970__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1971_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1971_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_6_2568_in, %MUX1971__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1972_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1972_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1973__dfc_wire_2105, %LT1972__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1973_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1973_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1974__dfc_wire_234, %MUX1973__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1974_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1974_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4733__dfc_wire_4799, %CAST1974__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1975_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1975_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141976__dfc_wire_2100, %SUB1975__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141976_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141976_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1977__dfc_wire_2103, %SHR141976__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1977_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1977_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1978__dfc_wire_2103_2106, %dup1977__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_43_3058_in, %dup1977__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1980__dfc_wire_2103_2113, %dup1977__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1978_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1978_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1979__dfc_wire_2105, %GT1978__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1979_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1979_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_26_3052_in, %MUX1979__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1980_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1980_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1981__dfc_wire_2105, %LT1980__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1981_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1981_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1982__dfc_wire_234, %MUX1981__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1982_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1982_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4755__dfc_wire_4799, %CAST1982__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1983_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1983_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141984__dfc_wire_2100, %SUB1983__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141984_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141984_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1985__dfc_wire_2103, %SHR141984__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1985_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1985_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1986__dfc_wire_2103_2106, %dup1985__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_69_3038_in, %dup1985__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1988__dfc_wire_2103_2113, %dup1985__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1986_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1986_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1987__dfc_wire_2105, %GT1986__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1987_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1987_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1989__dfc_wire_2103_2110, %MUX1987__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1988_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1988_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_94_3031_in, %LT1988__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1989_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1989_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1990__dfc_wire_234, %MUX1989__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1990_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1990_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4777__dfc_wire_4799, %CAST1990__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1991_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1991_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR141992__dfc_wire_2100, %SUB1991__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR141992_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR141992_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup1993__dfc_wire_2103, %SHR141992__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup1993_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup1993_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1994__dfc_wire_2103_2106, %dup1993__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_13_3022_in, %dup1993__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1996__dfc_wire_2103_2113, %dup1993__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT1994_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT1994_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1995__dfc_wire_2105, %GT1994__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1995_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1995_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_32_0_1_9_3016_in, %MUX1995__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT1996_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT1996_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1997__dfc_wire_2105, %LT1996__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX1997_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX1997_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST1998__dfc_wire_234, %MUX1997__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST1998_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST1998_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4799__dfc_wire_4799, %CAST1998__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %SUB1999_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SUB1999_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SHR142000__dfc_wire_2100, %SUB1999__dfc_wire_121 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %SHR142000_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %SHR142000_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup2001__dfc_wire_2103, %SHR142000__dfc_wire_2103 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %dup2001_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %dup2001_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT2002__dfc_wire_2103_2106, %dup2001__dfc_wire_2103_2106 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_45_3005_in, %dup2001__dfc_wire_2103_2110 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT2004__dfc_wire_2103_2113, %dup2001__dfc_wire_2103_2113 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %GT2002_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %GT2002_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX2003__dfc_wire_2105, %GT2002__dfc_wire_2105 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX2003_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX2003_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX2005__dfc_wire_2103_2110, %MUX2003__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %LT2004_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %LT2004_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %delay_fixed_1_0_0_25_2999_in, %LT2004__dfc_wire_2112 : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %MUX2005_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %MUX2005_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %CAST2006__dfc_wire_234, %MUX2005__dfc_wire_2108 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %CAST2006_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %CAST2006_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %sink__dfc_wire_4821__dfc_wire_4799, %CAST2006__dfc_wire_236 : !firrtl.sint<16>, !firrtl.sint<16>
    firrtl.connect %const2045_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %const2045_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup821_const_fix_32_0_1__0000000000002000, %const2045_const_fix_32_0_1__0000000000002000 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %const2060_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %const2060_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup49_const_fix_32_0_1__0000000000000235, %const2060_const_fix_32_0_1__0000000000000620 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %const2065_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %const2065_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup29_const_fix_32_0_1__0000000000000235, %const2065_const_fix_32_0_1__000000000000031f : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %const2068_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %const2068_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup33_const_fix_32_0_1__0000000000000235, %const2068_const_fix_32_0_1__0000000000000fb1 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %const2074_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %const2074_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup17_const_fix_32_0_1__0000000000000235, %const2074_const_fix_32_0_1__00000000000008e4 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %const2081_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %const2081_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup21_const_fix_32_0_1__0000000000000235, %const2081_const_fix_32_0_1__0000000000000d4e : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %const2086_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %const2086_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup898_const_fix_32_0_1__00000000000000ff, %const2086_const_fix_32_0_1__ffffffffffffff00 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %const2097_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %const2097_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup27_const_fix_32_0_1__0000000000000235, %const2097_const_fix_32_0_1__0000000000000968 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %const2098_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %const2098_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup45_const_fix_32_0_1__0000000000000235, %const2098_const_fix_32_0_1__0000000000000ec8 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %const2102_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %const2102_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup71_const_fix_32_0_1__00000000000000b5, %const2102_const_fix_32_0_1__00000000000000b5 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %const2106_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %const2106_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup10_const_fix_32_0_1__0000000000000080, %const2106_const_fix_32_0_1__0000000000000080 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %const2111_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %const2111_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup43_const_fix_32_0_1__0000000000000235, %const2111_const_fix_32_0_1__0000000000000454 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %const2144_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %const2144_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup827_const_fix_32_0_1__0000000000000004, %const2144_const_fix_32_0_1__0000000000000004 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %const2146_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %const2146_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup895_const_fix_32_0_1__00000000000000ff, %const2146_const_fix_32_0_1__00000000000000ff : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %const2149_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %const2149_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %dup15_const_fix_32_0_1__0000000000000235, %const2149_const_fix_32_0_1__0000000000000235 : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_996_2150_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_996_2150_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1757_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_996_2150_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_273_2151_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_273_2151_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1755__dfc_wire_118, %delay_fixed_32_0_1_273_2151_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_784_2152_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_784_2152_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1753_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_784_2152_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_917_2153_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_917_2153_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1752_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_917_2153_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_962_2154_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_962_2154_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1751_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_962_2154_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_156_2155_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_156_2155_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1750_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_156_2155_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_16_2156_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_16_2156_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1747__dfc_wire_118, %delay_fixed_32_0_1_16_2156_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_16_2157_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_16_2157_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1746_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_16_2157_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_147_2158_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_147_2158_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1742__dfc_wire_118, %delay_fixed_32_0_1_147_2158_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_980_2159_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_980_2159_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1741_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_980_2159_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_240_2160_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_240_2160_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1739__dfc_wire_118, %delay_fixed_32_0_1_240_2160_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_876_2161_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_876_2161_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1737_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_876_2161_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1007_2162_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1007_2162_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1736_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1007_2162_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1041_2163_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1041_2163_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1735_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1041_2163_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_46_2164_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_46_2164_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1734__dfc_wire_98, %delay_fixed_32_0_1_46_2164_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_436_2165_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_436_2165_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1730__dfc_wire_118, %delay_fixed_32_0_1_436_2165_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_825_2166_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_825_2166_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1729_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_825_2166_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_194_2167_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_194_2167_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1727_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_194_2167_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1055_2168_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1055_2168_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1725_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1055_2168_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1099_2169_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1099_2169_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1724_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1099_2169_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1154_2170_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1154_2170_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1723_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1154_2170_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_274_2171_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_274_2171_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1722_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_274_2171_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_990_2172_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_990_2172_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1719_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_990_2172_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_29_2173_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_29_2173_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1707__dfc_wire_2105, %delay_fixed_1_0_0_29_2173_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1596_2174_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1596_2174_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1707_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1596_2174_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1501_2175_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1501_2175_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1706_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1501_2175_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_13_2176_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_13_2176_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1705__dfc_wire_2103_2110, %delay_fixed_32_0_1_13_2176_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1548_2177_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1548_2177_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1705_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1548_2177_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1535_2178_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1535_2178_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1704_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1535_2178_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_52_2179_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_52_2179_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1701__dfc_wire_72_122, %delay_fixed_32_0_1_52_2179_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_60_2180_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_60_2180_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1699__dfc_wire_2105, %delay_fixed_1_0_0_60_2180_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1812_2181_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1812_2181_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1699_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1812_2181_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1685_2182_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1685_2182_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1698_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1685_2182_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_60_2183_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_60_2183_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1697__dfc_wire_2103_2110, %delay_fixed_32_0_1_60_2183_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1779_2184_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1779_2184_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1697_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1779_2184_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1719_2185_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1719_2185_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1696_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1719_2185_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_373_2186_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_373_2186_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1693__dfc_wire_72_122, %delay_fixed_32_0_1_373_2186_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_106_2187_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_106_2187_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1691__dfc_wire_2105, %delay_fixed_1_0_0_106_2187_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1996_2188_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1996_2188_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1691_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1996_2188_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1831_2189_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1831_2189_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1690_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1831_2189_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_75_2190_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_75_2190_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1689__dfc_wire_2103_2110, %delay_fixed_32_0_1_75_2190_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1940_2191_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1940_2191_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1689_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1940_2191_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1865_2192_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1865_2192_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1688_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1865_2192_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_388_2193_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_388_2193_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1685__dfc_wire_72_122, %delay_fixed_32_0_1_388_2193_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_29_2194_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_29_2194_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1683__dfc_wire_2103_2110, %delay_fixed_32_0_1_29_2194_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1391_2195_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1391_2195_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1683_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1391_2195_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1337_2196_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1337_2196_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1682_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1337_2196_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_20_2197_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_20_2197_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1681__dfc_wire_2103_2110, %delay_fixed_32_0_1_20_2197_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1391_2198_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1391_2198_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1681_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1391_2198_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1371_2199_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1371_2199_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1680_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1371_2199_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_84_2200_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_84_2200_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1677__dfc_wire_72_122, %delay_fixed_32_0_1_84_2200_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_26_2201_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_26_2201_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1675__dfc_wire_2103_2110, %delay_fixed_32_0_1_26_2201_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1446_2202_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1446_2202_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1675_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1446_2202_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1407_2203_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1407_2203_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1674_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1407_2203_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_2204_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_11_2204_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1673__dfc_wire_2103_2110, %delay_fixed_32_0_1_11_2204_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1452_2205_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1452_2205_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1673_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1452_2205_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1441_2206_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1441_2206_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1672_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1441_2206_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_84_2207_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_84_2207_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1669__dfc_wire_98, %delay_fixed_32_0_1_84_2207_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_86_2208_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_86_2208_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1665__dfc_wire_2105, %delay_fixed_1_0_0_86_2208_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1848_2209_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1848_2209_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1665_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1848_2209_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1729_2210_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1729_2210_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1664_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1729_2210_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_41_2211_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_41_2211_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1663__dfc_wire_2103_2110, %delay_fixed_32_0_1_41_2211_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1804_2212_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1804_2212_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1663_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1804_2212_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1763_2213_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1763_2213_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1662_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1763_2213_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_388_2214_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_388_2214_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1659__dfc_wire_98, %delay_fixed_32_0_1_388_2214_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_5_2215_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_5_2215_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1655__dfc_wire_2105, %delay_fixed_1_0_0_5_2215_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1790_2216_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1790_2216_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1655_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1790_2216_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1722_2217_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1722_2217_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1654_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1722_2217_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_19_2218_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_19_2218_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1653__dfc_wire_2103_2110, %delay_fixed_32_0_1_19_2218_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1775_2219_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1775_2219_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1653_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1775_2219_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1756_2220_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1756_2220_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1652_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1756_2220_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_373_2221_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_373_2221_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1649__dfc_wire_98, %delay_fixed_32_0_1_373_2221_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_92_2222_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_92_2222_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1645__dfc_wire_2105, %delay_fixed_1_0_0_92_2222_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1612_2223_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1612_2223_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1645_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1612_2223_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1483_2224_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1483_2224_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1644_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1483_2224_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_62_2225_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_62_2225_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1643__dfc_wire_2103_2110, %delay_fixed_32_0_1_62_2225_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1579_2226_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1579_2226_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1643_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1579_2226_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1517_2227_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1517_2227_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1642_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1517_2227_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_52_2228_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_52_2228_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1639__dfc_wire_98, %delay_fixed_32_0_1_52_2228_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1561_2229_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1561_2229_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1635_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1561_2229_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1421_2230_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1421_2230_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1634_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1421_2230_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_21_2231_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_21_2231_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1633__dfc_wire_72_122, %delay_fixed_32_0_1_21_2231_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1478_2232_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1478_2232_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1631_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1478_2232_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1365_2233_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1365_2233_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1630_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1365_2233_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_21_2234_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_21_2234_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1629__dfc_wire_98, %delay_fixed_32_0_1_21_2234_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_102_2235_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_102_2235_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1626__dfc_wire_72_122, %delay_fixed_32_0_1_102_2235_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_102_2236_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_102_2236_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1625__dfc_wire_98, %delay_fixed_32_0_1_102_2236_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_65_2237_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_65_2237_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1622__dfc_wire_72_122, %delay_fixed_32_0_1_65_2237_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_65_2238_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_65_2238_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1621__dfc_wire_98, %delay_fixed_32_0_1_65_2238_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_71_2239_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_71_2239_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1618__dfc_wire_118, %delay_fixed_32_0_1_71_2239_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_71_2240_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_71_2240_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1617_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_71_2240_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_145_2241_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_145_2241_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1614__dfc_wire_118, %delay_fixed_32_0_1_145_2241_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_145_2242_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_145_2242_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1613_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_145_2242_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_17_2243_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_17_2243_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1609_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_17_2243_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1013_2244_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1013_2244_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1608_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1013_2244_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_114_2245_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_114_2245_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1606__dfc_wire_118, %delay_fixed_32_0_1_114_2245_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_871_2246_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_871_2246_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1604_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_871_2246_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_898_2247_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_898_2247_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1603_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_898_2247_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_986_2248_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_986_2248_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1602_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_986_2248_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_86_2249_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_86_2249_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1601_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_86_2249_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_7_2250_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_7_2250_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1598__dfc_wire_118, %delay_fixed_32_0_1_7_2250_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_7_2251_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_7_2251_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1597_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_7_2251_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_71_2252_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_71_2252_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1593__dfc_wire_118, %delay_fixed_32_0_1_71_2252_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_906_2253_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_906_2253_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1592_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_906_2253_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_67_2254_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_67_2254_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1590__dfc_wire_118, %delay_fixed_32_0_1_67_2254_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_819_2255_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_819_2255_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1588_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_819_2255_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_908_2256_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_908_2256_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1587_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_908_2256_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_965_2257_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_965_2257_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1586_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_965_2257_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_29_2258_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_29_2258_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1585__dfc_wire_98, %delay_fixed_32_0_1_29_2258_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_130_2259_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_130_2259_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1581__dfc_wire_118, %delay_fixed_32_0_1_130_2259_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_913_2260_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_913_2260_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1580_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_913_2260_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_155_2261_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_155_2261_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1578_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_155_2261_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_837_2262_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_837_2262_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1576_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_837_2262_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_838_2263_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_838_2263_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1575_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_838_2263_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_886_2264_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_886_2264_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1574_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_886_2264_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_32_2265_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_32_2265_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1573__dfc_wire_98, %delay_fixed_32_0_1_32_2265_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_923_2266_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_923_2266_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1570_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_923_2266_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_42_2267_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_42_2267_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1558__dfc_wire_2105, %delay_fixed_1_0_0_42_2267_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1392_2268_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1392_2268_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1558_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1392_2268_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1304_2269_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1304_2269_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1557_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1304_2269_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_31_2270_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_31_2270_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1556__dfc_wire_2103_2110, %delay_fixed_32_0_1_31_2270_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1369_2271_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1369_2271_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1556_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1369_2271_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1338_2272_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1338_2272_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1555_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1338_2272_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_6_2273_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_6_2273_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1552__dfc_wire_72_122, %delay_fixed_32_0_1_6_2273_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_114_2274_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_114_2274_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1550__dfc_wire_2105, %delay_fixed_1_0_0_114_2274_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1771_2275_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1771_2275_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1550_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1771_2275_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1632_2276_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1632_2276_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1549_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1632_2276_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_75_2277_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_75_2277_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1548__dfc_wire_2103_2110, %delay_fixed_32_0_1_75_2277_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1741_2278_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1741_2278_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1548_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1741_2278_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1666_2279_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1666_2279_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1547_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1666_2279_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_248_2280_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_248_2280_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1544__dfc_wire_72_122, %delay_fixed_32_0_1_248_2280_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_25_2281_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_25_2281_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1542__dfc_wire_2105, %delay_fixed_1_0_0_25_2281_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1691_2282_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1691_2282_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1542_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1691_2282_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1628_2283_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1628_2283_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1541_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1628_2283_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_13_2284_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_13_2284_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1540__dfc_wire_2103_2110, %delay_fixed_32_0_1_13_2284_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1675_2285_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1675_2285_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1540_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1675_2285_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1662_2286_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1662_2286_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1539_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1662_2286_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_26_2287_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_26_2287_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1526__dfc_wire_2103_2110, %delay_fixed_32_0_1_26_2287_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1449_2288_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1449_2288_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1526_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1449_2288_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1368_2289_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1368_2289_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1525_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1368_2289_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_6_2290_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_6_2290_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1524__dfc_wire_2103_2110, %delay_fixed_32_0_1_6_2290_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1408_2291_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1408_2291_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1524_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1408_2291_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1402_2292_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1402_2292_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1523_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1402_2292_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_23_2293_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_23_2293_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1520__dfc_wire_98, %delay_fixed_32_0_1_23_2293_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1643_2294_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1643_2294_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1503_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1643_2294_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_248_2295_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_248_2295_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1500__dfc_wire_98, %delay_fixed_32_0_1_248_2295_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_63_2296_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_63_2296_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1496__dfc_wire_2105, %delay_fixed_1_0_0_63_2296_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1341_2297_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1341_2297_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1496_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1341_2297_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1267_2298_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1267_2298_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1495_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1267_2298_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_53_2299_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_53_2299_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1494__dfc_wire_2103_2110, %delay_fixed_32_0_1_53_2299_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1354_2300_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1354_2300_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1494_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1354_2300_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1301_2301_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1301_2301_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1493_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1301_2301_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_6_2302_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_6_2302_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1490__dfc_wire_98, %delay_fixed_32_0_1_6_2302_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1488_2303_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1488_2303_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1486_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1488_2303_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1323_2304_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1323_2304_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1485_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1323_2304_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_172_2305_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_172_2305_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1484__dfc_wire_72_122, %delay_fixed_32_0_1_172_2305_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1391_2306_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1391_2306_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1482_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1391_2306_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1316_2307_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1316_2307_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1481_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1316_2307_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_172_2308_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_172_2308_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1480__dfc_wire_98, %delay_fixed_32_0_1_172_2308_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_49_2309_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_49_2309_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1477__dfc_wire_72_122, %delay_fixed_32_0_1_49_2309_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_49_2310_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_49_2310_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1476__dfc_wire_98, %delay_fixed_32_0_1_49_2310_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_119_2311_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_119_2311_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1473__dfc_wire_72_122, %delay_fixed_32_0_1_119_2311_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_119_2312_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_119_2312_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1472__dfc_wire_98, %delay_fixed_32_0_1_119_2312_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_27_2313_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_27_2313_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1469__dfc_wire_72_122, %delay_fixed_32_0_1_27_2313_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_27_2314_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_27_2314_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1468__dfc_wire_98, %delay_fixed_32_0_1_27_2314_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_2315_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_11_2315_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1465__dfc_wire_118, %delay_fixed_32_0_1_11_2315_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_2316_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_11_2316_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1464_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_11_2316_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_109_2317_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_109_2317_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1460_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_109_2317_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_853_2318_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_853_2318_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1459_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_853_2318_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_274_2319_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_274_2319_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1457__dfc_wire_118, %delay_fixed_32_0_1_274_2319_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_644_2320_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_644_2320_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1455_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_644_2320_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_732_2321_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_732_2321_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1454_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_732_2321_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_825_2322_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_825_2322_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1453_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_825_2322_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_153_2323_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_153_2323_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1452_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_153_2323_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_160_2324_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_160_2324_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1449__dfc_wire_118, %delay_fixed_32_0_1_160_2324_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_160_2325_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_160_2325_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1448_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_160_2325_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_171_2326_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_171_2326_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1444__dfc_wire_118, %delay_fixed_32_0_1_171_2326_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_681_2327_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_681_2327_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1443_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_681_2327_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_92_2328_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_92_2328_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1441__dfc_wire_118, %delay_fixed_32_0_1_92_2328_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_668_2329_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_668_2329_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1439_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_668_2329_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_666_2330_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_666_2330_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1438_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_666_2330_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_779_2331_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_779_2331_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1437_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_779_2331_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_45_2332_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_45_2332_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1436_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_45_2332_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_163_2333_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_163_2333_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1432__dfc_wire_118, %delay_fixed_32_0_1_163_2333_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_765_2334_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_765_2334_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1431_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_765_2334_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_152_2335_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_152_2335_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1429_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_152_2335_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_708_2336_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_708_2336_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1427_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_708_2336_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_778_2337_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_778_2337_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1426_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_778_2337_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_772_2338_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_772_2338_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1425_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_772_2338_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_13_2339_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_13_2339_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1424__dfc_wire_98, %delay_fixed_32_0_1_13_2339_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_902_2340_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_902_2340_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1421_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_902_2340_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_55_2341_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_55_2341_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1409__dfc_wire_2105, %delay_fixed_1_0_0_55_2341_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1306_2342_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1306_2342_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1409_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1306_2342_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1234_2343_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1234_2343_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1408_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1234_2343_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_52_2344_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_52_2344_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1407__dfc_wire_2103_2110, %delay_fixed_32_0_1_52_2344_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1320_2345_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1320_2345_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1407_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1320_2345_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1268_2346_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1268_2346_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1406_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1268_2346_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_48_2347_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_48_2347_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1403__dfc_wire_118, %delay_fixed_32_0_1_48_2347_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_43_2348_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_43_2348_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1401__dfc_wire_2105, %delay_fixed_1_0_0_43_2348_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1626_2349_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1626_2349_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1401_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1626_2349_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1523_2350_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1523_2350_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1400_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1523_2350_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_45_2351_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_45_2351_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1399__dfc_wire_2103_2110, %delay_fixed_32_0_1_45_2351_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1602_2352_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1602_2352_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1399_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1602_2352_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1557_2353_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1557_2353_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1398_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1557_2353_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_59_2354_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_59_2354_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1395__dfc_wire_72_122, %delay_fixed_32_0_1_59_2354_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_48_2355_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_48_2355_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1393__dfc_wire_2105, %delay_fixed_1_0_0_48_2355_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1604_2356_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1604_2356_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1393_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1604_2356_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1486_2357_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1486_2357_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1392_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1486_2357_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_35_2358_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_35_2358_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1391__dfc_wire_2103_2110, %delay_fixed_32_0_1_35_2358_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1555_2359_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1555_2359_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1391_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1555_2359_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1520_2360_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1520_2360_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1390_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1520_2360_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_18_2361_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_18_2361_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1387__dfc_wire_72_122, %delay_fixed_32_0_1_18_2361_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_71_2362_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_71_2362_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1385__dfc_wire_2105, %delay_fixed_1_0_0_71_2362_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1487_2363_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1487_2363_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1385_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1487_2363_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1360_2364_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1360_2364_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1384_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1360_2364_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_55_2365_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_55_2365_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1383__dfc_wire_2103_2110, %delay_fixed_32_0_1_55_2365_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1449_2366_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1449_2366_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1383_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1449_2366_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1394_2367_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1394_2367_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1382_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1394_2367_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_159_2368_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_159_2368_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1379__dfc_wire_118, %delay_fixed_32_0_1_159_2368_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_114_2369_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_114_2369_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1377__dfc_wire_2105, %delay_fixed_1_0_0_114_2369_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1450_2370_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1450_2370_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1377_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1450_2370_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1326_2371_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1326_2371_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1376_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1326_2371_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_31_2372_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_31_2372_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1375__dfc_wire_2103_2110, %delay_fixed_32_0_1_31_2372_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1391_2373_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1391_2373_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1375_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1391_2373_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1360_2374_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1360_2374_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1374_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1360_2374_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_159_2375_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_159_2375_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1371_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_159_2375_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_64_2376_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_64_2376_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1367__dfc_wire_2105, %delay_fixed_1_0_0_64_2376_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1540_2377_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1540_2377_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1367_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1540_2377_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1429_2378_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1429_2378_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1366_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1429_2378_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_56_2379_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_56_2379_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1365__dfc_wire_2103_2110, %delay_fixed_32_0_1_56_2379_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1519_2380_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1519_2380_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1365_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1519_2380_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1463_2381_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1463_2381_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1364_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1463_2381_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_18_2382_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_18_2382_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1361__dfc_wire_98, %delay_fixed_32_0_1_18_2382_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_101_2383_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_101_2383_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1357__dfc_wire_2105, %delay_fixed_1_0_0_101_2383_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1602_2384_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1602_2384_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1357_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1602_2384_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1462_2385_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1462_2385_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1356_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1462_2385_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_55_2386_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_55_2386_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1355__dfc_wire_2103_2110, %delay_fixed_32_0_1_55_2386_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1551_2387_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1551_2387_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1355_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1551_2387_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1496_2388_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1496_2388_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1354_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1496_2388_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_59_2389_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_59_2389_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1351__dfc_wire_98, %delay_fixed_32_0_1_59_2389_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_101_2390_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_101_2390_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1347__dfc_wire_2105, %delay_fixed_1_0_0_101_2390_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1410_2391_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1410_2391_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1347_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1410_2391_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1227_2392_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1227_2392_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1346_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1227_2392_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_96_2393_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_96_2393_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1345__dfc_wire_2103_2110, %delay_fixed_32_0_1_96_2393_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1357_2394_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1357_2394_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1345_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1357_2394_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1261_2395_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1261_2395_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1344_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1261_2395_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_48_2396_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_48_2396_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1341_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_48_2396_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1293_2397_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1293_2397_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1337_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1293_2397_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1120_2398_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1120_2398_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1336_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1120_2398_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_2399_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_11_2399_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1335__dfc_wire_118, %delay_fixed_32_0_1_11_2399_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1291_2400_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1291_2400_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1333_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1291_2400_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1149_2401_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1149_2401_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1332_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1149_2401_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_2402_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_11_2402_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1331_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_11_2402_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_288_2403_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_288_2403_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1328__dfc_wire_72_122, %delay_fixed_32_0_1_288_2403_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_288_2404_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_288_2404_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1327__dfc_wire_98, %delay_fixed_32_0_1_288_2404_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_169_2405_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_169_2405_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1324__dfc_wire_72_122, %delay_fixed_32_0_1_169_2405_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_169_2406_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_169_2406_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1323__dfc_wire_98, %delay_fixed_32_0_1_169_2406_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_2407_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_39_2407_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1320__dfc_wire_118, %delay_fixed_32_0_1_39_2407_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_2408_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_39_2408_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1319_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_39_2408_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_2409_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_11_2409_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1316__dfc_wire_72_122, %delay_fixed_32_0_1_11_2409_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_2410_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_11_2410_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1315__dfc_wire_98, %delay_fixed_32_0_1_11_2410_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_175_2411_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_175_2411_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1311_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_175_2411_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_839_2412_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_839_2412_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1310_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_839_2412_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_341_2413_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_341_2413_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1308__dfc_wire_118, %delay_fixed_32_0_1_341_2413_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_622_2414_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_622_2414_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1306_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_622_2414_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_768_2415_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_768_2415_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1305_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_768_2415_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_869_2416_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_869_2416_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1304_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_869_2416_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_161_2417_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_161_2417_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1303_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_161_2417_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_12_2418_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_12_2418_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1300__dfc_wire_118, %delay_fixed_32_0_1_12_2418_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_12_2419_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_12_2419_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1299_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_12_2419_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_71_2420_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_71_2420_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1295__dfc_wire_118, %delay_fixed_32_0_1_71_2420_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_719_2421_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_719_2421_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1294_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_719_2421_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_130_2422_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_130_2422_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1292__dfc_wire_118, %delay_fixed_32_0_1_130_2422_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_670_2423_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_670_2423_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1290_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_670_2423_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_678_2424_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_678_2424_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1289_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_678_2424_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_781_2425_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_781_2425_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1288_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_781_2425_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_9_2426_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_9_2426_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1287_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_9_2426_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_36_2427_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_36_2427_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1283__dfc_wire_118, %delay_fixed_32_0_1_36_2427_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_776_2428_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_776_2428_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1282_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_776_2428_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_80_2429_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_80_2429_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1280_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_80_2429_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_729_2430_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_729_2430_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1278_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_729_2430_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_711_2431_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_711_2431_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1277_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_711_2431_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_744_2432_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_744_2432_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1276_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_744_2432_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_3_2433_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_3_2433_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1275__dfc_wire_98, %delay_fixed_32_0_1_3_2433_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_835_2434_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_835_2434_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1272_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_835_2434_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_13_2435_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_13_2435_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1260__dfc_wire_2105, %delay_fixed_1_0_0_13_2435_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1775_2436_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1775_2436_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1260_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1775_2436_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1727_2437_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1727_2437_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1259_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1727_2437_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_27_2438_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_27_2438_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1258__dfc_wire_2103_2110, %delay_fixed_32_0_1_27_2438_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1788_2439_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1788_2439_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1258_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1788_2439_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1761_2440_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1761_2440_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1257_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1761_2440_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_102_2441_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_102_2441_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1254__dfc_wire_72_122, %delay_fixed_32_0_1_102_2441_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_75_2442_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_75_2442_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1252__dfc_wire_2105, %delay_fixed_1_0_0_75_2442_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_2017_2443_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2017_2443_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1252_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_2017_2443_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1881_2444_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1881_2444_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1251_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1881_2444_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_57_2445_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_57_2445_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1250__dfc_wire_2103_2110, %delay_fixed_32_0_1_57_2445_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1972_2446_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1972_2446_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1250_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1972_2446_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1915_2447_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1915_2447_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1249_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1915_2447_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_295_2448_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_295_2448_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1246__dfc_wire_72_122, %delay_fixed_32_0_1_295_2448_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_20_2449_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_20_2449_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1244__dfc_wire_2105, %delay_fixed_1_0_0_20_2449_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1941_2450_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1941_2450_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1244_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1941_2450_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1846_2451_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1846_2451_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1243_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1846_2451_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_50_2452_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_50_2452_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1242__dfc_wire_2103_2110, %delay_fixed_32_0_1_50_2452_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1930_2453_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1930_2453_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1242_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1930_2453_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1880_2454_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1880_2454_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1241_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1880_2454_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_356_2455_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_356_2455_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1238__dfc_wire_72_122, %delay_fixed_32_0_1_356_2455_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_7_2456_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_7_2456_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1236__dfc_wire_2105, %delay_fixed_1_0_0_7_2456_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1774_2457_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1774_2457_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1236_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1774_2457_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1688_2458_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1688_2458_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1235_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1688_2458_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_2459_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_39_2459_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1234__dfc_wire_2103_2110, %delay_fixed_32_0_1_39_2459_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1761_2460_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1761_2460_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1234_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1761_2460_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1722_2461_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1722_2461_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1233_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1722_2461_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_103_2462_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_103_2462_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1230__dfc_wire_118, %delay_fixed_32_0_1_103_2462_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_76_2463_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_76_2463_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1228__dfc_wire_2105, %delay_fixed_1_0_0_76_2463_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1759_2464_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1759_2464_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1228_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1759_2464_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1602_2465_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1602_2465_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1227_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1602_2465_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_85_2466_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_85_2466_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1226__dfc_wire_2103_2110, %delay_fixed_32_0_1_85_2466_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1721_2467_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1721_2467_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1226_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1721_2467_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1636_2468_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1636_2468_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1225_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1636_2468_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_103_2469_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_103_2469_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1222_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_103_2469_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_80_2470_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_80_2470_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1218__dfc_wire_2105, %delay_fixed_1_0_0_80_2470_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1918_2471_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1918_2471_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1218_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1918_2471_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1791_2472_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1791_2472_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1217_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1791_2472_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_44_2473_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_44_2473_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1216__dfc_wire_2103_2110, %delay_fixed_32_0_1_44_2473_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1869_2474_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1869_2474_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1216_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1869_2474_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1825_2475_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1825_2475_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1215_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1825_2475_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_356_2476_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_356_2476_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1212__dfc_wire_98, %delay_fixed_32_0_1_356_2476_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_81_2477_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_81_2477_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1208__dfc_wire_2105, %delay_fixed_1_0_0_81_2477_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1876_2478_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1876_2478_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1208_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1876_2478_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1792_2479_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1792_2479_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1207_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1792_2479_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_2480_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1_2480_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1206__dfc_wire_2103_2110, %delay_fixed_32_0_1_1_2480_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1827_2481_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1827_2481_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1206_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1827_2481_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1826_2482_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1826_2482_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1205_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1826_2482_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_295_2483_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_295_2483_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1202__dfc_wire_98, %delay_fixed_32_0_1_295_2483_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_13_2484_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_13_2484_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1198__dfc_wire_2105, %delay_fixed_1_0_0_13_2484_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1798_2485_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1798_2485_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1198_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1798_2485_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1692_2486_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1692_2486_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1197_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1692_2486_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_92_2487_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_92_2487_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1196__dfc_wire_2103_2110, %delay_fixed_32_0_1_92_2487_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1818_2488_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1818_2488_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1196_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1818_2488_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1726_2489_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1726_2489_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1195_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1726_2489_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_102_2490_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_102_2490_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1192__dfc_wire_98, %delay_fixed_32_0_1_102_2490_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1679_2491_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1679_2491_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1188_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1679_2491_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1556_2492_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1556_2492_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1187_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1556_2492_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_111_2493_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_111_2493_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1186__dfc_wire_118, %delay_fixed_32_0_1_111_2493_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1687_2494_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1687_2494_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1184_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1687_2494_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1578_2495_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1578_2495_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1183_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1578_2495_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_111_2496_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_111_2496_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1182_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_111_2496_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_172_2497_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_172_2497_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1179__dfc_wire_72_122, %delay_fixed_32_0_1_172_2497_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_172_2498_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_172_2498_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1178__dfc_wire_98, %delay_fixed_32_0_1_172_2498_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_270_2499_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_270_2499_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1175__dfc_wire_72_122, %delay_fixed_32_0_1_270_2499_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_270_2500_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_270_2500_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1174__dfc_wire_98, %delay_fixed_32_0_1_270_2500_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_25_2501_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_25_2501_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1171__dfc_wire_72_122, %delay_fixed_32_0_1_25_2501_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_25_2502_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_25_2502_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1170__dfc_wire_98, %delay_fixed_32_0_1_25_2502_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_2503_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1_2503_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1167__dfc_wire_118, %delay_fixed_32_0_1_1_2503_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_2504_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1_2504_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1166_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1_2504_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_167_2505_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_167_2505_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1162_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_167_2505_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1043_2506_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1043_2506_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1161_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1043_2506_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_123_2507_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_123_2507_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1159__dfc_wire_118, %delay_fixed_32_0_1_123_2507_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_994_2508_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_994_2508_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1157_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_994_2508_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_986_2509_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_986_2509_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1156_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_986_2509_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1062_2510_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1062_2510_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1155_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1062_2510_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_7_2511_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_7_2511_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1154__dfc_wire_98, %delay_fixed_32_0_1_7_2511_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_122_2512_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_122_2512_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1151__dfc_wire_118, %delay_fixed_32_0_1_122_2512_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_920_2513_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_920_2513_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1141_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_920_2513_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1009_2514_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1009_2514_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1140_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1009_2514_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1032_2515_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1032_2515_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1139_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1032_2515_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_73_2516_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_73_2516_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1138_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_73_2516_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_138_2517_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_138_2517_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1134__dfc_wire_118, %delay_fixed_32_0_1_138_2517_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_980_2518_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_980_2518_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1133_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_980_2518_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_295_2519_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_295_2519_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1131_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_295_2519_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_781_2520_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_781_2520_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1129_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_781_2520_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_983_2521_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_983_2521_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1128_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_983_2521_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1014_2522_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1014_2522_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1127_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1014_2522_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_155_2523_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_155_2523_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1126__dfc_wire_98, %delay_fixed_32_0_1_155_2523_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_915_2524_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_915_2524_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1123_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_915_2524_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_95_2525_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_95_2525_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1111__dfc_wire_2105, %delay_fixed_1_0_0_95_2525_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1777_2526_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1777_2526_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1111_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1777_2526_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1644_2527_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1644_2527_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1110_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1644_2527_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_2528_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_39_2528_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1109__dfc_wire_2103_2110, %delay_fixed_32_0_1_39_2528_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1717_2529_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1717_2529_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1109_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1717_2529_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1678_2530_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1678_2530_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1108_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1678_2530_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_59_2531_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_59_2531_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1105__dfc_wire_72_122, %delay_fixed_32_0_1_59_2531_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_9_2532_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_9_2532_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1103__dfc_wire_2105, %delay_fixed_1_0_0_9_2532_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_2086_2533_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2086_2533_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1103_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_2086_2533_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2044_2534_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2044_2534_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1102_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_2044_2534_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_7_2535_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_7_2535_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1101__dfc_wire_2103_2110, %delay_fixed_32_0_1_7_2535_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2085_2536_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2085_2536_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1101_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_2085_2536_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2078_2537_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2078_2537_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1100_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_2078_2537_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_478_2538_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_478_2538_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1097__dfc_wire_72_122, %delay_fixed_32_0_1_478_2538_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2139_2539_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2139_2539_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1058_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_2139_2539_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_89_2540_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_89_2540_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1057__dfc_wire_2103_2110, %delay_fixed_32_0_1_89_2540_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2262_2541_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2262_2541_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1057_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_2262_2541_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2173_2542_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2173_2542_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1056_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_2173_2542_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_478_2543_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_478_2543_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1053__dfc_wire_98, %delay_fixed_32_0_1_478_2543_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_75_2544_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_75_2544_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1049__dfc_wire_2105, %delay_fixed_1_0_0_75_2544_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1807_2545_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1807_2545_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1049_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1807_2545_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1713_2546_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1713_2546_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1048_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1713_2546_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_2547_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_39_2547_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1047__dfc_wire_2103_2110, %delay_fixed_32_0_1_39_2547_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1786_2548_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1786_2548_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1047_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1786_2548_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1747_2549_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1747_2549_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1046_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1747_2549_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_59_2550_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_59_2550_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1043__dfc_wire_98, %delay_fixed_32_0_1_59_2550_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1811_2551_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1811_2551_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1039_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1811_2551_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1732_2552_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1732_2552_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1038_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1732_2552_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_80_2553_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_80_2553_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1037__dfc_wire_118, %delay_fixed_32_0_1_80_2553_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1838_2554_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1838_2554_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1035_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1838_2554_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1728_2555_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1728_2555_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1034_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1728_2555_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_80_2556_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_80_2556_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1033_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_80_2556_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_226_2557_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_226_2557_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1030__dfc_wire_72_122, %delay_fixed_32_0_1_226_2557_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_226_2558_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_226_2558_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1029__dfc_wire_98, %delay_fixed_32_0_1_226_2558_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_256_2559_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_256_2559_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1026__dfc_wire_72_122, %delay_fixed_32_0_1_256_2559_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_256_2560_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_256_2560_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1025__dfc_wire_98, %delay_fixed_32_0_1_256_2560_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_23_2561_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_23_2561_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1961__dfc_wire_2103_2110, %delay_fixed_32_0_1_23_2561_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1715_2562_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1715_2562_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1961_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1715_2562_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_24_2563_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_24_2563_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1975__dfc_wire_118, %delay_fixed_32_0_1_24_2563_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1147_2564_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1147_2564_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL978_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1147_2564_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_842_2565_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_842_2565_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD840_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_842_2565_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_283_2566_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_283_2566_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD977_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_283_2566_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_913_2567_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_913_2567_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL839_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_913_2567_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_6_2568_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_6_2568_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1973__dfc_wire_2103_2110, %delay_fixed_32_0_1_6_2568_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1424_2569_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1424_2569_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1973_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1424_2569_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_28_2570_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_28_2570_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD838__dfc_wire_98, %delay_fixed_32_0_1_28_2570_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1385_2571_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1385_2571_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1972_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1385_2571_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_15_2572_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_15_2572_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1971__dfc_wire_2103_2110, %delay_fixed_32_0_1_15_2572_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1434_2573_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1434_2573_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1971_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1434_2573_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1021_2574_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1021_2574_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD974_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1021_2574_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1419_2575_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1419_2575_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1970_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1419_2575_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_125_2576_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_125_2576_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB834__dfc_wire_118, %delay_fixed_32_0_1_125_2576_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_692_2577_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_692_2577_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL833_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_692_2577_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_24_2578_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_24_2578_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1967_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_24_2578_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_60_2579_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_60_2579_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD831_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_60_2579_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_689_2580_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_689_2580_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL829_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_689_2580_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_19_2581_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_19_2581_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1963__dfc_wire_2103_2110, %delay_fixed_32_0_1_19_2581_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1741_2582_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1741_2582_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1963_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1741_2582_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_706_2583_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_706_2583_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD828_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_706_2583_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1658_2584_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1658_2584_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1962_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1658_2584_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1692_2585_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1692_2585_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1960_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1692_2585_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_744_2586_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_744_2586_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL826_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_744_2586_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_13_2587_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_13_2587_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX962__dfc_wire_2103_2110, %delay_fixed_32_0_1_13_2587_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1666_2588_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1666_2588_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX962_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1666_2588_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_41_2589_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_41_2589_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD825_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_41_2589_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1570_2590_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1570_2590_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT961_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1570_2590_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_346_2591_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_346_2591_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1957__dfc_wire_98, %delay_fixed_32_0_1_346_2591_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_47_2592_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_47_2592_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX960__dfc_wire_2103_2110, %delay_fixed_32_0_1_47_2592_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1651_2593_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1651_2593_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX960_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1651_2593_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1604_2594_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1604_2594_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT959_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1604_2594_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_825_2595_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_825_2595_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD822_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_825_2595_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_62_2596_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_62_2596_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1953__dfc_wire_2103_2110, %delay_fixed_32_0_1_62_2596_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1702_2597_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1702_2597_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1953_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1702_2597_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_190_2598_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_190_2598_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB956__dfc_wire_72_122, %delay_fixed_32_0_1_190_2598_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1609_2599_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1609_2599_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1952_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1609_2599_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_29_2600_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_29_2600_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1951__dfc_wire_2103_2110, %delay_fixed_32_0_1_29_2600_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1672_2601_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1672_2601_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1951_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1672_2601_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_53_2602_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_53_2602_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX954__dfc_wire_2105, %delay_fixed_1_0_0_53_2602_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1963_2603_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1963_2603_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX954_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1963_2603_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1643_2604_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1643_2604_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1950_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1643_2604_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1881_2605_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1881_2605_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT953_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1881_2605_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_41_2606_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_41_2606_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX952__dfc_wire_2103_2110, %delay_fixed_32_0_1_41_2606_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1956_2607_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1956_2607_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX952_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1956_2607_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1915_2608_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1915_2608_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT951_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1915_2608_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_342_2609_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_342_2609_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1947__dfc_wire_98, %delay_fixed_32_0_1_342_2609_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_460_2610_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_460_2610_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB948__dfc_wire_72_122, %delay_fixed_32_0_1_460_2610_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_52_2611_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_52_2611_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1943__dfc_wire_2105, %delay_fixed_1_0_0_52_2611_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1575_2612_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1575_2612_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1943_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1575_2612_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_33_2613_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_33_2613_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX946__dfc_wire_2103_2110, %delay_fixed_32_0_1_33_2613_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1758_2614_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1758_2614_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX946_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1758_2614_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1454_2615_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1454_2615_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1942_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1454_2615_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1702_2616_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1702_2616_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT945_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1702_2616_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_85_2617_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_85_2617_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB808__dfc_wire_72_122, %delay_fixed_32_0_1_85_2617_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_40_2618_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_40_2618_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1941__dfc_wire_2103_2110, %delay_fixed_32_0_1_40_2618_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1528_2619_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1528_2619_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1941_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1528_2619_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_22_2620_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_22_2620_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX944__dfc_wire_2103_2110, %delay_fixed_32_0_1_22_2620_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1758_2621_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1758_2621_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX944_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1758_2621_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1488_2622_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1488_2622_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1940_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1488_2622_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1736_2623_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1736_2623_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT943_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1736_2623_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_149_2624_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_149_2624_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB805__dfc_wire_72_122, %delay_fixed_32_0_1_149_2624_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_2625_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_39_2625_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1937_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_39_2625_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_342_2626_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_342_2626_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB940__dfc_wire_72_122, %delay_fixed_32_0_1_342_2626_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_151_2627_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_151_2627_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB802__dfc_wire_72_122, %delay_fixed_32_0_1_151_2627_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_2628_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_11_2628_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX938__dfc_wire_2103_2110, %delay_fixed_32_0_1_11_2628_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1575_2629_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1575_2629_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX938_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1575_2629_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1511_2630_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1511_2630_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT937_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1511_2630_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1379_2631_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1379_2631_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1933_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1379_2631_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_22_2632_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_22_2632_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB799__dfc_wire_118, %delay_fixed_32_0_1_22_2632_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1277_2633_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1277_2633_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1932_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1277_2633_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_24_2634_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_24_2634_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1931__dfc_wire_118, %delay_fixed_32_0_1_24_2634_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_22_2635_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_22_2635_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD796_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_22_2635_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1362_2636_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1362_2636_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1929_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1362_2636_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1238_2637_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1238_2637_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1928_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1238_2637_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_24_2638_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_24_2638_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1927_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_24_2638_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_151_2639_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_151_2639_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD791__dfc_wire_98, %delay_fixed_32_0_1_151_2639_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_121_2640_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_121_2640_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1924__dfc_wire_72_122, %delay_fixed_32_0_1_121_2640_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_121_2641_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_121_2641_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1923__dfc_wire_98, %delay_fixed_32_0_1_121_2641_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_235_2642_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_235_2642_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1920__dfc_wire_72_122, %delay_fixed_32_0_1_235_2642_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_149_2643_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_149_2643_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD786__dfc_wire_98, %delay_fixed_32_0_1_149_2643_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_235_2644_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_235_2644_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1919__dfc_wire_98, %delay_fixed_32_0_1_235_2644_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_75_2645_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_75_2645_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1916__dfc_wire_72_122, %delay_fixed_32_0_1_75_2645_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_75_2646_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_75_2646_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1915__dfc_wire_98, %delay_fixed_32_0_1_75_2646_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_26_2647_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_26_2647_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX936__dfc_wire_2103_2110, %delay_fixed_32_0_1_26_2647_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1571_2648_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1571_2648_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX936_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1571_2648_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_85_2649_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_85_2649_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD781__dfc_wire_98, %delay_fixed_32_0_1_85_2649_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1545_2650_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1545_2650_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT935_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1545_2650_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_3_2651_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_3_2651_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1912__dfc_wire_72_122, %delay_fixed_32_0_1_3_2651_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_3_2652_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_3_2652_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1911__dfc_wire_98, %delay_fixed_32_0_1_3_2652_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_127_2653_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_127_2653_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB932__dfc_wire_72_122, %delay_fixed_32_0_1_127_2653_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_622_2654_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_622_2654_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD777_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_622_2654_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_473_2655_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_473_2655_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL776_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_473_2655_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_108_2656_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_108_2656_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX930__dfc_wire_2105, %delay_fixed_1_0_0_108_2656_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1550_2657_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1550_2657_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX930_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1550_2657_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_12_2658_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_12_2658_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB775__dfc_wire_72_122, %delay_fixed_32_0_1_12_2658_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1399_2659_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1399_2659_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT929_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1399_2659_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_174_2660_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_174_2660_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1907_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_174_2660_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_96_2661_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_96_2661_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX928__dfc_wire_2103_2110, %delay_fixed_32_0_1_96_2661_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1529_2662_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1529_2662_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX928_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1529_2662_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_552_2663_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_552_2663_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD773_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_552_2663_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_732_2664_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_732_2664_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1906_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_732_2664_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1433_2665_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1433_2665_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT927_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1433_2665_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_472_2666_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_472_2666_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL772_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_472_2666_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_12_2667_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_12_2667_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD771__dfc_wire_98, %delay_fixed_32_0_1_12_2667_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_195_2668_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_195_2668_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1904__dfc_wire_118, %delay_fixed_32_0_1_195_2668_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_127_2669_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_127_2669_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD924__dfc_wire_98, %delay_fixed_32_0_1_127_2669_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_673_2670_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_673_2670_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1902_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_673_2670_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_50_2671_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_50_2671_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB768__dfc_wire_72_122, %delay_fixed_32_0_1_50_2671_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_658_2672_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_658_2672_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1901_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_658_2672_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_50_2673_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_50_2673_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD767__dfc_wire_98, %delay_fixed_32_0_1_50_2673_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_769_2674_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_769_2674_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1900_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_769_2674_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_3_2675_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_3_2675_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1899_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_3_2675_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_27_2676_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_27_2676_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX920__dfc_wire_2105, %delay_fixed_1_0_0_27_2676_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1781_2677_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1781_2677_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX920_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1781_2677_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1716_2678_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1716_2678_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT919_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1716_2678_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_55_2679_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_55_2679_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB764__dfc_wire_72_122, %delay_fixed_32_0_1_55_2679_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_19_2680_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_19_2680_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX918__dfc_wire_2103_2110, %delay_fixed_32_0_1_19_2680_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1769_2681_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1769_2681_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX918_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1769_2681_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_55_2682_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_55_2682_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD763__dfc_wire_98, %delay_fixed_32_0_1_55_2682_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_29_2683_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_29_2683_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1896__dfc_wire_72_122, %delay_fixed_32_0_1_29_2683_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1750_2684_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1750_2684_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT917_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1750_2684_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_29_2685_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_29_2685_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1895__dfc_wire_98, %delay_fixed_32_0_1_29_2685_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_2686_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1_2686_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB760__dfc_wire_72_122, %delay_fixed_32_0_1_1_2686_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_342_2687_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_342_2687_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD914__dfc_wire_98, %delay_fixed_32_0_1_342_2687_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_2688_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1_2688_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD759__dfc_wire_98, %delay_fixed_32_0_1_1_2688_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_313_2689_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_313_2689_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1891__dfc_wire_118, %delay_fixed_32_0_1_313_2689_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_652_2690_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_652_2690_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1890_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_652_2690_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_135_2691_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_135_2691_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB756__dfc_wire_118, %delay_fixed_32_0_1_135_2691_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_36_2692_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_36_2692_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX910__dfc_wire_2105, %delay_fixed_1_0_0_36_2692_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1824_2693_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1824_2693_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX910_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1824_2693_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_135_2694_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_135_2694_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD755_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_135_2694_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_176_2695_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_176_2695_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1888__dfc_wire_118, %delay_fixed_32_0_1_176_2695_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1726_2696_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1726_2696_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT909_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1726_2696_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_27_2697_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_27_2697_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX908__dfc_wire_2103_2110, %delay_fixed_32_0_1_27_2697_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1787_2698_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1787_2698_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX908_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1787_2698_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_725_2699_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_725_2699_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1886_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_725_2699_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1760_2700_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1760_2700_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT907_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1760_2700_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_198_2701_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_198_2701_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD752_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_198_2701_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_742_2702_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_742_2702_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1885_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_742_2702_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_74_2703_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_74_2703_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL751_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_74_2703_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_808_2704_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_808_2704_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1884_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_808_2704_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_141_2705_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_141_2705_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB750__dfc_wire_118, %delay_fixed_32_0_1_141_2705_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_131_2706_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_131_2706_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1883_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_131_2706_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_460_2707_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_460_2707_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD904__dfc_wire_98, %delay_fixed_32_0_1_460_2707_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_98_2708_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_98_2708_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL748_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_98_2708_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_155_2709_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_155_2709_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL747_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_155_2709_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_80_2710_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_80_2710_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD746__dfc_wire_98, %delay_fixed_32_0_1_80_2710_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_119_2711_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_119_2711_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1879__dfc_wire_118, %delay_fixed_32_0_1_119_2711_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_53_2712_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_53_2712_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX900__dfc_wire_2103_2110, %delay_fixed_32_0_1_53_2712_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1623_2713_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1623_2713_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX900_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1623_2713_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_779_2714_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_779_2714_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1878_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_779_2714_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1526_2715_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1526_2715_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT899_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1526_2715_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_3_2716_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_3_2716_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB743__dfc_wire_118, %delay_fixed_32_0_1_3_2716_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_243_2717_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_243_2717_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1876_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_243_2717_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_40_2718_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_40_2718_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX897__dfc_wire_2103_2110, %delay_fixed_32_0_1_40_2718_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1600_2719_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1600_2719_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX897_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1600_2719_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_3_2720_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_3_2720_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD742_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_3_2720_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1560_2721_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1560_2721_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT896_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1560_2721_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_647_2722_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_647_2722_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1874_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_647_2722_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_805_2723_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_805_2723_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1873_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_805_2723_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_17_2724_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_17_2724_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB739__dfc_wire_118, %delay_fixed_32_0_1_17_2724_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_813_2725_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_813_2725_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1872_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_813_2725_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_119_2726_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_119_2726_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL738_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_119_2726_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_88_2727_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_88_2727_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1871__dfc_wire_98, %delay_fixed_32_0_1_88_2727_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_131_2728_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_131_2728_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB737__dfc_wire_118, %delay_fixed_32_0_1_131_2728_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_21_2729_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_21_2729_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL735__dfc_wire_104, %delay_fixed_32_0_1_21_2729_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_765_2730_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_765_2730_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1868_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_765_2730_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_124_2731_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_124_2731_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL734_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_124_2731_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_82_2732_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_82_2732_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD733__dfc_wire_98, %delay_fixed_32_0_1_82_2732_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_122_2733_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_122_2733_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB730__dfc_wire_118, %delay_fixed_32_0_1_122_2733_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_53_2734_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_53_2734_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL729_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_53_2734_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_88_2735_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_88_2735_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD728_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_88_2735_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_4_2736_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_4_2736_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL726__dfc_wire_104, %delay_fixed_32_0_1_4_2736_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_75_2737_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_75_2737_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL725_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_75_2737_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_13_2738_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_13_2738_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD724__dfc_wire_98, %delay_fixed_32_0_1_13_2738_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_32_2739_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_32_2739_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1856__dfc_wire_2105, %delay_fixed_1_0_0_32_2739_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1597_2740_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1597_2740_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1856_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1597_2740_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1549_2741_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1549_2741_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1855_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1549_2741_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_134_2742_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_134_2742_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD721_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_134_2742_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_41_2743_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_41_2743_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1854__dfc_wire_2103_2110, %delay_fixed_32_0_1_41_2743_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1624_2744_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1624_2744_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1854_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1624_2744_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1583_2745_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1583_2745_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1853_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1583_2745_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_158_2746_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_158_2746_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1850__dfc_wire_72_122, %delay_fixed_32_0_1_158_2746_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_8_2747_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_8_2747_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1848__dfc_wire_2105, %delay_fixed_1_0_0_8_2747_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1899_2748_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1899_2748_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1848_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1899_2748_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1813_2749_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1813_2749_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1847_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1813_2749_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_35_2750_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_35_2750_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1846__dfc_wire_2103_2110, %delay_fixed_32_0_1_35_2750_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1882_2751_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1882_2751_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1846_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1882_2751_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1847_2752_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1847_2752_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1845_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1847_2752_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_440_2753_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_440_2753_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1842__dfc_wire_72_122, %delay_fixed_32_0_1_440_2753_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_90_2754_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_90_2754_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB708__dfc_wire_118, %delay_fixed_32_0_1_90_2754_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_60_2755_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_60_2755_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1840__dfc_wire_2105, %delay_fixed_1_0_0_60_2755_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1980_2756_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1980_2756_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1840_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1980_2756_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1902_2757_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1902_2757_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1839_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1902_2757_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_65_2758_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_65_2758_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB705__dfc_wire_72_122, %delay_fixed_32_0_1_65_2758_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_32_2759_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_32_2759_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1838__dfc_wire_2103_2110, %delay_fixed_32_0_1_32_2759_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1968_2760_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1968_2760_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1838_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1968_2760_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1936_2761_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1936_2761_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1837_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1936_2761_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_249_2762_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_249_2762_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB702__dfc_wire_72_122, %delay_fixed_32_0_1_249_2762_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_445_2763_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_445_2763_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1834__dfc_wire_72_122, %delay_fixed_32_0_1_445_2763_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_108_2764_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_108_2764_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB699__dfc_wire_118, %delay_fixed_32_0_1_108_2764_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_97_2765_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_97_2765_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1832__dfc_wire_2105, %delay_fixed_1_0_0_97_2765_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1806_2766_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1806_2766_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1832_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1806_2766_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1693_2767_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1693_2767_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1831_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1693_2767_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_54_2768_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_54_2768_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1830__dfc_wire_2103_2110, %delay_fixed_32_0_1_54_2768_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1781_2769_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1781_2769_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1830_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1781_2769_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_108_2770_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_108_2770_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD696_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_108_2770_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1727_2771_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1727_2771_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1829_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1727_2771_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_207_2772_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_207_2772_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1826__dfc_wire_72_122, %delay_fixed_32_0_1_207_2772_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_249_2773_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_249_2773_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD691__dfc_wire_98, %delay_fixed_32_0_1_249_2773_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_79_2774_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_79_2774_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1824__dfc_wire_2105, %delay_fixed_1_0_0_79_2774_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1808_2775_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1808_2775_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1824_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1808_2775_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1659_2776_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1659_2776_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1823_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1659_2776_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_65_2777_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_65_2777_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1822__dfc_wire_2103_2110, %delay_fixed_32_0_1_65_2777_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1758_2778_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1758_2778_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1822_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1758_2778_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1693_2779_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1693_2779_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1821_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1693_2779_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_65_2780_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_65_2780_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD686__dfc_wire_98, %delay_fixed_32_0_1_65_2780_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_207_2781_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_207_2781_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1818__dfc_wire_98, %delay_fixed_32_0_1_207_2781_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_90_2782_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_90_2782_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD681_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_90_2782_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_18_2783_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_18_2783_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1814__dfc_wire_2105, %delay_fixed_1_0_0_18_2783_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1912_2784_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1912_2784_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1814_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1912_2784_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1826_2785_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1826_2785_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1813_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1826_2785_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_58_2786_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_58_2786_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1812__dfc_wire_2103_2110, %delay_fixed_32_0_1_58_2786_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1918_2787_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1918_2787_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1812_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1918_2787_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1860_2788_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1860_2788_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1811_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1860_2788_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_537_2789_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_537_2789_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD677_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_537_2789_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_442_2790_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_442_2790_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL676_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_442_2790_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_98_2791_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_98_2791_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB675__dfc_wire_118, %delay_fixed_32_0_1_98_2791_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_445_2792_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_445_2792_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1808__dfc_wire_98, %delay_fixed_32_0_1_445_2792_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_584_2793_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_584_2793_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD673_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_584_2793_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_417_2794_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_417_2794_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL672_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_417_2794_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_98_2795_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_98_2795_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD671_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_98_2795_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_19_2796_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_19_2796_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1804__dfc_wire_2103_2110, %delay_fixed_32_0_1_19_2796_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1956_2797_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1956_2797_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1804_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1956_2797_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1874_2798_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1874_2798_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1803_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1874_2798_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_51_2799_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_51_2799_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1802__dfc_wire_2103_2110, %delay_fixed_32_0_1_51_2799_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1959_2800_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1959_2800_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1802_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1959_2800_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_177_2801_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_177_2801_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB668__dfc_wire_72_122, %delay_fixed_32_0_1_177_2801_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1908_2802_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1908_2802_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1801_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1908_2802_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_177_2803_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_177_2803_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD667__dfc_wire_98, %delay_fixed_32_0_1_177_2803_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_440_2804_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_440_2804_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1798__dfc_wire_98, %delay_fixed_32_0_1_440_2804_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_258_2805_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_258_2805_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB664__dfc_wire_72_122, %delay_fixed_32_0_1_258_2805_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_258_2806_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_258_2806_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD663__dfc_wire_98, %delay_fixed_32_0_1_258_2806_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_53_2807_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_53_2807_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1794__dfc_wire_2105, %delay_fixed_1_0_0_53_2807_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1657_2808_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1657_2808_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1794_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1657_2808_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_7_2809_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_7_2809_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB660__dfc_wire_118, %delay_fixed_32_0_1_7_2809_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1542_2810_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1542_2810_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1793_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1542_2810_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_7_2811_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_7_2811_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD659_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_7_2811_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_57_2812_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_57_2812_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1792__dfc_wire_2103_2110, %delay_fixed_32_0_1_57_2812_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1633_2813_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1633_2813_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1792_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1633_2813_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1576_2814_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1576_2814_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1791_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1576_2814_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_30_2815_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_30_2815_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB656__dfc_wire_72_122, %delay_fixed_32_0_1_30_2815_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_30_2816_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_30_2816_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD655__dfc_wire_98, %delay_fixed_32_0_1_30_2816_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_158_2817_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_158_2817_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1788__dfc_wire_98, %delay_fixed_32_0_1_158_2817_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_132_2818_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_132_2818_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD652_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_132_2818_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_186_2819_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_186_2819_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL651_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_186_2819_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1685_2820_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1685_2820_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1784_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1685_2820_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_247_2821_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_247_2821_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB650__dfc_wire_118, %delay_fixed_32_0_1_247_2821_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1568_2822_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1568_2822_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1783_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1568_2822_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_59_2823_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_59_2823_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1782__dfc_wire_118, %delay_fixed_32_0_1_59_2823_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_2824_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1_2824_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL648_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1_2824_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_229_2825_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_229_2825_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL647_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_229_2825_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1646_2826_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1646_2826_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1780_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1646_2826_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_129_2827_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_129_2827_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD646_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_129_2827_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1500_2828_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1500_2828_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1779_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1500_2828_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_59_2829_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_59_2829_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1778_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_59_2829_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2_2830_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2_2830_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB643__dfc_wire_118, %delay_fixed_32_0_1_2_2830_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2_2831_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2_2831_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD642_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_2_2831_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_76_2832_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_76_2832_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1775__dfc_wire_72_122, %delay_fixed_32_0_1_76_2832_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_76_2833_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_76_2833_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1774__dfc_wire_98, %delay_fixed_32_0_1_76_2833_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_2834_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_11_2834_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB639__dfc_wire_72_122, %delay_fixed_32_0_1_11_2834_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_127_2835_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_127_2835_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL638_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_127_2835_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_70_2836_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_70_2836_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1771__dfc_wire_72_122, %delay_fixed_32_0_1_70_2836_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_61_2837_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_61_2837_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB637__dfc_wire_118, %delay_fixed_32_0_1_61_2837_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_70_2838_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_70_2838_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1770__dfc_wire_98, %delay_fixed_32_0_1_70_2838_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_40_2839_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_40_2839_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL635_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_40_2839_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_164_2840_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_164_2840_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL634_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_164_2840_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_7_2841_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_7_2841_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1767__dfc_wire_72_122, %delay_fixed_32_0_1_7_2841_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_29_2842_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_29_2842_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD633__dfc_wire_98, %delay_fixed_32_0_1_29_2842_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_7_2843_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_7_2843_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1766__dfc_wire_98, %delay_fixed_32_0_1_7_2843_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_30_2844_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_30_2844_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB630__dfc_wire_118, %delay_fixed_32_0_1_30_2844_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_38_2845_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_38_2845_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1763__dfc_wire_118, %delay_fixed_32_0_1_38_2845_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_146_2846_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_146_2846_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL629_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_146_2846_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_38_2847_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_38_2847_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1762_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_38_2847_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_24_2848_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_24_2848_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD628_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_24_2848_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_175_2849_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_175_2849_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL626_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_175_2849_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_202_2850_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_202_2850_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL625_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_202_2850_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_130_2851_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_130_2851_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1758_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_130_2851_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_73_2852_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_73_2852_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD624_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_73_2852_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_113_2853_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_113_2853_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD621_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_113_2853_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_35_2854_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_35_2854_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB608__dfc_wire_72_122, %delay_fixed_32_0_1_35_2854_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_134_2855_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_134_2855_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB605__dfc_wire_72_122, %delay_fixed_32_0_1_134_2855_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_198_2856_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_198_2856_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB602__dfc_wire_72_122, %delay_fixed_32_0_1_198_2856_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_73_2857_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_73_2857_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB599__dfc_wire_118, %delay_fixed_32_0_1_73_2857_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_73_2858_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_73_2858_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD596_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_73_2858_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_198_2859_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_198_2859_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD591__dfc_wire_98, %delay_fixed_32_0_1_198_2859_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_134_2860_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_134_2860_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD586__dfc_wire_98, %delay_fixed_32_0_1_134_2860_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_35_2861_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_35_2861_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD581__dfc_wire_98, %delay_fixed_32_0_1_35_2861_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_670_2862_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_670_2862_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD577_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_670_2862_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_516_2863_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_516_2863_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL576_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_516_2863_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_94_2864_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_94_2864_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB575__dfc_wire_72_122, %delay_fixed_32_0_1_94_2864_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_610_2865_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_610_2865_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD573_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_610_2865_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_497_2866_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_497_2866_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL572_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_497_2866_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_94_2867_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_94_2867_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD571__dfc_wire_98, %delay_fixed_32_0_1_94_2867_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_174_2868_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_174_2868_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB568__dfc_wire_72_122, %delay_fixed_32_0_1_174_2868_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_174_2869_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_174_2869_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD567__dfc_wire_98, %delay_fixed_32_0_1_174_2869_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_118_2870_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_118_2870_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB564__dfc_wire_72_122, %delay_fixed_32_0_1_118_2870_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_118_2871_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_118_2871_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD563__dfc_wire_98, %delay_fixed_32_0_1_118_2871_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_57_2872_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_57_2872_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB560__dfc_wire_118, %delay_fixed_32_0_1_57_2872_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_57_2873_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_57_2873_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD559_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_57_2873_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_2874_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1_2874_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB556__dfc_wire_72_122, %delay_fixed_32_0_1_1_2874_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_2875_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1_2875_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD555__dfc_wire_98, %delay_fixed_32_0_1_1_2875_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_95_2876_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_95_2876_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD552_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_95_2876_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_122_2877_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_122_2877_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL551_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_122_2877_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_110_2878_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_110_2878_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB550__dfc_wire_118, %delay_fixed_32_0_1_110_2878_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_64_2879_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_64_2879_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL548_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_64_2879_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_177_2880_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_177_2880_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL547_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_177_2880_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2_2881_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2_2881_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD546_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_2_2881_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_23_2882_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_23_2882_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB543__dfc_wire_118, %delay_fixed_32_0_1_23_2882_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_23_2883_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_23_2883_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD542_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_23_2883_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_3_2884_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_3_2884_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB539__dfc_wire_72_122, %delay_fixed_32_0_1_3_2884_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_138_2885_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_138_2885_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL538_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_138_2885_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_103_2886_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_103_2886_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB537__dfc_wire_118, %delay_fixed_32_0_1_103_2886_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_10_2887_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_10_2887_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL535_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_10_2887_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_145_2888_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_145_2888_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL534_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_145_2888_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_70_2889_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_70_2889_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD533__dfc_wire_98, %delay_fixed_32_0_1_70_2889_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_131_2890_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_131_2890_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB530__dfc_wire_118, %delay_fixed_32_0_1_131_2890_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_57_2891_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_57_2891_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB508__dfc_wire_72_122, %delay_fixed_32_0_1_57_2891_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_272_2892_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_272_2892_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB505__dfc_wire_72_122, %delay_fixed_32_0_1_272_2892_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_212_2893_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_212_2893_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB502__dfc_wire_72_122, %delay_fixed_32_0_1_212_2893_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_37_2894_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_37_2894_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB499__dfc_wire_118, %delay_fixed_32_0_1_37_2894_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_37_2895_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_37_2895_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD496_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_37_2895_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_212_2896_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_212_2896_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD491__dfc_wire_98, %delay_fixed_32_0_1_212_2896_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_272_2897_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_272_2897_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD486__dfc_wire_98, %delay_fixed_32_0_1_272_2897_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_57_2898_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_57_2898_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD481__dfc_wire_98, %delay_fixed_32_0_1_57_2898_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_561_2899_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_561_2899_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD477_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_561_2899_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_473_2900_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_473_2900_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL476_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_473_2900_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_103_2901_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_103_2901_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB475__dfc_wire_118, %delay_fixed_32_0_1_103_2901_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_605_2902_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_605_2902_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD473_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_605_2902_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_504_2903_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_504_2903_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL472_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_504_2903_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_103_2904_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_103_2904_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD471_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_103_2904_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_47_2905_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_47_2905_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB468__dfc_wire_118, %delay_fixed_32_0_1_47_2905_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_47_2906_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_47_2906_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD467_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_47_2906_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_45_2907_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_45_2907_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB464__dfc_wire_72_122, %delay_fixed_32_0_1_45_2907_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_45_2908_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_45_2908_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD463__dfc_wire_98, %delay_fixed_32_0_1_45_2908_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_40_2909_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_40_2909_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB460__dfc_wire_72_122, %delay_fixed_32_0_1_40_2909_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_40_2910_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_40_2910_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD459__dfc_wire_98, %delay_fixed_32_0_1_40_2910_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_72_2911_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_72_2911_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB456__dfc_wire_72_122, %delay_fixed_32_0_1_72_2911_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_72_2912_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_72_2912_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD455__dfc_wire_98, %delay_fixed_32_0_1_72_2912_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_163_2913_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_163_2913_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD452_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_163_2913_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_71_2914_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_71_2914_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL451_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_71_2914_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_76_2915_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_76_2915_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB450__dfc_wire_118, %delay_fixed_32_0_1_76_2915_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_81_2916_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_81_2916_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL448_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_81_2916_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_131_2917_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_131_2917_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL447_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_131_2917_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_66_2918_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_66_2918_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD446__dfc_wire_98, %delay_fixed_32_0_1_66_2918_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_4_2919_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_4_2919_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB443__dfc_wire_118, %delay_fixed_32_0_1_4_2919_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_4_2920_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_4_2920_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD442_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_4_2920_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_166_2921_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_166_2921_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB439__dfc_wire_118, %delay_fixed_32_0_1_166_2921_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_79_2922_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_79_2922_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL438_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_79_2922_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_150_2923_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_150_2923_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB437__dfc_wire_118, %delay_fixed_32_0_1_150_2923_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_10_2924_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_10_2924_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL435_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_10_2924_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_114_2925_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_114_2925_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL434_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_114_2925_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_2926_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_11_2926_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD433__dfc_wire_98, %delay_fixed_32_0_1_11_2926_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_89_2927_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_89_2927_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB430__dfc_wire_118, %delay_fixed_32_0_1_89_2927_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_21_2928_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_21_2928_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL429_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_21_2928_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_31_2929_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_31_2929_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD428_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_31_2929_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_7_2930_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_7_2930_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL426_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_7_2930_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_91_2931_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_91_2931_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL425_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_91_2931_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_30_2932_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_30_2932_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD424_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_30_2932_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_109_2933_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_109_2933_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL529_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_109_2933_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_166_2934_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_166_2934_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD421_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_166_2934_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_57_2935_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_57_2935_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD528_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_57_2935_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_75_2936_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_75_2936_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL526_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_75_2936_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_162_2937_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_162_2937_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL525_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_162_2937_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_10_2938_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_10_2938_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD524_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_10_2938_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_132_2939_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_132_2939_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD521_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_132_2939_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_55_2940_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_55_2940_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB408__dfc_wire_118, %delay_fixed_32_0_1_55_2940_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_270_2941_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_270_2941_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB405__dfc_wire_72_122, %delay_fixed_32_0_1_270_2941_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_55_2942_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_55_2942_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD381_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_55_2942_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_609_2943_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_609_2943_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD377_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_609_2943_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_456_2944_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_456_2944_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL376_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_456_2944_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_46_2945_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_46_2945_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB375__dfc_wire_118, %delay_fixed_32_0_1_46_2945_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_625_2946_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_625_2946_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD373_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_625_2946_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_482_2947_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_482_2947_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL372_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_482_2947_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_46_2948_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_46_2948_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD371_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_46_2948_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_87_2949_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_87_2949_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB368__dfc_wire_72_122, %delay_fixed_32_0_1_87_2949_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_87_2950_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_87_2950_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD367__dfc_wire_98, %delay_fixed_32_0_1_87_2950_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_14_2951_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_14_2951_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB364__dfc_wire_72_122, %delay_fixed_32_0_1_14_2951_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_14_2952_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_14_2952_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD363__dfc_wire_98, %delay_fixed_32_0_1_14_2952_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_16_2953_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_16_2953_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB360__dfc_wire_72_122, %delay_fixed_32_0_1_16_2953_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_16_2954_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_16_2954_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD359__dfc_wire_98, %delay_fixed_32_0_1_16_2954_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_15_2955_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_15_2955_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB356__dfc_wire_72_122, %delay_fixed_32_0_1_15_2955_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_15_2956_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_15_2956_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD355__dfc_wire_98, %delay_fixed_32_0_1_15_2956_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_253_2957_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_253_2957_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD352_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_253_2957_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_28_2958_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_28_2958_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL351_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_28_2958_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_155_2959_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_155_2959_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB350__dfc_wire_118, %delay_fixed_32_0_1_155_2959_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_44_2960_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_44_2960_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL348_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_44_2960_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_136_2961_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_136_2961_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL347_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_136_2961_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_72_2962_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_72_2962_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD346__dfc_wire_98, %delay_fixed_32_0_1_72_2962_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_12_2963_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_12_2963_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB343__dfc_wire_72_122, %delay_fixed_32_0_1_12_2963_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_12_2964_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_12_2964_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD342__dfc_wire_98, %delay_fixed_32_0_1_12_2964_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_186_2965_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_186_2965_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB339__dfc_wire_118, %delay_fixed_32_0_1_186_2965_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_25_2966_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_25_2966_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL338_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_25_2966_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_94_2967_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_94_2967_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB337__dfc_wire_118, %delay_fixed_32_0_1_94_2967_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_43_2968_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_43_2968_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL335_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_43_2968_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_199_2969_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_199_2969_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL334_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_199_2969_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_76_2970_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_76_2970_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD333_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_76_2970_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_2971_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_39_2971_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB330__dfc_wire_118, %delay_fixed_32_0_1_39_2971_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_142_2972_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_142_2972_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL329_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_142_2972_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_60_2973_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_60_2973_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD328_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_60_2973_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_44_2974_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_44_2974_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL326_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_44_2974_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_113_2975_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_113_2975_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL325_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_113_2975_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_54_2976_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_54_2976_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD324__dfc_wire_98, %delay_fixed_32_0_1_54_2976_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_122_2977_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_122_2977_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD321_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_122_2977_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_190_2978_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_190_2978_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD892__dfc_wire_98, %delay_fixed_32_0_1_190_2978_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1564_2979_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1564_2979_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD888_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1564_2979_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1391_2980_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1391_2980_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL887_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1391_2980_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_6_2981_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_6_2981_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB886__dfc_wire_118, %delay_fixed_32_0_1_6_2981_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_70_2982_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_70_2982_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1022__dfc_wire_72_122, %delay_fixed_32_0_1_70_2982_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1557_2983_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1557_2983_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD884_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1557_2983_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_94_2984_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_94_2984_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB308__dfc_wire_72_122, %delay_fixed_32_0_1_94_2984_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_70_2985_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_70_2985_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1021__dfc_wire_98, %delay_fixed_32_0_1_70_2985_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1404_2986_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1404_2986_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL883_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1404_2986_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_6_2987_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_6_2987_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD882_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_6_2987_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_399_2988_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_399_2988_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB305__dfc_wire_72_122, %delay_fixed_32_0_1_399_2988_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_4_2989_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_4_2989_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1018__dfc_wire_118, %delay_fixed_32_0_1_4_2989_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_4_2990_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_4_2990_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1017_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_4_2990_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_99_2991_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_99_2991_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB879__dfc_wire_72_122, %delay_fixed_32_0_1_99_2991_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_99_2992_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_99_2992_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD878__dfc_wire_98, %delay_fixed_32_0_1_99_2992_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_480_2993_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_480_2993_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB302__dfc_wire_72_122, %delay_fixed_32_0_1_480_2993_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1032_2994_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1032_2994_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1012_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1032_2994_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_130_2995_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_130_2995_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD874__dfc_wire_98, %delay_fixed_32_0_1_130_2995_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_461_2996_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_461_2996_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1010__dfc_wire_118, %delay_fixed_32_0_1_461_2996_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_90_2997_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_90_2997_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD296__dfc_wire_98, %delay_fixed_32_0_1_90_2997_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_206_2998_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_206_2998_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB871__dfc_wire_72_122, %delay_fixed_32_0_1_206_2998_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_25_2999_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_25_2999_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX2005__dfc_wire_2105, %delay_fixed_1_0_0_25_2999_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1501_3000_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1501_3000_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX2005_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1501_3000_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_689_3001_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_689_3001_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1008_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_689_3001_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_206_3002_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_206_3002_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD870__dfc_wire_98, %delay_fixed_32_0_1_206_3002_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1421_3003_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1421_3003_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT2004_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1421_3003_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_966_3004_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_966_3004_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1007_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_966_3004_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_45_3005_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_45_3005_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX2003__dfc_wire_2103_2110, %delay_fixed_32_0_1_45_3005_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1500_3006_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1500_3006_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX2003_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1500_3006_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1037_3007_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1037_3007_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1006_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1037_3007_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1455_3008_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1455_3008_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT2002_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1455_3008_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_287_3009_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_287_3009_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1005_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_287_3009_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_225_3010_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_225_3010_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB867__dfc_wire_72_122, %delay_fixed_32_0_1_225_3010_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_480_3011_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_480_3011_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD291__dfc_wire_98, %delay_fixed_32_0_1_480_3011_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_225_3012_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_225_3012_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD866__dfc_wire_98, %delay_fixed_32_0_1_225_3012_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_3013_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_39_3013_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1999__dfc_wire_118, %delay_fixed_32_0_1_39_3013_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_25_3014_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_25_3014_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1002__dfc_wire_72_122, %delay_fixed_32_0_1_25_3014_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_25_3015_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_25_3015_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1001__dfc_wire_98, %delay_fixed_32_0_1_25_3015_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_9_3016_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_9_3016_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1997__dfc_wire_2103_2110, %delay_fixed_32_0_1_9_3016_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1753_3017_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1753_3017_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1997_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1753_3017_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_159_3018_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_159_3018_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD862_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_159_3018_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_399_3019_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_399_3019_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD286__dfc_wire_98, %delay_fixed_32_0_1_399_3019_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1677_3020_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1677_3020_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1996_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1677_3020_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_757_3021_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_757_3021_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL861_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_757_3021_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_13_3022_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_13_3022_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1995__dfc_wire_2103_2110, %delay_fixed_32_0_1_13_3022_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1724_3023_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1724_3023_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1995_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1724_3023_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1711_3024_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1711_3024_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1994_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1711_3024_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_359_3025_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_359_3025_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB997__dfc_wire_118, %delay_fixed_32_0_1_359_3025_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_136_3026_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_136_3026_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB859__dfc_wire_118, %delay_fixed_32_0_1_136_3026_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_954_3027_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_954_3027_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL996_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_954_3027_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_787_3028_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_787_3028_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL857_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_787_3028_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_94_3029_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_94_3029_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD281__dfc_wire_98, %delay_fixed_32_0_1_94_3029_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_822_3030_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_822_3030_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL855_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_822_3030_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_94_3031_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_94_3031_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1989__dfc_wire_2105, %delay_fixed_1_0_0_94_3031_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1825_3032_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1825_3032_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1989_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1825_3032_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_983_3033_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_983_3033_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL992_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_983_3033_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_86_3034_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_86_3034_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD854__dfc_wire_98, %delay_fixed_32_0_1_86_3034_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1680_3035_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1680_3035_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1988_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1680_3035_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1076_3036_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1076_3036_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD991_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1076_3036_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_778_3037_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_778_3037_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD277_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_778_3037_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_69_3038_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_69_3038_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1987__dfc_wire_2103_2110, %delay_fixed_32_0_1_69_3038_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1783_3039_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1783_3039_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1987_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1783_3039_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1099_3040_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1099_3040_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL990_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1099_3040_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_634_3041_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_634_3041_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL276_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_634_3041_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1714_3042_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1714_3042_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1986_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1714_3042_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_87_3043_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_87_3043_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD989_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_87_3043_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_126_3044_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_126_3044_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB851__dfc_wire_118, %delay_fixed_32_0_1_126_3044_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_31_3045_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_31_3045_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB275__dfc_wire_118, %delay_fixed_32_0_1_31_3045_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_126_3046_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_126_3046_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD850_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_126_3046_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_717_3047_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_717_3047_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD273_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_717_3047_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_346_3048_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_346_3048_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1983__dfc_wire_72_122, %delay_fixed_32_0_1_346_3048_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_574_3049_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_574_3049_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL272_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_574_3049_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_386_3050_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_386_3050_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB985__dfc_wire_118, %delay_fixed_32_0_1_386_3050_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_31_3051_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_31_3051_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD271_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_31_3051_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_26_3052_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_26_3052_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1981__dfc_wire_2103_2110, %delay_fixed_32_0_1_26_3052_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1377_3053_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1377_3053_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1981_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1377_3053_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_861_3054_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_861_3054_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL984_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_861_3054_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_218_3055_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_218_3055_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB846__dfc_wire_118, %delay_fixed_32_0_1_218_3055_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1293_3056_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1293_3056_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1980_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1293_3056_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_835_3057_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_835_3057_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL845_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_835_3057_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_43_3058_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_43_3058_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1979__dfc_wire_2103_2110, %delay_fixed_32_0_1_43_3058_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1370_3059_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1370_3059_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1979_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1370_3059_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_125_3060_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_125_3060_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD982_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_125_3060_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_51_3061_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_51_3061_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB268__dfc_wire_118, %delay_fixed_32_0_1_51_3061_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1327_3062_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1327_3062_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1978_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1327_3062_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_209_3063_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_209_3063_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB843__dfc_wire_118, %delay_fixed_32_0_1_209_3063_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_51_3064_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_51_3064_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD267_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_51_3064_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1100_3065_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1100_3065_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL980_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_1100_3065_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1070_3066_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1070_3066_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD979_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1070_3066_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_749_3067_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_749_3067_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL841_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_749_3067_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_60_3068_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_60_3068_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1095__dfc_wire_2105, %delay_fixed_1_0_0_60_3068_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_2172_3069_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2172_3069_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1095_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_2172_3069_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_47_3070_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_47_3070_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB264__dfc_wire_118, %delay_fixed_32_0_1_47_3070_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2042_3071_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2042_3071_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1094_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_2042_3071_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_47_3072_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_47_3072_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD263_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_47_3072_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_63_3073_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_63_3073_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1093__dfc_wire_2103_2110, %delay_fixed_32_0_1_63_3073_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2139_3074_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2139_3074_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1093_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_2139_3074_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_2076_3075_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2076_3075_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1092_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_2076_3075_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_28_3076_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_28_3076_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB260__dfc_wire_72_122, %delay_fixed_32_0_1_28_3076_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_28_3077_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_28_3077_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD259__dfc_wire_98, %delay_fixed_32_0_1_28_3077_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_365_3078_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_365_3078_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1089__dfc_wire_72_122, %delay_fixed_32_0_1_365_3078_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_37_3079_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_37_3079_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB256__dfc_wire_72_122, %delay_fixed_32_0_1_37_3079_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_37_3080_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_37_3080_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD255__dfc_wire_98, %delay_fixed_32_0_1_37_3080_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_216_3081_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_216_3081_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB402__dfc_wire_72_122, %delay_fixed_32_0_1_216_3081_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_33_3082_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_33_3082_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD252_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_33_3082_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_17_3083_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_17_3083_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB399__dfc_wire_72_122, %delay_fixed_32_0_1_17_3083_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_110_3084_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_110_3084_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL251_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_110_3084_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_110_3085_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_110_3085_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB250__dfc_wire_118, %delay_fixed_32_0_1_110_3085_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_17_3086_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_17_3086_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD396__dfc_wire_98, %delay_fixed_32_0_1_17_3086_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_3087_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_39_3087_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL248_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_39_3087_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_83_3088_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_83_3088_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL247_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_83_3088_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_15_3089_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_15_3089_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD246_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_15_3089_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_216_3090_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_216_3090_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD391__dfc_wire_98, %delay_fixed_32_0_1_216_3090_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_53_3091_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_53_3091_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB243__dfc_wire_72_122, %delay_fixed_32_0_1_53_3091_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_53_3092_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_53_3092_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD242__dfc_wire_98, %delay_fixed_32_0_1_53_3092_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_143_3093_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_143_3093_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB239__dfc_wire_118, %delay_fixed_32_0_1_143_3093_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_270_3094_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_270_3094_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD386__dfc_wire_98, %delay_fixed_32_0_1_270_3094_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_160_3095_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_160_3095_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL238_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_160_3095_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_146_3096_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_146_3096_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB237__dfc_wire_118, %delay_fixed_32_0_1_146_3096_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_50_3097_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_50_3097_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL235_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_50_3097_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_256_3098_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_256_3098_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL234_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_256_3098_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_52_3099_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_52_3099_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD233__dfc_wire_98, %delay_fixed_32_0_1_52_3099_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_212_3100_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_212_3100_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB230__dfc_wire_118, %delay_fixed_32_0_1_212_3100_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_97_3101_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_97_3101_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL229_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_97_3101_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_225_3102_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_225_3102_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD228_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_225_3102_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_66_3103_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_66_3103_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL226_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_66_3103_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_143_3104_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_143_3104_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL225_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_143_3104_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_13_3105_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_13_3105_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD224_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_13_3105_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_122_3106_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_122_3106_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1150_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_122_3106_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_97_3107_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_97_3107_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD221_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_97_3107_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_31_3108_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_31_3108_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB208__dfc_wire_72_122, %delay_fixed_32_0_1_31_3108_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_461_3109_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_461_3109_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB205__dfc_wire_72_122, %delay_fixed_32_0_1_461_3109_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_184_3110_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_184_3110_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB202__dfc_wire_72_122, %delay_fixed_32_0_1_184_3110_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_110_3111_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_110_3111_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB199__dfc_wire_118, %delay_fixed_32_0_1_110_3111_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_110_3112_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_110_3112_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD196_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_110_3112_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_184_3113_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_184_3113_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD191__dfc_wire_98, %delay_fixed_32_0_1_184_3113_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_461_3114_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_461_3114_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD186__dfc_wire_98, %delay_fixed_32_0_1_461_3114_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_31_3115_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_31_3115_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD181__dfc_wire_98, %delay_fixed_32_0_1_31_3115_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_624_3116_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_624_3116_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD177_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_624_3116_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_493_3117_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_493_3117_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL176_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_493_3117_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_124_3118_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_124_3118_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB175__dfc_wire_118, %delay_fixed_32_0_1_124_3118_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_636_3119_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_636_3119_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD173_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_636_3119_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_486_3120_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_486_3120_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL172_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_486_3120_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_124_3121_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_124_3121_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD171_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_124_3121_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_14_3122_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_14_3122_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB168__dfc_wire_72_122, %delay_fixed_32_0_1_14_3122_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_14_3123_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_14_3123_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD167__dfc_wire_98, %delay_fixed_32_0_1_14_3123_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_41_3124_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_41_3124_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB164__dfc_wire_118, %delay_fixed_32_0_1_41_3124_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_41_3125_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_41_3125_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD163_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_41_3125_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_24_3126_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_24_3126_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB160__dfc_wire_72_122, %delay_fixed_32_0_1_24_3126_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_24_3127_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_24_3127_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD159__dfc_wire_98, %delay_fixed_32_0_1_24_3127_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_51_3128_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_51_3128_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB156__dfc_wire_72_122, %delay_fixed_32_0_1_51_3128_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_51_3129_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_51_3129_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD155__dfc_wire_98, %delay_fixed_32_0_1_51_3129_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_98_3130_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_98_3130_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD152_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_98_3130_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_156_3131_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_156_3131_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL151_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_156_3131_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_172_3132_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_172_3132_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB150__dfc_wire_118, %delay_fixed_32_0_1_172_3132_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_9_3133_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_9_3133_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL148_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_9_3133_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_190_3134_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_190_3134_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL147_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_190_3134_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_91_3135_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_91_3135_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD146_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_91_3135_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_162_3136_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_162_3136_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB143__dfc_wire_118, %delay_fixed_32_0_1_162_3136_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_162_3137_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_162_3137_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD142_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_162_3137_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_138_3138_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_138_3138_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB139__dfc_wire_118, %delay_fixed_32_0_1_138_3138_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_62_3139_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_62_3139_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL138_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_62_3139_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_98_3140_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_98_3140_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB137__dfc_wire_118, %delay_fixed_32_0_1_98_3140_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_26_3141_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_26_3141_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL135_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_26_3141_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_178_3142_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_178_3142_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL134_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_178_3142_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_22_3143_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_22_3143_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD133_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_22_3143_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_27_3144_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_27_3144_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB130__dfc_wire_118, %delay_fixed_32_0_1_27_3144_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_107_3145_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_107_3145_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL129_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_107_3145_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_30_3146_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_30_3146_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1087__dfc_wire_2105, %delay_fixed_1_0_0_30_3146_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1774_3147_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1774_3147_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1087_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1774_3147_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_117_3148_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_117_3148_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD128_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_117_3148_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1679_3149_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1679_3149_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1086_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1679_3149_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_71_3150_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_71_3150_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1085__dfc_wire_2103_2110, %delay_fixed_32_0_1_71_3150_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1784_3151_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1784_3151_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1085_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1784_3151_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_9_3152_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_9_3152_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL126_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_9_3152_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1713_3153_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1713_3153_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1084_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1713_3153_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_73_3154_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_73_3154_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL125_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_73_3154_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_54_3155_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_54_3155_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD124__dfc_wire_98, %delay_fixed_32_0_1_54_3155_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_156_3156_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_156_3156_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1081__dfc_wire_72_122, %delay_fixed_32_0_1_156_3156_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_113_3157_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_113_3157_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD121_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_113_3157_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_52_3158_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_52_3158_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1079__dfc_wire_2105, %delay_fixed_1_0_0_52_3158_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1895_3159_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1895_3159_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1079_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1895_3159_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1762_3160_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1762_3160_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1078_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1762_3160_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_39_3161_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_39_3161_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1077__dfc_wire_2103_2110, %delay_fixed_32_0_1_39_3161_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1835_3162_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1835_3162_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1077_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1835_3162_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1796_3163_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1796_3163_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1076_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1796_3163_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_156_3164_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_156_3164_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1073__dfc_wire_98, %delay_fixed_32_0_1_156_3164_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_2_3165_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_2_3165_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1069__dfc_wire_2105, %delay_fixed_1_0_0_2_3165_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_2006_3166_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2006_3166_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1069_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_2006_3166_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1953_3167_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1953_3167_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1068_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1953_3167_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_4_3168_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_4_3168_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1067__dfc_wire_2103_2110, %delay_fixed_32_0_1_4_3168_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1991_3169_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1991_3169_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1067_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1991_3169_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_46_3170_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_46_3170_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB108__dfc_wire_72_122, %delay_fixed_32_0_1_46_3170_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1987_3171_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1987_3171_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1066_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1987_3171_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_232_3172_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_232_3172_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB105__dfc_wire_72_122, %delay_fixed_32_0_1_232_3172_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_365_3173_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_365_3173_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1063__dfc_wire_98, %delay_fixed_32_0_1_365_3173_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_139_3174_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_139_3174_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB102__dfc_wire_72_122, %delay_fixed_32_0_1_139_3174_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_85_3175_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_85_3175_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1059__dfc_wire_2105, %delay_fixed_1_0_0_85_3175_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_2274_3176_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_2274_3176_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1059_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_2274_3176_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_81_3177_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_81_3177_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB99__dfc_wire_72_122, %delay_fixed_32_0_1_81_3177_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_81_3178_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_81_3178_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD96__dfc_wire_98, %delay_fixed_32_0_1_81_3178_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_139_3179_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_139_3179_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD91__dfc_wire_98, %delay_fixed_32_0_1_139_3179_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_232_3180_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_232_3180_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD86__dfc_wire_98, %delay_fixed_32_0_1_232_3180_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_46_3181_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_46_3181_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD81__dfc_wire_98, %delay_fixed_32_0_1_46_3181_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_552_3182_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_552_3182_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD77_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_552_3182_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_461_3183_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_461_3183_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL76_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_461_3183_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_3184_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1_3184_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB75__dfc_wire_118, %delay_fixed_32_0_1_1_3184_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_566_3185_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_566_3185_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD73_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_566_3185_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_484_3186_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_484_3186_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL72_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_484_3186_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_3187_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1_3187_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD70_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1_3187_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_205_3188_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_205_3188_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB67__dfc_wire_72_122, %delay_fixed_32_0_1_205_3188_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_205_3189_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_205_3189_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD66__dfc_wire_98, %delay_fixed_32_0_1_205_3189_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_178_3190_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_178_3190_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB63__dfc_wire_72_122, %delay_fixed_32_0_1_178_3190_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_178_3191_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_178_3191_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD62__dfc_wire_98, %delay_fixed_32_0_1_178_3191_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_22_3192_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_22_3192_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB59__dfc_wire_72_122, %delay_fixed_32_0_1_22_3192_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_19_3193_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_19_3193_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1516__dfc_wire_2103_2110, %delay_fixed_32_0_1_19_3193_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1774_3194_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1774_3194_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1516_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1774_3194_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_22_3195_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_22_3195_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD58__dfc_wire_98, %delay_fixed_32_0_1_22_3195_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1736_3196_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1736_3196_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1515_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1736_3196_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_16_3197_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_16_3197_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1514__dfc_wire_2103_2110, %delay_fixed_32_0_1_16_3197_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1786_3198_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1786_3198_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1514_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1786_3198_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1770_3199_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1770_3199_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1513_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1770_3199_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_3200_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_11_3200_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB55__dfc_wire_72_122, %delay_fixed_32_0_1_11_3200_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_11_3201_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_11_3201_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD54__dfc_wire_98, %delay_fixed_32_0_1_11_3201_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_259_3202_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_259_3202_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1146__dfc_wire_118, %delay_fixed_32_0_1_259_3202_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_905_3203_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_905_3203_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL1145_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_905_3203_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_77_3204_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_77_3204_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD51_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_77_3204_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_157_3205_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_157_3205_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL50_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_157_3205_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_222_3206_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_222_3206_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1143__dfc_wire_118, %delay_fixed_32_0_1_222_3206_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_85_3207_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_85_3207_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB48__dfc_wire_118, %delay_fixed_32_0_1_85_3207_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_100_3208_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_100_3208_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL46_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_100_3208_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_188_3209_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_188_3209_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL44_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_188_3209_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_128_3210_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_128_3210_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1013_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_128_3210_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_130_3211_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_130_3211_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB875__dfc_wire_72_122, %delay_fixed_32_0_1_130_3211_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_90_3212_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_90_3212_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB299__dfc_wire_72_122, %delay_fixed_32_0_1_90_3212_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1_3213_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1_3213_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD42_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_1_3213_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_340_3214_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_340_3214_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1536__dfc_wire_72_122, %delay_fixed_32_0_1_340_3214_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_15_3215_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_15_3215_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1534__dfc_wire_2105, %delay_fixed_1_0_0_15_3215_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1439_3216_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1439_3216_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1534_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1439_3216_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_5_3217_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_5_3217_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB39__dfc_wire_118, %delay_fixed_32_0_1_5_3217_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1377_3218_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1377_3218_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1533_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1377_3218_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_5_3219_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_5_3219_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD38_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_5_3219_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_6_3220_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_6_3220_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1532__dfc_wire_2103_2110, %delay_fixed_32_0_1_6_3220_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1417_3221_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1417_3221_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1532_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1417_3221_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1411_3222_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1411_3222_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %GT1531_const_fix_32_0_1__00000000000000ff_2107, %delay_fixed_32_0_1_1411_3222_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_280_3223_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_280_3223_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB35__dfc_wire_118, %delay_fixed_32_0_1_280_3223_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_10_3224_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_10_3224_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL34__dfc_wire_104, %delay_fixed_32_0_1_10_3224_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_23_3225_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_23_3225_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1528__dfc_wire_72_122, %delay_fixed_32_0_1_23_3225_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_148_3226_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_148_3226_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB32__dfc_wire_118, %delay_fixed_32_0_1_148_3226_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_72_3227_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_72_3227_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL30_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_72_3227_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_342_3228_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_342_3228_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB1991__dfc_wire_72_122, %delay_fixed_32_0_1_342_3228_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_246_3229_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_246_3229_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB994__dfc_wire_118, %delay_fixed_32_0_1_246_3229_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_741_3230_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_741_3230_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD856_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_741_3230_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_230_3231_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_230_3231_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL28_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_230_3231_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_340_3232_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_340_3232_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD1510__dfc_wire_98, %delay_fixed_32_0_1_340_3232_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_140_3233_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_140_3233_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD26_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_140_3233_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_1_0_0_92_3234_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_1_0_0_92_3234_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1506__dfc_wire_2105, %delay_fixed_1_0_0_92_3234_out : !firrtl.sint<1>, !firrtl.sint<1>
    firrtl.connect %delay_fixed_32_0_1_1715_3235_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1715_3235_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1506_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1715_3235_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_93_3236_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_93_3236_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %SUB23__dfc_wire_118, %delay_fixed_32_0_1_93_3236_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1609_3237_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1609_3237_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %LT1505_const_fix_32_0_1__ffffffffffffff00_2114, %delay_fixed_32_0_1_1609_3237_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_90_3238_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_90_3238_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL22_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_90_3238_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_55_3239_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_55_3239_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1504__dfc_wire_2103_2110, %delay_fixed_32_0_1_55_3239_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_1698_3240_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_1698_3240_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUX1504_const_fix_32_0_1__00000000000000ff_2111, %delay_fixed_32_0_1_1698_3240_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_167_3241_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_167_3241_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD20_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_167_3241_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_34_3242_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_34_3242_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL18_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_34_3242_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_70_3243_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_70_3243_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %MUL16_const_fix_32_0_1__0000000000000235_108, %delay_fixed_32_0_1_70_3243_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_12_3244_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_12_3244_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD14__dfc_wire_98, %delay_fixed_32_0_1_12_3244_out : !firrtl.sint<32>, !firrtl.sint<32>
    firrtl.connect %delay_fixed_32_0_1_119_3245_clock, %clock : !firrtl.clock, !firrtl.clock
    firrtl.connect %delay_fixed_32_0_1_119_3245_reset, %reset : !firrtl.reset, !firrtl.reset
    firrtl.connect %ADD11_const_fix_32_0_1__0000000000000080_102, %delay_fixed_32_0_1_119_3245_out : !firrtl.sint<32>, !firrtl.sint<32>
    
    }
    // External modules declaration
    firrtl.extmodule @ADD_2x1(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in _dfc_wire_98 : !firrtl.sint<32>,
        in const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>,
    
        out _dfc_wire_100 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @CAST_1x1_16_32(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in _dfc_wire_4 : !firrtl.sint<16>,
    
        out _dfc_wire_73 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @CAST_1x1_32_16(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in _dfc_wire_234 : !firrtl.sint<32>,
    
        out _dfc_wire_236 : !firrtl.sint<16>
    
    )
    firrtl.extmodule @GT_2x1(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in _dfc_wire_2103_2106 : !firrtl.sint<32>,
        in const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>,
    
        out _dfc_wire_2105 : !firrtl.sint<1>
    
    )
    firrtl.extmodule @LT_2x1(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in _dfc_wire_2103_2113 : !firrtl.sint<32>,
        in const_fix_32_0_1__ffffffffffffff00_2114 : !firrtl.sint<32>,
    
        out _dfc_wire_2112 : !firrtl.sint<1>
    
    )
    firrtl.extmodule @MUL_2x1(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>,
        in _dfc_wire_104 : !firrtl.sint<32>,
    
        out _dfc_wire_107 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @MUX_3x1(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in _dfc_wire_2105 : !firrtl.sint<1>,
        in _dfc_wire_2103_2110 : !firrtl.sint<32>,
        in const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>,
    
        out _dfc_wire_2108 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @SHL11_1x1(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in _dfc_wire_73 : !firrtl.sint<32>,
    
        out _dfc_wire_75 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @SHL8_1x1(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in _dfc_wire_1921 : !firrtl.sint<32>,
    
        out _dfc_wire_1923 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @SHR14_1x1(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in _dfc_wire_2100 : !firrtl.sint<32>,
    
        out _dfc_wire_2103 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @SHR3_1x1(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in _dfc_wire_1965 : !firrtl.sint<32>,
    
        out _dfc_wire_1968 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @SHR8_1x1(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in _dfc_wire_213 : !firrtl.sint<32>,
    
        out _dfc_wire_216 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @SUB_2x1(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in _dfc_wire_72_122 : !firrtl.sint<32>,
        in _dfc_wire_118 : !firrtl.sint<32>,
    
        out _dfc_wire_121 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @const_0x1_0000000000000004(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
    
        out const_fix_32_0_1__0000000000000004 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @const_0x1_0000000000000080(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
    
        out const_fix_32_0_1__0000000000000080 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @const_0x1_00000000000000b5(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
    
        out const_fix_32_0_1__00000000000000b5 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @const_0x1_00000000000000ff(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
    
        out const_fix_32_0_1__00000000000000ff : !firrtl.sint<32>
    
    )
    firrtl.extmodule @const_0x1_0000000000000235(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
    
        out const_fix_32_0_1__0000000000000235 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @const_0x1_000000000000031f(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
    
        out const_fix_32_0_1__000000000000031f : !firrtl.sint<32>
    
    )
    firrtl.extmodule @const_0x1_0000000000000454(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
    
        out const_fix_32_0_1__0000000000000454 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @const_0x1_0000000000000620(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
    
        out const_fix_32_0_1__0000000000000620 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @const_0x1_00000000000008e4(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
    
        out const_fix_32_0_1__00000000000008e4 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @const_0x1_0000000000000968(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
    
        out const_fix_32_0_1__0000000000000968 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @const_0x1_0000000000000d4e(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
    
        out const_fix_32_0_1__0000000000000d4e : !firrtl.sint<32>
    
    )
    firrtl.extmodule @const_0x1_0000000000000ec8(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
    
        out const_fix_32_0_1__0000000000000ec8 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @const_0x1_0000000000000fb1(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
    
        out const_fix_32_0_1__0000000000000fb1 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @const_0x1_0000000000002000(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
    
        out const_fix_32_0_1__0000000000002000 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @const_0x1_ffffffffffffff00(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
    
        out const_fix_32_0_1__ffffffffffffff00 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_101(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_106(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_108(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_114(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_13(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_15(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_18(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_2(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_20(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_25(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_27(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_29(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_30(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_32(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_36(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_42(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_43(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_48(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_5(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_52(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_53(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_55(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_60(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_63(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_64(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_7(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_71(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_75(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_76(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_79(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_8(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_80(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_81(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_85(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_86(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_9(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_92(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_94(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_95(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_1_0_0_97(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<1>,
    
        out out : !firrtl.sint<1>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_10(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_100(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1007(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1009(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1013(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1014(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_102(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1021(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_103(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1032(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1037(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1041(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1043(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1055(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1062(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_107(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1070(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1076(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_108(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_109(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1099(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_11(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_110(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1100(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_111(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1120(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_113(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_114(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1147(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1149(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1154(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_117(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_118(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_119(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_12(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_121(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_122(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1227(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_123(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1234(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1238(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_124(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_125(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_126(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1261(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1267(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1268(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_127(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1277(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_128(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_129(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1291(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1293(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_13(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_130(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1301(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1304(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1306(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_131(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1316(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_132(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1320(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1323(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1326(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1327(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1337(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1338(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_134(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1341(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_135(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1354(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1357(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_136(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1360(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1362(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1365(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1368(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1369(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1370(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1371(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1377(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1379(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_138(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1385(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_139(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1391(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1392(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1394(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1399(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_14(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_140(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1402(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1404(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1407(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1408(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_141(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1410(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1411(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1417(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1419(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_142(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1421(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1424(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1429(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_143(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1433(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1434(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1439(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1441(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1446(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1449(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_145(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1450(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1452(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1454(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1455(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_146(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1462(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1463(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_147(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1478(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_148(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1483(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1486(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1487(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1488(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_149(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1496(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_15(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_150(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1500(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1501(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_151(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1511(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1517(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1519(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_152(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1520(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1523(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1526(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1528(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1529(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_153(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1535(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1540(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1542(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1545(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1548(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1549(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_155(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1550(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1551(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1555(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1556(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1557(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_156(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1560(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1561(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1564(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1568(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_157(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1570(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1571(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1575(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1576(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1578(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1579(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_158(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1583(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_159(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1596(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1597(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_16(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_160(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1600(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1602(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1604(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1609(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_161(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1612(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_162(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1623(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1624(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1626(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1628(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_163(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1632(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1633(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1636(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_164(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1643(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1644(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1646(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1651(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1657(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1658(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1659(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_166(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1662(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1666(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_167(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1672(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1675(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1677(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1678(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1679(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1680(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1685(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1687(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1688(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_169(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1691(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1692(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1693(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1698(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_17(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1702(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_171(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1711(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1713(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1714(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1715(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1716(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1717(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1719(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_172(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1721(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1722(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1724(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1726(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1727(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1728(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1729(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1732(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1736(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_174(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1741(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1747(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_175(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1750(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1753(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1756(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1758(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1759(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_176(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1760(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1761(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1762(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1763(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1769(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_177(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1770(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1771(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1774(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1775(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1777(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1779(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_178(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1781(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1783(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1784(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1786(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1787(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1788(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1790(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1791(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1792(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1796(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1798(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_18(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1804(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1806(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1807(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1808(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1811(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1812(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1813(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1818(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1824(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1825(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1826(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1827(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1831(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1835(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1838(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_184(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1846(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1847(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1848(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_186(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1860(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1865(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1869(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1874(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1876(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_188(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1880(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1881(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1882(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1895(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1899(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_19(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_190(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1902(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1908(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1912(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1915(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1918(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1930(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1936(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_194(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1940(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1941(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_195(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1953(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1956(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1959(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1963(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1968(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1972(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_198(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1980(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1987(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_199(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1991(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_1996(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_2(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_20(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_2006(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_2017(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_202(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_2042(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_2044(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_205(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_206(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_207(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_2076(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_2078(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_2085(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_2086(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_209(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_21(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_212(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_2139(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_216(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_2172(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_2173(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_218(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_22(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_222(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_225(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_226(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_2262(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_2274(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_229(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_23(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_230(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_232(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_235(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_24(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_240(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_243(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_246(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_247(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_248(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_249(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_25(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_253(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_256(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_258(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_259(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_26(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_27(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_270(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_272(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_273(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_274(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_28(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_280(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_283(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_287(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_288(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_29(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_295(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_3(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_30(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_31(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_313(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_32(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_33(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_34(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_340(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_341(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_342(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_346(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_35(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_356(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_359(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_36(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_365(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_37(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_373(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_38(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_386(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_388(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_39(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_399(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_4(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_40(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_41(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_417(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_43(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_436(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_44(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_440(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_442(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_445(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_45(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_456(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_46(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_460(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_461(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_47(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_472(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_473(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_478(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_48(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_480(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_482(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_484(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_486(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_49(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_493(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_497(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_5(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_50(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_504(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_51(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_516(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_52(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_53(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_537(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_54(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_55(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_552(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_56(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_561(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_566(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_57(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_574(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_58(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_584(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_59(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_6(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_60(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_605(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_609(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_61(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_610(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_62(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_622(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_624(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_625(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_63(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_634(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_636(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_64(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_644(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_647(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_65(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_652(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_658(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_66(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_666(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_668(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_67(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_670(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_673(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_678(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_681(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_689(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_69(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_692(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_7(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_70(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_706(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_708(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_71(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_711(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_717(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_719(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_72(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_725(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_729(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_73(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_732(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_74(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_741(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_742(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_744(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_749(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_75(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_757(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_76(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_765(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_768(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_769(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_77(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_772(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_776(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_778(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_779(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_781(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_784(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_787(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_79(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_80(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_805(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_808(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_81(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_813(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_819(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_82(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_822(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_825(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_83(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_835(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_837(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_838(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_839(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_84(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_842(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_85(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_853(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_86(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_861(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_869(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_87(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_871(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_876(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_88(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_886(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_89(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_898(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_9(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_90(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_902(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_905(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_906(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_908(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_91(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_913(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_915(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_917(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_92(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_920(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_923(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_93(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_94(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_95(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_954(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_96(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_962(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_965(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_966(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_97(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_98(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_980(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_983(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_986(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_99(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_990(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_994(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @delay_fixed_32_0_1_996(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in in : !firrtl.sint<32>,
    
        out out : !firrtl.sint<32>
    
    )
    firrtl.extmodule @dup_1x128(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in const_fix_32_0_1__00000000000000ff : !firrtl.sint<32>,
    
        out const_fix_32_0_1__00000000000000ff_2107 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2111 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2129 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2133 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2151 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2155 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2173 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2177 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2195 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2199 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2217 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2221 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2239 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2243 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2261 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2265 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2471 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2475 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2493 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2497 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2515 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2519 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2537 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2541 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2559 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2563 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2581 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2585 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2603 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2607 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2625 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2629 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2835 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2839 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2857 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2861 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2879 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2883 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2901 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2905 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2923 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2927 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2945 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2949 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2967 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2971 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2989 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_2993 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3199 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3203 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3221 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3225 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3243 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3247 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3265 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3269 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3287 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3291 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3309 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3313 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3331 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3335 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3353 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3357 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3563 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3567 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3585 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3589 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3607 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3611 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3629 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3633 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3651 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3655 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3673 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3677 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3695 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3699 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3717 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3721 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3927 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3931 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3949 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3953 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3971 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3975 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3993 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_3997 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4015 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4019 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4037 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4041 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4059 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4063 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4081 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4085 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4291 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4295 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4313 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4317 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4335 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4339 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4357 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4361 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4379 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4383 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4401 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4405 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4423 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4427 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4445 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4449 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4655 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4659 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4677 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4681 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4699 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4703 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4721 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4725 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4743 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4747 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4765 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4769 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4787 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4791 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4809 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000ff_4813 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @dup_1x16(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in const_fix_32_0_1__0000000000000235 : !firrtl.sint<32>,
    
        out const_fix_32_0_1__0000000000000235_108 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000235_339 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000235_570 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000235_801 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000235_1032 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000235_1263 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000235_1494 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000235_1725 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000235_1956 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000235_2320 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000235_2684 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000235_3048 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000235_3412 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000235_3776 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000235_4140 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000235_4504 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @dup_1x2(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in _dfc_wire_84 : !firrtl.sint<32>,
    
        out _dfc_wire_68_105 : !firrtl.sint<32>,
        out _dfc_wire_68_113 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @dup_1x24(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in const_fix_32_0_1__0000000000000004 : !firrtl.sint<32>,
    
        out const_fix_32_0_1__0000000000000004_1960 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_1988 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_2024 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_2324 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_2352 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_2388 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_2688 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_2716 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_2752 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_3052 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_3080 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_3116 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_3416 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_3444 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_3480 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_3780 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_3808 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_3844 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_4144 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_4172 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_4208 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_4508 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_4536 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000004_4572 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @dup_1x3(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in _dfc_wire_2103 : !firrtl.sint<32>,
    
        out _dfc_wire_2103_2106 : !firrtl.sint<32>,
        out _dfc_wire_2103_2110 : !firrtl.sint<32>,
        out _dfc_wire_2103_2113 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @dup_1x32(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in const_fix_32_0_1__00000000000000b5 : !firrtl.sint<32>,
    
        out const_fix_32_0_1__00000000000000b5_211 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_223 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_442 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_454 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_673 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_685 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_904 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_916 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_1135 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_1147 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_1366 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_1378 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_1597 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_1609 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_1828 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_1840 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_2080 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_2092 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_2444 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_2456 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_2808 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_2820 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_3172 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_3184 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_3536 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_3548 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_3900 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_3912 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_4264 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_4276 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_4628 : !firrtl.sint<32>,
        out const_fix_32_0_1__00000000000000b5_4640 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @dup_1x40(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in const_fix_32_0_1__0000000000000080 : !firrtl.sint<32>,
    
        out const_fix_32_0_1__0000000000000080_102 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_215 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_227 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_333 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_446 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_458 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_564 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_677 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_689 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_795 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_908 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_920 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_1026 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_1139 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_1151 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_1257 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_1370 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_1382 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_1488 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_1601 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_1613 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_1719 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_1832 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_1844 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_2084 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_2096 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_2448 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_2460 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_2812 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_2824 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_3176 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_3188 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_3540 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_3552 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_3904 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_3916 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_4268 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_4280 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_4632 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000000080_4644 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @dup_1x8(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in const_fix_32_0_1__0000000000002000 : !firrtl.sint<32>,
    
        out const_fix_32_0_1__0000000000002000_1950 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000002000_2314 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000002000_2678 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000002000_3042 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000002000_3406 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000002000_3770 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000002000_4134 : !firrtl.sint<32>,
        out const_fix_32_0_1__0000000000002000_4498 : !firrtl.sint<32>
    
    )
    firrtl.extmodule @sink_1x0(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
        in _dfc_wire_4799 : !firrtl.sint<16>
    
    
    )
    firrtl.extmodule @source_0x1(
        in clock : !firrtl.clock,
        in reset : !firrtl.reset,
    
        out _dfc_wire_45 : !firrtl.sint<16>
    
    )
    
}
