simSimulator = "verilog"
simLibName = "16nm_Tests"
simCellName = "6T_MultiBank_32K_Test"
simViewName = "config"
