

================================================================
== Vivado HLS Report for 'mlp'
================================================================
* Date:           Sat Oct 26 14:05:41 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     4.532|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  63600|  63600|  63600|  63600|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-------+-------+-------+-------+---------+
        |                           |                |    Latency    |    Interval   | Pipeline|
        |          Instance         |     Module     |  min  |  max  |  min  |  max  |   Type  |
        +---------------------------+----------------+-------+-------+-------+-------+---------+
        |grp_mvprod_layer_2_fu_358  |mvprod_layer_2  |   1841|   1841|   1841|   1841|   none  |
        |grp_mvprod_layer_1_fu_366  |mvprod_layer_1  |  60201|  60201|  60201|  60201|   none  |
        +---------------------------+----------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- fill    |  1200|  1200|         3|          -|          -|   400|    no    |
        |- activ   |   200|   200|         8|          -|          -|    25|    no    |
        |- fill    |    50|    50|         2|          -|          -|    25|    no    |
        |- activ   |    80|    80|         8|          -|          -|    10|    no    |
        |- argmax  |    20|    20|         2|          -|          -|    10|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      -|       0|     519|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|     271|     455|
|Memory           |        1|      -|     180|      30|
|Multiplexer      |        -|      -|       -|     412|
|Register         |        -|      -|     402|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      4|     853|    1416|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+-----+-----+
    |          Instance         |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------+---------+-------+-----+-----+
    |grp_mvprod_layer_1_fu_366  |mvprod_layer_1  |        0|      1|  121|  214|
    |grp_mvprod_layer_2_fu_358  |mvprod_layer_2  |        0|      1|  150|  241|
    +---------------------------+----------------+---------+-------+-----+-----+
    |Total                      |                |        0|      2|  271|  455|
    +---------------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |mlp_mul_mul_18s_1cud_U11  |mlp_mul_mul_18s_1cud  |  i0 * i0  |
    |mlp_mul_mul_18s_1cud_U12  |mlp_mul_mul_18s_1cud  |  i0 * i0  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +-------------------+---------------------+---------+----+----+------+-----+------+-------------+
    |       Memory      |        Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------+---------+----+----+------+-----+------+-------------+
    |L1_no_activ_V_U    |mlp_L1_no_activ_V    |        0|  36|   8|    25|   18|     1|          450|
    |L1_activ_V_U       |mlp_L1_no_activ_V    |        0|  36|   8|    25|   18|     1|          450|
    |L2_bias_added_V_U  |mlp_L2_bias_added_V  |        0|  36|   8|    26|   18|     1|          468|
    |L2_out_V_U         |mlp_L2_out_V         |        0|  36|   3|    10|   18|     1|          180|
    |L2_out_activ_V_U   |mlp_L2_out_V         |        0|  36|   3|    10|   18|     1|          180|
    |bias_added_V_U     |mlp_bias_added_V     |        1|   0|   0|   401|   18|     1|         7218|
    +-------------------+---------------------+---------+----+----+------+-----+------+-------------+
    |Total              |                     |        1| 180|  30|   497|  108|     6|         8946|
    +-------------------+---------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_515_p2                   |     +    |      0|  0|  15|           5|           1|
    |i_2_fu_401_p2                   |     +    |      0|  0|  15|           5|           1|
    |i_3_fu_536_p2                   |     +    |      0|  0|  13|           4|           1|
    |i_fu_380_p2                     |     +    |      0|  0|  16|           9|           1|
    |network_digit_fu_650_p2         |     +    |      0|  0|  13|           4|           1|
    |p_Val2_2_i_fu_592_p2            |     +    |      0|  0|  25|          18|          16|
    |p_Val2_5_i_fu_457_p2            |     +    |      0|  0|  25|          18|          16|
    |p_Val2_1_i9_fu_555_p2           |     -    |      0|  0|  25|           1|          18|
    |p_Val2_4_fu_479_p2              |     -    |      0|  0|  33|          26|          26|
    |p_Val2_7_i_fu_638_p2            |     -    |      0|  0|  25|          17|          18|
    |p_Val2_8_fu_614_p2              |     -    |      0|  0|  35|          28|          28|
    |p_Val2_8_i_fu_420_p2            |     -    |      0|  0|  25|           1|          18|
    |p_Val2_i_fu_503_p2              |     -    |      0|  0|  25|          17|          18|
    |tmp_15_i_fu_431_p2              |   icmp   |      0|  0|  18|          18|          15|
    |tmp_41_i_fu_661_p2              |   icmp   |      0|  0|  18|          18|          18|
    |tmp_7_i1_fu_566_p2              |   icmp   |      0|  0|  18|          18|          16|
    |tmp_i2_fu_395_p2                |   icmp   |      0|  0|  11|           5|           4|
    |tmp_i5_fu_509_p2                |   icmp   |      0|  0|  11|           5|           4|
    |tmp_i6_22_fu_530_p2             |   icmp   |      0|  0|   9|           4|           4|
    |tmp_i9_fu_644_p2                |   icmp   |      0|  0|   9|           4|           4|
    |tmp_i_fu_374_p2                 |   icmp   |      0|  0|  13|           9|           8|
    |max_V_1_i_0_i_fu_670_p3         |  select  |      0|  0|  18|           1|          18|
    |network_digit_2_i_ne_fu_678_p3  |  select  |      0|  0|  32|           1|          32|
    |p_Val2_3_fu_425_p3              |  select  |      0|  0|  18|           1|          18|
    |p_Val2_5_fu_495_p3              |  select  |      0|  0|  18|           1|          17|
    |p_Val2_7_fu_560_p3              |  select  |      0|  0|  18|           1|          18|
    |p_Val2_9_fu_630_p3              |  select  |      0|  0|  18|           1|          17|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 519|         240|         356|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |L1_activ_V_address0       |   17|          4|    5|         20|
    |L1_activ_V_d0             |   13|          3|   18|         54|
    |L1_no_activ_V_address0    |   13|          3|    5|         15|
    |L1_no_activ_V_ce0         |   13|          3|    1|          3|
    |L1_no_activ_V_we0         |    9|          2|    1|          2|
    |L2_bias_added_V_address0  |   17|          4|    5|         20|
    |L2_bias_added_V_ce0       |   13|          3|    1|          3|
    |L2_bias_added_V_d0        |   13|          3|   18|         54|
    |L2_out_V_address0         |   13|          3|    4|         12|
    |L2_out_V_ce0              |   13|          3|    1|          3|
    |L2_out_V_we0              |    9|          2|    1|          2|
    |L2_out_activ_V_address0   |   21|          5|    4|         20|
    |L2_out_activ_V_d0         |   13|          3|   18|         54|
    |ap_NS_fsm                 |  129|         28|    1|         28|
    |bias_added_V_address0     |   17|          4|    9|         36|
    |bias_added_V_ce0          |   13|          3|    1|          3|
    |bias_added_V_d0           |   13|          3|   18|         54|
    |digit_reg_335             |    9|          2|   32|         64|
    |i_i1_reg_292              |    9|          2|    5|         10|
    |i_i4_reg_303              |    9|          2|    5|         10|
    |i_i5_reg_314              |    9|          2|    4|          8|
    |i_i_reg_281               |    9|          2|    9|         18|
    |k_i_reg_347               |    9|          2|    4|          8|
    |p_0_i_reg_325             |    9|          2|   18|         36|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  412|         93|  188|        537|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  27|   0|   27|          0|
    |digit_reg_335                           |  32|   0|   32|          0|
    |grp_mvprod_layer_1_fu_366_ap_start_reg  |   1|   0|    1|          0|
    |grp_mvprod_layer_2_fu_358_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_786                             |   5|   0|    5|          0|
    |i_2_reg_720                             |   5|   0|    5|          0|
    |i_3_reg_800                             |   4|   0|    4|          0|
    |i_i1_reg_292                            |   5|   0|    5|          0|
    |i_i4_reg_303                            |   5|   0|    5|          0|
    |i_i5_reg_314                            |   4|   0|    4|          0|
    |i_i_reg_281                             |   9|   0|    9|          0|
    |i_reg_701                               |   9|   0|    9|          0|
    |input_V_load_reg_712                    |  18|   0|   18|          0|
    |k_i_reg_347                             |   4|   0|    4|          0|
    |network_digit_reg_876                   |   4|   0|    4|          0|
    |p_0_i_reg_325                           |  18|   0|   18|          0|
    |p_Val2_2_i_reg_858                      |  15|   0|   18|          3|
    |p_Val2_3_reg_747                        |  18|   0|   18|          0|
    |p_Val2_5_i_reg_773                      |  14|   0|   18|          4|
    |p_Val2_5_reg_778                        |  18|   0|   18|          0|
    |p_Val2_6_reg_821                        |  18|   0|   18|          0|
    |p_Val2_7_reg_832                        |  18|   0|   18|          0|
    |p_Val2_9_reg_863                        |  18|   0|   18|          0|
    |p_Val2_s_reg_736                        |  18|   0|   18|          0|
    |tmp_15_i_reg_752                        |   1|   0|    1|          0|
    |tmp_18_i_reg_768                        |  36|   0|   36|          0|
    |tmp_1_i_reg_805                         |   4|   0|   64|         60|
    |tmp_1_reg_742                           |   1|   0|    1|          0|
    |tmp_2_reg_827                           |   1|   0|    1|          0|
    |tmp_7_i1_reg_837                        |   1|   0|    1|          0|
    |tmp_8_i_reg_853                         |  36|   0|   36|          0|
    |tmp_i3_reg_725                          |   5|   0|   64|         59|
    |tmp_reg_757                             |  14|   0|   14|          0|
    |tmp_s_reg_842                           |  15|   0|   15|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 402|   0|  528|        126|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |      mlp     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |      mlp     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |      mlp     | return value |
|ap_done                | out |    1| ap_ctrl_hs |      mlp     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |      mlp     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |      mlp     | return value |
|ap_return              | out |   32| ap_ctrl_hs |      mlp     | return value |
|weights_L1_V_address0  | out |   14|  ap_memory | weights_L1_V |     array    |
|weights_L1_V_ce0       | out |    1|  ap_memory | weights_L1_V |     array    |
|weights_L1_V_q0        |  in |   18|  ap_memory | weights_L1_V |     array    |
|weights_L2_V_address0  | out |    9|  ap_memory | weights_L2_V |     array    |
|weights_L2_V_ce0       | out |    1|  ap_memory | weights_L2_V |     array    |
|weights_L2_V_q0        |  in |   18|  ap_memory | weights_L2_V |     array    |
|input_V_address0       | out |    9|  ap_memory |    input_V   |     array    |
|input_V_ce0            | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0             |  in |   18|  ap_memory |    input_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i)
	5  / (tmp_i)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / (!tmp_i2)
	14  / (tmp_i2)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	6  / true
14 --> 
	15  / (!tmp_i5)
	16  / (tmp_i5)
15 --> 
	14  / true
16 --> 
	17  / true
17 --> 
	18  / (!tmp_i6_22)
	25  / (tmp_i6_22)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	17  / true
25 --> 
	26  / true
26 --> 
	27  / (!tmp_i9)
27 --> 
	26  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.53>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10025 x i18]* %weights_L1_V), !map !144"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([260 x i18]* %weights_L2_V), !map !151"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x i18]* %input_V), !map !158"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !164"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @mlp_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.26ns)   --->   "%bias_added_V = alloca [401 x i18], align 4" [../src/mlp.cpp:6]   --->   Operation 33 'alloca' 'bias_added_V' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_1 : Operation 34 [1/1] (1.14ns)   --->   "%L1_no_activ_V = alloca [25 x i18], align 4"   --->   Operation 34 'alloca' 'L1_no_activ_V' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_1 : Operation 35 [1/1] (1.14ns)   --->   "%L1_activ_V = alloca [25 x i18], align 4" [../src/mlp.cpp:8]   --->   Operation 35 'alloca' 'L1_activ_V' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_1 : Operation 36 [1/1] (1.14ns)   --->   "%L2_bias_added_V = alloca [26 x i18], align 4" [../src/mlp.cpp:9]   --->   Operation 36 'alloca' 'L2_bias_added_V' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_1 : Operation 37 [1/1] (1.14ns)   --->   "%L2_out_V = alloca [10 x i18], align 4"   --->   Operation 37 'alloca' 'L2_out_V' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_1 : Operation 38 [1/1] (1.14ns)   --->   "%L2_out_activ_V = alloca [10 x i18], align 4" [../src/mlp.cpp:11]   --->   Operation 38 'alloca' 'L2_out_activ_V' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%bias_added_V_addr = getelementptr [401 x i18]* %bias_added_V, i64 0, i64 0"   --->   Operation 39 'getelementptr' 'bias_added_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.26ns)   --->   "store i18 65536, i18* %bias_added_V_addr, align 4" [../src/mlp.cpp:51->../src/mlp.cpp:14]   --->   Operation 40 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_1 : Operation 41 [1/1] (0.87ns)   --->   "br label %0" [../src/mlp.cpp:52->../src/mlp.cpp:14]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_i = phi i9 [ 0, %arrayctor.loop1.preheader ], [ %i, %1 ]"   --->   Operation 42 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.98ns)   --->   "%tmp_i = icmp eq i9 %i_i, -112" [../src/mlp.cpp:52->../src/mlp.cpp:14]   --->   Operation 43 'icmp' 'tmp_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.35ns)   --->   "%i = add i9 %i_i, 1" [../src/mlp.cpp:54->../src/mlp.cpp:14]   --->   Operation 45 'add' 'i' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %add_bias_pre_L1.exit, label %1" [../src/mlp.cpp:52->../src/mlp.cpp:14]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_43_i = zext i9 %i_i to i64" [../src/mlp.cpp:54->../src/mlp.cpp:14]   --->   Operation 47 'zext' 'tmp_43_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [400 x i18]* %input_V, i64 0, i64 %tmp_43_i" [../src/mlp.cpp:54->../src/mlp.cpp:14]   --->   Operation 48 'getelementptr' 'input_V_addr' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.26ns)   --->   "%input_V_load = load i18* %input_V_addr, align 4" [../src/mlp.cpp:54->../src/mlp.cpp:14]   --->   Operation 49 'load' 'input_V_load' <Predicate = (!tmp_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_2 : Operation 50 [2/2] (0.00ns)   --->   "call fastcc void @mvprod_layer_1([10025 x i18]* %weights_L1_V, [401 x i18]* %bias_added_V, [25 x i18]* %L1_no_activ_V)" [../src/mlp.cpp:15]   --->   Operation 50 'call' <Predicate = (tmp_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 51 [1/2] (2.26ns)   --->   "%input_V_load = load i18* %input_V_addr, align 4" [../src/mlp.cpp:54->../src/mlp.cpp:14]   --->   Operation 51 'load' 'input_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str1) nounwind" [../src/mlp.cpp:53->../src/mlp.cpp:14]   --->   Operation 52 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_i_19 = zext i9 %i to i64" [../src/mlp.cpp:54->../src/mlp.cpp:14]   --->   Operation 53 'zext' 'tmp_i_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%bias_added_V_addr_1 = getelementptr [401 x i18]* %bias_added_V, i64 0, i64 %tmp_i_19" [../src/mlp.cpp:54->../src/mlp.cpp:14]   --->   Operation 54 'getelementptr' 'bias_added_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.26ns)   --->   "store i18 %input_V_load, i18* %bias_added_V_addr_1, align 4" [../src/mlp.cpp:54->../src/mlp.cpp:14]   --->   Operation 55 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %0" [../src/mlp.cpp:52->../src/mlp.cpp:14]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.87>
ST_5 : Operation 57 [1/2] (0.00ns)   --->   "call fastcc void @mvprod_layer_1([10025 x i18]* %weights_L1_V, [401 x i18]* %bias_added_V, [25 x i18]* %L1_no_activ_V)" [../src/mlp.cpp:15]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 58 [1/1] (0.87ns)   --->   "br label %2" [../src/mlp.cpp:122->../src/mlp.cpp:16]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.87>

State 6 <SV = 3> <Delay = 1.14>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%i_i1 = phi i5 [ 0, %add_bias_pre_L1.exit ], [ %i_2, %5 ]"   --->   Operation 59 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.88ns)   --->   "%tmp_i2 = icmp eq i5 %i_i1, -7" [../src/mlp.cpp:122->../src/mlp.cpp:16]   --->   Operation 60 'icmp' 'tmp_i2' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 61 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.10ns)   --->   "%i_2 = add i5 %i_i1, 1" [../src/mlp.cpp:122->../src/mlp.cpp:16]   --->   Operation 62 'add' 'i_2' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp_i2, label %sigmoid_activation_L1.exit, label %_ifconv.i" [../src/mlp.cpp:122->../src/mlp.cpp:16]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_i3 = zext i5 %i_i1 to i64" [../src/mlp.cpp:124->../src/mlp.cpp:16]   --->   Operation 64 'zext' 'tmp_i3' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%L1_no_activ_V_addr = getelementptr [25 x i18]* %L1_no_activ_V, i64 0, i64 %tmp_i3" [../src/mlp.cpp:124->../src/mlp.cpp:16]   --->   Operation 65 'getelementptr' 'L1_no_activ_V_addr' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_6 : Operation 66 [2/2] (1.14ns)   --->   "%p_Val2_s = load i18* %L1_no_activ_V_addr, align 4" [../src/mlp.cpp:124->../src/mlp.cpp:16]   --->   Operation 66 'load' 'p_Val2_s' <Predicate = (!tmp_i2)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%L2_bias_added_V_addr = getelementptr [26 x i18]* %L2_bias_added_V, i64 0, i64 0"   --->   Operation 67 'getelementptr' 'L2_bias_added_V_addr' <Predicate = (tmp_i2)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.14ns)   --->   "store i18 65536, i18* %L2_bias_added_V_addr, align 4" [../src/mlp.cpp:62->../src/mlp.cpp:18]   --->   Operation 68 'store' <Predicate = (tmp_i2)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_6 : Operation 69 [1/1] (0.87ns)   --->   "br label %6" [../src/mlp.cpp:63->../src/mlp.cpp:18]   --->   Operation 69 'br' <Predicate = (tmp_i2)> <Delay = 0.87>

State 7 <SV = 4> <Delay = 1.14>
ST_7 : Operation 70 [1/2] (1.14ns)   --->   "%p_Val2_s = load i18* %L1_no_activ_V_addr, align 4" [../src/mlp.cpp:124->../src/mlp.cpp:16]   --->   Operation 70 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_s, i32 17)" [../src/mlp.cpp:127->../src/mlp.cpp:16]   --->   Operation 71 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 3.21>
ST_8 : Operation 72 [1/1] (1.36ns)   --->   "%p_Val2_8_i = sub i18 0, %p_Val2_s" [../src/mlp.cpp:128->../src/mlp.cpp:16]   --->   Operation 72 'sub' 'p_Val2_8_i' <Predicate = (tmp_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.56ns)   --->   "%p_Val2_3 = select i1 %tmp_1, i18 %p_Val2_8_i, i18 %p_Val2_s" [../src/mlp.cpp:127->../src/mlp.cpp:16]   --->   Operation 73 'select' 'p_Val2_3' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (1.28ns)   --->   "%tmp_15_i = icmp sgt i18 %p_Val2_3, 16384" [../src/mlp.cpp:132->../src/mlp.cpp:16]   --->   Operation 74 'icmp' 'tmp_15_i' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_PartSelect.i14.i18.i32.i32(i18 %p_Val2_3, i32 2, i32 15)" [../src/mlp.cpp:127->../src/mlp.cpp:16]   --->   Operation 75 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 3.04>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%OP1_V = sext i18 %p_Val2_3 to i36" [../src/mlp.cpp:135->../src/mlp.cpp:16]   --->   Operation 76 'sext' 'OP1_V' <Predicate = (!tmp_15_i)> <Delay = 0.00>
ST_9 : Operation 77 [3/3] (3.04ns)   --->   "%tmp_18_i = mul nsw i36 %OP1_V, %OP1_V" [../src/mlp.cpp:135->../src/mlp.cpp:16]   --->   Operation 77 'mul' 'tmp_18_i' <Predicate = (!tmp_15_i)> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 7> <Delay = 3.04>
ST_10 : Operation 78 [2/3] (3.04ns)   --->   "%tmp_18_i = mul nsw i36 %OP1_V, %OP1_V" [../src/mlp.cpp:135->../src/mlp.cpp:16]   --->   Operation 78 'mul' 'tmp_18_i' <Predicate = (!tmp_15_i)> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 8> <Delay = 1.36>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_17_i = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %tmp, i4 0)" [../src/mlp.cpp:127->../src/mlp.cpp:16]   --->   Operation 79 'bitconcatenate' 'tmp_17_i' <Predicate = (!tmp_15_i)> <Delay = 0.00>
ST_11 : Operation 80 [1/3] (0.00ns)   --->   "%tmp_18_i = mul nsw i36 %OP1_V, %OP1_V" [../src/mlp.cpp:135->../src/mlp.cpp:16]   --->   Operation 80 'mul' 'tmp_18_i' <Predicate = (!tmp_15_i)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 81 [1/1] (1.36ns)   --->   "%p_Val2_5_i = add i18 %tmp_17_i, 32768" [../src/mlp.cpp:135->../src/mlp.cpp:16]   --->   Operation 81 'add' 'p_Val2_5_i' <Predicate = (!tmp_15_i)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 3.16>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [../src/mlp.cpp:123->../src/mlp.cpp:16]   --->   Operation 82 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_20_i = call i26 @_ssdm_op_BitConcatenate.i26.i18.i8(i18 %p_Val2_5_i, i8 0)" [../src/mlp.cpp:135->../src/mlp.cpp:16]   --->   Operation 83 'bitconcatenate' 'tmp_20_i' <Predicate = (!tmp_15_i)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_21_i_cast = call i26 @_ssdm_op_PartSelect.i26.i36.i32.i32(i36 %tmp_18_i, i32 5, i32 30)" [../src/mlp.cpp:135->../src/mlp.cpp:16]   --->   Operation 84 'partselect' 'tmp_21_i_cast' <Predicate = (!tmp_15_i)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (1.45ns)   --->   "%p_Val2_4 = sub i26 %tmp_20_i, %tmp_21_i_cast" [../src/mlp.cpp:135->../src/mlp.cpp:16]   --->   Operation 85 'sub' 'p_Val2_4' <Predicate = (!tmp_15_i)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_23_i = call i18 @_ssdm_op_PartSelect.i18.i26.i32.i32(i26 %p_Val2_4, i32 8, i32 25)" [../src/mlp.cpp:135->../src/mlp.cpp:16]   --->   Operation 86 'partselect' 'tmp_23_i' <Predicate = (!tmp_15_i)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.56ns)   --->   "%p_Val2_5 = select i1 %tmp_15_i, i18 65536, i18 %tmp_23_i" [../src/mlp.cpp:141->../src/mlp.cpp:16]   --->   Operation 87 'select' 'p_Val2_5' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %4, label %3" [../src/mlp.cpp:138->../src/mlp.cpp:16]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%L1_activ_V_addr_1 = getelementptr [25 x i18]* %L1_activ_V, i64 0, i64 %tmp_i3" [../src/mlp.cpp:139->../src/mlp.cpp:16]   --->   Operation 89 'getelementptr' 'L1_activ_V_addr_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (1.14ns)   --->   "store i18 %p_Val2_5, i18* %L1_activ_V_addr_1, align 4" [../src/mlp.cpp:139->../src/mlp.cpp:16]   --->   Operation 90 'store' <Predicate = (!tmp_1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "br label %5" [../src/mlp.cpp:139->../src/mlp.cpp:16]   --->   Operation 91 'br' <Predicate = (!tmp_1)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 2.51>
ST_13 : Operation 92 [1/1] (1.36ns)   --->   "%p_Val2_i = sub i18 65536, %p_Val2_5" [../src/mlp.cpp:141->../src/mlp.cpp:16]   --->   Operation 92 'sub' 'p_Val2_i' <Predicate = (tmp_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%L1_activ_V_addr = getelementptr [25 x i18]* %L1_activ_V, i64 0, i64 %tmp_i3" [../src/mlp.cpp:141->../src/mlp.cpp:16]   --->   Operation 93 'getelementptr' 'L1_activ_V_addr' <Predicate = (tmp_1)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (1.14ns)   --->   "store i18 %p_Val2_i, i18* %L1_activ_V_addr, align 4" [../src/mlp.cpp:141->../src/mlp.cpp:16]   --->   Operation 94 'store' <Predicate = (tmp_1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 95 'br' <Predicate = (tmp_1)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "br label %2" [../src/mlp.cpp:122->../src/mlp.cpp:16]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 1.14>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%i_i4 = phi i5 [ 0, %sigmoid_activation_L1.exit ], [ %i_1, %7 ]"   --->   Operation 97 'phi' 'i_i4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.88ns)   --->   "%tmp_i5 = icmp eq i5 %i_i4, -7" [../src/mlp.cpp:63->../src/mlp.cpp:18]   --->   Operation 98 'icmp' 'tmp_i5' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 99 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (1.10ns)   --->   "%i_1 = add i5 %i_i4, 1" [../src/mlp.cpp:65->../src/mlp.cpp:18]   --->   Operation 100 'add' 'i_1' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_i5, label %add_bias_pre_L2.exit, label %7" [../src/mlp.cpp:63->../src/mlp.cpp:18]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_42_i = zext i5 %i_i4 to i64" [../src/mlp.cpp:65->../src/mlp.cpp:18]   --->   Operation 102 'zext' 'tmp_42_i' <Predicate = (!tmp_i5)> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%L1_activ_V_addr_2 = getelementptr [25 x i18]* %L1_activ_V, i64 0, i64 %tmp_42_i" [../src/mlp.cpp:65->../src/mlp.cpp:18]   --->   Operation 103 'getelementptr' 'L1_activ_V_addr_2' <Predicate = (!tmp_i5)> <Delay = 0.00>
ST_14 : Operation 104 [2/2] (1.14ns)   --->   "%L1_activ_V_load = load i18* %L1_activ_V_addr_2, align 4" [../src/mlp.cpp:65->../src/mlp.cpp:18]   --->   Operation 104 'load' 'L1_activ_V_load' <Predicate = (!tmp_i5)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_14 : Operation 105 [2/2] (0.00ns)   --->   "call fastcc void @mvprod_layer_2([260 x i18]* %weights_L2_V, [26 x i18]* %L2_bias_added_V, [10 x i18]* %L2_out_V)" [../src/mlp.cpp:19]   --->   Operation 105 'call' <Predicate = (tmp_i5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 5> <Delay = 2.29>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str1) nounwind" [../src/mlp.cpp:64->../src/mlp.cpp:18]   --->   Operation 106 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_i6 = zext i5 %i_1 to i64" [../src/mlp.cpp:65->../src/mlp.cpp:18]   --->   Operation 107 'zext' 'tmp_i6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/2] (1.14ns)   --->   "%L1_activ_V_load = load i18* %L1_activ_V_addr_2, align 4" [../src/mlp.cpp:65->../src/mlp.cpp:18]   --->   Operation 108 'load' 'L1_activ_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%L2_bias_added_V_addr_1 = getelementptr [26 x i18]* %L2_bias_added_V, i64 0, i64 %tmp_i6" [../src/mlp.cpp:65->../src/mlp.cpp:18]   --->   Operation 109 'getelementptr' 'L2_bias_added_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (1.14ns)   --->   "store i18 %L1_activ_V_load, i18* %L2_bias_added_V_addr_1, align 4" [../src/mlp.cpp:65->../src/mlp.cpp:18]   --->   Operation 110 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "br label %6" [../src/mlp.cpp:63->../src/mlp.cpp:18]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 0.87>
ST_16 : Operation 112 [1/2] (0.00ns)   --->   "call fastcc void @mvprod_layer_2([260 x i18]* %weights_L2_V, [26 x i18]* %L2_bias_added_V, [10 x i18]* %L2_out_V)" [../src/mlp.cpp:19]   --->   Operation 112 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 113 [1/1] (0.87ns)   --->   "br label %8" [../src/mlp.cpp:154->../src/mlp.cpp:20]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.87>

State 17 <SV = 6> <Delay = 1.14>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%i_i5 = phi i4 [ 0, %add_bias_pre_L2.exit ], [ %i_3, %11 ]"   --->   Operation 114 'phi' 'i_i5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (0.86ns)   --->   "%tmp_i6_22 = icmp eq i4 %i_i5, -6" [../src/mlp.cpp:154->../src/mlp.cpp:20]   --->   Operation 115 'icmp' 'tmp_i6_22' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 116 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (1.01ns)   --->   "%i_3 = add i4 %i_i5, 1" [../src/mlp.cpp:154->../src/mlp.cpp:20]   --->   Operation 117 'add' 'i_3' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %tmp_i6_22, label %sigmoid_activation_L2.exit, label %_ifconv.i16" [../src/mlp.cpp:154->../src/mlp.cpp:20]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_1_i = zext i4 %i_i5 to i64" [../src/mlp.cpp:156->../src/mlp.cpp:20]   --->   Operation 119 'zext' 'tmp_1_i' <Predicate = (!tmp_i6_22)> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%L2_out_V_addr = getelementptr [10 x i18]* %L2_out_V, i64 0, i64 %tmp_1_i" [../src/mlp.cpp:156->../src/mlp.cpp:20]   --->   Operation 120 'getelementptr' 'L2_out_V_addr' <Predicate = (!tmp_i6_22)> <Delay = 0.00>
ST_17 : Operation 121 [2/2] (1.14ns)   --->   "%p_Val2_6 = load i18* %L2_out_V_addr, align 4" [../src/mlp.cpp:156->../src/mlp.cpp:20]   --->   Operation 121 'load' 'p_Val2_6' <Predicate = (!tmp_i6_22)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%L2_out_activ_V_addr = getelementptr [10 x i18]* %L2_out_activ_V, i64 0, i64 0"   --->   Operation 122 'getelementptr' 'L2_out_activ_V_addr' <Predicate = (tmp_i6_22)> <Delay = 0.00>
ST_17 : Operation 123 [2/2] (1.14ns)   --->   "%max_V = load i18* %L2_out_activ_V_addr, align 4" [../src/mlp.cpp:29->../src/mlp.cpp:22]   --->   Operation 123 'load' 'max_V' <Predicate = (tmp_i6_22)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>

State 18 <SV = 7> <Delay = 1.14>
ST_18 : Operation 124 [1/2] (1.14ns)   --->   "%p_Val2_6 = load i18* %L2_out_V_addr, align 4" [../src/mlp.cpp:156->../src/mlp.cpp:20]   --->   Operation 124 'load' 'p_Val2_6' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_6, i32 17)" [../src/mlp.cpp:159->../src/mlp.cpp:20]   --->   Operation 125 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 19 <SV = 8> <Delay = 3.21>
ST_19 : Operation 126 [1/1] (1.36ns)   --->   "%p_Val2_1_i9 = sub i18 0, %p_Val2_6" [../src/mlp.cpp:160->../src/mlp.cpp:20]   --->   Operation 126 'sub' 'p_Val2_1_i9' <Predicate = (tmp_2)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 127 [1/1] (0.56ns)   --->   "%p_Val2_7 = select i1 %tmp_2, i18 %p_Val2_1_i9, i18 %p_Val2_6" [../src/mlp.cpp:159->../src/mlp.cpp:20]   --->   Operation 127 'select' 'p_Val2_7' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 128 [1/1] (1.28ns)   --->   "%tmp_7_i1 = icmp sgt i18 %p_Val2_7, 32768" [../src/mlp.cpp:164->../src/mlp.cpp:20]   --->   Operation 128 'icmp' 'tmp_7_i1' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_s = call i15 @_ssdm_op_PartSelect.i15.i18.i32.i32(i18 %p_Val2_7, i32 2, i32 16)" [../src/mlp.cpp:159->../src/mlp.cpp:20]   --->   Operation 129 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 20 <SV = 9> <Delay = 3.04>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i18 %p_Val2_7 to i36" [../src/mlp.cpp:167->../src/mlp.cpp:20]   --->   Operation 130 'sext' 'OP1_V_1' <Predicate = (!tmp_7_i1)> <Delay = 0.00>
ST_20 : Operation 131 [3/3] (3.04ns)   --->   "%tmp_8_i = mul nsw i36 %OP1_V_1, %OP1_V_1" [../src/mlp.cpp:167->../src/mlp.cpp:20]   --->   Operation 131 'mul' 'tmp_8_i' <Predicate = (!tmp_7_i1)> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 10> <Delay = 3.04>
ST_21 : Operation 132 [2/3] (3.04ns)   --->   "%tmp_8_i = mul nsw i36 %OP1_V_1, %OP1_V_1" [../src/mlp.cpp:167->../src/mlp.cpp:20]   --->   Operation 132 'mul' 'tmp_8_i' <Predicate = (!tmp_7_i1)> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 11> <Delay = 1.36>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_i2_24 = call i18 @_ssdm_op_BitConcatenate.i18.i15.i3(i15 %tmp_s, i3 0)" [../src/mlp.cpp:159->../src/mlp.cpp:20]   --->   Operation 133 'bitconcatenate' 'tmp_i2_24' <Predicate = (!tmp_7_i1)> <Delay = 0.00>
ST_22 : Operation 134 [1/3] (0.00ns)   --->   "%tmp_8_i = mul nsw i36 %OP1_V_1, %OP1_V_1" [../src/mlp.cpp:167->../src/mlp.cpp:20]   --->   Operation 134 'mul' 'tmp_8_i' <Predicate = (!tmp_7_i1)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 135 [1/1] (1.36ns)   --->   "%p_Val2_2_i = add i18 %tmp_i2_24, 32768" [../src/mlp.cpp:167->../src/mlp.cpp:20]   --->   Operation 135 'add' 'p_Val2_2_i' <Predicate = (!tmp_7_i1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 3.18>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [../src/mlp.cpp:155->../src/mlp.cpp:20]   --->   Operation 136 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_6_i1 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %p_Val2_2_i, i10 0)" [../src/mlp.cpp:167->../src/mlp.cpp:20]   --->   Operation 137 'bitconcatenate' 'tmp_6_i1' <Predicate = (!tmp_7_i1)> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_10_i_cast = call i28 @_ssdm_op_PartSelect.i28.i36.i32.i32(i36 %tmp_8_i, i32 5, i32 32)" [../src/mlp.cpp:167->../src/mlp.cpp:20]   --->   Operation 138 'partselect' 'tmp_10_i_cast' <Predicate = (!tmp_7_i1)> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (1.47ns)   --->   "%p_Val2_8 = sub i28 %tmp_6_i1, %tmp_10_i_cast" [../src/mlp.cpp:167->../src/mlp.cpp:20]   --->   Operation 139 'sub' 'p_Val2_8' <Predicate = (!tmp_7_i1)> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_12_i = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_8, i32 10, i32 27)" [../src/mlp.cpp:167->../src/mlp.cpp:20]   --->   Operation 140 'partselect' 'tmp_12_i' <Predicate = (!tmp_7_i1)> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.56ns)   --->   "%p_Val2_9 = select i1 %tmp_7_i1, i18 65536, i18 %tmp_12_i" [../src/mlp.cpp:173->../src/mlp.cpp:20]   --->   Operation 141 'select' 'p_Val2_9' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %10, label %9" [../src/mlp.cpp:170->../src/mlp.cpp:20]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%L2_out_activ_V_addr_2 = getelementptr [10 x i18]* %L2_out_activ_V, i64 0, i64 %tmp_1_i" [../src/mlp.cpp:171->../src/mlp.cpp:20]   --->   Operation 143 'getelementptr' 'L2_out_activ_V_addr_2' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (1.14ns)   --->   "store i18 %p_Val2_9, i18* %L2_out_activ_V_addr_2, align 4" [../src/mlp.cpp:171->../src/mlp.cpp:20]   --->   Operation 144 'store' <Predicate = (!tmp_2)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "br label %11" [../src/mlp.cpp:171->../src/mlp.cpp:20]   --->   Operation 145 'br' <Predicate = (!tmp_2)> <Delay = 0.00>

State 24 <SV = 13> <Delay = 2.51>
ST_24 : Operation 146 [1/1] (1.36ns)   --->   "%p_Val2_7_i = sub i18 65536, %p_Val2_9" [../src/mlp.cpp:173->../src/mlp.cpp:20]   --->   Operation 146 'sub' 'p_Val2_7_i' <Predicate = (tmp_2)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "%L2_out_activ_V_addr_1 = getelementptr [10 x i18]* %L2_out_activ_V, i64 0, i64 %tmp_1_i" [../src/mlp.cpp:173->../src/mlp.cpp:20]   --->   Operation 147 'getelementptr' 'L2_out_activ_V_addr_1' <Predicate = (tmp_2)> <Delay = 0.00>
ST_24 : Operation 148 [1/1] (1.14ns)   --->   "store i18 %p_Val2_7_i, i18* %L2_out_activ_V_addr_1, align 4" [../src/mlp.cpp:173->../src/mlp.cpp:20]   --->   Operation 148 'store' <Predicate = (tmp_2)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 149 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "br label %8" [../src/mlp.cpp:154->../src/mlp.cpp:20]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 7> <Delay = 1.14>
ST_25 : Operation 151 [1/2] (1.14ns)   --->   "%max_V = load i18* %L2_out_activ_V_addr, align 4" [../src/mlp.cpp:29->../src/mlp.cpp:22]   --->   Operation 151 'load' 'max_V' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_25 : Operation 152 [1/1] (0.87ns)   --->   "br label %12" [../src/mlp.cpp:33->../src/mlp.cpp:22]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.87>

State 26 <SV = 8> <Delay = 1.14>
ST_26 : Operation 153 [1/1] (0.00ns)   --->   "%p_0_i = phi i18 [ %max_V, %sigmoid_activation_L2.exit ], [ %max_V_1_i_0_i, %._crit_edge.i ]"   --->   Operation 153 'phi' 'p_0_i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%digit = phi i32 [ 1, %sigmoid_activation_L2.exit ], [ %network_digit_2_i_ne, %._crit_edge.i ]" [../src/mlp.cpp:35->../src/mlp.cpp:22]   --->   Operation 154 'phi' 'digit' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "%k_i = phi i4 [ 0, %sigmoid_activation_L2.exit ], [ %network_digit, %._crit_edge.i ]"   --->   Operation 155 'phi' 'k_i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 156 [1/1] (0.86ns)   --->   "%tmp_i9 = icmp eq i4 %k_i, -6" [../src/mlp.cpp:33->../src/mlp.cpp:22]   --->   Operation 156 'icmp' 'tmp_i9' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 157 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 158 [1/1] (1.01ns)   --->   "%network_digit = add i4 %k_i, 1" [../src/mlp.cpp:38->../src/mlp.cpp:22]   --->   Operation 158 'add' 'network_digit' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %tmp_i9, label %classify.exit, label %._crit_edge.i" [../src/mlp.cpp:33->../src/mlp.cpp:22]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i4 %k_i to i64" [../src/mlp.cpp:35->../src/mlp.cpp:22]   --->   Operation 160 'zext' 'tmp_i1' <Predicate = (!tmp_i9)> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%L2_out_activ_V_addr_3 = getelementptr [10 x i18]* %L2_out_activ_V, i64 0, i64 %tmp_i1" [../src/mlp.cpp:35->../src/mlp.cpp:22]   --->   Operation 161 'getelementptr' 'L2_out_activ_V_addr_3' <Predicate = (!tmp_i9)> <Delay = 0.00>
ST_26 : Operation 162 [2/2] (1.14ns)   --->   "%max_V_1 = load i18* %L2_out_activ_V_addr_3, align 4" [../src/mlp.cpp:35->../src/mlp.cpp:22]   --->   Operation 162 'load' 'max_V_1' <Predicate = (!tmp_i9)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "ret i32 %digit" [../src/mlp.cpp:24]   --->   Operation 163 'ret' <Predicate = (tmp_i9)> <Delay = 0.00>

State 27 <SV = 9> <Delay = 2.99>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind" [../src/mlp.cpp:34->../src/mlp.cpp:22]   --->   Operation 164 'specloopname' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 165 [1/2] (1.14ns)   --->   "%max_V_1 = load i18* %L2_out_activ_V_addr_3, align 4" [../src/mlp.cpp:35->../src/mlp.cpp:22]   --->   Operation 165 'load' 'max_V_1' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_27 : Operation 166 [1/1] (1.28ns)   --->   "%tmp_41_i = icmp sgt i18 %max_V_1, %p_0_i" [../src/mlp.cpp:35->../src/mlp.cpp:22]   --->   Operation 166 'icmp' 'tmp_41_i' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%network_digit_cast = zext i4 %network_digit to i32" [../src/mlp.cpp:38->../src/mlp.cpp:22]   --->   Operation 167 'zext' 'network_digit_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 168 [1/1] (0.56ns)   --->   "%max_V_1_i_0_i = select i1 %tmp_41_i, i18 %max_V_1, i18 %p_0_i" [../src/mlp.cpp:35->../src/mlp.cpp:22]   --->   Operation 168 'select' 'max_V_1_i_0_i' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 169 [1/1] (0.49ns)   --->   "%network_digit_2_i_ne = select i1 %tmp_41_i, i32 %network_digit_cast, i32 %digit" [../src/mlp.cpp:35->../src/mlp.cpp:22]   --->   Operation 169 'select' 'network_digit_2_i_ne' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "br label %12" [../src/mlp.cpp:33->../src/mlp.cpp:22]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights_L1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_L2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_28            (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_29            (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_30            (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_31            (specbitsmap      ) [ 0000000000000000000000000000]
StgValue_32            (spectopmodule    ) [ 0000000000000000000000000000]
bias_added_V           (alloca           ) [ 0011110000000000000000000000]
L1_no_activ_V          (alloca           ) [ 0011111111111100000000000000]
L1_activ_V             (alloca           ) [ 0011111111111111000000000000]
L2_bias_added_V        (alloca           ) [ 0011111111111111100000000000]
L2_out_V               (alloca           ) [ 0011111111111111111111111000]
L2_out_activ_V         (alloca           ) [ 0011111111111111111111111111]
bias_added_V_addr      (getelementptr    ) [ 0000000000000000000000000000]
StgValue_40            (store            ) [ 0000000000000000000000000000]
StgValue_41            (br               ) [ 0111100000000000000000000000]
i_i                    (phi              ) [ 0010000000000000000000000000]
tmp_i                  (icmp             ) [ 0011100000000000000000000000]
empty                  (speclooptripcount) [ 0000000000000000000000000000]
i                      (add              ) [ 0111100000000000000000000000]
StgValue_46            (br               ) [ 0000000000000000000000000000]
tmp_43_i               (zext             ) [ 0000000000000000000000000000]
input_V_addr           (getelementptr    ) [ 0001000000000000000000000000]
input_V_load           (load             ) [ 0000100000000000000000000000]
StgValue_52            (specloopname     ) [ 0000000000000000000000000000]
tmp_i_19               (zext             ) [ 0000000000000000000000000000]
bias_added_V_addr_1    (getelementptr    ) [ 0000000000000000000000000000]
StgValue_55            (store            ) [ 0000000000000000000000000000]
StgValue_56            (br               ) [ 0111100000000000000000000000]
StgValue_57            (call             ) [ 0000000000000000000000000000]
StgValue_58            (br               ) [ 0000011111111100000000000000]
i_i1                   (phi              ) [ 0000001000000000000000000000]
tmp_i2                 (icmp             ) [ 0000001111111100000000000000]
empty_20               (speclooptripcount) [ 0000000000000000000000000000]
i_2                    (add              ) [ 0000011111111100000000000000]
StgValue_63            (br               ) [ 0000000000000000000000000000]
tmp_i3                 (zext             ) [ 0000000111111100000000000000]
L1_no_activ_V_addr     (getelementptr    ) [ 0000000100000000000000000000]
L2_bias_added_V_addr   (getelementptr    ) [ 0000000000000000000000000000]
StgValue_68            (store            ) [ 0000000000000000000000000000]
StgValue_69            (br               ) [ 0000001111111111000000000000]
p_Val2_s               (load             ) [ 0000000010000000000000000000]
tmp_1                  (bitselect        ) [ 0000000011111100000000000000]
p_Val2_8_i             (sub              ) [ 0000000000000000000000000000]
p_Val2_3               (select           ) [ 0000000001000000000000000000]
tmp_15_i               (icmp             ) [ 0000000001111000000000000000]
tmp                    (partselect       ) [ 0000000001110000000000000000]
OP1_V                  (sext             ) [ 0000000000110000000000000000]
tmp_17_i               (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_18_i               (mul              ) [ 0000000000001000000000000000]
p_Val2_5_i             (add              ) [ 0000000000001000000000000000]
StgValue_82            (specloopname     ) [ 0000000000000000000000000000]
tmp_20_i               (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_21_i_cast          (partselect       ) [ 0000000000000000000000000000]
p_Val2_4               (sub              ) [ 0000000000000000000000000000]
tmp_23_i               (partselect       ) [ 0000000000000000000000000000]
p_Val2_5               (select           ) [ 0000000000000100000000000000]
StgValue_88            (br               ) [ 0000000000000000000000000000]
L1_activ_V_addr_1      (getelementptr    ) [ 0000000000000000000000000000]
StgValue_90            (store            ) [ 0000000000000000000000000000]
StgValue_91            (br               ) [ 0000000000000000000000000000]
p_Val2_i               (sub              ) [ 0000000000000000000000000000]
L1_activ_V_addr        (getelementptr    ) [ 0000000000000000000000000000]
StgValue_94            (store            ) [ 0000000000000000000000000000]
StgValue_95            (br               ) [ 0000000000000000000000000000]
StgValue_96            (br               ) [ 0000011111111100000000000000]
i_i4                   (phi              ) [ 0000000000000010000000000000]
tmp_i5                 (icmp             ) [ 0000000000000011000000000000]
empty_21               (speclooptripcount) [ 0000000000000000000000000000]
i_1                    (add              ) [ 0000001000000011000000000000]
StgValue_101           (br               ) [ 0000000000000000000000000000]
tmp_42_i               (zext             ) [ 0000000000000000000000000000]
L1_activ_V_addr_2      (getelementptr    ) [ 0000000000000001000000000000]
StgValue_106           (specloopname     ) [ 0000000000000000000000000000]
tmp_i6                 (zext             ) [ 0000000000000000000000000000]
L1_activ_V_load        (load             ) [ 0000000000000000000000000000]
L2_bias_added_V_addr_1 (getelementptr    ) [ 0000000000000000000000000000]
StgValue_110           (store            ) [ 0000000000000000000000000000]
StgValue_111           (br               ) [ 0000001000000011000000000000]
StgValue_112           (call             ) [ 0000000000000000000000000000]
StgValue_113           (br               ) [ 0000000000000000111111111000]
i_i5                   (phi              ) [ 0000000000000000010000000000]
tmp_i6_22              (icmp             ) [ 0000000000000000011111111000]
empty_23               (speclooptripcount) [ 0000000000000000000000000000]
i_3                    (add              ) [ 0000000000000000111111111000]
StgValue_118           (br               ) [ 0000000000000000000000000000]
tmp_1_i                (zext             ) [ 0000000000000000001111111000]
L2_out_V_addr          (getelementptr    ) [ 0000000000000000001000000000]
L2_out_activ_V_addr    (getelementptr    ) [ 0000000000000000000000000100]
p_Val2_6               (load             ) [ 0000000000000000000100000000]
tmp_2                  (bitselect        ) [ 0000000000000000000111111000]
p_Val2_1_i9            (sub              ) [ 0000000000000000000000000000]
p_Val2_7               (select           ) [ 0000000000000000000010000000]
tmp_7_i1               (icmp             ) [ 0000000000000000000011110000]
tmp_s                  (partselect       ) [ 0000000000000000000011100000]
OP1_V_1                (sext             ) [ 0000000000000000000001100000]
tmp_i2_24              (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_8_i                (mul              ) [ 0000000000000000000000010000]
p_Val2_2_i             (add              ) [ 0000000000000000000000010000]
StgValue_136           (specloopname     ) [ 0000000000000000000000000000]
tmp_6_i1               (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_10_i_cast          (partselect       ) [ 0000000000000000000000000000]
p_Val2_8               (sub              ) [ 0000000000000000000000000000]
tmp_12_i               (partselect       ) [ 0000000000000000000000000000]
p_Val2_9               (select           ) [ 0000000000000000000000001000]
StgValue_142           (br               ) [ 0000000000000000000000000000]
L2_out_activ_V_addr_2  (getelementptr    ) [ 0000000000000000000000000000]
StgValue_144           (store            ) [ 0000000000000000000000000000]
StgValue_145           (br               ) [ 0000000000000000000000000000]
p_Val2_7_i             (sub              ) [ 0000000000000000000000000000]
L2_out_activ_V_addr_1  (getelementptr    ) [ 0000000000000000000000000000]
StgValue_148           (store            ) [ 0000000000000000000000000000]
StgValue_149           (br               ) [ 0000000000000000000000000000]
StgValue_150           (br               ) [ 0000000000000000111111111000]
max_V                  (load             ) [ 0000000000000000000000000111]
StgValue_152           (br               ) [ 0000000000000000000000000111]
p_0_i                  (phi              ) [ 0000000000000000000000000011]
digit                  (phi              ) [ 0000000000000000000000000011]
k_i                    (phi              ) [ 0000000000000000000000000010]
tmp_i9                 (icmp             ) [ 0000000000000000000000000011]
empty_25               (speclooptripcount) [ 0000000000000000000000000000]
network_digit          (add              ) [ 0000000000000000000000000111]
StgValue_159           (br               ) [ 0000000000000000000000000000]
tmp_i1                 (zext             ) [ 0000000000000000000000000000]
L2_out_activ_V_addr_3  (getelementptr    ) [ 0000000000000000000000000001]
StgValue_163           (ret              ) [ 0000000000000000000000000000]
StgValue_164           (specloopname     ) [ 0000000000000000000000000000]
max_V_1                (load             ) [ 0000000000000000000000000000]
tmp_41_i               (icmp             ) [ 0000000000000000000000000000]
network_digit_cast     (zext             ) [ 0000000000000000000000000000]
max_V_1_i_0_i          (select           ) [ 0000000000000000000000000111]
network_digit_2_i_ne   (select           ) [ 0000000000000000000000000111]
StgValue_170           (br               ) [ 0000000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights_L1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_L1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_L2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_L2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mvprod_layer_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i14.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i18.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mvprod_layer_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i15.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i18.i10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="bias_added_V_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_added_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="L1_no_activ_V_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L1_no_activ_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="L1_activ_V_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L1_activ_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="L2_bias_added_V_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L2_bias_added_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="L2_out_V_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L2_out_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="L2_out_activ_V_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L2_out_activ_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="bias_added_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="18" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_added_V_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="0" index="1" bw="18" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/1 StgValue_55/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="input_V_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="18" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="9" slack="0"/>
<pin id="159" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="bias_added_V_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="9" slack="0"/>
<pin id="172" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_added_V_addr_1/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="L1_no_activ_V_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="5" slack="0"/>
<pin id="179" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L1_no_activ_V_addr/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="L2_bias_added_V_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L2_bias_added_V_addr/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="18" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/6 StgValue_110/15 "/>
</bind>
</comp>

<comp id="201" class="1004" name="L1_activ_V_addr_1_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="6"/>
<pin id="205" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L1_activ_V_addr_1/12 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="0" index="1" bw="18" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_90/12 StgValue_94/13 L1_activ_V_load/14 "/>
</bind>
</comp>

<comp id="213" class="1004" name="L1_activ_V_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="7"/>
<pin id="217" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L1_activ_V_addr/13 "/>
</bind>
</comp>

<comp id="220" class="1004" name="L1_activ_V_addr_2_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L1_activ_V_addr_2/14 "/>
</bind>
</comp>

<comp id="227" class="1004" name="L2_bias_added_V_addr_1_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L2_bias_added_V_addr_1/15 "/>
</bind>
</comp>

<comp id="235" class="1004" name="L2_out_V_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L2_out_V_addr/17 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_6/17 "/>
</bind>
</comp>

<comp id="247" class="1004" name="L2_out_activ_V_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L2_out_activ_V_addr/17 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="18" slack="0"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="max_V/17 StgValue_144/23 StgValue_148/24 max_V_1/26 "/>
</bind>
</comp>

<comp id="260" class="1004" name="L2_out_activ_V_addr_2_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="6"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L2_out_activ_V_addr_2/23 "/>
</bind>
</comp>

<comp id="267" class="1004" name="L2_out_activ_V_addr_1_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="4" slack="7"/>
<pin id="271" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L2_out_activ_V_addr_1/24 "/>
</bind>
</comp>

<comp id="274" class="1004" name="L2_out_activ_V_addr_3_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="4" slack="0"/>
<pin id="278" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L2_out_activ_V_addr_3/26 "/>
</bind>
</comp>

<comp id="281" class="1005" name="i_i_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="1"/>
<pin id="283" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="i_i_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="9" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="i_i1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="1"/>
<pin id="294" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="i_i1_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/6 "/>
</bind>
</comp>

<comp id="303" class="1005" name="i_i4_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="1"/>
<pin id="305" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_i4 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="i_i4_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i4/14 "/>
</bind>
</comp>

<comp id="314" class="1005" name="i_i5_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i5 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="i_i5_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="4" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i5/17 "/>
</bind>
</comp>

<comp id="325" class="1005" name="p_0_i_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="18" slack="1"/>
<pin id="327" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_0_i_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="18" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="18" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/26 "/>
</bind>
</comp>

<comp id="335" class="1005" name="digit_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="digit (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="digit_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="32" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="digit/26 "/>
</bind>
</comp>

<comp id="347" class="1005" name="k_i_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="1"/>
<pin id="349" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_i (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="k_i_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_i/26 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_mvprod_layer_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="0" slack="0"/>
<pin id="360" dir="0" index="1" bw="18" slack="0"/>
<pin id="361" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="362" dir="0" index="3" bw="18" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_105/14 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_mvprod_layer_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="0" slack="0"/>
<pin id="368" dir="0" index="1" bw="18" slack="0"/>
<pin id="369" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="370" dir="0" index="3" bw="18" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_50/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_i_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="0" index="1" bw="9" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_43_i_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_i/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_i_19_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="9" slack="2"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_19/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_i2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="5" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="i_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_i3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i3/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="18" slack="0"/>
<pin id="415" dir="0" index="2" bw="6" slack="0"/>
<pin id="416" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_Val2_8_i_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="18" slack="1"/>
<pin id="423" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8_i/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_Val2_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="0" index="1" bw="18" slack="0"/>
<pin id="428" dir="0" index="2" bw="18" slack="1"/>
<pin id="429" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_15_i_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="18" slack="0"/>
<pin id="433" dir="0" index="1" bw="18" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15_i/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="14" slack="0"/>
<pin id="439" dir="0" index="1" bw="18" slack="0"/>
<pin id="440" dir="0" index="2" bw="3" slack="0"/>
<pin id="441" dir="0" index="3" bw="5" slack="0"/>
<pin id="442" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="447" class="1004" name="OP1_V_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="18" slack="1"/>
<pin id="449" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/9 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_17_i_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="18" slack="0"/>
<pin id="452" dir="0" index="1" bw="14" slack="3"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_i/11 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_Val2_5_i_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="18" slack="0"/>
<pin id="459" dir="0" index="1" bw="17" slack="0"/>
<pin id="460" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5_i/11 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_20_i_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="26" slack="0"/>
<pin id="465" dir="0" index="1" bw="18" slack="1"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20_i/12 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_21_i_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="26" slack="0"/>
<pin id="472" dir="0" index="1" bw="36" slack="1"/>
<pin id="473" dir="0" index="2" bw="4" slack="0"/>
<pin id="474" dir="0" index="3" bw="6" slack="0"/>
<pin id="475" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21_i_cast/12 "/>
</bind>
</comp>

<comp id="479" class="1004" name="p_Val2_4_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="26" slack="0"/>
<pin id="481" dir="0" index="1" bw="26" slack="0"/>
<pin id="482" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_4/12 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_23_i_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="18" slack="0"/>
<pin id="487" dir="0" index="1" bw="26" slack="0"/>
<pin id="488" dir="0" index="2" bw="5" slack="0"/>
<pin id="489" dir="0" index="3" bw="6" slack="0"/>
<pin id="490" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23_i/12 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_Val2_5_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="4"/>
<pin id="497" dir="0" index="1" bw="18" slack="0"/>
<pin id="498" dir="0" index="2" bw="18" slack="0"/>
<pin id="499" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/12 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_Val2_i_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="18" slack="0"/>
<pin id="505" dir="0" index="1" bw="18" slack="1"/>
<pin id="506" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i/13 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_i5_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="0" index="1" bw="5" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i5/14 "/>
</bind>
</comp>

<comp id="515" class="1004" name="i_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/14 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_42_i_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_i/14 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_i6_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="1"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i6/15 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_i6_22_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="0"/>
<pin id="532" dir="0" index="1" bw="4" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i6_22/17 "/>
</bind>
</comp>

<comp id="536" class="1004" name="i_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/17 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_1_i_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/17 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="18" slack="0"/>
<pin id="550" dir="0" index="2" bw="6" slack="0"/>
<pin id="551" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/18 "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_Val2_1_i9_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="18" slack="1"/>
<pin id="558" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_1_i9/19 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_Val2_7_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="0" index="1" bw="18" slack="0"/>
<pin id="563" dir="0" index="2" bw="18" slack="1"/>
<pin id="564" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/19 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_7_i1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="18" slack="0"/>
<pin id="568" dir="0" index="1" bw="18" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7_i1/19 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_s_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="15" slack="0"/>
<pin id="574" dir="0" index="1" bw="18" slack="0"/>
<pin id="575" dir="0" index="2" bw="3" slack="0"/>
<pin id="576" dir="0" index="3" bw="6" slack="0"/>
<pin id="577" dir="1" index="4" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/19 "/>
</bind>
</comp>

<comp id="582" class="1004" name="OP1_V_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="18" slack="1"/>
<pin id="584" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1/20 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_i2_24_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="18" slack="0"/>
<pin id="587" dir="0" index="1" bw="15" slack="3"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i2_24/22 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_Val2_2_i_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="18" slack="0"/>
<pin id="594" dir="0" index="1" bw="17" slack="0"/>
<pin id="595" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2_i/22 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_6_i1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="28" slack="0"/>
<pin id="600" dir="0" index="1" bw="18" slack="1"/>
<pin id="601" dir="0" index="2" bw="1" slack="0"/>
<pin id="602" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_i1/23 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_10_i_cast_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="28" slack="0"/>
<pin id="607" dir="0" index="1" bw="36" slack="1"/>
<pin id="608" dir="0" index="2" bw="4" slack="0"/>
<pin id="609" dir="0" index="3" bw="7" slack="0"/>
<pin id="610" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10_i_cast/23 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_Val2_8_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="28" slack="0"/>
<pin id="616" dir="0" index="1" bw="28" slack="0"/>
<pin id="617" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8/23 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_12_i_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="18" slack="0"/>
<pin id="622" dir="0" index="1" bw="28" slack="0"/>
<pin id="623" dir="0" index="2" bw="5" slack="0"/>
<pin id="624" dir="0" index="3" bw="6" slack="0"/>
<pin id="625" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12_i/23 "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_Val2_9_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="4"/>
<pin id="632" dir="0" index="1" bw="18" slack="0"/>
<pin id="633" dir="0" index="2" bw="18" slack="0"/>
<pin id="634" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9/23 "/>
</bind>
</comp>

<comp id="638" class="1004" name="p_Val2_7_i_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="18" slack="0"/>
<pin id="640" dir="0" index="1" bw="18" slack="1"/>
<pin id="641" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_7_i/24 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_i9_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="0" index="1" bw="4" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i9/26 "/>
</bind>
</comp>

<comp id="650" class="1004" name="network_digit_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="network_digit/26 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_i1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="0"/>
<pin id="658" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1/26 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_41_i_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="18" slack="0"/>
<pin id="663" dir="0" index="1" bw="18" slack="1"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41_i/27 "/>
</bind>
</comp>

<comp id="667" class="1004" name="network_digit_cast_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="network_digit_cast/27 "/>
</bind>
</comp>

<comp id="670" class="1004" name="max_V_1_i_0_i_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="18" slack="0"/>
<pin id="673" dir="0" index="2" bw="18" slack="1"/>
<pin id="674" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V_1_i_0_i/27 "/>
</bind>
</comp>

<comp id="678" class="1004" name="network_digit_2_i_ne_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="0" index="2" bw="32" slack="1"/>
<pin id="682" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="network_digit_2_i_ne/27 "/>
</bind>
</comp>

<comp id="686" class="1007" name="grp_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="18" slack="0"/>
<pin id="688" dir="0" index="1" bw="18" slack="0"/>
<pin id="689" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_18_i/9 "/>
</bind>
</comp>

<comp id="692" class="1007" name="grp_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="18" slack="0"/>
<pin id="694" dir="0" index="1" bw="18" slack="0"/>
<pin id="695" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_i/20 "/>
</bind>
</comp>

<comp id="701" class="1005" name="i_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="9" slack="0"/>
<pin id="703" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="707" class="1005" name="input_V_addr_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="9" slack="1"/>
<pin id="709" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="712" class="1005" name="input_V_load_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="18" slack="1"/>
<pin id="714" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_V_load "/>
</bind>
</comp>

<comp id="720" class="1005" name="i_2_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="5" slack="0"/>
<pin id="722" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmp_i3_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="64" slack="6"/>
<pin id="727" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="tmp_i3 "/>
</bind>
</comp>

<comp id="731" class="1005" name="L1_no_activ_V_addr_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="5" slack="1"/>
<pin id="733" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="L1_no_activ_V_addr "/>
</bind>
</comp>

<comp id="736" class="1005" name="p_Val2_s_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="18" slack="1"/>
<pin id="738" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmp_1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="1"/>
<pin id="744" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="747" class="1005" name="p_Val2_3_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="18" slack="1"/>
<pin id="749" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_15_i_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_15_i "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="14" slack="3"/>
<pin id="759" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="762" class="1005" name="OP1_V_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="36" slack="1"/>
<pin id="764" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="768" class="1005" name="tmp_18_i_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="36" slack="1"/>
<pin id="770" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_i "/>
</bind>
</comp>

<comp id="773" class="1005" name="p_Val2_5_i_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="18" slack="1"/>
<pin id="775" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5_i "/>
</bind>
</comp>

<comp id="778" class="1005" name="p_Val2_5_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="18" slack="1"/>
<pin id="780" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="786" class="1005" name="i_1_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="5" slack="0"/>
<pin id="788" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="L1_activ_V_addr_2_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="5" slack="1"/>
<pin id="794" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="L1_activ_V_addr_2 "/>
</bind>
</comp>

<comp id="800" class="1005" name="i_3_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="4" slack="0"/>
<pin id="802" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="805" class="1005" name="tmp_1_i_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="64" slack="6"/>
<pin id="807" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="811" class="1005" name="L2_out_V_addr_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="1"/>
<pin id="813" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L2_out_V_addr "/>
</bind>
</comp>

<comp id="816" class="1005" name="L2_out_activ_V_addr_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="4" slack="1"/>
<pin id="818" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L2_out_activ_V_addr "/>
</bind>
</comp>

<comp id="821" class="1005" name="p_Val2_6_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="18" slack="1"/>
<pin id="823" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="827" class="1005" name="tmp_2_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="832" class="1005" name="p_Val2_7_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="18" slack="1"/>
<pin id="834" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="837" class="1005" name="tmp_7_i1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_7_i1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="tmp_s_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="15" slack="3"/>
<pin id="844" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="847" class="1005" name="OP1_V_1_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="36" slack="1"/>
<pin id="849" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_8_i_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="36" slack="1"/>
<pin id="855" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="858" class="1005" name="p_Val2_2_i_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="18" slack="1"/>
<pin id="860" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2_i "/>
</bind>
</comp>

<comp id="863" class="1005" name="p_Val2_9_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="18" slack="1"/>
<pin id="865" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="868" class="1005" name="max_V_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="18" slack="1"/>
<pin id="870" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="max_V "/>
</bind>
</comp>

<comp id="876" class="1005" name="network_digit_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="4" slack="0"/>
<pin id="878" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="network_digit "/>
</bind>
</comp>

<comp id="882" class="1005" name="L2_out_activ_V_addr_3_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="4" slack="1"/>
<pin id="884" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L2_out_activ_V_addr_3 "/>
</bind>
</comp>

<comp id="887" class="1005" name="max_V_1_i_0_i_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="18" slack="1"/>
<pin id="889" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="max_V_1_i_0_i "/>
</bind>
</comp>

<comp id="892" class="1005" name="network_digit_2_i_ne_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="network_digit_2_i_ne "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="116" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="168" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="16" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="213" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="220" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="207" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="16" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="260" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="272"><net_src comp="16" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="267" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="274" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="36" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="60" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="334"><net_src comp="328" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="338"><net_src comp="112" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="339" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="350"><net_src comp="60" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="364"><net_src comp="82" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="2" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="372"><net_src comp="30" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="0" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="285" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="22" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="285" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="28" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="285" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="399"><net_src comp="296" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="38" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="296" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="42" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="296" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="417"><net_src comp="44" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="181" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="46" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="48" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="425" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="50" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="443"><net_src comp="52" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="425" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="56" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="455"><net_src comp="58" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="60" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="62" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="66" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="68" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="476"><net_src comp="70" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="72" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="478"><net_src comp="74" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="483"><net_src comp="463" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="470" pin="4"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="76" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="78" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="80" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="500"><net_src comp="18" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="485" pin="4"/><net_sink comp="495" pin=2"/></net>

<net id="502"><net_src comp="495" pin="3"/><net_sink comp="207" pin=1"/></net>

<net id="507"><net_src comp="18" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="503" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="513"><net_src comp="307" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="38" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="307" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="42" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="307" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="529"><net_src comp="526" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="534"><net_src comp="318" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="84" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="318" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="88" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="318" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="552"><net_src comp="44" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="241" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="46" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="48" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="555" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="560" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="62" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="90" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="560" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="54" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="92" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="590"><net_src comp="94" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="96" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="585" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="62" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="98" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="100" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="611"><net_src comp="102" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="72" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="613"><net_src comp="104" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="618"><net_src comp="598" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="605" pin="4"/><net_sink comp="614" pin=1"/></net>

<net id="626"><net_src comp="106" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="108" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="110" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="635"><net_src comp="18" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="636"><net_src comp="620" pin="4"/><net_sink comp="630" pin=2"/></net>

<net id="637"><net_src comp="630" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="642"><net_src comp="18" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="638" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="648"><net_src comp="351" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="84" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="351" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="88" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="351" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="665"><net_src comp="254" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="325" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="675"><net_src comp="661" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="254" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="325" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="683"><net_src comp="661" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="667" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="335" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="447" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="447" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="582" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="582" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="704"><net_src comp="380" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="710"><net_src comp="155" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="715"><net_src comp="162" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="723"><net_src comp="401" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="728"><net_src comp="407" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="734"><net_src comp="175" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="739"><net_src comp="181" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="745"><net_src comp="412" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="750"><net_src comp="425" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="755"><net_src comp="431" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="760"><net_src comp="437" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="765"><net_src comp="447" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="771"><net_src comp="686" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="776"><net_src comp="457" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="781"><net_src comp="495" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="789"><net_src comp="515" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="795"><net_src comp="220" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="803"><net_src comp="536" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="808"><net_src comp="542" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="814"><net_src comp="235" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="819"><net_src comp="247" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="824"><net_src comp="241" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="830"><net_src comp="547" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="835"><net_src comp="560" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="840"><net_src comp="566" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="845"><net_src comp="572" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="850"><net_src comp="582" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="856"><net_src comp="692" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="861"><net_src comp="592" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="866"><net_src comp="630" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="871"><net_src comp="254" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="879"><net_src comp="650" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="885"><net_src comp="274" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="890"><net_src comp="670" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="895"><net_src comp="678" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="339" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mlp : weights_L1_V | {2 5 }
	Port: mlp : weights_L2_V | {14 16 }
	Port: mlp : input_V | {2 3 }
  - Chain level:
	State 1
		bias_added_V_addr : 1
		StgValue_40 : 2
	State 2
		tmp_i : 1
		i : 1
		StgValue_46 : 2
		tmp_43_i : 1
		input_V_addr : 2
		input_V_load : 3
	State 3
	State 4
		bias_added_V_addr_1 : 1
		StgValue_55 : 2
	State 5
	State 6
		tmp_i2 : 1
		i_2 : 1
		StgValue_63 : 2
		tmp_i3 : 1
		L1_no_activ_V_addr : 2
		p_Val2_s : 3
		StgValue_68 : 1
	State 7
		tmp_1 : 1
	State 8
		p_Val2_3 : 1
		tmp_15_i : 2
		tmp : 2
	State 9
		tmp_18_i : 1
	State 10
	State 11
		p_Val2_5_i : 1
	State 12
		p_Val2_4 : 1
		tmp_23_i : 2
		p_Val2_5 : 3
		StgValue_90 : 4
	State 13
		StgValue_94 : 1
	State 14
		tmp_i5 : 1
		i_1 : 1
		StgValue_101 : 2
		tmp_42_i : 1
		L1_activ_V_addr_2 : 2
		L1_activ_V_load : 3
	State 15
		L2_bias_added_V_addr_1 : 1
		StgValue_110 : 2
	State 16
	State 17
		tmp_i6_22 : 1
		i_3 : 1
		StgValue_118 : 2
		tmp_1_i : 1
		L2_out_V_addr : 2
		p_Val2_6 : 3
		max_V : 1
	State 18
		tmp_2 : 1
	State 19
		p_Val2_7 : 1
		tmp_7_i1 : 2
		tmp_s : 2
	State 20
		tmp_8_i : 1
	State 21
	State 22
		p_Val2_2_i : 1
	State 23
		p_Val2_8 : 1
		tmp_12_i : 2
		p_Val2_9 : 3
		StgValue_144 : 4
	State 24
		StgValue_148 : 1
	State 25
	State 26
		tmp_i9 : 1
		network_digit : 1
		StgValue_159 : 2
		tmp_i1 : 1
		L2_out_activ_V_addr_3 : 2
		max_V_1 : 3
		StgValue_163 : 1
	State 27
		tmp_41_i : 1
		max_V_1_i_0_i : 2
		network_digit_2_i_ne : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |  grp_mvprod_layer_2_fu_358  |    1    |  5.232  |   227   |   217   |
|          |  grp_mvprod_layer_1_fu_366  |    1    |  5.232  |   208   |   195   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |      p_Val2_8_i_fu_420      |    0    |    0    |    0    |    25   |
|          |       p_Val2_4_fu_479       |    0    |    0    |    0    |    33   |
|    sub   |       p_Val2_i_fu_503       |    0    |    0    |    0    |    25   |
|          |      p_Val2_1_i9_fu_555     |    0    |    0    |    0    |    25   |
|          |       p_Val2_8_fu_614       |    0    |    0    |    0    |    35   |
|          |      p_Val2_7_i_fu_638      |    0    |    0    |    0    |    25   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |           i_fu_380          |    0    |    0    |    0    |    16   |
|          |          i_2_fu_401         |    0    |    0    |    0    |    15   |
|          |      p_Val2_5_i_fu_457      |    0    |    0    |    0    |    25   |
|    add   |          i_1_fu_515         |    0    |    0    |    0    |    15   |
|          |          i_3_fu_536         |    0    |    0    |    0    |    13   |
|          |      p_Val2_2_i_fu_592      |    0    |    0    |    0    |    25   |
|          |     network_digit_fu_650    |    0    |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       p_Val2_3_fu_425       |    0    |    0    |    0    |    18   |
|          |       p_Val2_5_fu_495       |    0    |    0    |    0    |    18   |
|  select  |       p_Val2_7_fu_560       |    0    |    0    |    0    |    18   |
|          |       p_Val2_9_fu_630       |    0    |    0    |    0    |    18   |
|          |     max_V_1_i_0_i_fu_670    |    0    |    0    |    0    |    18   |
|          | network_digit_2_i_ne_fu_678 |    0    |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         tmp_i_fu_374        |    0    |    0    |    0    |    13   |
|          |        tmp_i2_fu_395        |    0    |    0    |    0    |    11   |
|          |       tmp_15_i_fu_431       |    0    |    0    |    0    |    18   |
|   icmp   |        tmp_i5_fu_509        |    0    |    0    |    0    |    11   |
|          |       tmp_i6_22_fu_530      |    0    |    0    |    0    |    9    |
|          |       tmp_7_i1_fu_566       |    0    |    0    |    0    |    18   |
|          |        tmp_i9_fu_644        |    0    |    0    |    0    |    9    |
|          |       tmp_41_i_fu_661       |    0    |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|---------|
|    mul   |          grp_fu_686         |    1    |    0    |    0    |    0    |
|          |          grp_fu_692         |    1    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       tmp_43_i_fu_386       |    0    |    0    |    0    |    0    |
|          |       tmp_i_19_fu_391       |    0    |    0    |    0    |    0    |
|          |        tmp_i3_fu_407        |    0    |    0    |    0    |    0    |
|   zext   |       tmp_42_i_fu_521       |    0    |    0    |    0    |    0    |
|          |        tmp_i6_fu_526        |    0    |    0    |    0    |    0    |
|          |        tmp_1_i_fu_542       |    0    |    0    |    0    |    0    |
|          |        tmp_i1_fu_656        |    0    |    0    |    0    |    0    |
|          |  network_digit_cast_fu_667  |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
| bitselect|         tmp_1_fu_412        |    0    |    0    |    0    |    0    |
|          |         tmp_2_fu_547        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          tmp_fu_437         |    0    |    0    |    0    |    0    |
|          |     tmp_21_i_cast_fu_470    |    0    |    0    |    0    |    0    |
|partselect|       tmp_23_i_fu_485       |    0    |    0    |    0    |    0    |
|          |         tmp_s_fu_572        |    0    |    0    |    0    |    0    |
|          |     tmp_10_i_cast_fu_605    |    0    |    0    |    0    |    0    |
|          |       tmp_12_i_fu_620       |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   sext   |         OP1_V_fu_447        |    0    |    0    |    0    |    0    |
|          |        OP1_V_1_fu_582       |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       tmp_17_i_fu_450       |    0    |    0    |    0    |    0    |
|bitconcatenate|       tmp_20_i_fu_463       |    0    |    0    |    0    |    0    |
|          |       tmp_i2_24_fu_585      |    0    |    0    |    0    |    0    |
|          |       tmp_6_i1_fu_598       |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    4    |  10.464 |   435   |   931   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|   L1_activ_V  |    0   |   36   |    8   |
| L1_no_activ_V |    0   |   36   |    8   |
|L2_bias_added_V|    0   |   36   |    8   |
|    L2_out_V   |    0   |   36   |    3   |
| L2_out_activ_V|    0   |   36   |    3   |
|  bias_added_V |    1   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |    1   |   180  |   30   |
+---------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  L1_activ_V_addr_2_reg_792  |    5   |
|  L1_no_activ_V_addr_reg_731 |    5   |
|    L2_out_V_addr_reg_811    |    4   |
|L2_out_activ_V_addr_3_reg_882|    4   |
| L2_out_activ_V_addr_reg_816 |    4   |
|       OP1_V_1_reg_847       |   36   |
|        OP1_V_reg_762        |   36   |
|        digit_reg_335        |   32   |
|         i_1_reg_786         |    5   |
|         i_2_reg_720         |    5   |
|         i_3_reg_800         |    4   |
|         i_i1_reg_292        |    5   |
|         i_i4_reg_303        |    5   |
|         i_i5_reg_314        |    4   |
|         i_i_reg_281         |    9   |
|          i_reg_701          |    9   |
|     input_V_addr_reg_707    |    9   |
|     input_V_load_reg_712    |   18   |
|         k_i_reg_347         |    4   |
|    max_V_1_i_0_i_reg_887    |   18   |
|        max_V_reg_868        |   18   |
| network_digit_2_i_ne_reg_892|   32   |
|    network_digit_reg_876    |    4   |
|        p_0_i_reg_325        |   18   |
|      p_Val2_2_i_reg_858     |   18   |
|       p_Val2_3_reg_747      |   18   |
|      p_Val2_5_i_reg_773     |   18   |
|       p_Val2_5_reg_778      |   18   |
|       p_Val2_6_reg_821      |   18   |
|       p_Val2_7_reg_832      |   18   |
|       p_Val2_9_reg_863      |   18   |
|       p_Val2_s_reg_736      |   18   |
|       tmp_15_i_reg_752      |    1   |
|       tmp_18_i_reg_768      |   36   |
|       tmp_1_i_reg_805       |   64   |
|        tmp_1_reg_742        |    1   |
|        tmp_2_reg_827        |    1   |
|       tmp_7_i1_reg_837      |    1   |
|       tmp_8_i_reg_853       |   36   |
|        tmp_i3_reg_725       |   64   |
|         tmp_reg_757         |   14   |
|        tmp_s_reg_842        |   15   |
+-----------------------------+--------+
|            Total            |   670  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_148 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_148 |  p1  |   2  |  18  |   36   ||    9    |
| grp_access_fu_162 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_181 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_194 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_194 |  p1  |   2  |  18  |   36   ||    9    |
| grp_access_fu_207 |  p0  |   4  |   5  |   20   ||    17   |
| grp_access_fu_207 |  p1  |   2  |  18  |   36   ||    9    |
| grp_access_fu_241 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_254 |  p0  |   6  |   4  |   24   ||    25   |
| grp_access_fu_254 |  p1  |   2  |  18  |   36   ||    9    |
|   digit_reg_335   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_686    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_686    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_692    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_692    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   460  || 14.1654 ||   168   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   10   |   435  |   931  |
|   Memory  |    1   |    -   |    -   |   180  |   30   |
|Multiplexer|    -   |    -   |   14   |    -   |   168  |
|  Register |    -   |    -   |    -   |   670  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   24   |  1285  |  1129  |
+-----------+--------+--------+--------+--------+--------+
