Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ethernet_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ethernet_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ethernet_test"
Output Format                      : NGC
Target Device                      : xc6slx150-2-fgg484

---- Source Options
Top Module Name                    : ethernet_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr_clk.v" into library work
Parsing module <ddr_clk>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\systemclk.v" into library work
Parsing module <systemclk>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\iodrp_mcb_controller.v" into library work
Parsing module <iodrp_mcb_controller>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\iodrp_controller.v" into library work
Parsing module <iodrp_controller>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" into library work
Parsing module <mcb_soft_calibration>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration_top.v" into library work
Parsing module <mcb_soft_calibration_top>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_raw_wrapper.v" into library work
Parsing module <mcb_raw_wrapper>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_ui_top.v" into library work
Parsing module <mcb_ui_top>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" into library work
Parsing module <memc_wrapper>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\infrastructure.v" into library work
Parsing module <infrastructure>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\test_earth_tx_rx.v" into library work
Parsing module <test_earth_tx_rx>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\test_earth_tx.v" into library work
Parsing module <test_earth_tx>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ipsend.v" into library work
Parsing module <ipsend>.
WARNING:HDLCompiler:751 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ipsend.v" Line 30: Redeclaration of ansi port fifo_rden is not allowed
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\iprecieve.v" into library work
Parsing module <iprecieve>.
WARNING:HDLCompiler:751 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\iprecieve.v" Line 24: Redeclaration of ansi port data_o is not allowed
WARNING:HDLCompiler:751 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\iprecieve.v" Line 25: Redeclaration of ansi port data_o_valid is not allowed
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\crc.v" into library work
Parsing module <crc>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\UART_TX_fifo.v" into library work
Parsing module <UART_TX_fifo>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\UART_RX_fifo.v" into library work
Parsing module <UART_RX_fifo>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\fifo_64_16_64.v" into library work
Parsing module <fifo_64_16_64>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\fifo64_64_64.v" into library work
Parsing module <fifo64_64_64>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\e_tx_fifo.v" into library work
Parsing module <e_tx_fifo>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\e_rxfifo.v" into library work
Parsing module <e_rxfifo>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" into library work
Parsing module <mig_39_2>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\camerarxfifo.v" into library work
Parsing module <camerarxfifo>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\earth_cameraout.v" into library work
Parsing module <earth_cameraout>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\camerain_earth.v" into library work
Parsing module <camerain_earth>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\UART_module.v" into library work
Parsing module <UART_module>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" into library work
Parsing module <udp>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" into library work
Parsing module <ddr_con>.
WARNING:HDLCompiler:751 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 80: Redeclaration of ansi port c3_clk0 is not allowed
WARNING:HDLCompiler:751 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 86: Redeclaration of ansi port c3_p0_cmd_full is not allowed
WARNING:HDLCompiler:751 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 91: Redeclaration of ansi port c3_p0_wr_full is not allowed
WARNING:HDLCompiler:751 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 94: Redeclaration of ansi port c3_p0_wr_underrun is not allowed
WARNING:HDLCompiler:751 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 111: Redeclaration of ansi port c3_p1_cmd_full is not allowed
WARNING:HDLCompiler:751 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 125: Redeclaration of ansi port c3_p1_rd_empty is not allowed
WARNING:HDLCompiler:751 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 127: Redeclaration of ansi port c3_p1_rd_overflow is not allowed
INFO:HDLCompiler:693 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 75. parameter declaration becomes local in ddr_con with formal parameter declaration list
INFO:HDLCompiler:693 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 136. parameter declaration becomes local in ddr_con with formal parameter declaration list
INFO:HDLCompiler:693 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 137. parameter declaration becomes local in ddr_con with formal parameter declaration list
INFO:HDLCompiler:693 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 138. parameter declaration becomes local in ddr_con with formal parameter declaration list
INFO:HDLCompiler:693 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 139. parameter declaration becomes local in ddr_con with formal parameter declaration list
INFO:HDLCompiler:693 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 140. parameter declaration becomes local in ddr_con with formal parameter declaration list
INFO:HDLCompiler:693 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 141. parameter declaration becomes local in ddr_con with formal parameter declaration list
INFO:HDLCompiler:693 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 145. parameter declaration becomes local in ddr_con with formal parameter declaration list
INFO:HDLCompiler:693 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 146. parameter declaration becomes local in ddr_con with formal parameter declaration list
INFO:HDLCompiler:693 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 147. parameter declaration becomes local in ddr_con with formal parameter declaration list
INFO:HDLCompiler:693 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 148. parameter declaration becomes local in ddr_con with formal parameter declaration list
INFO:HDLCompiler:693 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 149. parameter declaration becomes local in ddr_con with formal parameter declaration list
INFO:HDLCompiler:693 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 150. parameter declaration becomes local in ddr_con with formal parameter declaration list
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\comctromodule.v" into library work
Parsing module <comctromodule>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\CamerLinkRX.v" into library work
Parsing module <CamerLinkRX>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\CameraLinknew.v" into library work
Parsing module <CameraLinknew>.
Analyzing Verilog file "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" into library work
Parsing module <ethernet_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ethernet_test>.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 139: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 141: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <IBUFG(IOSTANDARD="DEFAULT")>.

Elaborating module <systemclk>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=20,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=25,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=8,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=20,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=100,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\systemclk.v" Line 127: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\systemclk.v" Line 128: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\systemclk.v" Line 129: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <ddr_clk>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr_clk.v" Line 123: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr_clk.v" Line 124: Assignment to status_int ignored, since the identifier is never used

Elaborating module <udp>.

Elaborating module <ipsend>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ipsend.v" Line 153: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" Line 60: Assignment to crc_valid ignored, since the identifier is never used

Elaborating module <crc>.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" Line 74: Assignment to crcnext ignored, since the identifier is never used

Elaborating module <iprecieve>.

Elaborating module <e_rxfifo>.
WARNING:HDLCompiler:1499 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\e_rxfifo.v" Line 39: Empty module <e_rxfifo> remains a black box.

Elaborating module <e_tx_fifo>.
WARNING:HDLCompiler:1499 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\e_tx_fifo.v" Line 39: Empty module <e_tx_fifo> remains a black box.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 190: Assignment to data_receive ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 191: Assignment to rx_state ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 192: Assignment to tx_state ignored, since the identifier is never used

Elaborating module <comctromodule>.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\comctromodule.v" Line 91: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\comctromodule.v" Line 116: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <test_earth_tx>.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\test_earth_tx.v" Line 71: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <test_earth_tx_rx>.

Elaborating module <earth_cameraout>.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\earth_cameraout.v" Line 96: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\earth_cameraout.v" Line 121: Result of 13-bit expression is truncated to fit in 12-bit target.

Elaborating module <camerain_earth>.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\camerain_earth.v" Line 69: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\camerain_earth.v" Line 70: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 233: Assignment to mode ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 234: Assignment to camera_pause ignored, since the identifier is never used

Elaborating module <ddr_con>.

Elaborating module <fifo64_64_64>.
WARNING:HDLCompiler:1499 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\fifo64_64_64.v" Line 39: Empty module <fifo64_64_64> remains a black box.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 182: Assignment to fifo_empty ignored, since the identifier is never used

Elaborating module <fifo_64_16_64>.
WARNING:HDLCompiler:1499 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\fifo_64_16_64.v" Line 39: Empty module <fifo_64_16_64> remains a black box.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 198: Assignment to full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 199: Assignment to fifo_full ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 213: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 218: Assignment to ddr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 306: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 395: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 320: Assignment to ddr2fifo_data ignored, since the identifier is never used

Elaborating module <mig_39_2(C3_P0_MASK_SIZE=8,C3_P0_DATA_PORT_SIZE=64,C3_P1_MASK_SIZE=8,C3_P1_DATA_PORT_SIZE=64,DEBUG_EN=0,C3_MEMCLK_PERIOD=3200,C3_CALIB_SOFT_IP="TRUE",C3_SIMULATION="FALSE",C3_RST_ACT_LOW=1,C3_INPUT_CLK_TYPE="SINGLE_ENDED",C3_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C3_NUM_DQ_PINS=16,C3_MEM_ADDR_WIDTH=13,C3_MEM_BANKADDR_WIDTH=3)>.

Elaborating module <infrastructure(C_INCLK_PERIOD=32'sb011001000000000,C_RST_ACT_LOW=1,C_INPUT_CLK_TYPE="SINGLE_ENDED",C_CLKOUT0_DIVIDE=1,C_CLKOUT1_DIVIDE=1,C_CLKOUT2_DIVIDE=4,C_CLKOUT3_DIVIDE=4,C_CLKFBOUT_MULT=16,C_DIVCLK_DIVIDE=2)>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKIN1_PERIOD=12.8,CLKIN2_PERIOD=12.8,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=1,CLKOUT2_DIVIDE=4,CLKOUT3_DIVIDE=4,CLKOUT4_DIVIDE=1,CLKOUT5_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=180.0,CLKOUT2_PHASE=0.0,CLKOUT3_PHASE=0.0,CLKOUT4_PHASE=0.0,CLKOUT5_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DUTY_CYCLE=0.5,SIM_DEVICE="SPARTAN6",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=2,CLKFBOUT_MULT=16,CLKFBOUT_PHASE=0.0,REF_JITTER=0.005)>.

Elaborating module <BUFGCE>.

Elaborating module <BUFPLL_MCB>.

Elaborating module
<memc_wrapper(C_MEMCLK_PERIOD=3200,C_CALIB_SOFT_IP="TRUE",C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b01,C_ARB_TIME_SLOT_1=18'b01000,C_ARB_TIME_SLOT_2=18'b01,C_ARB_TIME_SLOT_3=18'b01000,C_ARB_TIME_SLOT_4=18'b01,C_ARB_TIME_SLOT_5=18'b01000,C_ARB_TIME_SLOT_6=18'b01,C_ARB_TIME_SLOT_7=18'b01000,C_ARB_TIME_SLOT_8=18'b01,C_ARB_TIME_SLOT_9=18'b01000,C_ARB_TIME_SLOT_10=18'b01,C_ARB_TIME_SLOT_11=18'b01000,C_ARB_ALGORITHM=0,C_PORT_ENABLE=6'b011,C_PORT_CONFIG="B64_B64",C_MEM_TRAS=37500,C_MEM_TRCD=13130,C_MEM_TREFI=7800000,C_MEM_TRFC=110000,C_MEM_TRP=13130,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR3",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=8,C_MEM_CAS_LATENCY=6,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR2_RTT="150OHMS",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_CAS_LATENCY=6,C_MEM_DDR3_ODS="DIV6",C_MEM_DDR3_RTT="DIV4",C_MEM_DDR3_CAS_WR_LATE
NCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_MOBILE_PA_SR="FULL",C_MEM_MDDR_ODS="FULL",C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_P0_MASK_SIZE=8,C_P0_DATA_PORT_SIZE=64,C_P1_MASK_SIZE=8,C_P1_DATA_PORT_SIZE=64)>.

Elaborating module
<mcb_ui_top(C_MEMCLK_PERIOD=3200,C_PORT_ENABLE=6'b011,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_ARB_ALGORITHM=0,C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b01,C_ARB_TIME_SLOT_1=18'b01000,C_ARB_TIME_SLOT_2=18'b01,C_ARB_TIME_SLOT_3=18'b01000,C_ARB_TIME_SLOT_4=18'b01,C_ARB_TIME_SLOT_5=18'b01000,C_ARB_TIME_SLOT_6=18'b01,C_ARB_TIME_SLOT_7=18'b01000,C_ARB_TIME_SLOT_8=18'b01,C_ARB_TIME_SLOT_9=18'b01000,C_ARB_TIME_SLOT_10=18'b01,C_ARB_TIME_SLOT_11=18'b01000,C_PORT_CONFIG="B64_B64",C_MEM_TRAS=37500,C_MEM_TRCD=13130,C_MEM_TREFI=7800000,C_MEM_TRFC=110000,C_MEM_TRP=13130,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR3",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=8,C_MEM_CAS_LATENCY=6,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_SR="FULL",C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="150OHMS",C_MEM_DDR3_RTT="DIV4",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_
DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=10'b1000010000,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=3'b0,C_MC_CALIBRATION_CA=12'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SIMULATION="FALSE",C_P0_MASK_SIZE=8,C_P0_DATA_PORT_SIZE=64,C_P1_MASK_SIZE=8,C_P1_DATA_PORT_SIZE=64,C_MCB_USE_EXTERNAL_BUFPLL=1)>.

Elaborating module
<mcb_raw_wrapper(C_MEMCLK_PERIOD=3200,C_PORT_ENABLE=6'b011,C_MEM_ADDR_ORDER="ROW_BANK_COLUMN",C_USR_INTERFACE_MODE="NATIVE",C_ARB_NUM_TIME_SLOTS=32'sb01100,C_ARB_TIME_SLOT_0=18'b111111111111010000,C_ARB_TIME_SLOT_1=18'b111111111111000010,C_ARB_TIME_SLOT_2=18'b111111111111010000,C_ARB_TIME_SLOT_3=18'b111111111111000010,C_ARB_TIME_SLOT_4=18'b111111111111010000,C_ARB_TIME_SLOT_5=18'b111111111111000010,C_ARB_TIME_SLOT_6=18'b111111111111010000,C_ARB_TIME_SLOT_7=18'b111111111111000010,C_ARB_TIME_SLOT_8=18'b111111111111010000,C_ARB_TIME_SLOT_9=18'b111111111111000010,C_ARB_TIME_SLOT_10=18'b111111111111010000,C_ARB_TIME_SLOT_11=18'b111111111111000010,C_PORT_CONFIG="B64_B64",C_MEM_TRAS=37500,C_MEM_TRCD=13130,C_MEM_TREFI=7800000,C_MEM_TRFC=110000,C_MEM_TRP=13130,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR3",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=8,C_MEM_CAS_LATENCY=6,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_SR="FULL",C_MEM
_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="150OHMS",C_MEM_DDR3_RTT="DIV4",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=3'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CA=12'b0,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_P0_
MASK_SIZE=8,C_P0_DATA_PORT_SIZE=64,C_P1_MASK_SIZE=8,C_P1_DATA_PORT_SIZE=64)>.
WARNING:HDLCompiler:872 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_raw_wrapper.v" Line 688: Using initial value of allzero since it is never assigned

Elaborating module
<MCB(PORT_CONFIG="B64_B64",MEM_WIDTH=16,MEM_TYPE="DDR3",MEM_BURST_LEN=8,MEM_ADDR_ORDER="ROW_BANK_COLUMN",MEM_CAS_LATENCY=6,MEM_DDR3_CAS_LATENCY=6,MEM_DDR2_WRT_RECOVERY=5,MEM_DDR3_WRT_RECOVERY=32'sb0101,MEM_MOBILE_PA_SR="FULL",MEM_DDR1_2_ODS="FULL",MEM_DDR3_ODS="DIV6",MEM_DDR2_RTT="150OHMS",MEM_DDR3_RTT="DIV4",MEM_DDR3_ADD_LATENCY="OFF",MEM_DDR2_ADD_LATENCY=0,MEM_MOBILE_TC_SR=0,MEM_MDDR_ODS="FULL",MEM_DDR2_DIFF_DQS_EN="YES",MEM_DDR2_3_PA_SR="FULL",MEM_DDR3_CAS_WR_LATENCY=5,MEM_DDR3_AUTO_SR="ENABLED",MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",MEM_DDR3_DYN_WRT_ODT="OFF",MEM_RA_SIZE=13,MEM_BA_SIZE=3,MEM_CA_SIZE=10,MEM_RAS_VAL=32'sb01100,MEM_RCD_VAL=32'sb0101,MEM_REFI_VAL=32'sb0100101101101,MEM_RFC_VAL=32'sb0100011,MEM_RP_VAL=32'sb0101,MEM_WR_VAL=32'sb0101,MEM_RTP_VAL=4,MEM_WTR_VAL=4,CAL_BYPASS="NO",CAL_RA=16'b0,CAL_BA=3'b0,CAL_CA=12'b0,CAL_CLK_DIV=1,CAL_DELAY="HALF",ARB_NUM_TIME_SLOTS=32'sb01100,ARB_TIME_SLOT_0=18'b111111111111010000,ARB_TIME_SLOT_1=18'b111111111111000010,ARB_TIME_SLOT_2=18'b111111111111010000,ARB_TIME_SLO
T_3=18'b111111111111000010,ARB_TIME_SLOT_4=18'b111111111111010000,ARB_TIME_SLOT_5=18'b111111111111000010,ARB_TIME_SLOT_6=18'b111111111111010000,ARB_TIME_SLOT_7=18'b111111111111000010,ARB_TIME_SLOT_8=18'b111111111111010000,ARB_TIME_SLOT_9=18'b111111111111000010,ARB_TIME_SLOT_10=18'b111111111111010000,ARB_TIME_SLOT_11=18'b111111111111000010)>.

Elaborating module <mcb_soft_calibration_top(C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR3")>.

Elaborating module <mcb_soft_calibration(C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR3")>.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 416: Assignment to Half_MV_DU ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 418: Assignment to Half_MV_DD ignored, since the identifier is never used

Elaborating module <iodrp_controller>.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\iodrp_controller.v" Line 186: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <iodrp_mcb_controller>.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\iodrp_mcb_controller.v" Line 301: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\iodrp_mcb_controller.v" Line 312: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 451: Assignment to MCB_READ_DATA ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 601: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 723: Assignment to State_Start_DynCal_R1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 749: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 780: Assignment to MCB_UODATAVALID_U ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 942: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 946: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 992: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 996: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 997: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 998: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 999: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 1000: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 1001: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration.v" Line 826: Assignment to IODRPCTRLR_USE_BKST ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_soft_calibration_top.v" Line 219: Assignment to Max_Value ignored, since the identifier is never used

Elaborating module <IOBUF>.

Elaborating module <IODRP2>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=15)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=5)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="SLAVE",DATA_WIDTH=2)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <OBUFT>.

Elaborating module <OBUFTDS>.

Elaborating module <IOBUFDS>.

Elaborating module <PULLDOWN>.

Elaborating module <PULLUP>.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_raw_wrapper.v" Line 865: Net <mig_p1_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_raw_wrapper.v" Line 866: Net <mig_p1_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_raw_wrapper.v" Line 867: Net <mig_p1_cmd_ra[14]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_raw_wrapper.v" Line 868: Net <mig_p1_cmd_ba[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_raw_wrapper.v" Line 869: Net <mig_p1_cmd_ca[11]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_raw_wrapper.v" Line 871: Net <mig_p1_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_raw_wrapper.v" Line 872: Net <mig_p1_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_raw_wrapper.v" Line 896: Net <mig_p3_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_raw_wrapper.v" Line 945: Net <mig_p2_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_raw_wrapper.v" Line 947: Net <mig_p4_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_raw_wrapper.v" Line 953: Net <mig_p2_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mcb_controller\mcb_raw_wrapper.v" Line 955: Net <mig_p4_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 789: Assignment to sysclk_2x_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 790: Assignment to sysclk_2x_180_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 791: Assignment to pll_ce_0_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 792: Assignment to pll_ce_90_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 793: Assignment to pll_lock_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 986: Assignment to uo_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 987: Assignment to uo_data_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 989: Assignment to uo_cmd_ready_in ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 990: Assignment to uo_refrsh_flag ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 991: Assignment to uo_cal_start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 992: Assignment to uo_sdo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 993: Assignment to status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1010: Assignment to s0_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1015: Assignment to s0_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1016: Assignment to s0_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1017: Assignment to s0_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1018: Assignment to s0_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1030: Assignment to s0_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1031: Assignment to s0_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1032: Assignment to s0_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1033: Assignment to s0_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1034: Assignment to s0_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1035: Assignment to s0_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1050: Assignment to s1_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1055: Assignment to s1_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1056: Assignment to s1_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1057: Assignment to s1_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1058: Assignment to s1_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1070: Assignment to s1_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1071: Assignment to s1_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1072: Assignment to s1_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1073: Assignment to s1_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1074: Assignment to s1_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1075: Assignment to s1_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1090: Assignment to s2_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1095: Assignment to s2_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1096: Assignment to s2_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1097: Assignment to s2_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1098: Assignment to s2_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1110: Assignment to s2_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1111: Assignment to s2_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1112: Assignment to s2_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1113: Assignment to s2_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1114: Assignment to s2_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1115: Assignment to s2_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1130: Assignment to s3_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1135: Assignment to s3_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1136: Assignment to s3_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1137: Assignment to s3_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1138: Assignment to s3_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1150: Assignment to s3_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1151: Assignment to s3_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1152: Assignment to s3_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1153: Assignment to s3_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1154: Assignment to s3_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1155: Assignment to s3_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1170: Assignment to s4_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1175: Assignment to s4_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1176: Assignment to s4_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1177: Assignment to s4_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1178: Assignment to s4_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1190: Assignment to s4_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1191: Assignment to s4_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1192: Assignment to s4_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1193: Assignment to s4_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1194: Assignment to s4_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1195: Assignment to s4_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1210: Assignment to s5_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1215: Assignment to s5_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1216: Assignment to s5_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1217: Assignment to s5_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1218: Assignment to s5_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1230: Assignment to s5_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1231: Assignment to s5_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1232: Assignment to s5_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1233: Assignment to s5_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1234: Assignment to s5_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 1235: Assignment to s5_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 437: Net <s0_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 438: Net <s0_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 439: Net <s0_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 440: Net <s0_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 441: Net <s0_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 442: Net <s0_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 443: Net <s0_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 444: Net <s0_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 445: Net <s0_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 446: Net <s0_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 447: Net <s0_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 448: Net <s0_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 450: Net <s0_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 451: Net <s0_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 452: Net <s0_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 453: Net <s0_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 458: Net <s0_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 459: Net <s0_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 460: Net <s0_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 461: Net <s0_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 462: Net <s0_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 463: Net <s0_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 464: Net <s0_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 465: Net <s0_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 466: Net <s0_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 467: Net <s0_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 468: Net <s0_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 475: Net <s0_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 477: Net <s1_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 478: Net <s1_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 479: Net <s1_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 480: Net <s1_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 481: Net <s1_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 482: Net <s1_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 483: Net <s1_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 484: Net <s1_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 485: Net <s1_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 486: Net <s1_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 487: Net <s1_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 488: Net <s1_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 490: Net <s1_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 491: Net <s1_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 492: Net <s1_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 493: Net <s1_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 498: Net <s1_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 499: Net <s1_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 500: Net <s1_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 501: Net <s1_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 502: Net <s1_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 503: Net <s1_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 504: Net <s1_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 505: Net <s1_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 506: Net <s1_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 507: Net <s1_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 508: Net <s1_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 515: Net <s1_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 517: Net <s2_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 518: Net <s2_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 519: Net <s2_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 520: Net <s2_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 521: Net <s2_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 522: Net <s2_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 523: Net <s2_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 524: Net <s2_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 525: Net <s2_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 526: Net <s2_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 527: Net <s2_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 528: Net <s2_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 530: Net <s2_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 531: Net <s2_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 532: Net <s2_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 533: Net <s2_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 538: Net <s2_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 539: Net <s2_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 540: Net <s2_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 541: Net <s2_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 542: Net <s2_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 543: Net <s2_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 544: Net <s2_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 545: Net <s2_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 546: Net <s2_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 547: Net <s2_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 548: Net <s2_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 555: Net <s2_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 557: Net <s3_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 558: Net <s3_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 559: Net <s3_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 560: Net <s3_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 561: Net <s3_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 562: Net <s3_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 563: Net <s3_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 564: Net <s3_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 565: Net <s3_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 566: Net <s3_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 567: Net <s3_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 568: Net <s3_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 570: Net <s3_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 571: Net <s3_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 572: Net <s3_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 573: Net <s3_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 578: Net <s3_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 579: Net <s3_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 580: Net <s3_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 581: Net <s3_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 582: Net <s3_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 583: Net <s3_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 584: Net <s3_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 585: Net <s3_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 586: Net <s3_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 587: Net <s3_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 588: Net <s3_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 595: Net <s3_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 597: Net <s4_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 598: Net <s4_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 599: Net <s4_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 600: Net <s4_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 601: Net <s4_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 602: Net <s4_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 603: Net <s4_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 604: Net <s4_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 605: Net <s4_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 606: Net <s4_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 607: Net <s4_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 608: Net <s4_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 610: Net <s4_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 611: Net <s4_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 612: Net <s4_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 613: Net <s4_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 618: Net <s4_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 619: Net <s4_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 620: Net <s4_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 621: Net <s4_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 622: Net <s4_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 623: Net <s4_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 624: Net <s4_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 625: Net <s4_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 626: Net <s4_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 627: Net <s4_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 628: Net <s4_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 635: Net <s4_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 637: Net <s5_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 638: Net <s5_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 639: Net <s5_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 640: Net <s5_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 641: Net <s5_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 642: Net <s5_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 643: Net <s5_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 644: Net <s5_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 645: Net <s5_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 646: Net <s5_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 647: Net <s5_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 648: Net <s5_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 650: Net <s5_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 651: Net <s5_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 652: Net <s5_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 653: Net <s5_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 658: Net <s5_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 659: Net <s5_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 660: Net <s5_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 661: Net <s5_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 662: Net <s5_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 663: Net <s5_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 664: Net <s5_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 665: Net <s5_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 666: Net <s5_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 667: Net <s5_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 668: Net <s5_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" Line 675: Net <s5_axi_rready> does not have a driver.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 633: Assignment to c3_p2_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 634: Assignment to c3_p2_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 641: Assignment to c3_p2_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 642: Assignment to c3_p2_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 643: Assignment to c3_p2_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 644: Assignment to c3_p2_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 645: Assignment to c3_p2_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 650: Assignment to c3_p2_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 651: Assignment to c3_p2_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 652: Assignment to c3_p2_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 653: Assignment to c3_p2_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 654: Assignment to c3_p2_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 655: Assignment to c3_p2_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 664: Assignment to c3_p3_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 665: Assignment to c3_p3_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 672: Assignment to c3_p3_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 673: Assignment to c3_p3_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 674: Assignment to c3_p3_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 675: Assignment to c3_p3_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 676: Assignment to c3_p3_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 681: Assignment to c3_p3_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 682: Assignment to c3_p3_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 683: Assignment to c3_p3_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 684: Assignment to c3_p3_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 685: Assignment to c3_p3_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 686: Assignment to c3_p3_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 695: Assignment to c3_p4_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 696: Assignment to c3_p4_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 703: Assignment to c3_p4_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 704: Assignment to c3_p4_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 705: Assignment to c3_p4_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 706: Assignment to c3_p4_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 707: Assignment to c3_p4_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 712: Assignment to c3_p4_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 713: Assignment to c3_p4_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 714: Assignment to c3_p4_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 715: Assignment to c3_p4_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 716: Assignment to c3_p4_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 717: Assignment to c3_p4_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 726: Assignment to c3_p5_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 727: Assignment to c3_p5_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 734: Assignment to c3_p5_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 735: Assignment to c3_p5_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 736: Assignment to c3_p5_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 737: Assignment to c3_p5_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 738: Assignment to c3_p5_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 743: Assignment to c3_p5_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 744: Assignment to c3_p5_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 745: Assignment to c3_p5_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 746: Assignment to c3_p5_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 747: Assignment to c3_p5_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 748: Assignment to c3_p5_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 751: Assignment to c3_selfrefresh_mode ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 293: Net <c3_p2_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 294: Net <c3_p2_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 295: Net <c3_p2_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 296: Net <c3_p2_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 297: Net <c3_p2_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 300: Net <c3_p2_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 301: Net <c3_p2_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 302: Net <c3_p2_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 303: Net <c3_p2_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 309: Net <c3_p2_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 310: Net <c3_p2_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 317: Net <c3_p3_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 318: Net <c3_p3_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 319: Net <c3_p3_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 320: Net <c3_p3_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 321: Net <c3_p3_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 324: Net <c3_p3_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 325: Net <c3_p3_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 326: Net <c3_p3_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 327: Net <c3_p3_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 333: Net <c3_p3_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 334: Net <c3_p3_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 341: Net <c3_p4_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 342: Net <c3_p4_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 343: Net <c3_p4_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 344: Net <c3_p4_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 345: Net <c3_p4_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 348: Net <c3_p4_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 349: Net <c3_p4_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 350: Net <c3_p4_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 351: Net <c3_p4_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 357: Net <c3_p4_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 358: Net <c3_p4_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 365: Net <c3_p5_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 366: Net <c3_p5_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 367: Net <c3_p5_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 368: Net <c3_p5_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 369: Net <c3_p5_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 372: Net <c3_p5_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 373: Net <c3_p5_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 374: Net <c3_p5_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 375: Net <c3_p5_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 381: Net <c3_p5_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" Line 382: Net <c3_p5_rd_en> does not have a driver.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 457: Assignment to c3_p0_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 465: Assignment to c3_p0_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 468: Assignment to c3_p0_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 472: Assignment to c3_p0_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 473: Assignment to c3_p0_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 474: Assignment to c3_p0_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 475: Assignment to c3_p0_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 476: Assignment to c3_p0_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 477: Assignment to c3_p0_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 484: Assignment to c3_p1_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 491: Assignment to c3_p1_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 492: Assignment to c3_p1_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 493: Assignment to c3_p1_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 494: Assignment to c3_p1_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 495: Assignment to c3_p1_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 500: Assignment to c3_p1_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 504: Assignment to c3_p1_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 97: Net <c3_p0_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 113: Net <c3_p1_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 114: Net <c3_p1_wr_mask[7]> does not have a driver.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" Line 115: Net <c3_p1_wr_data[63]> does not have a driver.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 252: Assignment to c3_p0_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 253: Assignment to c3_p0_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 254: Assignment to c3_p0_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 255: Assignment to c3_p1_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 256: Assignment to c3_p1_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 257: Assignment to c3_p1_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 261: Assignment to c3_rst0 ignored, since the identifier is never used

Elaborating module <CameraLinknew>.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\CameraLinknew.v" Line 106: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\CameraLinknew.v" Line 144: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\CameraLinknew.v" Line 153: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\CameraLinknew.v" Line 155: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\CameraLinknew.v" Line 158: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\CameraLinknew.v" Line 161: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\CameraLinknew.v" Line 183: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <CamerLinkRX>.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\CamerLinkRX.v" Line 131: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\CamerLinkRX.v" Line 143: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\CamerLinkRX.v" Line 189: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\CamerLinkRX.v" Line 201: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <camerarxfifo>.
WARNING:HDLCompiler:1499 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\camerarxfifo.v" Line 39: Empty module <camerarxfifo> remains a black box.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\CamerLinkRX.v" Line 246: Assignment to full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\CamerLinkRX.v" Line 247: Assignment to almost_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\CamerLinkRX.v" Line 248: Assignment to empty ignored, since the identifier is never used

Elaborating module <UART_module>.

Elaborating module <UART_TX_fifo>.
WARNING:HDLCompiler:1499 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\UART_TX_fifo.v" Line 39: Empty module <UART_TX_fifo> remains a black box.

Elaborating module <UART_RX_fifo>.
WARNING:HDLCompiler:1499 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\UART_RX_fifo.v" Line 39: Empty module <UART_RX_fifo> remains a black box.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\UART_module.v" Line 94: Assignment to full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\UART_module.v" Line 95: Assignment to almost_full ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\UART_module.v" Line 234: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\UART_module.v" Line 241: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\UART_module.v" Line 247: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\UART_module.v" Line 253: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\UART_module.v" Line 259: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\UART_module.v" Line 265: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\UART_module.v" Line 271: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\UART_module.v" Line 277: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\UART_module.v" Line 283: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\UART_module.v" Line 289: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\UART_module.v" Line 295: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:189 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 354: Size mismatch in connection of port <UART_rd_data>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 354: Assignment to UART_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 355: Assignment to UART_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 356: Assignment to UART_rd_almostempty ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 366: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:634 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" Line 351: Net <UART_rd_en> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ethernet_test>.
    Related source file is "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v".
WARNING:Xst:647 - Input <cameraRX_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <e_rxer> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <e_txc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <camera_rx_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <camera_rx_locked> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" line 164: Output port <rx_state> of the instance <u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" line 164: Output port <tx_state> of the instance <u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" line 164: Output port <data_receive> of the instance <u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" line 196: Output port <mode> of the instance <contro> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" line 196: Output port <camera_pause> of the instance <contro> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" line 237: Output port <c3_p0_wr_underrun> of the instance <ddr_con_c3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" line 237: Output port <c3_p0_wr_full> of the instance <ddr_con_c3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" line 237: Output port <c3_p0_cmd_full> of the instance <ddr_con_c3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" line 237: Output port <c3_p1_rd_overflow> of the instance <ddr_con_c3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" line 237: Output port <c3_p1_rd_empty> of the instance <ddr_con_c3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" line 237: Output port <c3_p1_cmd_full> of the instance <ddr_con_c3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" line 237: Output port <c3_rst0> of the instance <ddr_con_c3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" line 341: Output port <UART_rd_data> of the instance <uart> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" line 341: Output port <UART_rd_empty> of the instance <uart> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ethernet_test.v" line 341: Output port <UART_rd_almostempty> of the instance <uart> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <UART_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 27-bit register for signal <counter>.
    Found 1-bit register for signal <UART_wt_en>.
    Found 8-bit register for signal <UART_data_in>.
    Found 1-bit register for signal <led>.
    Found 27-bit adder for signal <counter[26]_GND_1_o_add_3_OUT> created at line 141.
    Found 8-bit adder for signal <UART_data_in[7]_GND_1_o_add_7_OUT> created at line 366.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
Unit <ethernet_test> synthesized.

Synthesizing Unit <systemclk>.
    Related source file is "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\systemclk.v".
    Summary:
	no macro.
Unit <systemclk> synthesized.

Synthesizing Unit <ddr_clk>.
    Related source file is "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr_clk.v".
    Summary:
	no macro.
Unit <ddr_clk> synthesized.

Synthesizing Unit <udp>.
    Related source file is "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v".
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" line 47: Output port <crc_valid> of the instance <ipsend_instance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" line 68: Output port <CrcNext> of the instance <crc_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" line 77: Output port <board_mac> of the instance <iprecieve_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" line 77: Output port <pc_mac> of the instance <iprecieve_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" line 77: Output port <IP_Prtcl> of the instance <iprecieve_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" line 77: Output port <IP_layer> of the instance <iprecieve_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" line 77: Output port <pc_IP> of the instance <iprecieve_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" line 77: Output port <board_IP> of the instance <iprecieve_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" line 77: Output port <UDP_layer> of the instance <iprecieve_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" line 77: Output port <valid_ip_P> of the instance <iprecieve_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" line 100: Output port <full> of the instance <fifo_erx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" line 100: Output port <empty> of the instance <fifo_erx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" line 113: Output port <full> of the instance <fifo_etx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" line 113: Output port <almost_full> of the instance <fifo_etx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\udp.v" line 113: Output port <almost_empty> of the instance <fifo_etx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <udp> synthesized.

Synthesizing Unit <ipsend>.
    Related source file is "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\ipsend.v".
        idle = 4'b0000
        start = 4'b0001
        make = 4'b0010
        send55 = 4'b0011
        sendmac = 4'b0100
        sendheader = 4'b0101
        senddata = 4'b0110
        sendcrc = 4'b0111
WARNING:Xst:2999 - Signal 'preamble', unconnected in block 'ipsend', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mac_addr', unconnected in block 'ipsend', is tied to its initial value.
    Found 8x8-bit single-port Read Only RAM <Mram_preamble> for signal <preamble>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mac_addr>, simulation mismatch.
    Found 14x8-bit single-port Read Only RAM <Mram_mac_addr> for signal <mac_addr>.
    Found 1-bit register for signal <txer>.
    Found 1-bit register for signal <txen>.
    Found 1-bit register for signal <crcen>.
    Found 1-bit register for signal <crcre>.
    Found 5-bit register for signal <j>.
    Found 8-bit register for signal <dataout>.
    Found 16-bit register for signal <tx_data_counter>.
    Found 32-bit register for signal <time_counter>.
    Found 4-bit register for signal <tx_state>.
    Found 1-bit register for signal <fifo_rden>.
    Found 224-bit register for signal <n0310[223:0]>.
    Found 32-bit register for signal <check_buffer>.
    Found 5-bit register for signal <i>.
    Found 32-bit register for signal <fifo_dout_reg>.
    Found 1-bit register for signal <tx_ing>.
    Found 1-bit register for signal <crc_valid>.
    Found finite state machine <FSM_0> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 36                                             |
    | Inputs             | 11                                             |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_n_INV_5_o (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_9_o_GND_9_o_sub_97_OUT> created at line 217.
    Found 17-bit subtractor for signal <GND_9_o_GND_9_o_sub_119_OUT> created at line 256.
    Found 32-bit adder for signal <time_counter[31]_GND_9_o_add_2_OUT> created at line 114.
    Found 16-bit adder for signal <ip_header[1][31]_GND_9_o_add_5_OUT> created at line 118.
    Found 17-bit adder for signal <n0488[16:0]> created at line 129.
    Found 18-bit adder for signal <n0491[17:0]> created at line 129.
    Found 19-bit adder for signal <n0494[18:0]> created at line 129.
    Found 20-bit adder for signal <n0497[19:0]> created at line 129.
    Found 21-bit adder for signal <n0500[20:0]> created at line 129.
    Found 22-bit adder for signal <n0503[21:0]> created at line 129.
    Found 23-bit adder for signal <n0506[22:0]> created at line 129.
    Found 24-bit adder for signal <n0509[23:0]> created at line 129.
    Found 25-bit adder for signal <n0512[24:0]> created at line 129.
    Found 16-bit adder for signal <check_buffer[31]_check_buffer[15]_add_18_OUT> created at line 134.
    Found 5-bit adder for signal <i[4]_GND_9_o_add_19_OUT> created at line 135.
    Found 5-bit adder for signal <j[4]_GND_9_o_add_79_OUT> created at line 210.
    Found 16-bit adder for signal <tx_data_counter[15]_GND_9_o_add_111_OUT> created at line 243.
    Found 8-bit 7-to-1 multiplexer for signal <j[2]_X_9_o_wide_mux_69_OUT> created at line 196.
    Found 8-bit 7-to-1 multiplexer for signal <j[2]_X_9_o_wide_mux_72_OUT> created at line 200.
    Found 8-bit 7-to-1 multiplexer for signal <j[2]_X_9_o_wide_mux_75_OUT> created at line 204.
    Found 8-bit 7-to-1 multiplexer for signal <j[2]_X_9_o_wide_mux_78_OUT> created at line 208.
    Found 1-bit 3-to-1 multiplexer for signal <_n0712> created at line 175.
    Found 8-bit 4-to-1 multiplexer for signal <_n0715> created at line 199.
    Found 8-bit 4-to-1 multiplexer for signal <_n0733> created at line 249.
    Found 1-bit 3-to-1 multiplexer for signal <_n0736> created at line 249.
    Found 8-bit 4-to-1 multiplexer for signal <_n0739> created at line 273.
    Found 32-bit comparator equal for signal <GND_9_o_GND_9_o_equal_98_o> created at line 217
    Found 32-bit comparator greater for signal <GND_9_o_GND_9_o_LessThan_120_o> created at line 256
    Summary:
	inferred   2 RAM(s).
	inferred  17 Adder/Subtractor(s).
	inferred 361 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  64 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ipsend> synthesized.

Synthesizing Unit <crc>.
    Related source file is "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\crc.v".
        Tp = 1
    Found 32-bit register for signal <Crc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <crc> synthesized.

Synthesizing Unit <iprecieve>.
    Related source file is "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\rtl\iprecieve.v".
        idle = 4'b0000
        six_55 = 4'b0001
        spd_d5 = 4'b0010
        rx_mac = 4'b0011
        rx_IP_Protocol = 4'b0100
        rx_IP_layer = 4'b0101
        rx_UDP_layer = 4'b0110
        rx_data = 4'b0111
        rx_finish = 4'b1000
    Found 1-bit register for signal <e_rxdv>.
    Found 4-bit register for signal <rx_state>.
    Found 1-bit register for signal <data_receive>.
    Found 32-bit register for signal <data_o>.
    Found 1-bit register for signal <data_o_valid>.
    Found 16-bit register for signal <data_counter>.
    Found 4-bit register for signal <byte_counter>.
    Found 64-bit register for signal <mydata>.
    Found 16-bit register for signal <rx_total_length_reg>.
    Found 32-bit register for signal <pc_IP>.
    Found 32-bit register for signal <board_IP>.
    Found 64-bit register for signal <myUDP_layer>.
    Found 5-bit register for signal <state_counter>.
    Found 1-bit register for signal <reset_fifo>.
    Found 64-bit register for signal <UDP_layer>.
    Found 16-bit register for signal <rx_data_length>.
    Found 16-bit register for signal <rx_total_length>.
    Found 1-bit register for signal <valid_ip_P>.
    Found 160-bit register for signal <myIP_layer>.
    Found 160-bit register for signal <IP_layer>.
    Found 16-bit register for signal <myIP_Prtcl>.
    Found 16-bit register for signal <IP_Prtcl>.
    Found 96-bit register for signal <mymac>.
    Found 48-bit register for signal <board_mac>.
    Found 48-bit register for signal <pc_mac>.
    Found 8-bit register for signal <datain>.
    Found finite state machine <FSM_1> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 29                                             |
    | Inputs             | 12                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr_INV_75_o (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_13_o_GND_13_o_sub_77_OUT> created at line 171.
    Found 5-bit adder for signal <state_counter[4]_GND_13_o_add_61_OUT> created at line 153.
    Found 16-bit adder for signal <data_counter[15]_GND_13_o_add_90_OUT> created at line 193.
    Found 4-bit adder for signal <byte_counter[3]_GND_13_o_add_92_OUT> created at line 196.
    Found 32-bit 4-to-1 multiplexer for signal <_n0408> created at line 179.
    Found 5-bit comparator greater for signal <state_counter[4]_GND_13_o_LessThan_22_o> created at line 96
    Found 5-bit comparator greater for signal <state_counter[4]_GND_13_o_LessThan_39_o> created at line 115
    Found 5-bit comparator greater for signal <state_counter[4]_PWR_13_o_LessThan_50_o> created at line 132
    Found 5-bit comparator greater for signal <state_counter[4]_GND_13_o_LessThan_61_o> created at line 151
    Found 32-bit comparator equal for signal <GND_13_o_GND_13_o_equal_78_o> created at line 171
    Found 4-bit comparator greater for signal <byte_counter[3]_GND_13_o_LessThan_92_o> created at line 194
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 918 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iprecieve> synthesized.

Synthesizing Unit <comctromodule>.
    Related source file is "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\comctromodule.v".
WARNING:Xst:653 - Signal <mode> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <command>.
    Found 1-bit register for signal <camera_pause>.
    Found 4-bit register for signal <comm_read_counter>.
    Found 1-bit register for signal <read_com_en>.
    Found 64-bit register for signal <commmand_data_reg>.
    Found 128-bit register for signal <commmand_data>.
    Found 1-bit register for signal <reset_flag>.
    Found 1-bit register for signal <reset_o>.
    Found 4-bit adder for signal <comm_read_counter[3]_GND_16_o_add_16_OUT> created at line 128.
WARNING:Xst:737 - Found 1-bit latch for signal <test_wire>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    WARNING:Xst:2404 -  FFs/Latches <init_reset<0:0>> (without init value) have a constant value of 0 in block <comctromodule>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 201 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   4 Multiplexer(s).
Unit <comctromodule> synthesized.

Synthesizing Unit <test_earth_tx>.
    Related source file is "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\test_earth_tx.v".
    Found 1-bit register for signal <flag>.
    Found 64-bit register for signal <etx_din>.
    Found 1-bit register for signal <ewr_en>.
    Found 3-bit register for signal <j>.
    Found 1-bit register for signal <etx_fifo_rst>.
    Found 3-bit adder for signal <j[2]_GND_17_o_add_7_OUT> created at line 71.
    Found 4x64-bit Read Only RAM for signal <j[1]_X_16_o_wide_mux_5_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <test_earth_tx> synthesized.

Synthesizing Unit <test_earth_tx_rx>.
    Related source file is "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\test_earth_tx_rx.v".
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <etx_enable>.
    Found 1-bit register for signal <e_rd_en_o>.
    Found 1-bit register for signal <e_rd_en_reg>.
    Found 1-bit register for signal <etx_fifo_rst>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <test_earth_tx_rx> synthesized.

Synthesizing Unit <earth_cameraout>.
    Related source file is "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\earth_cameraout.v".
WARNING:Xst:647 - Input <dadaLength> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <totalLength> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <tx_data_length> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx_total_length> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <etx_fifo_rst>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <need_sending>.
    Found 64-bit register for signal <etx_din>.
    Found 1-bit register for signal <ewr_en>.
    Found 3-bit register for signal <j>.
    Found 1-bit register for signal <e_rd_en_o>.
    Found 1-bit register for signal <e_rd_en_reg>.
    Found 2-bit register for signal <ddr_dataneed_reg>.
    Found 3-bit adder for signal <j[2]_GND_19_o_add_10_OUT> created at line 96.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <earth_cameraout> synthesized.

Synthesizing Unit <camerain_earth>.
    Related source file is "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\camerain_earth.v".
    Found 1-bit register for signal <flag>.
    Found 2-bit register for signal <linedone_reg>.
    Found 1-bit register for signal <linetxing>.
    Found 13-bit register for signal <data_count>.
    Found 1-bit register for signal <camer_rden>.
    Found 1-bit register for signal <camer_rden_reg>.
    Found 1-bit register for signal <etx_fifo_rst>.
    Found 16-bit adder for signal <tx_data_length> created at line 69.
    Found 16-bit adder for signal <tx_total_length> created at line 70.
    Found 13-bit adder for signal <data_count[12]_GND_20_o_add_9_OUT> created at line 93.
    Found 13-bit comparator equal for signal <data_count[12]_camer_tatal_data[15]_equal_9_o> created at line 83
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <camerain_earth> synthesized.

Synthesizing Unit <ddr_con>.
    Related source file is "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v".
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 172: Output port <full> of the instance <ddr_in_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 172: Output port <empty> of the instance <ddr_in_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 190: Output port <full> of the instance <ddr_out_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 190: Output port <almost_full> of the instance <ddr_out_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 190: Output port <empty> of the instance <ddr_out_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p0_rd_data> of the instance <myddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p0_rd_count> of the instance <myddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p1_wr_count> of the instance <myddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p0_cmd_empty> of the instance <myddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p0_wr_empty> of the instance <myddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p0_wr_error> of the instance <myddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p0_rd_full> of the instance <myddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p0_rd_empty> of the instance <myddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p0_rd_overflow> of the instance <myddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p0_rd_error> of the instance <myddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p1_cmd_empty> of the instance <myddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p1_wr_full> of the instance <myddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p1_wr_empty> of the instance <myddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p1_wr_underrun> of the instance <myddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p1_wr_error> of the instance <myddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p1_rd_full> of the instance <myddr3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ddr_con.v" line 423: Output port <c3_p1_rd_error> of the instance <myddr3> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <c3_p1_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p0_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p1_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <data_need>.
    Found 1-bit register for signal <c3_p0_wr_en>.
    Found 8-bit register for signal <c3_p0_wr_mask>.
    Found 1-bit register for signal <c3_p0_cmd_en>.
    Found 3-bit register for signal <c3_p0_cmd_instr>.
    Found 6-bit register for signal <c3_p0_cmd_bl>.
    Found 30-bit register for signal <c3_p0_cmd_byte_addr>.
    Found 1-bit register for signal <fifo_rden>.
    Found 3-bit register for signal <ddr_write_state>.
    Found 1-bit register for signal <write_reg>.
    Found 1-bit register for signal <c3_p1_rd_en>.
    Found 1-bit register for signal <c3_p1_cmd_en>.
    Found 3-bit register for signal <c3_p1_cmd_instr>.
    Found 6-bit register for signal <c3_p1_cmd_bl>.
    Found 30-bit register for signal <c3_p1_cmd_byte_addr>.
    Found 3-bit register for signal <ddr_read_state>.
    Found 1-bit register for signal <read_reg>.
    Found 1-bit register for signal <fifo_wren>.
    Found 30-bit register for signal <data_count>.
    Found finite state machine <FSM_3> for signal <ddr_read_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 22                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | c3_clk0 (rising_edge)                          |
    | Reset              | c3_rst0_c3_calib_done_OR_124_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <ddr_write_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 10                                             |
    | Clock              | c3_clk0 (rising_edge)                          |
    | Reset              | c3_rst0_c3_calib_done_OR_124_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 30-bit subtractor for signal <c3_p0_cmd_byte_addr[29]_c3_p1_cmd_byte_addr[29]_sub_4_OUT> created at line 215.
    Found 31-bit adder for signal <n0196> created at line 213.
    Found 30-bit adder for signal <c3_p0_cmd_byte_addr[29]_GND_22_o_add_20_OUT> created at line 306.
    Found 30-bit adder for signal <c3_p1_cmd_byte_addr[29]_GND_22_o_add_53_OUT> created at line 395.
    Found 30-bit subtractor for signal <GND_22_o_GND_22_o_sub_3_OUT<29:0>> created at line 213.
    Found 30-bit comparator greater for signal <data_count[29]_GND_22_o_LessThan_10_o> created at line 228
    Found 7-bit comparator greater for signal <c3_p0_wr_count[6]_GND_22_o_LessThan_14_o> created at line 268
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <ddr_con> synthesized.

Synthesizing Unit <mig_39_2>.
    Related source file is "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v".
        C3_P0_MASK_SIZE = 8
        C3_P0_DATA_PORT_SIZE = 64
        C3_P1_MASK_SIZE = 8
        C3_P1_DATA_PORT_SIZE = 64
        DEBUG_EN = 0
        C3_MEMCLK_PERIOD = 3200
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        C3_RST_ACT_LOW = 1
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p2_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p2_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p2_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p3_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p3_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p3_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p4_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p4_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p4_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p5_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p5_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p5_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p2_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p2_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p2_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p2_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p2_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p2_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p2_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p2_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p2_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p2_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p3_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p3_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p3_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p3_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p3_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p3_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p3_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p3_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p3_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p3_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p4_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p4_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p4_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p4_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p4_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p4_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p4_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p4_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p4_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p4_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p5_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p5_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p5_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p5_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p5_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p5_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p5_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p5_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p5_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\mig_39_2.v" line 521: Output port <p5_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <c3_p2_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mig_39_2> synthesized.

Synthesizing Unit <infrastructure>.
    Related source file is "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\infrastructure.v".
        C_INCLK_PERIOD = 12800
        C_RST_ACT_LOW = 1
        C_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C_CLKOUT0_DIVIDE = 1
        C_CLKOUT1_DIVIDE = 1
        C_CLKOUT2_DIVIDE = 4
        C_CLKOUT3_DIVIDE = 4
        C_CLKFBOUT_MULT = 16
        C_DIVCLK_DIVIDE = 2
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <syn_clk0_powerup_pll_locked>.
    Found 1-bit register for signal <powerup_pll_locked>.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <infrastructure> synthesized.

Synthesizing Unit <memc_wrapper>.
    Related source file is "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v".
        C_MEMCLK_PERIOD = 3200
        C_P0_MASK_SIZE = 8
        C_P0_DATA_PORT_SIZE = 64
        C_P1_MASK_SIZE = 8
        C_P1_DATA_PORT_SIZE = 64
        C_PORT_ENABLE = 6'b000011
        C_PORT_CONFIG = "B64_B64"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000000000001
        C_ARB_TIME_SLOT_1 = 18'b000000000000001000
        C_ARB_TIME_SLOT_2 = 18'b000000000000000001
        C_ARB_TIME_SLOT_3 = 18'b000000000000001000
        C_ARB_TIME_SLOT_4 = 18'b000000000000000001
        C_ARB_TIME_SLOT_5 = 18'b000000000000001000
        C_ARB_TIME_SLOT_6 = 18'b000000000000000001
        C_ARB_TIME_SLOT_7 = 18'b000000000000001000
        C_ARB_TIME_SLOT_8 = 18'b000000000000000001
        C_ARB_TIME_SLOT_9 = 18'b000000000000001000
        C_ARB_TIME_SLOT_10 = 18'b000000000000000001
        C_ARB_TIME_SLOT_11 = 18'b000000000000001000
        C_MEM_TRAS = 37500
        C_MEM_TRCD = 13130
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 110000
        C_MEM_TRP = 13130
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR3"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 6
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "150OHMS"
        C_MEM_DDR3_RTT = "DIV4"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MC_CALIB_BYPASS = "NO"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_CALIB_SOFT_IP = "TRUE"
        C_SIMULATION = "FALSE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <uo_data> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <status> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s0_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s0_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s0_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s0_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s0_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s1_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s1_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s1_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s1_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s1_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s2_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s2_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s2_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s2_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s2_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s3_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s3_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s3_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s3_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s3_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s4_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s4_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s4_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s4_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s4_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s5_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s5_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s5_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s5_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s5_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <sysclk_2x_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <sysclk_2x_180_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <pll_ce_0_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <pll_ce_90_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <pll_lock_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <uo_data_valid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <uo_cmd_ready_in> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <uo_refrsh_flag> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <uo_cal_start> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <uo_sdo> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s0_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s0_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s0_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s0_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s0_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s0_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s1_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s1_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s1_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s1_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s1_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s1_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s2_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s2_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\com.zhongxin\fpga.staratlas\backup.ALL\14_ethernet_test\ipcore_dir\ddr3_new\rtl\memc_wrapper.v" line 781: Output port <s2_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
