git clone --depth 1 --no-tags https://github.com/danielmergy/SyncFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448972182
git clone --depth 1 --no-tags https://github.com/mayyamal/SMART-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449712678
git clone --depth 1 --no-tags https://github.com/sharbellkhell/Dig_Elec_Sim3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449853074
git clone --depth 1 --no-tags https://github.com/vijayshankarr/VSDMiniSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446079893
git clone --depth 1 --no-tags https://github.com/BowmanChow/AlinxAX7035.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449741628
git clone --depth 1 --no-tags https://github.com/oliverdwang/flex-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462389818
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/Lab33.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456795381
git clone --depth 1 --no-tags https://github.com/tomkuzma/7660_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455626669
git clone --depth 1 --no-tags https://github.com/dsrasheed/ece437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457060604
git clone --depth 1 --no-tags https://github.com/nickmaster2222/CHIP-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459604149
git clone --depth 1 --no-tags https://github.com/Alex-Sensin/High_Speed_Computer_Arithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459684450
git clone --depth 1 --no-tags https://github.com/Beenau/TimeMultiplexedFilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447824660
git clone --depth 1 --no-tags https://github.com/grantsmith09/KnightsTour.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448070794
git clone --depth 1 --no-tags https://github.com/armeenm/greenstream.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458358686
git clone --depth 1 --no-tags https://github.com/intel/fpga-npu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482996674
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/S32X_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483793685
git clone --depth 1 --no-tags https://github.com/spark2k06/PCXT_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490314390
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/C128_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484724335
git clone --depth 1 --no-tags https://github.com/esnet/esnet-smartnic-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468476690
git clone --depth 1 --no-tags https://github.com/Maxpicca-Li/CDIM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489722289
git clone --depth 1 --no-tags https://github.com/Aperture-Electronic/SystemVerilog-Bitmap-Library-AXI-Image-VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480464583
git clone --depth 1 --no-tags https://github.com/mbits-mirafra/axi4_avip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484028682
git clone --depth 1 --no-tags https://github.com/NAvi349/riscv-proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472786837
git clone --depth 1 --no-tags https://github.com/euphoric-hardware/simcommand.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476074753
git clone --depth 1 --no-tags https://github.com/HITSZ-NSCSCC22/mycpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471917488
git clone --depth 1 --no-tags https://github.com/kkenshin1/AXI-Ethernet-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490734281
git clone --depth 1 --no-tags https://github.com/Weierstras-s/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480598573
git clone --depth 1 --no-tags https://github.com/WajahatRiaz/AHB-Lite-Protocol-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473304358
git clone --depth 1 --no-tags https://github.com/charkster/usb_pd_monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487158090
git clone --depth 1 --no-tags https://github.com/mbits-mirafra/apb_avip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483938234
git clone --depth 1 --no-tags https://github.com/MinecraftMachina/FabricHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469435750
git clone --depth 1 --no-tags https://github.com/zwhexplorer/Spiking-Neural-Network-Accelerator-EE552-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474516361
git clone --depth 1 --no-tags https://github.com/iammituraj/skid_buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474373713
git clone --depth 1 --no-tags https://github.com/va7deo/TerraCresta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477132127
git clone --depth 1 --no-tags https://github.com/pulp-platform/gpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481495853
git clone --depth 1 --no-tags https://github.com/wshenyi/EECS-470-FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486741195
git clone --depth 1 --no-tags https://github.com/mtabini/G76-Mini.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477211357
git clone --depth 1 --no-tags https://github.com/mahmutefil/AXI2APB-Bridge-Design-and-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480245358
git clone --depth 1 --no-tags https://github.com/jopdorp/MiSTer-Discrete.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480119809
git clone --depth 1 --no-tags https://github.com/mbits-mirafra/pulpino__spi_master__subsystem_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484030086
git clone --depth 1 --no-tags https://github.com/Hazem-ali/SystemVerilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487509655
git clone --depth 1 --no-tags https://github.com/Nimausfi/UVM_RAL_DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489525057
git clone --depth 1 --no-tags https://github.com/TrymenT-AlphA/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467907529
git clone --depth 1 --no-tags https://github.com/mbits-mirafra/spi_avip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484028328
git clone --depth 1 --no-tags https://github.com/CompuSAR/Apple2plus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489558579
git clone --depth 1 --no-tags https://github.com/PhigentRobotics/Phigent_Heimdallr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472676378
git clone --depth 1 --no-tags https://github.com/QianfengClarkShen/Tbps_CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468122441
git clone --depth 1 --no-tags https://github.com/guanzetong/OoO_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484866753
git clone --depth 1 --no-tags https://github.com/amichai-bd/CPUGarageChallenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474438309
git clone --depth 1 --no-tags https://github.com/sandy30538/NTUEE-DCLAB-Materials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486441484
git clone --depth 1 --no-tags https://github.com/krallis/Game_Of_Life_A_Hardware_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480076793
git clone --depth 1 --no-tags https://github.com/YanWQ-monad/SUSTech_CS207_Project-Tangram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487925865
git clone --depth 1 --no-tags https://github.com/LinkZyy/fpga_puf_axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483982922
git clone --depth 1 --no-tags https://github.com/merledu/verification_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469718323
git clone --depth 1 --no-tags https://github.com/saweraxahra/AHB-lite-Verification-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476222840
git clone --depth 1 --no-tags https://github.com/WajahatRiaz/Simple-Memory-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485159656
git clone --depth 1 --no-tags https://github.com/fvutils/uvmf-full.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476824392
git clone --depth 1 --no-tags https://github.com/MohamedAli25/APB-Agent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468821766
git clone --depth 1 --no-tags https://github.com/jayhusemi/ravenoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488410687
git clone --depth 1 --no-tags https://github.com/mbits-mirafra/pulpino__spi_master__ip_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484029476
git clone --depth 1 --no-tags https://github.com/SokesFly/ICdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468311353
git clone --depth 1 --no-tags https://github.com/cicero884/homework_judge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483135169
git clone --depth 1 --no-tags https://github.com/ZXMicroJack/amstrad-cpc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477479182
git clone --depth 1 --no-tags https://github.com/Ashwin-Rajesh/Cordic_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466952625
git clone --depth 1 --no-tags https://github.com/techylax/healthmonitorsystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488216983
git clone --depth 1 --no-tags https://github.com/hassankhairi/SHA256-Hashing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469946097
git clone --depth 1 --no-tags https://github.com/SrikarVanavasam/systolic-array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485511373
git clone --depth 1 --no-tags https://github.com/WeikangQiao/TopSort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473038662
git clone --depth 1 --no-tags https://github.com/kirkster96/VerilogTutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486007744
git clone --depth 1 --no-tags https://github.com/YeuzhiHere/AHB-Lite-VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466830868
git clone --depth 1 --no-tags https://github.com/amrfatouh/digital-verification-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467690155
git clone --depth 1 --no-tags https://github.com/facebookexperimental/fnob.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468221745
git clone --depth 1 --no-tags https://github.com/Nikola2444/RISC-V-vector-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471417975
git clone --depth 1 --no-tags https://github.com/MarleyLobao/UVM_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475424449
git clone --depth 1 --no-tags https://github.com/JochiSt/AI_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475894943
git clone --depth 1 --no-tags https://github.com/Taybaa/2021-MS-EE-49.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476007709
git clone --depth 1 --no-tags https://github.com/Braalfa/VectorizedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482044611
git clone --depth 1 --no-tags https://github.com/dywsjtu/2-Way-Superscalar-P6-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482608597
git clone --depth 1 --no-tags https://github.com/kopylovvasily/5G_Polar_Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478757260
git clone --depth 1 --no-tags https://github.com/UDXS/e260c_adpcm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485586454
git clone --depth 1 --no-tags https://github.com/Minz9/SNN-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485858752
git clone --depth 1 --no-tags https://github.com/ShaheerSajid/RISCV-Compliant-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485963097
git clone --depth 1 --no-tags https://github.com/xiongrob/EECS470_final_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468962580
git clone --depth 1 --no-tags https://github.com/Italiant/ELEC4720.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474185172
git clone --depth 1 --no-tags https://github.com/EHammer98/BESJ-Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468359988
git clone --depth 1 --no-tags https://github.com/mahmutefil/APB-Slave-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467072641
git clone --depth 1 --no-tags https://github.com/Vu-Gia-Khiem/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478884409
git clone --depth 1 --no-tags https://github.com/ShaheerSajid/SM4-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485963448
git clone --depth 1 --no-tags https://github.com/312hzeng/FPGA_Pacman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489551340
git clone --depth 1 --no-tags https://github.com/shawn110285/soc_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479646426
git clone --depth 1 --no-tags https://github.com/Muhammad-Zohaib-Arshad/AMBA-AHB-Lite-Protocol-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476347572
git clone --depth 1 --no-tags https://github.com/sfmth/basic-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491017172
git clone --depth 1 --no-tags https://github.com/ekonwang/MIPS-CPU-yikun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470939788
git clone --depth 1 --no-tags https://github.com/v1s10n-1/SPI-Module-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472389924
git clone --depth 1 --no-tags https://github.com/weisrc/nesv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479899878
git clone --depth 1 --no-tags https://github.com/chirpdx/Bids22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478659238
git clone --depth 1 --no-tags https://github.com/frymire/fsm-kc-705.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479535516
git clone --depth 1 --no-tags https://github.com/LispEngineer/symbolics-console-kbdm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489827304
git clone --depth 1 --no-tags https://github.com/lild4d4/usm_microcontroller_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471190750
