// Seed: 4063043987
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4;
  always @(posedge 1)
    if (1) begin
      id_2 <= id_2;
      id_3 = id_4;
    end else id_2 = id_2;
endmodule
