```verilog
`timescale 1ns/10ps

module {DUT module name}_tb;

// IO
reg {DUT inputs};
wire {DUT outputs};

// Include necessary headers

// Create clock if needed
// always #5 clock = ~clock;

initial begin
    // Code for testing
end

endmodule
```