begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * AMD 10Gb Ethernet driver  *  * This file is available to you under your choice of the following two  * licenses:  *  * License 1: GPLv2  *  * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.  *  * This file is free software; you may copy, redistribute and/or modify  * it under the terms of the GNU General Public License as published by  * the Free Software Foundation, either version 2 of the License, or (at  * your option) any later version.  *  * This file is distributed in the hope that it will be useful, but  * WITHOUT ANY WARRANTY; without even the implied warranty of  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU  * General Public License for more details.  *  * You should have received a copy of the GNU General Public License  * along with this program.  If not, see<http://www.gnu.org/licenses/>.  *  * This file incorporates work covered by the following copyright and  * permission notice:  *     The Synopsys DWC ETHER XGMAC Software Driver and documentation  *     (hereinafter "Software") is an unsupported proprietary work of Synopsys,  *     Inc. unless otherwise expressly agreed to in writing between Synopsys  *     and you.  *  *     The Software IS NOT an item of Licensed Software or Licensed Product  *     under any End User Software License Agreement or Agreement for Licensed  *     Product with Synopsys or any supplement thereto.  Permission is hereby  *     granted, free of charge, to any person obtaining a copy of this software  *     annotated with this license and the Software, to deal in the Software  *     without restriction, including without limitation the rights to use,  *     copy, modify, merge, publish, distribute, sublicense, and/or sell copies  *     of the Software, and to permit persons to whom the Software is furnished  *     to do so, subject to the following conditions:  *  *     The above copyright notice and this permission notice shall be included  *     in all copies or substantial portions of the Software.  *  *     THIS SOFTWARE IS BEING DISTRIBUTED BY SYNOPSYS SOLELY ON AN "AS IS"  *     BASIS AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED  *     TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A  *     PARTICULAR PURPOSE ARE HEREBY DISCLAIMED. IN NO EVENT SHALL SYNOPSYS  *     BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR  *     CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF  *     SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS  *     INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN  *     CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)  *     ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF  *     THE POSSIBILITY OF SUCH DAMAGE.  *  *  * License 2: Modified BSD  *  * Copyright (c) 2014-2016 Advanced Micro Devices, Inc.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions are met:  *     * Redistributions of source code must retain the above copyright  *       notice, this list of conditions and the following disclaimer.  *     * Redistributions in binary form must reproduce the above copyright  *       notice, this list of conditions and the following disclaimer in the  *       documentation and/or other materials provided with the distribution.  *     * Neither the name of Advanced Micro Devices, Inc. nor the  *       names of its contributors may be used to endorse or promote products  *       derived from this software without specific prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED. IN NO EVENT SHALL<COPYRIGHT HOLDER> BE LIABLE FOR ANY  * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND  * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  *  * This file incorporates work covered by the following copyright and  * permission notice:  *     The Synopsys DWC ETHER XGMAC Software Driver and documentation  *     (hereinafter "Software") is an unsupported proprietary work of Synopsys,  *     Inc. unless otherwise expressly agreed to in writing between Synopsys  *     and you.  *  *     The Software IS NOT an item of Licensed Software or Licensed Product  *     under any End User Software License Agreement or Agreement for Licensed  *     Product with Synopsys or any supplement thereto.  Permission is hereby  *     granted, free of charge, to any person obtaining a copy of this software  *     annotated with this license and the Software, to deal in the Software  *     without restriction, including without limitation the rights to use,  *     copy, modify, merge, publish, distribute, sublicense, and/or sell copies  *     of the Software, and to permit persons to whom the Software is furnished  *     to do so, subject to the following conditions:  *  *     The above copyright notice and this permission notice shall be included  *     in all copies or substantial portions of the Software.  *  *     THIS SOFTWARE IS BEING DISTRIBUTED BY SYNOPSYS SOLELY ON AN "AS IS"  *     BASIS AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED  *     TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A  *     PARTICULAR PURPOSE ARE HEREBY DISCLAIMED. IN NO EVENT SHALL SYNOPSYS  *     BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR  *     CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF  *     SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS  *     INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN  *     CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)  *     ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF  *     THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|"xgbe.h"
end_include

begin_include
include|#
directive|include
file|"xgbe-common.h"
end_include

begin_include
include|#
directive|include
file|<net/if_dl.h>
end_include

begin_include
include|#
directive|include
file|<net/if_var.h>
end_include

begin_function
specifier|static
name|unsigned
name|int
name|xgbe_usec_to_riwt
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|,
name|unsigned
name|int
name|usec
parameter_list|)
block|{
name|unsigned
name|long
name|rate
decl_stmt|;
name|unsigned
name|int
name|ret
decl_stmt|;
name|DBGPR
argument_list|(
literal|"-->xgbe_usec_to_riwt\n"
argument_list|)
expr_stmt|;
name|rate
operator|=
name|pdata
operator|->
name|sysclk_rate
expr_stmt|;
comment|/* 	 * Convert the input usec value to the watchdog timer value. Each 	 * watchdog timer value is equivalent to 256 clock cycles. 	 * Calculate the required value as: 	 *   ( usec * ( system_clock_mhz / 10^6 ) / 256 	 */
name|ret
operator|=
operator|(
name|usec
operator|*
operator|(
name|rate
operator|/
literal|1000000
operator|)
operator|)
operator|/
literal|256
expr_stmt|;
name|DBGPR
argument_list|(
literal|"<--xgbe_usec_to_riwt\n"
argument_list|)
expr_stmt|;
return|return
name|ret
return|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|int
name|xgbe_riwt_to_usec
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|,
name|unsigned
name|int
name|riwt
parameter_list|)
block|{
name|unsigned
name|long
name|rate
decl_stmt|;
name|unsigned
name|int
name|ret
decl_stmt|;
name|DBGPR
argument_list|(
literal|"-->xgbe_riwt_to_usec\n"
argument_list|)
expr_stmt|;
name|rate
operator|=
name|pdata
operator|->
name|sysclk_rate
expr_stmt|;
comment|/* 	 * Convert the input watchdog timer value to the usec value. Each 	 * watchdog timer value is equivalent to 256 clock cycles. 	 * Calculate the required value as: 	 *   ( riwt * 256 ) / ( system_clock_mhz / 10^6 ) 	 */
name|ret
operator|=
operator|(
name|riwt
operator|*
literal|256
operator|)
operator|/
operator|(
name|rate
operator|/
literal|1000000
operator|)
expr_stmt|;
name|DBGPR
argument_list|(
literal|"<--xgbe_riwt_to_usec\n"
argument_list|)
expr_stmt|;
return|return
name|ret
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_config_pblx8
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
name|XGMAC_DMA_IOWRITE_BITS
argument_list|(
name|channel
argument_list|,
name|DMA_CH_CR
argument_list|,
name|PBLX8
argument_list|,
name|pdata
operator|->
name|pblx8
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_get_tx_pbl_val
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
return|return
name|XGMAC_DMA_IOREAD_BITS
argument_list|(
name|pdata
operator|->
name|channel
argument_list|,
name|DMA_CH_TCR
argument_list|,
name|PBL
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_config_tx_pbl_val
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|tx_ring
condition|)
break|break;
name|XGMAC_DMA_IOWRITE_BITS
argument_list|(
name|channel
argument_list|,
name|DMA_CH_TCR
argument_list|,
name|PBL
argument_list|,
name|pdata
operator|->
name|tx_pbl
argument_list|)
expr_stmt|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_get_rx_pbl_val
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
return|return
name|XGMAC_DMA_IOREAD_BITS
argument_list|(
name|pdata
operator|->
name|channel
argument_list|,
name|DMA_CH_RCR
argument_list|,
name|PBL
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_config_rx_pbl_val
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|rx_ring
condition|)
break|break;
name|XGMAC_DMA_IOWRITE_BITS
argument_list|(
name|channel
argument_list|,
name|DMA_CH_RCR
argument_list|,
name|PBL
argument_list|,
name|pdata
operator|->
name|rx_pbl
argument_list|)
expr_stmt|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_config_osp_mode
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|tx_ring
condition|)
break|break;
name|XGMAC_DMA_IOWRITE_BITS
argument_list|(
name|channel
argument_list|,
name|DMA_CH_TCR
argument_list|,
name|OSP
argument_list|,
name|pdata
operator|->
name|tx_osp_mode
argument_list|)
expr_stmt|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_config_rsf_mode
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|,
name|unsigned
name|int
name|val
parameter_list|)
block|{
name|unsigned
name|int
name|i
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|rx_q_count
condition|;
name|i
operator|++
control|)
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_RQOMR
argument_list|,
name|RSF
argument_list|,
name|val
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_config_tsf_mode
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|,
name|unsigned
name|int
name|val
parameter_list|)
block|{
name|unsigned
name|int
name|i
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|tx_q_count
condition|;
name|i
operator|++
control|)
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_TQOMR
argument_list|,
name|TSF
argument_list|,
name|val
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_config_rx_threshold
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|,
name|unsigned
name|int
name|val
parameter_list|)
block|{
name|unsigned
name|int
name|i
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|rx_q_count
condition|;
name|i
operator|++
control|)
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_RQOMR
argument_list|,
name|RTC
argument_list|,
name|val
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_config_tx_threshold
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|,
name|unsigned
name|int
name|val
parameter_list|)
block|{
name|unsigned
name|int
name|i
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|tx_q_count
condition|;
name|i
operator|++
control|)
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_TQOMR
argument_list|,
name|TTC
argument_list|,
name|val
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_config_rx_coalesce
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|rx_ring
condition|)
break|break;
name|XGMAC_DMA_IOWRITE_BITS
argument_list|(
name|channel
argument_list|,
name|DMA_CH_RIWT
argument_list|,
name|RWT
argument_list|,
name|pdata
operator|->
name|rx_riwt
argument_list|)
expr_stmt|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_config_tx_coalesce
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_rx_buffer_size
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|rx_ring
condition|)
break|break;
name|XGMAC_DMA_IOWRITE_BITS
argument_list|(
name|channel
argument_list|,
name|DMA_CH_RCR
argument_list|,
name|RBSZ
argument_list|,
name|pdata
operator|->
name|rx_buf_size
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_tso_mode
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|tx_ring
condition|)
break|break;
name|XGMAC_DMA_IOWRITE_BITS
argument_list|(
name|channel
argument_list|,
name|DMA_CH_TCR
argument_list|,
name|TSE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_sph_mode
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|rx_ring
condition|)
break|break;
name|XGMAC_DMA_IOWRITE_BITS
argument_list|(
name|channel
argument_list|,
name|DMA_CH_CR
argument_list|,
name|SPH
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_RCR
argument_list|,
name|HDSMS
argument_list|,
name|XGBE_SPH_HDSMS_SIZE
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_disable_rss
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
if|if
condition|(
operator|!
name|pdata
operator|->
name|hw_feat
operator|.
name|rss
condition|)
return|return
operator|-
name|EOPNOTSUPP
return|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_RSSCR
argument_list|,
name|RSSE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_rss
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
if|if
condition|(
operator|!
name|pdata
operator|->
name|hw_feat
operator|.
name|rss
condition|)
return|return;
name|xgbe_disable_rss
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_disable_tx_flow_control
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|unsigned
name|int
name|max_q_count
decl_stmt|,
name|q_count
decl_stmt|;
name|unsigned
name|int
name|reg
decl_stmt|,
name|reg_val
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
comment|/* Clear MTL flow control */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|rx_q_count
condition|;
name|i
operator|++
control|)
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_RQOMR
argument_list|,
name|EHFC
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Clear MAC flow control */
name|max_q_count
operator|=
name|XGMAC_MAX_FLOW_CONTROL_QUEUES
expr_stmt|;
name|q_count
operator|=
name|min_t
argument_list|(
argument|unsigned int
argument_list|,
argument|pdata->tx_q_count
argument_list|,
argument|max_q_count
argument_list|)
expr_stmt|;
name|reg
operator|=
name|MAC_Q0TFCR
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|q_count
condition|;
name|i
operator|++
control|)
block|{
name|reg_val
operator|=
name|XGMAC_IOREAD
argument_list|(
name|pdata
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|reg_val
argument_list|,
name|MAC_Q0TFCR
argument_list|,
name|TFE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|XGMAC_IOWRITE
argument_list|(
name|pdata
argument_list|,
name|reg
argument_list|,
name|reg_val
argument_list|)
expr_stmt|;
name|reg
operator|+=
name|MAC_QTFCR_INC
expr_stmt|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_enable_tx_flow_control
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|unsigned
name|int
name|max_q_count
decl_stmt|,
name|q_count
decl_stmt|;
name|unsigned
name|int
name|reg
decl_stmt|,
name|reg_val
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
comment|/* Set MTL flow control */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|rx_q_count
condition|;
name|i
operator|++
control|)
block|{
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_RQOMR
argument_list|,
name|EHFC
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
comment|/* Set MAC flow control */
name|max_q_count
operator|=
name|XGMAC_MAX_FLOW_CONTROL_QUEUES
expr_stmt|;
name|q_count
operator|=
name|min_t
argument_list|(
argument|unsigned int
argument_list|,
argument|pdata->tx_q_count
argument_list|,
argument|max_q_count
argument_list|)
expr_stmt|;
name|reg
operator|=
name|MAC_Q0TFCR
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|q_count
condition|;
name|i
operator|++
control|)
block|{
name|reg_val
operator|=
name|XGMAC_IOREAD
argument_list|(
name|pdata
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Enable transmit flow control */
name|XGMAC_SET_BITS
argument_list|(
name|reg_val
argument_list|,
name|MAC_Q0TFCR
argument_list|,
name|TFE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Set pause time */
name|XGMAC_SET_BITS
argument_list|(
name|reg_val
argument_list|,
name|MAC_Q0TFCR
argument_list|,
name|PT
argument_list|,
literal|0xffff
argument_list|)
expr_stmt|;
name|XGMAC_IOWRITE
argument_list|(
name|pdata
argument_list|,
name|reg
argument_list|,
name|reg_val
argument_list|)
expr_stmt|;
name|reg
operator|+=
name|MAC_QTFCR_INC
expr_stmt|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_disable_rx_flow_control
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_RFCR
argument_list|,
name|RFE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_enable_rx_flow_control
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_RFCR
argument_list|,
name|RFE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_config_tx_flow_control
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
if|if
condition|(
name|pdata
operator|->
name|tx_pause
condition|)
name|xgbe_enable_tx_flow_control
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
else|else
name|xgbe_disable_tx_flow_control
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_config_rx_flow_control
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
if|if
condition|(
name|pdata
operator|->
name|rx_pause
condition|)
name|xgbe_enable_rx_flow_control
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
else|else
name|xgbe_disable_rx_flow_control
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_flow_control
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|xgbe_config_tx_flow_control
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_rx_flow_control
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_RFCR
argument_list|,
name|PFCE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_enable_dma_interrupts
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|dma_ch_isr
decl_stmt|,
name|dma_ch_ier
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
comment|/* Clear all the interrupts which are set */
name|dma_ch_isr
operator|=
name|XGMAC_DMA_IOREAD
argument_list|(
name|channel
argument_list|,
name|DMA_CH_SR
argument_list|)
expr_stmt|;
name|XGMAC_DMA_IOWRITE
argument_list|(
name|channel
argument_list|,
name|DMA_CH_SR
argument_list|,
name|dma_ch_isr
argument_list|)
expr_stmt|;
comment|/* Clear all interrupt enable bits */
name|dma_ch_ier
operator|=
literal|0
expr_stmt|;
comment|/* Enable following interrupts 		 *   NIE  - Normal Interrupt Summary Enable 		 *   AIE  - Abnormal Interrupt Summary Enable 		 *   FBEE - Fatal Bus Error Enable 		 */
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|NIE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|AIE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|FBEE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
name|channel
operator|->
name|tx_ring
condition|)
block|{
comment|/* Enable the following Tx interrupts 			 *   TIE  - Transmit Interrupt Enable (unless using 			 *          per channel interrupts) 			 */
if|if
condition|(
operator|!
name|pdata
operator|->
name|per_channel_irq
condition|)
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|TIE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|channel
operator|->
name|rx_ring
condition|)
block|{
comment|/* Enable following Rx interrupts 			 *   RBUE - Receive Buffer Unavailable Enable 			 *   RIE  - Receive Interrupt Enable (unless using 			 *          per channel interrupts) 			 */
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|RBUE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|pdata
operator|->
name|per_channel_irq
condition|)
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|RIE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
name|XGMAC_DMA_IOWRITE
argument_list|(
name|channel
argument_list|,
name|DMA_CH_IER
argument_list|,
name|dma_ch_ier
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_enable_mtl_interrupts
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|unsigned
name|int
name|mtl_q_isr
decl_stmt|;
name|unsigned
name|int
name|q_count
decl_stmt|,
name|i
decl_stmt|;
name|q_count
operator|=
name|max
argument_list|(
name|pdata
operator|->
name|hw_feat
operator|.
name|tx_q_cnt
argument_list|,
name|pdata
operator|->
name|hw_feat
operator|.
name|rx_q_cnt
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|q_count
condition|;
name|i
operator|++
control|)
block|{
comment|/* Clear all the interrupts which are set */
name|mtl_q_isr
operator|=
name|XGMAC_MTL_IOREAD
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_ISR
argument_list|)
expr_stmt|;
name|XGMAC_MTL_IOWRITE
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_ISR
argument_list|,
name|mtl_q_isr
argument_list|)
expr_stmt|;
comment|/* No MTL interrupts to be enabled */
name|XGMAC_MTL_IOWRITE
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_IER
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_enable_mac_interrupts
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|unsigned
name|int
name|mac_ier
init|=
literal|0
decl_stmt|;
comment|/* Enable Timestamp interrupt */
name|XGMAC_SET_BITS
argument_list|(
name|mac_ier
argument_list|,
name|MAC_IER
argument_list|,
name|TSIE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|XGMAC_IOWRITE
argument_list|(
name|pdata
argument_list|,
name|MAC_IER
argument_list|,
name|mac_ier
argument_list|)
expr_stmt|;
comment|/* Enable all counter interrupts */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MMC_RIER
argument_list|,
name|ALL_INTERRUPTS
argument_list|,
literal|0xffffffff
argument_list|)
expr_stmt|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MMC_TIER
argument_list|,
name|ALL_INTERRUPTS
argument_list|,
literal|0xffffffff
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_set_gmii_speed
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
if|if
condition|(
name|XGMAC_IOREAD_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_TCR
argument_list|,
name|SS
argument_list|)
operator|==
literal|0x3
condition|)
return|return
literal|0
return|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_TCR
argument_list|,
name|SS
argument_list|,
literal|0x3
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_set_gmii_2500_speed
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
if|if
condition|(
name|XGMAC_IOREAD_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_TCR
argument_list|,
name|SS
argument_list|)
operator|==
literal|0x2
condition|)
return|return
literal|0
return|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_TCR
argument_list|,
name|SS
argument_list|,
literal|0x2
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_set_xgmii_speed
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
if|if
condition|(
name|XGMAC_IOREAD_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_TCR
argument_list|,
name|SS
argument_list|)
operator|==
literal|0
condition|)
return|return
literal|0
return|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_TCR
argument_list|,
name|SS
argument_list|,
literal|0
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_enable_rx_vlan_stripping
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
comment|/* Put the VLAN tag in the Rx descriptor */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_VLANTR
argument_list|,
name|EVLRXS
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Don't check the VLAN type */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_VLANTR
argument_list|,
name|DOVLTC
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Check only C-TAG (0x8100) packets */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_VLANTR
argument_list|,
name|ERSVLM
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Don't consider an S-TAG (0x88A8) packet as a VLAN packet */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_VLANTR
argument_list|,
name|ESVL
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Enable VLAN tag stripping */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_VLANTR
argument_list|,
name|EVLS
argument_list|,
literal|0x3
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_disable_rx_vlan_stripping
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_VLANTR
argument_list|,
name|EVLS
argument_list|,
literal|0
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_enable_rx_vlan_filtering
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
comment|/* Enable VLAN filtering */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_PFR
argument_list|,
name|VTFE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Enable VLAN Hash Table filtering */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_VLANTR
argument_list|,
name|VTHM
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Disable VLAN tag inverse matching */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_VLANTR
argument_list|,
name|VTIM
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Only filter on the lower 12-bits of the VLAN tag */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_VLANTR
argument_list|,
name|ETV
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* In order for the VLAN Hash Table filtering to be effective, 	 * the VLAN tag identifier in the VLAN Tag Register must not 	 * be zero.  Set the VLAN tag identifier to "1" to enable the 	 * VLAN Hash Table filtering.  This implies that a VLAN tag of 	 * 1 will always pass filtering. 	 */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_VLANTR
argument_list|,
name|VL
argument_list|,
literal|1
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_disable_rx_vlan_filtering
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
comment|/* Disable VLAN filtering */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_PFR
argument_list|,
name|VTFE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_update_vlan_hash_table
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|u16
name|vlan_hash_table
init|=
literal|0
decl_stmt|;
comment|/* Set the VLAN Hash Table filtering register */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_VLANHTR
argument_list|,
name|VLHT
argument_list|,
name|vlan_hash_table
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_set_promiscuous_mode
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|,
name|unsigned
name|int
name|enable
parameter_list|)
block|{
name|unsigned
name|int
name|val
init|=
name|enable
condition|?
literal|1
else|:
literal|0
decl_stmt|;
if|if
condition|(
name|XGMAC_IOREAD_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_PFR
argument_list|,
name|PR
argument_list|)
operator|==
name|val
condition|)
return|return
literal|0
return|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_PFR
argument_list|,
name|PR
argument_list|,
name|val
argument_list|)
expr_stmt|;
comment|/* Hardware will still perform VLAN filtering in promiscuous mode */
name|xgbe_disable_rx_vlan_filtering
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_set_all_multicast_mode
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|,
name|unsigned
name|int
name|enable
parameter_list|)
block|{
name|unsigned
name|int
name|val
init|=
name|enable
condition|?
literal|1
else|:
literal|0
decl_stmt|;
if|if
condition|(
name|XGMAC_IOREAD_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_PFR
argument_list|,
name|PM
argument_list|)
operator|==
name|val
condition|)
return|return
literal|0
return|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_PFR
argument_list|,
name|PM
argument_list|,
name|val
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_set_mac_reg
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|,
name|char
modifier|*
name|addr
parameter_list|,
name|unsigned
name|int
modifier|*
name|mac_reg
parameter_list|)
block|{
name|unsigned
name|int
name|mac_addr_hi
decl_stmt|,
name|mac_addr_lo
decl_stmt|;
name|u8
modifier|*
name|mac_addr
decl_stmt|;
name|mac_addr_lo
operator|=
literal|0
expr_stmt|;
name|mac_addr_hi
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|addr
condition|)
block|{
name|mac_addr
operator|=
operator|(
name|u8
operator|*
operator|)
operator|&
name|mac_addr_lo
expr_stmt|;
name|mac_addr
index|[
literal|0
index|]
operator|=
name|addr
index|[
literal|0
index|]
expr_stmt|;
name|mac_addr
index|[
literal|1
index|]
operator|=
name|addr
index|[
literal|1
index|]
expr_stmt|;
name|mac_addr
index|[
literal|2
index|]
operator|=
name|addr
index|[
literal|2
index|]
expr_stmt|;
name|mac_addr
index|[
literal|3
index|]
operator|=
name|addr
index|[
literal|3
index|]
expr_stmt|;
name|mac_addr
operator|=
operator|(
name|u8
operator|*
operator|)
operator|&
name|mac_addr_hi
expr_stmt|;
name|mac_addr
index|[
literal|0
index|]
operator|=
name|addr
index|[
literal|4
index|]
expr_stmt|;
name|mac_addr
index|[
literal|1
index|]
operator|=
name|addr
index|[
literal|5
index|]
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|mac_addr_hi
argument_list|,
name|MAC_MACA1HR
argument_list|,
name|AE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
name|XGMAC_IOWRITE
argument_list|(
name|pdata
argument_list|,
operator|*
name|mac_reg
argument_list|,
name|mac_addr_hi
argument_list|)
expr_stmt|;
operator|*
name|mac_reg
operator|+=
name|MAC_MACA_INC
expr_stmt|;
name|XGMAC_IOWRITE
argument_list|(
name|pdata
argument_list|,
operator|*
name|mac_reg
argument_list|,
name|mac_addr_lo
argument_list|)
expr_stmt|;
operator|*
name|mac_reg
operator|+=
name|MAC_MACA_INC
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_set_mac_addn_addrs
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|unsigned
name|int
name|mac_reg
decl_stmt|;
name|unsigned
name|int
name|addn_macs
decl_stmt|;
name|mac_reg
operator|=
name|MAC_MACA1HR
expr_stmt|;
name|addn_macs
operator|=
name|pdata
operator|->
name|hw_feat
operator|.
name|addn_mac
expr_stmt|;
name|xgbe_set_mac_reg
argument_list|(
name|pdata
argument_list|,
name|pdata
operator|->
name|mac_addr
argument_list|,
operator|&
name|mac_reg
argument_list|)
expr_stmt|;
name|addn_macs
operator|--
expr_stmt|;
comment|/* Clear remaining additional MAC address entries */
while|while
condition|(
name|addn_macs
operator|--
condition|)
name|xgbe_set_mac_reg
argument_list|(
name|pdata
argument_list|,
name|NULL
argument_list|,
operator|&
name|mac_reg
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_add_mac_addresses
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|xgbe_set_mac_addn_addrs
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_set_mac_address
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|,
name|u8
modifier|*
name|addr
parameter_list|)
block|{
name|unsigned
name|int
name|mac_addr_hi
decl_stmt|,
name|mac_addr_lo
decl_stmt|;
name|mac_addr_hi
operator|=
operator|(
name|addr
index|[
literal|5
index|]
operator|<<
literal|8
operator|)
operator||
operator|(
name|addr
index|[
literal|4
index|]
operator|<<
literal|0
operator|)
expr_stmt|;
name|mac_addr_lo
operator|=
operator|(
name|addr
index|[
literal|3
index|]
operator|<<
literal|24
operator|)
operator||
operator|(
name|addr
index|[
literal|2
index|]
operator|<<
literal|16
operator|)
operator||
operator|(
name|addr
index|[
literal|1
index|]
operator|<<
literal|8
operator|)
operator||
operator|(
name|addr
index|[
literal|0
index|]
operator|<<
literal|0
operator|)
expr_stmt|;
name|XGMAC_IOWRITE
argument_list|(
name|pdata
argument_list|,
name|MAC_MACA0HR
argument_list|,
name|mac_addr_hi
argument_list|)
expr_stmt|;
name|XGMAC_IOWRITE
argument_list|(
name|pdata
argument_list|,
name|MAC_MACA0LR
argument_list|,
name|mac_addr_lo
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_config_rx_mode
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|unsigned
name|int
name|pr_mode
decl_stmt|,
name|am_mode
decl_stmt|;
comment|/* XXX */
name|pr_mode
operator|=
literal|0
expr_stmt|;
name|am_mode
operator|=
literal|0
expr_stmt|;
name|xgbe_set_promiscuous_mode
argument_list|(
name|pdata
argument_list|,
name|pr_mode
argument_list|)
expr_stmt|;
name|xgbe_set_all_multicast_mode
argument_list|(
name|pdata
argument_list|,
name|am_mode
argument_list|)
expr_stmt|;
name|xgbe_add_mac_addresses
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_read_mmd_regs
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|,
name|int
name|prtad
parameter_list|,
name|int
name|mmd_reg
parameter_list|)
block|{
name|unsigned
name|long
name|flags
decl_stmt|;
name|unsigned
name|int
name|mmd_address
decl_stmt|;
name|int
name|mmd_data
decl_stmt|;
if|if
condition|(
name|mmd_reg
operator|&
name|MII_ADDR_C45
condition|)
name|mmd_address
operator|=
name|mmd_reg
operator|&
operator|~
name|MII_ADDR_C45
expr_stmt|;
else|else
name|mmd_address
operator|=
operator|(
name|pdata
operator|->
name|mdio_mmd
operator|<<
literal|16
operator|)
operator||
operator|(
name|mmd_reg
operator|&
literal|0xffff
operator|)
expr_stmt|;
comment|/* The PCS registers are accessed using mmio. The underlying APB3 	 * management interface uses indirect addressing to access the MMD 	 * register sets. This requires accessing of the PCS register in two 	 * phases, an address phase and a data phase. 	 * 	 * The mmio interface is based on 32-bit offsets and values. All 	 * register offsets must therefore be adjusted by left shifting the 	 * offset 2 bits and reading 32 bits of data. 	 */
name|spin_lock_irqsave
argument_list|(
operator|&
name|pdata
operator|->
name|xpcs_lock
argument_list|,
name|flags
argument_list|)
expr_stmt|;
name|XPCS_IOWRITE
argument_list|(
name|pdata
argument_list|,
name|PCS_MMD_SELECT
operator|<<
literal|2
argument_list|,
name|mmd_address
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|mmd_data
operator|=
name|XPCS_IOREAD
argument_list|(
name|pdata
argument_list|,
operator|(
name|mmd_address
operator|&
literal|0xff
operator|)
operator|<<
literal|2
argument_list|)
expr_stmt|;
name|spin_unlock_irqrestore
argument_list|(
operator|&
name|pdata
operator|->
name|xpcs_lock
argument_list|,
name|flags
argument_list|)
expr_stmt|;
return|return
name|mmd_data
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_write_mmd_regs
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|,
name|int
name|prtad
parameter_list|,
name|int
name|mmd_reg
parameter_list|,
name|int
name|mmd_data
parameter_list|)
block|{
name|unsigned
name|int
name|mmd_address
decl_stmt|;
name|unsigned
name|long
name|flags
decl_stmt|;
if|if
condition|(
name|mmd_reg
operator|&
name|MII_ADDR_C45
condition|)
name|mmd_address
operator|=
name|mmd_reg
operator|&
operator|~
name|MII_ADDR_C45
expr_stmt|;
else|else
name|mmd_address
operator|=
operator|(
name|pdata
operator|->
name|mdio_mmd
operator|<<
literal|16
operator|)
operator||
operator|(
name|mmd_reg
operator|&
literal|0xffff
operator|)
expr_stmt|;
comment|/* The PCS registers are accessed using mmio. The underlying APB3 	 * management interface uses indirect addressing to access the MMD 	 * register sets. This requires accessing of the PCS register in two 	 * phases, an address phase and a data phase. 	 * 	 * The mmio interface is based on 32-bit offsets and values. All 	 * register offsets must therefore be adjusted by left shifting the 	 * offset 2 bits and reading 32 bits of data. 	 */
name|spin_lock_irqsave
argument_list|(
operator|&
name|pdata
operator|->
name|xpcs_lock
argument_list|,
name|flags
argument_list|)
expr_stmt|;
name|XPCS_IOWRITE
argument_list|(
name|pdata
argument_list|,
name|PCS_MMD_SELECT
operator|<<
literal|2
argument_list|,
name|mmd_address
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|XPCS_IOWRITE
argument_list|(
name|pdata
argument_list|,
operator|(
name|mmd_address
operator|&
literal|0xff
operator|)
operator|<<
literal|2
argument_list|,
name|mmd_data
argument_list|)
expr_stmt|;
name|spin_unlock_irqrestore
argument_list|(
operator|&
name|pdata
operator|->
name|xpcs_lock
argument_list|,
name|flags
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_tx_complete
parameter_list|(
name|struct
name|xgbe_ring_desc
modifier|*
name|rdesc
parameter_list|)
block|{
return|return
operator|!
name|XGMAC_GET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|TX_NORMAL_DESC3
argument_list|,
name|OWN
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_disable_rx_csum
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_RCR
argument_list|,
name|IPC
argument_list|,
literal|0
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_enable_rx_csum
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_RCR
argument_list|,
name|IPC
argument_list|,
literal|1
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_tx_desc_reset
parameter_list|(
name|struct
name|xgbe_ring_data
modifier|*
name|rdata
parameter_list|)
block|{
name|struct
name|xgbe_ring_desc
modifier|*
name|rdesc
init|=
name|rdata
operator|->
name|rdesc
decl_stmt|;
comment|/* Reset the Tx descriptor 	 *   Set buffer 1 (lo) address to zero 	 *   Set buffer 1 (hi) address to zero 	 *   Reset all other control bits (IC, TTSE, B2L& B1L) 	 *   Reset all other control bits (OWN, CTXT, FD, LD, CPC, CIC, etc) 	 */
name|rdesc
operator|->
name|desc0
operator|=
literal|0
expr_stmt|;
name|rdesc
operator|->
name|desc1
operator|=
literal|0
expr_stmt|;
name|rdesc
operator|->
name|desc2
operator|=
literal|0
expr_stmt|;
name|rdesc
operator|->
name|desc3
operator|=
literal|0
expr_stmt|;
name|dsb
argument_list|(
name|sy
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_tx_desc_init
parameter_list|(
name|struct
name|xgbe_channel
modifier|*
name|channel
parameter_list|)
block|{
name|struct
name|xgbe_ring
modifier|*
name|ring
init|=
name|channel
operator|->
name|tx_ring
decl_stmt|;
name|struct
name|xgbe_ring_data
modifier|*
name|rdata
decl_stmt|;
name|int
name|i
decl_stmt|;
name|int
name|start_index
init|=
name|ring
operator|->
name|cur
decl_stmt|;
name|DBGPR
argument_list|(
literal|"-->tx_desc_init\n"
argument_list|)
expr_stmt|;
comment|/* Initialze all descriptors */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|ring
operator|->
name|rdesc_count
condition|;
name|i
operator|++
control|)
block|{
name|rdata
operator|=
name|XGBE_GET_DESC_DATA
argument_list|(
name|ring
argument_list|,
name|i
argument_list|)
expr_stmt|;
comment|/* Initialize Tx descriptor */
name|xgbe_tx_desc_reset
argument_list|(
name|rdata
argument_list|)
expr_stmt|;
block|}
comment|/* Update the total number of Tx descriptors */
name|XGMAC_DMA_IOWRITE
argument_list|(
name|channel
argument_list|,
name|DMA_CH_TDRLR
argument_list|,
name|ring
operator|->
name|rdesc_count
operator|-
literal|1
argument_list|)
expr_stmt|;
comment|/* Update the starting address of descriptor ring */
name|rdata
operator|=
name|XGBE_GET_DESC_DATA
argument_list|(
name|ring
argument_list|,
name|start_index
argument_list|)
expr_stmt|;
name|XGMAC_DMA_IOWRITE
argument_list|(
name|channel
argument_list|,
name|DMA_CH_TDLR_HI
argument_list|,
name|upper_32_bits
argument_list|(
name|rdata
operator|->
name|rdata_paddr
argument_list|)
argument_list|)
expr_stmt|;
name|XGMAC_DMA_IOWRITE
argument_list|(
name|channel
argument_list|,
name|DMA_CH_TDLR_LO
argument_list|,
name|lower_32_bits
argument_list|(
name|rdata
operator|->
name|rdata_paddr
argument_list|)
argument_list|)
expr_stmt|;
name|DBGPR
argument_list|(
literal|"<--tx_desc_init\n"
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_rx_desc_reset
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|,
name|struct
name|xgbe_ring_data
modifier|*
name|rdata
parameter_list|,
name|unsigned
name|int
name|index
parameter_list|)
block|{
name|struct
name|xgbe_ring_desc
modifier|*
name|rdesc
init|=
name|rdata
operator|->
name|rdesc
decl_stmt|;
name|unsigned
name|int
name|inte
decl_stmt|;
name|inte
operator|=
literal|1
expr_stmt|;
comment|/* Reset the Rx descriptor 	 *   Set buffer 1 (lo) address to header dma address (lo) 	 *   Set buffer 1 (hi) address to header dma address (hi) 	 *   Set buffer 2 (lo) address to buffer dma address (lo) 	 *   Set buffer 2 (hi) address to buffer dma address (hi) and 	 *     set control bits OWN and INTE 	 */
name|rdesc
operator|->
name|desc0
operator|=
name|cpu_to_le32
argument_list|(
name|lower_32_bits
argument_list|(
name|rdata
operator|->
name|mbuf_hdr_paddr
argument_list|)
argument_list|)
expr_stmt|;
name|rdesc
operator|->
name|desc1
operator|=
name|cpu_to_le32
argument_list|(
name|upper_32_bits
argument_list|(
name|rdata
operator|->
name|mbuf_hdr_paddr
argument_list|)
argument_list|)
expr_stmt|;
name|rdesc
operator|->
name|desc2
operator|=
name|cpu_to_le32
argument_list|(
name|lower_32_bits
argument_list|(
name|rdata
operator|->
name|mbuf_data_paddr
argument_list|)
argument_list|)
expr_stmt|;
name|rdesc
operator|->
name|desc3
operator|=
name|cpu_to_le32
argument_list|(
name|upper_32_bits
argument_list|(
name|rdata
operator|->
name|mbuf_data_paddr
argument_list|)
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|RX_NORMAL_DESC3
argument_list|,
name|INTE
argument_list|,
name|inte
argument_list|)
expr_stmt|;
name|dsb
argument_list|(
name|sy
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|RX_NORMAL_DESC3
argument_list|,
name|OWN
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|dsb
argument_list|(
name|sy
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_rx_desc_init
parameter_list|(
name|struct
name|xgbe_channel
modifier|*
name|channel
parameter_list|)
block|{
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
init|=
name|channel
operator|->
name|pdata
decl_stmt|;
name|struct
name|xgbe_ring
modifier|*
name|ring
init|=
name|channel
operator|->
name|rx_ring
decl_stmt|;
name|struct
name|xgbe_ring_data
modifier|*
name|rdata
decl_stmt|;
name|unsigned
name|int
name|start_index
init|=
name|ring
operator|->
name|cur
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
name|DBGPR
argument_list|(
literal|"-->rx_desc_init\n"
argument_list|)
expr_stmt|;
comment|/* Initialize all descriptors */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|ring
operator|->
name|rdesc_count
condition|;
name|i
operator|++
control|)
block|{
name|rdata
operator|=
name|XGBE_GET_DESC_DATA
argument_list|(
name|ring
argument_list|,
name|i
argument_list|)
expr_stmt|;
comment|/* Initialize Rx descriptor */
name|xgbe_rx_desc_reset
argument_list|(
name|pdata
argument_list|,
name|rdata
argument_list|,
name|i
argument_list|)
expr_stmt|;
block|}
name|bus_dmamap_sync
argument_list|(
name|ring
operator|->
name|rdesc_dmat
argument_list|,
name|ring
operator|->
name|rdesc_map
argument_list|,
name|BUS_DMASYNC_PREREAD
operator||
name|BUS_DMASYNC_PREWRITE
argument_list|)
expr_stmt|;
comment|/* Update the total number of Rx descriptors */
name|XGMAC_DMA_IOWRITE
argument_list|(
name|channel
argument_list|,
name|DMA_CH_RDRLR
argument_list|,
name|ring
operator|->
name|rdesc_count
operator|-
literal|1
argument_list|)
expr_stmt|;
comment|/* Update the starting address of descriptor ring */
name|rdata
operator|=
name|XGBE_GET_DESC_DATA
argument_list|(
name|ring
argument_list|,
name|start_index
argument_list|)
expr_stmt|;
name|XGMAC_DMA_IOWRITE
argument_list|(
name|channel
argument_list|,
name|DMA_CH_RDLR_HI
argument_list|,
name|upper_32_bits
argument_list|(
name|rdata
operator|->
name|rdata_paddr
argument_list|)
argument_list|)
expr_stmt|;
name|XGMAC_DMA_IOWRITE
argument_list|(
name|channel
argument_list|,
name|DMA_CH_RDLR_LO
argument_list|,
name|lower_32_bits
argument_list|(
name|rdata
operator|->
name|rdata_paddr
argument_list|)
argument_list|)
expr_stmt|;
comment|/* Update the Rx Descriptor Tail Pointer */
name|rdata
operator|=
name|XGBE_GET_DESC_DATA
argument_list|(
name|ring
argument_list|,
name|start_index
operator|+
name|ring
operator|->
name|rdesc_count
operator|-
literal|1
argument_list|)
expr_stmt|;
name|XGMAC_DMA_IOWRITE
argument_list|(
name|channel
argument_list|,
name|DMA_CH_RDTR_LO
argument_list|,
name|lower_32_bits
argument_list|(
name|rdata
operator|->
name|rdata_paddr
argument_list|)
argument_list|)
expr_stmt|;
name|DBGPR
argument_list|(
literal|"<--rx_desc_init\n"
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_tx_start_xmit
parameter_list|(
name|struct
name|xgbe_channel
modifier|*
name|channel
parameter_list|,
name|struct
name|xgbe_ring
modifier|*
name|ring
parameter_list|)
block|{
name|struct
name|xgbe_ring_data
modifier|*
name|rdata
decl_stmt|;
comment|/* Issue a poll command to Tx DMA by writing address 	 * of next immediate free descriptor */
name|rdata
operator|=
name|XGBE_GET_DESC_DATA
argument_list|(
name|ring
argument_list|,
name|ring
operator|->
name|cur
argument_list|)
expr_stmt|;
name|XGMAC_DMA_IOWRITE
argument_list|(
name|channel
argument_list|,
name|DMA_CH_TDTR_LO
argument_list|,
name|lower_32_bits
argument_list|(
name|rdata
operator|->
name|rdata_paddr
argument_list|)
argument_list|)
expr_stmt|;
name|ring
operator|->
name|tx
operator|.
name|xmit_more
operator|=
literal|0
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_dev_xmit
parameter_list|(
name|struct
name|xgbe_channel
modifier|*
name|channel
parameter_list|)
block|{
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
init|=
name|channel
operator|->
name|pdata
decl_stmt|;
name|struct
name|xgbe_ring
modifier|*
name|ring
init|=
name|channel
operator|->
name|tx_ring
decl_stmt|;
name|struct
name|xgbe_ring_data
modifier|*
name|rdata
decl_stmt|;
name|struct
name|xgbe_ring_desc
modifier|*
name|rdesc
decl_stmt|;
name|struct
name|xgbe_packet_data
modifier|*
name|packet
init|=
operator|&
name|ring
operator|->
name|packet_data
decl_stmt|;
name|unsigned
name|int
name|tx_set_ic
decl_stmt|;
name|int
name|start_index
init|=
name|ring
operator|->
name|cur
decl_stmt|;
name|int
name|cur_index
init|=
name|ring
operator|->
name|cur
decl_stmt|;
name|int
name|i
decl_stmt|;
name|DBGPR
argument_list|(
literal|"-->xgbe_dev_xmit\n"
argument_list|)
expr_stmt|;
comment|/* Determine if an interrupt should be generated for this Tx: 	 *   Interrupt: 	 *     - Tx frame count exceeds the frame count setting 	 *     - Addition of Tx frame count to the frame count since the 	 *       last interrupt was set exceeds the frame count setting 	 *   No interrupt: 	 *     - No frame count setting specified (ethtool -C ethX tx-frames 0) 	 *     - Addition of Tx frame count to the frame count since the 	 *       last interrupt was set does not exceed the frame count setting 	 */
name|ring
operator|->
name|coalesce_count
operator|+=
name|packet
operator|->
name|tx_packets
expr_stmt|;
if|if
condition|(
operator|!
name|pdata
operator|->
name|tx_frames
condition|)
name|tx_set_ic
operator|=
literal|0
expr_stmt|;
elseif|else
if|if
condition|(
name|packet
operator|->
name|tx_packets
operator|>
name|pdata
operator|->
name|tx_frames
condition|)
name|tx_set_ic
operator|=
literal|1
expr_stmt|;
elseif|else
if|if
condition|(
operator|(
name|ring
operator|->
name|coalesce_count
operator|%
name|pdata
operator|->
name|tx_frames
operator|)
operator|<
name|packet
operator|->
name|tx_packets
condition|)
name|tx_set_ic
operator|=
literal|1
expr_stmt|;
else|else
name|tx_set_ic
operator|=
literal|0
expr_stmt|;
name|tx_set_ic
operator|=
literal|1
expr_stmt|;
name|rdata
operator|=
name|XGBE_GET_DESC_DATA
argument_list|(
name|ring
argument_list|,
name|cur_index
argument_list|)
expr_stmt|;
name|rdesc
operator|=
name|rdata
operator|->
name|rdesc
expr_stmt|;
comment|/* Update buffer address (for TSO this is the header) */
name|rdesc
operator|->
name|desc0
operator|=
name|cpu_to_le32
argument_list|(
name|lower_32_bits
argument_list|(
name|rdata
operator|->
name|mbuf_data_paddr
argument_list|)
argument_list|)
expr_stmt|;
name|rdesc
operator|->
name|desc1
operator|=
name|cpu_to_le32
argument_list|(
name|upper_32_bits
argument_list|(
name|rdata
operator|->
name|mbuf_data_paddr
argument_list|)
argument_list|)
expr_stmt|;
comment|/* Update the buffer length */
name|XGMAC_SET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc2
argument_list|,
name|TX_NORMAL_DESC2
argument_list|,
name|HL_B1L
argument_list|,
name|rdata
operator|->
name|mbuf_len
argument_list|)
expr_stmt|;
comment|/* Timestamp enablement check */
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|packet
operator|->
name|attributes
argument_list|,
name|TX_PACKET_ATTRIBUTES
argument_list|,
name|PTP
argument_list|)
condition|)
name|XGMAC_SET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc2
argument_list|,
name|TX_NORMAL_DESC2
argument_list|,
name|TTSE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Mark it as First Descriptor */
name|XGMAC_SET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|TX_NORMAL_DESC3
argument_list|,
name|FD
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Mark it as a NORMAL descriptor */
name|XGMAC_SET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|TX_NORMAL_DESC3
argument_list|,
name|CTXT
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Set OWN bit if not the first descriptor */
if|if
condition|(
name|cur_index
operator|!=
name|start_index
condition|)
name|XGMAC_SET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|TX_NORMAL_DESC3
argument_list|,
name|OWN
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Enable CRC and Pad Insertion */
name|XGMAC_SET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|TX_NORMAL_DESC3
argument_list|,
name|CPC
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Set the total length to be transmitted */
name|XGMAC_SET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|TX_NORMAL_DESC3
argument_list|,
name|FL
argument_list|,
name|packet
operator|->
name|length
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
name|cur_index
operator|-
name|start_index
operator|+
literal|1
init|;
name|i
operator|<
name|packet
operator|->
name|rdesc_count
condition|;
name|i
operator|++
control|)
block|{
name|cur_index
operator|++
expr_stmt|;
name|rdata
operator|=
name|XGBE_GET_DESC_DATA
argument_list|(
name|ring
argument_list|,
name|cur_index
argument_list|)
expr_stmt|;
name|rdesc
operator|=
name|rdata
operator|->
name|rdesc
expr_stmt|;
comment|/* Update buffer address */
name|rdesc
operator|->
name|desc0
operator|=
name|cpu_to_le32
argument_list|(
name|lower_32_bits
argument_list|(
name|rdata
operator|->
name|mbuf_data_paddr
argument_list|)
argument_list|)
expr_stmt|;
name|rdesc
operator|->
name|desc1
operator|=
name|cpu_to_le32
argument_list|(
name|upper_32_bits
argument_list|(
name|rdata
operator|->
name|mbuf_data_paddr
argument_list|)
argument_list|)
expr_stmt|;
comment|/* Update the buffer length */
name|XGMAC_SET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc2
argument_list|,
name|TX_NORMAL_DESC2
argument_list|,
name|HL_B1L
argument_list|,
name|rdata
operator|->
name|mbuf_len
argument_list|)
expr_stmt|;
comment|/* Set OWN bit */
name|XGMAC_SET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|TX_NORMAL_DESC3
argument_list|,
name|OWN
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Mark it as NORMAL descriptor */
name|XGMAC_SET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|TX_NORMAL_DESC3
argument_list|,
name|CTXT
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
comment|/* Set LAST bit for the last descriptor */
name|XGMAC_SET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|TX_NORMAL_DESC3
argument_list|,
name|LD
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Set IC bit based on Tx coalescing settings */
if|if
condition|(
name|tx_set_ic
condition|)
name|XGMAC_SET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc2
argument_list|,
name|TX_NORMAL_DESC2
argument_list|,
name|IC
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Save the Tx info to report back during cleanup */
name|rdata
operator|->
name|tx
operator|.
name|packets
operator|=
name|packet
operator|->
name|tx_packets
expr_stmt|;
name|rdata
operator|->
name|tx
operator|.
name|bytes
operator|=
name|packet
operator|->
name|tx_bytes
expr_stmt|;
comment|/* Sync the DMA buffers */
name|bus_dmamap_sync
argument_list|(
name|ring
operator|->
name|rdesc_dmat
argument_list|,
name|ring
operator|->
name|rdesc_map
argument_list|,
name|BUS_DMASYNC_PREWRITE
argument_list|)
expr_stmt|;
name|bus_dmamap_sync
argument_list|(
name|ring
operator|->
name|mbuf_dmat
argument_list|,
name|ring
operator|->
name|mbuf_map
argument_list|,
name|BUS_DMASYNC_PREWRITE
argument_list|)
expr_stmt|;
comment|/* In case the Tx DMA engine is running, make sure everything 	 * is written to the descriptor(s) before setting the OWN bit 	 * for the first descriptor 	 */
comment|/* Set OWN bit for the first descriptor */
name|rdata
operator|=
name|XGBE_GET_DESC_DATA
argument_list|(
name|ring
argument_list|,
name|start_index
argument_list|)
expr_stmt|;
name|rdesc
operator|=
name|rdata
operator|->
name|rdesc
expr_stmt|;
name|XGMAC_SET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|TX_NORMAL_DESC3
argument_list|,
name|OWN
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Sync to ensure the OWN bit was seen */
name|bus_dmamap_sync
argument_list|(
name|ring
operator|->
name|rdesc_dmat
argument_list|,
name|ring
operator|->
name|rdesc_map
argument_list|,
name|BUS_DMASYNC_PREWRITE
operator||
name|BUS_DMASYNC_PREREAD
argument_list|)
expr_stmt|;
name|ring
operator|->
name|cur
operator|=
name|cur_index
operator|+
literal|1
expr_stmt|;
name|xgbe_tx_start_xmit
argument_list|(
name|channel
argument_list|,
name|ring
argument_list|)
expr_stmt|;
name|DBGPR
argument_list|(
literal|"  %s: descriptors %u to %u written\n"
argument_list|,
name|channel
operator|->
name|name
argument_list|,
name|start_index
operator|&
operator|(
name|ring
operator|->
name|rdesc_count
operator|-
literal|1
operator|)
argument_list|,
operator|(
name|ring
operator|->
name|cur
operator|-
literal|1
operator|)
operator|&
operator|(
name|ring
operator|->
name|rdesc_count
operator|-
literal|1
operator|)
argument_list|)
expr_stmt|;
name|DBGPR
argument_list|(
literal|"<--xgbe_dev_xmit\n"
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_dev_read
parameter_list|(
name|struct
name|xgbe_channel
modifier|*
name|channel
parameter_list|)
block|{
name|struct
name|xgbe_ring
modifier|*
name|ring
init|=
name|channel
operator|->
name|rx_ring
decl_stmt|;
name|struct
name|xgbe_ring_data
modifier|*
name|rdata
decl_stmt|;
name|struct
name|xgbe_ring_desc
modifier|*
name|rdesc
decl_stmt|;
name|struct
name|xgbe_packet_data
modifier|*
name|packet
init|=
operator|&
name|ring
operator|->
name|packet_data
decl_stmt|;
name|unsigned
name|int
name|err
decl_stmt|,
name|etlt
decl_stmt|;
name|DBGPR
argument_list|(
literal|"-->xgbe_dev_read: cur = %d\n"
argument_list|,
name|ring
operator|->
name|cur
argument_list|)
expr_stmt|;
name|rdata
operator|=
name|XGBE_GET_DESC_DATA
argument_list|(
name|ring
argument_list|,
name|ring
operator|->
name|cur
argument_list|)
expr_stmt|;
name|rdesc
operator|=
name|rdata
operator|->
name|rdesc
expr_stmt|;
name|bus_dmamap_sync
argument_list|(
name|ring
operator|->
name|rdesc_dmat
argument_list|,
name|ring
operator|->
name|rdesc_map
argument_list|,
name|BUS_DMASYNC_POSTREAD
operator||
name|BUS_DMASYNC_POSTWRITE
argument_list|)
expr_stmt|;
name|dsb
argument_list|(
name|sy
argument_list|)
expr_stmt|;
comment|/* Check for data availability */
if|if
condition|(
name|XGMAC_GET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|RX_NORMAL_DESC3
argument_list|,
name|OWN
argument_list|)
condition|)
return|return
literal|1
return|;
name|dsb
argument_list|(
name|sy
argument_list|)
expr_stmt|;
comment|/* Normal Descriptor, be sure Context Descriptor bit is off */
name|XGMAC_SET_BITS
argument_list|(
name|packet
operator|->
name|attributes
argument_list|,
name|RX_PACKET_ATTRIBUTES
argument_list|,
name|CONTEXT
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Indicate if a Context Descriptor is next */
if|if
condition|(
name|XGMAC_GET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|RX_NORMAL_DESC3
argument_list|,
name|CDA
argument_list|)
condition|)
name|XGMAC_SET_BITS
argument_list|(
name|packet
operator|->
name|attributes
argument_list|,
name|RX_PACKET_ATTRIBUTES
argument_list|,
name|CONTEXT_NEXT
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Get the header length */
if|if
condition|(
name|XGMAC_GET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|RX_NORMAL_DESC3
argument_list|,
name|FD
argument_list|)
condition|)
block|{
name|rdata
operator|->
name|rx
operator|.
name|hdr_len
operator|=
name|XGMAC_GET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc2
argument_list|,
name|RX_NORMAL_DESC2
argument_list|,
name|HL
argument_list|)
expr_stmt|;
block|}
comment|/* Get the packet length */
name|rdata
operator|->
name|rx
operator|.
name|len
operator|=
name|XGMAC_GET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|RX_NORMAL_DESC3
argument_list|,
name|PL
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|XGMAC_GET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|RX_NORMAL_DESC3
argument_list|,
name|LD
argument_list|)
condition|)
block|{
comment|/* Not all the data has been transferred for this packet */
name|XGMAC_SET_BITS
argument_list|(
name|packet
operator|->
name|attributes
argument_list|,
name|RX_PACKET_ATTRIBUTES
argument_list|,
name|INCOMPLETE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
comment|/* This is the last of the data for this packet */
name|XGMAC_SET_BITS
argument_list|(
name|packet
operator|->
name|attributes
argument_list|,
name|RX_PACKET_ATTRIBUTES
argument_list|,
name|INCOMPLETE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Check for errors (only valid in last descriptor) */
name|err
operator|=
name|XGMAC_GET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|RX_NORMAL_DESC3
argument_list|,
name|ES
argument_list|)
expr_stmt|;
name|etlt
operator|=
name|XGMAC_GET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|RX_NORMAL_DESC3
argument_list|,
name|ETLT
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|&&
name|etlt
condition|)
block|{
if|if
condition|(
operator|(
name|etlt
operator|==
literal|0x05
operator|)
operator|||
operator|(
name|etlt
operator|==
literal|0x06
operator|)
condition|)
name|XGMAC_SET_BITS
argument_list|(
name|packet
operator|->
name|attributes
argument_list|,
name|RX_PACKET_ATTRIBUTES
argument_list|,
name|CSUM_DONE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
else|else
name|XGMAC_SET_BITS
argument_list|(
name|packet
operator|->
name|errors
argument_list|,
name|RX_PACKET_ERRORS
argument_list|,
name|FRAME
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
name|bus_dmamap_sync
argument_list|(
name|ring
operator|->
name|mbuf_dmat
argument_list|,
name|rdata
operator|->
name|mbuf_map
argument_list|,
name|BUS_DMASYNC_POSTREAD
operator||
name|BUS_DMASYNC_POSTWRITE
argument_list|)
expr_stmt|;
name|DBGPR
argument_list|(
literal|"<--xgbe_dev_read: %s - descriptor=%u (cur=%d)\n"
argument_list|,
name|channel
operator|->
name|name
argument_list|,
name|ring
operator|->
name|cur
operator|&
operator|(
name|ring
operator|->
name|rdesc_count
operator|-
literal|1
operator|)
argument_list|,
name|ring
operator|->
name|cur
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_is_context_desc
parameter_list|(
name|struct
name|xgbe_ring_desc
modifier|*
name|rdesc
parameter_list|)
block|{
comment|/* Rx and Tx share CTXT bit, so check TDES3.CTXT bit */
return|return
name|XGMAC_GET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|TX_NORMAL_DESC3
argument_list|,
name|CTXT
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_is_last_desc
parameter_list|(
name|struct
name|xgbe_ring_desc
modifier|*
name|rdesc
parameter_list|)
block|{
comment|/* Rx and Tx share LD bit, so check TDES3.LD bit */
return|return
name|XGMAC_GET_BITS_LE
argument_list|(
name|rdesc
operator|->
name|desc3
argument_list|,
name|TX_NORMAL_DESC3
argument_list|,
name|LD
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_enable_int
parameter_list|(
name|struct
name|xgbe_channel
modifier|*
name|channel
parameter_list|,
name|enum
name|xgbe_int
name|int_id
parameter_list|)
block|{
name|unsigned
name|int
name|dma_ch_ier
decl_stmt|;
name|dma_ch_ier
operator|=
name|XGMAC_DMA_IOREAD
argument_list|(
name|channel
argument_list|,
name|DMA_CH_IER
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|int_id
condition|)
block|{
case|case
name|XGMAC_INT_DMA_CH_SR_TI
case|:
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|TIE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
break|break;
case|case
name|XGMAC_INT_DMA_CH_SR_TPS
case|:
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|TXSE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
break|break;
case|case
name|XGMAC_INT_DMA_CH_SR_TBU
case|:
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|TBUE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
break|break;
case|case
name|XGMAC_INT_DMA_CH_SR_RI
case|:
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|RIE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
break|break;
case|case
name|XGMAC_INT_DMA_CH_SR_RBU
case|:
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|RBUE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
break|break;
case|case
name|XGMAC_INT_DMA_CH_SR_RPS
case|:
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|RSE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
break|break;
case|case
name|XGMAC_INT_DMA_CH_SR_TI_RI
case|:
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|TIE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|RIE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
break|break;
case|case
name|XGMAC_INT_DMA_CH_SR_FBE
case|:
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|FBEE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
break|break;
case|case
name|XGMAC_INT_DMA_ALL
case|:
name|dma_ch_ier
operator||=
name|channel
operator|->
name|saved_ier
expr_stmt|;
break|break;
default|default:
return|return
operator|-
literal|1
return|;
block|}
name|XGMAC_DMA_IOWRITE
argument_list|(
name|channel
argument_list|,
name|DMA_CH_IER
argument_list|,
name|dma_ch_ier
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_disable_int
parameter_list|(
name|struct
name|xgbe_channel
modifier|*
name|channel
parameter_list|,
name|enum
name|xgbe_int
name|int_id
parameter_list|)
block|{
name|unsigned
name|int
name|dma_ch_ier
decl_stmt|;
name|dma_ch_ier
operator|=
name|XGMAC_DMA_IOREAD
argument_list|(
name|channel
argument_list|,
name|DMA_CH_IER
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|int_id
condition|)
block|{
case|case
name|XGMAC_INT_DMA_CH_SR_TI
case|:
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|TIE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
break|break;
case|case
name|XGMAC_INT_DMA_CH_SR_TPS
case|:
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|TXSE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
break|break;
case|case
name|XGMAC_INT_DMA_CH_SR_TBU
case|:
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|TBUE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
break|break;
case|case
name|XGMAC_INT_DMA_CH_SR_RI
case|:
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|RIE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
break|break;
case|case
name|XGMAC_INT_DMA_CH_SR_RBU
case|:
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|RBUE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
break|break;
case|case
name|XGMAC_INT_DMA_CH_SR_RPS
case|:
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|RSE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
break|break;
case|case
name|XGMAC_INT_DMA_CH_SR_TI_RI
case|:
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|TIE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|RIE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
break|break;
case|case
name|XGMAC_INT_DMA_CH_SR_FBE
case|:
name|XGMAC_SET_BITS
argument_list|(
name|dma_ch_ier
argument_list|,
name|DMA_CH_IER
argument_list|,
name|FBEE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
break|break;
case|case
name|XGMAC_INT_DMA_ALL
case|:
name|channel
operator|->
name|saved_ier
operator|=
name|dma_ch_ier
operator|&
name|XGBE_DMA_INTERRUPT_MASK
expr_stmt|;
name|dma_ch_ier
operator|&=
operator|~
name|XGBE_DMA_INTERRUPT_MASK
expr_stmt|;
break|break;
default|default:
return|return
operator|-
literal|1
return|;
block|}
name|XGMAC_DMA_IOWRITE
argument_list|(
name|channel
argument_list|,
name|DMA_CH_IER
argument_list|,
name|dma_ch_ier
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_exit
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|unsigned
name|int
name|count
init|=
literal|2000
decl_stmt|;
name|DBGPR
argument_list|(
literal|"-->xgbe_exit\n"
argument_list|)
expr_stmt|;
comment|/* Issue a software reset */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|DMA_MR
argument_list|,
name|SWR
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|10
argument_list|)
expr_stmt|;
comment|/* Poll Until Poll Condition */
while|while
condition|(
operator|--
name|count
operator|&&
name|XGMAC_IOREAD_BITS
argument_list|(
name|pdata
argument_list|,
name|DMA_MR
argument_list|,
name|SWR
argument_list|)
condition|)
name|DELAY
argument_list|(
literal|500
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|count
condition|)
return|return
operator|-
name|EBUSY
return|;
name|DBGPR
argument_list|(
literal|"<--xgbe_exit\n"
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_flush_tx_queues
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|unsigned
name|int
name|i
decl_stmt|,
name|count
decl_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|pdata
operator|->
name|hw_feat
operator|.
name|version
argument_list|,
name|MAC_VR
argument_list|,
name|SNPSVER
argument_list|)
operator|<
literal|0x21
condition|)
return|return
literal|0
return|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|tx_q_count
condition|;
name|i
operator|++
control|)
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_TQOMR
argument_list|,
name|FTQ
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Poll Until Poll Condition */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|tx_q_count
condition|;
name|i
operator|++
control|)
block|{
name|count
operator|=
literal|2000
expr_stmt|;
while|while
condition|(
operator|--
name|count
operator|&&
name|XGMAC_MTL_IOREAD_BITS
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_TQOMR
argument_list|,
name|FTQ
argument_list|)
condition|)
name|DELAY
argument_list|(
literal|500
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|count
condition|)
return|return
operator|-
name|EBUSY
return|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_dma_bus
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
comment|/* Set enhanced addressing mode */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|DMA_SBMR
argument_list|,
name|EAME
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Set the System Bus mode */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|DMA_SBMR
argument_list|,
name|UNDEF
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|DMA_SBMR
argument_list|,
name|BLEN_256
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_dma_cache
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|unsigned
name|int
name|arcache
decl_stmt|,
name|awcache
decl_stmt|;
name|arcache
operator|=
literal|0
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|arcache
argument_list|,
name|DMA_AXIARCR
argument_list|,
name|DRC
argument_list|,
name|pdata
operator|->
name|arcache
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|arcache
argument_list|,
name|DMA_AXIARCR
argument_list|,
name|DRD
argument_list|,
name|pdata
operator|->
name|axdomain
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|arcache
argument_list|,
name|DMA_AXIARCR
argument_list|,
name|TEC
argument_list|,
name|pdata
operator|->
name|arcache
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|arcache
argument_list|,
name|DMA_AXIARCR
argument_list|,
name|TED
argument_list|,
name|pdata
operator|->
name|axdomain
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|arcache
argument_list|,
name|DMA_AXIARCR
argument_list|,
name|THC
argument_list|,
name|pdata
operator|->
name|arcache
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|arcache
argument_list|,
name|DMA_AXIARCR
argument_list|,
name|THD
argument_list|,
name|pdata
operator|->
name|axdomain
argument_list|)
expr_stmt|;
name|XGMAC_IOWRITE
argument_list|(
name|pdata
argument_list|,
name|DMA_AXIARCR
argument_list|,
name|arcache
argument_list|)
expr_stmt|;
name|awcache
operator|=
literal|0
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|awcache
argument_list|,
name|DMA_AXIAWCR
argument_list|,
name|DWC
argument_list|,
name|pdata
operator|->
name|awcache
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|awcache
argument_list|,
name|DMA_AXIAWCR
argument_list|,
name|DWD
argument_list|,
name|pdata
operator|->
name|axdomain
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|awcache
argument_list|,
name|DMA_AXIAWCR
argument_list|,
name|RPC
argument_list|,
name|pdata
operator|->
name|awcache
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|awcache
argument_list|,
name|DMA_AXIAWCR
argument_list|,
name|RPD
argument_list|,
name|pdata
operator|->
name|axdomain
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|awcache
argument_list|,
name|DMA_AXIAWCR
argument_list|,
name|RHC
argument_list|,
name|pdata
operator|->
name|awcache
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|awcache
argument_list|,
name|DMA_AXIAWCR
argument_list|,
name|RHD
argument_list|,
name|pdata
operator|->
name|axdomain
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|awcache
argument_list|,
name|DMA_AXIAWCR
argument_list|,
name|TDC
argument_list|,
name|pdata
operator|->
name|awcache
argument_list|)
expr_stmt|;
name|XGMAC_SET_BITS
argument_list|(
name|awcache
argument_list|,
name|DMA_AXIAWCR
argument_list|,
name|TDD
argument_list|,
name|pdata
operator|->
name|axdomain
argument_list|)
expr_stmt|;
name|XGMAC_IOWRITE
argument_list|(
name|pdata
argument_list|,
name|DMA_AXIAWCR
argument_list|,
name|awcache
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_mtl_mode
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|unsigned
name|int
name|i
decl_stmt|;
comment|/* Set Tx to weighted round robin scheduling algorithm */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MTL_OMR
argument_list|,
name|ETSALG
argument_list|,
name|MTL_ETSALG_WRR
argument_list|)
expr_stmt|;
comment|/* Set Tx traffic classes to use WRR algorithm with equal weights */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|hw_feat
operator|.
name|tc_cnt
condition|;
name|i
operator|++
control|)
block|{
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_TC_ETSCR
argument_list|,
name|TSA
argument_list|,
name|MTL_TSA_ETS
argument_list|)
expr_stmt|;
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_TC_QWR
argument_list|,
name|QW
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
comment|/* Set Rx to strict priority algorithm */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MTL_OMR
argument_list|,
name|RAA
argument_list|,
name|MTL_RAA_SP
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|int
name|xgbe_calculate_per_queue_fifo
parameter_list|(
name|unsigned
name|int
name|fifo_size
parameter_list|,
name|unsigned
name|int
name|queue_count
parameter_list|)
block|{
name|unsigned
name|int
name|q_fifo_size
decl_stmt|;
name|unsigned
name|int
name|p_fifo
decl_stmt|;
comment|/* Calculate the configured fifo size */
name|q_fifo_size
operator|=
literal|1
operator|<<
operator|(
name|fifo_size
operator|+
literal|7
operator|)
expr_stmt|;
comment|/* The configured value may not be the actual amount of fifo RAM */
name|q_fifo_size
operator|=
name|min_t
argument_list|(
argument|unsigned int
argument_list|,
argument|XGBE_FIFO_MAX
argument_list|,
argument|q_fifo_size
argument_list|)
expr_stmt|;
name|q_fifo_size
operator|=
name|q_fifo_size
operator|/
name|queue_count
expr_stmt|;
comment|/* Each increment in the queue fifo size represents 256 bytes of 	 * fifo, with 0 representing 256 bytes. Distribute the fifo equally 	 * between the queues. 	 */
name|p_fifo
operator|=
name|q_fifo_size
operator|/
literal|256
expr_stmt|;
if|if
condition|(
name|p_fifo
condition|)
name|p_fifo
operator|--
expr_stmt|;
return|return
name|p_fifo
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_tx_fifo_size
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|unsigned
name|int
name|fifo_size
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
name|fifo_size
operator|=
name|xgbe_calculate_per_queue_fifo
argument_list|(
name|pdata
operator|->
name|hw_feat
operator|.
name|tx_fifo_size
argument_list|,
name|pdata
operator|->
name|tx_q_count
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|tx_q_count
condition|;
name|i
operator|++
control|)
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_TQOMR
argument_list|,
name|TQS
argument_list|,
name|fifo_size
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_rx_fifo_size
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|unsigned
name|int
name|fifo_size
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
name|fifo_size
operator|=
name|xgbe_calculate_per_queue_fifo
argument_list|(
name|pdata
operator|->
name|hw_feat
operator|.
name|rx_fifo_size
argument_list|,
name|pdata
operator|->
name|rx_q_count
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|rx_q_count
condition|;
name|i
operator|++
control|)
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_RQOMR
argument_list|,
name|RQS
argument_list|,
name|fifo_size
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_queue_mapping
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|unsigned
name|int
name|qptc
decl_stmt|,
name|qptc_extra
decl_stmt|,
name|queue
decl_stmt|;
name|unsigned
name|int
name|prio_queues
decl_stmt|;
name|unsigned
name|int
name|ppq
decl_stmt|,
name|ppq_extra
decl_stmt|,
name|prio
decl_stmt|;
name|unsigned
name|int
name|mask
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|,
name|j
decl_stmt|,
name|reg
decl_stmt|,
name|reg_val
decl_stmt|;
comment|/* Map the MTL Tx Queues to Traffic Classes 	 *   Note: Tx Queues>= Traffic Classes 	 */
name|qptc
operator|=
name|pdata
operator|->
name|tx_q_count
operator|/
name|pdata
operator|->
name|hw_feat
operator|.
name|tc_cnt
expr_stmt|;
name|qptc_extra
operator|=
name|pdata
operator|->
name|tx_q_count
operator|%
name|pdata
operator|->
name|hw_feat
operator|.
name|tc_cnt
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
operator|,
name|queue
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|hw_feat
operator|.
name|tc_cnt
condition|;
name|i
operator|++
control|)
block|{
for|for
control|(
name|j
operator|=
literal|0
init|;
name|j
operator|<
name|qptc
condition|;
name|j
operator|++
control|)
block|{
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|queue
argument_list|,
name|MTL_Q_TQOMR
argument_list|,
name|Q2TCMAP
argument_list|,
name|i
argument_list|)
expr_stmt|;
name|pdata
operator|->
name|q2tc_map
index|[
name|queue
operator|++
index|]
operator|=
name|i
expr_stmt|;
block|}
if|if
condition|(
name|i
operator|<
name|qptc_extra
condition|)
block|{
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|queue
argument_list|,
name|MTL_Q_TQOMR
argument_list|,
name|Q2TCMAP
argument_list|,
name|i
argument_list|)
expr_stmt|;
name|pdata
operator|->
name|q2tc_map
index|[
name|queue
operator|++
index|]
operator|=
name|i
expr_stmt|;
block|}
block|}
comment|/* Map the 8 VLAN priority values to available MTL Rx queues */
name|prio_queues
operator|=
name|min_t
argument_list|(
argument|unsigned int
argument_list|,
argument|IEEE_8021QAZ_MAX_TCS
argument_list|,
argument|pdata->rx_q_count
argument_list|)
expr_stmt|;
name|ppq
operator|=
name|IEEE_8021QAZ_MAX_TCS
operator|/
name|prio_queues
expr_stmt|;
name|ppq_extra
operator|=
name|IEEE_8021QAZ_MAX_TCS
operator|%
name|prio_queues
expr_stmt|;
name|reg
operator|=
name|MAC_RQC2R
expr_stmt|;
name|reg_val
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
operator|,
name|prio
operator|=
literal|0
init|;
name|i
operator|<
name|prio_queues
condition|;
control|)
block|{
name|mask
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|j
operator|=
literal|0
init|;
name|j
operator|<
name|ppq
condition|;
name|j
operator|++
control|)
block|{
name|mask
operator||=
operator|(
literal|1
operator|<<
name|prio
operator|)
expr_stmt|;
name|pdata
operator|->
name|prio2q_map
index|[
name|prio
operator|++
index|]
operator|=
name|i
expr_stmt|;
block|}
if|if
condition|(
name|i
operator|<
name|ppq_extra
condition|)
block|{
name|mask
operator||=
operator|(
literal|1
operator|<<
name|prio
operator|)
expr_stmt|;
name|pdata
operator|->
name|prio2q_map
index|[
name|prio
operator|++
index|]
operator|=
name|i
expr_stmt|;
block|}
name|reg_val
operator||=
operator|(
name|mask
operator|<<
operator|(
operator|(
name|i
operator|++
operator|%
name|MAC_RQC2_Q_PER_REG
operator|)
operator|<<
literal|3
operator|)
operator|)
expr_stmt|;
if|if
condition|(
operator|(
name|i
operator|%
name|MAC_RQC2_Q_PER_REG
operator|)
operator|&&
operator|(
name|i
operator|!=
name|prio_queues
operator|)
condition|)
continue|continue;
name|XGMAC_IOWRITE
argument_list|(
name|pdata
argument_list|,
name|reg
argument_list|,
name|reg_val
argument_list|)
expr_stmt|;
name|reg
operator|+=
name|MAC_RQC2_INC
expr_stmt|;
name|reg_val
operator|=
literal|0
expr_stmt|;
block|}
comment|/* Select dynamic mapping of MTL Rx queue to DMA Rx channel */
name|reg
operator|=
name|MTL_RQDCM0R
expr_stmt|;
name|reg_val
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|rx_q_count
condition|;
control|)
block|{
name|reg_val
operator||=
operator|(
literal|0x80
operator|<<
operator|(
operator|(
name|i
operator|++
operator|%
name|MTL_RQDCM_Q_PER_REG
operator|)
operator|<<
literal|3
operator|)
operator|)
expr_stmt|;
if|if
condition|(
operator|(
name|i
operator|%
name|MTL_RQDCM_Q_PER_REG
operator|)
operator|&&
operator|(
name|i
operator|!=
name|pdata
operator|->
name|rx_q_count
operator|)
condition|)
continue|continue;
name|XGMAC_IOWRITE
argument_list|(
name|pdata
argument_list|,
name|reg
argument_list|,
name|reg_val
argument_list|)
expr_stmt|;
name|reg
operator|+=
name|MTL_RQDCM_INC
expr_stmt|;
name|reg_val
operator|=
literal|0
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_flow_control_threshold
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|unsigned
name|int
name|i
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|rx_q_count
condition|;
name|i
operator|++
control|)
block|{
comment|/* Activate flow control when less than 4k left in fifo */
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_RQFCR
argument_list|,
name|RFA
argument_list|,
literal|2
argument_list|)
expr_stmt|;
comment|/* De-activate flow control when more than 6k left in fifo */
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_RQFCR
argument_list|,
name|RFD
argument_list|,
literal|4
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_mac_address
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|xgbe_set_mac_address
argument_list|(
name|pdata
argument_list|,
name|IF_LLADDR
argument_list|(
name|pdata
operator|->
name|netdev
argument_list|)
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_jumbo_enable
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|unsigned
name|int
name|val
decl_stmt|;
name|val
operator|=
operator|(
name|if_getmtu
argument_list|(
name|pdata
operator|->
name|netdev
argument_list|)
operator|>
name|XGMAC_STD_PACKET_MTU
operator|)
condition|?
literal|1
else|:
literal|0
expr_stmt|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_RCR
argument_list|,
name|JE
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_mac_speed
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
switch|switch
condition|(
name|pdata
operator|->
name|phy_speed
condition|)
block|{
case|case
name|SPEED_10000
case|:
name|xgbe_set_xgmii_speed
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
break|break;
case|case
name|SPEED_2500
case|:
name|xgbe_set_gmii_2500_speed
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
break|break;
case|case
name|SPEED_1000
case|:
name|xgbe_set_gmii_speed
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
break|break;
case|case
name|SPEED_UNKNOWN
case|:
break|break;
default|default:
name|panic
argument_list|(
literal|"TODO %s:%d\n"
argument_list|,
name|__FILE__
argument_list|,
name|__LINE__
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_checksum_offload
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
if|if
condition|(
operator|(
name|if_getcapenable
argument_list|(
name|pdata
operator|->
name|netdev
argument_list|)
operator|&
name|IFCAP_RXCSUM
operator|)
operator|!=
literal|0
condition|)
name|xgbe_enable_rx_csum
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
else|else
name|xgbe_disable_rx_csum
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_vlan_support
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
comment|/* Indicate that VLAN Tx CTAGs come from context descriptors */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_VLANIR
argument_list|,
name|CSVL
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_VLANIR
argument_list|,
name|VLTI
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Set the current VLAN Hash Table register value */
name|xgbe_update_vlan_hash_table
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_disable_rx_vlan_filtering
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_disable_rx_vlan_stripping
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|u64
name|xgbe_mmc_read
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|,
name|unsigned
name|int
name|reg_lo
parameter_list|)
block|{
name|bool
name|read_hi
decl_stmt|;
name|u64
name|val
decl_stmt|;
switch|switch
condition|(
name|reg_lo
condition|)
block|{
comment|/* These registers are always 64 bit */
case|case
name|MMC_TXOCTETCOUNT_GB_LO
case|:
case|case
name|MMC_TXOCTETCOUNT_G_LO
case|:
case|case
name|MMC_RXOCTETCOUNT_GB_LO
case|:
case|case
name|MMC_RXOCTETCOUNT_G_LO
case|:
name|read_hi
operator|=
name|true
expr_stmt|;
break|break;
default|default:
name|read_hi
operator|=
name|false
expr_stmt|;
block|}
name|val
operator|=
name|XGMAC_IOREAD
argument_list|(
name|pdata
argument_list|,
name|reg_lo
argument_list|)
expr_stmt|;
if|if
condition|(
name|read_hi
condition|)
name|val
operator||=
operator|(
operator|(
name|u64
operator|)
name|XGMAC_IOREAD
argument_list|(
name|pdata
argument_list|,
name|reg_lo
operator|+
literal|4
argument_list|)
operator|<<
literal|32
operator|)
expr_stmt|;
return|return
name|val
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_tx_mmc_int
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_mmc_stats
modifier|*
name|stats
init|=
operator|&
name|pdata
operator|->
name|mmc_stats
decl_stmt|;
name|unsigned
name|int
name|mmc_isr
init|=
name|XGMAC_IOREAD
argument_list|(
name|pdata
argument_list|,
name|MMC_TISR
argument_list|)
decl_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TXOCTETCOUNT_GB
argument_list|)
condition|)
name|stats
operator|->
name|txoctetcount_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXOCTETCOUNT_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TXFRAMECOUNT_GB
argument_list|)
condition|)
name|stats
operator|->
name|txframecount_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXFRAMECOUNT_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TXBROADCASTFRAMES_G
argument_list|)
condition|)
name|stats
operator|->
name|txbroadcastframes_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXBROADCASTFRAMES_G_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TXMULTICASTFRAMES_G
argument_list|)
condition|)
name|stats
operator|->
name|txmulticastframes_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXMULTICASTFRAMES_G_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TX64OCTETS_GB
argument_list|)
condition|)
name|stats
operator|->
name|tx64octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TX64OCTETS_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TX65TO127OCTETS_GB
argument_list|)
condition|)
name|stats
operator|->
name|tx65to127octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TX65TO127OCTETS_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TX128TO255OCTETS_GB
argument_list|)
condition|)
name|stats
operator|->
name|tx128to255octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TX128TO255OCTETS_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TX256TO511OCTETS_GB
argument_list|)
condition|)
name|stats
operator|->
name|tx256to511octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TX256TO511OCTETS_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TX512TO1023OCTETS_GB
argument_list|)
condition|)
name|stats
operator|->
name|tx512to1023octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TX512TO1023OCTETS_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TX1024TOMAXOCTETS_GB
argument_list|)
condition|)
name|stats
operator|->
name|tx1024tomaxoctets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TX1024TOMAXOCTETS_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TXUNICASTFRAMES_GB
argument_list|)
condition|)
name|stats
operator|->
name|txunicastframes_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXUNICASTFRAMES_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TXMULTICASTFRAMES_GB
argument_list|)
condition|)
name|stats
operator|->
name|txmulticastframes_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXMULTICASTFRAMES_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TXBROADCASTFRAMES_GB
argument_list|)
condition|)
name|stats
operator|->
name|txbroadcastframes_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXBROADCASTFRAMES_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TXUNDERFLOWERROR
argument_list|)
condition|)
name|stats
operator|->
name|txunderflowerror
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXUNDERFLOWERROR_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TXOCTETCOUNT_G
argument_list|)
condition|)
name|stats
operator|->
name|txoctetcount_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXOCTETCOUNT_G_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TXFRAMECOUNT_G
argument_list|)
condition|)
name|stats
operator|->
name|txframecount_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXFRAMECOUNT_G_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TXPAUSEFRAMES
argument_list|)
condition|)
name|stats
operator|->
name|txpauseframes
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXPAUSEFRAMES_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_TISR
argument_list|,
name|TXVLANFRAMES_G
argument_list|)
condition|)
name|stats
operator|->
name|txvlanframes_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXVLANFRAMES_G_LO
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_rx_mmc_int
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_mmc_stats
modifier|*
name|stats
init|=
operator|&
name|pdata
operator|->
name|mmc_stats
decl_stmt|;
name|unsigned
name|int
name|mmc_isr
init|=
name|XGMAC_IOREAD
argument_list|(
name|pdata
argument_list|,
name|MMC_RISR
argument_list|)
decl_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXFRAMECOUNT_GB
argument_list|)
condition|)
name|stats
operator|->
name|rxframecount_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXFRAMECOUNT_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXOCTETCOUNT_GB
argument_list|)
condition|)
name|stats
operator|->
name|rxoctetcount_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXOCTETCOUNT_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXOCTETCOUNT_G
argument_list|)
condition|)
name|stats
operator|->
name|rxoctetcount_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXOCTETCOUNT_G_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXBROADCASTFRAMES_G
argument_list|)
condition|)
name|stats
operator|->
name|rxbroadcastframes_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXBROADCASTFRAMES_G_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXMULTICASTFRAMES_G
argument_list|)
condition|)
name|stats
operator|->
name|rxmulticastframes_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXMULTICASTFRAMES_G_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXCRCERROR
argument_list|)
condition|)
name|stats
operator|->
name|rxcrcerror
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXCRCERROR_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXRUNTERROR
argument_list|)
condition|)
name|stats
operator|->
name|rxrunterror
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXRUNTERROR
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXJABBERERROR
argument_list|)
condition|)
name|stats
operator|->
name|rxjabbererror
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXJABBERERROR
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXUNDERSIZE_G
argument_list|)
condition|)
name|stats
operator|->
name|rxundersize_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXUNDERSIZE_G
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXOVERSIZE_G
argument_list|)
condition|)
name|stats
operator|->
name|rxoversize_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXOVERSIZE_G
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RX64OCTETS_GB
argument_list|)
condition|)
name|stats
operator|->
name|rx64octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RX64OCTETS_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RX65TO127OCTETS_GB
argument_list|)
condition|)
name|stats
operator|->
name|rx65to127octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RX65TO127OCTETS_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RX128TO255OCTETS_GB
argument_list|)
condition|)
name|stats
operator|->
name|rx128to255octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RX128TO255OCTETS_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RX256TO511OCTETS_GB
argument_list|)
condition|)
name|stats
operator|->
name|rx256to511octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RX256TO511OCTETS_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RX512TO1023OCTETS_GB
argument_list|)
condition|)
name|stats
operator|->
name|rx512to1023octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RX512TO1023OCTETS_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RX1024TOMAXOCTETS_GB
argument_list|)
condition|)
name|stats
operator|->
name|rx1024tomaxoctets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RX1024TOMAXOCTETS_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXUNICASTFRAMES_G
argument_list|)
condition|)
name|stats
operator|->
name|rxunicastframes_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXUNICASTFRAMES_G_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXLENGTHERROR
argument_list|)
condition|)
name|stats
operator|->
name|rxlengtherror
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXLENGTHERROR_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXOUTOFRANGETYPE
argument_list|)
condition|)
name|stats
operator|->
name|rxoutofrangetype
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXOUTOFRANGETYPE_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXPAUSEFRAMES
argument_list|)
condition|)
name|stats
operator|->
name|rxpauseframes
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXPAUSEFRAMES_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXFIFOOVERFLOW
argument_list|)
condition|)
name|stats
operator|->
name|rxfifooverflow
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXFIFOOVERFLOW_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXVLANFRAMES_GB
argument_list|)
condition|)
name|stats
operator|->
name|rxvlanframes_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXVLANFRAMES_GB_LO
argument_list|)
expr_stmt|;
if|if
condition|(
name|XGMAC_GET_BITS
argument_list|(
name|mmc_isr
argument_list|,
name|MMC_RISR
argument_list|,
name|RXWATCHDOGERROR
argument_list|)
condition|)
name|stats
operator|->
name|rxwatchdogerror
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXWATCHDOGERROR
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_read_mmc_stats
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_mmc_stats
modifier|*
name|stats
init|=
operator|&
name|pdata
operator|->
name|mmc_stats
decl_stmt|;
comment|/* Freeze counters */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MMC_CR
argument_list|,
name|MCF
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|stats
operator|->
name|txoctetcount_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXOCTETCOUNT_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|txframecount_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXFRAMECOUNT_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|txbroadcastframes_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXBROADCASTFRAMES_G_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|txmulticastframes_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXMULTICASTFRAMES_G_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|tx64octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TX64OCTETS_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|tx65to127octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TX65TO127OCTETS_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|tx128to255octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TX128TO255OCTETS_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|tx256to511octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TX256TO511OCTETS_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|tx512to1023octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TX512TO1023OCTETS_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|tx1024tomaxoctets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TX1024TOMAXOCTETS_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|txunicastframes_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXUNICASTFRAMES_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|txmulticastframes_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXMULTICASTFRAMES_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|txbroadcastframes_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXBROADCASTFRAMES_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|txunderflowerror
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXUNDERFLOWERROR_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|txoctetcount_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXOCTETCOUNT_G_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|txframecount_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXFRAMECOUNT_G_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|txpauseframes
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXPAUSEFRAMES_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|txvlanframes_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_TXVLANFRAMES_G_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxframecount_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXFRAMECOUNT_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxoctetcount_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXOCTETCOUNT_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxoctetcount_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXOCTETCOUNT_G_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxbroadcastframes_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXBROADCASTFRAMES_G_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxmulticastframes_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXMULTICASTFRAMES_G_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxcrcerror
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXCRCERROR_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxrunterror
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXRUNTERROR
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxjabbererror
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXJABBERERROR
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxundersize_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXUNDERSIZE_G
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxoversize_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXOVERSIZE_G
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rx64octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RX64OCTETS_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rx65to127octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RX65TO127OCTETS_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rx128to255octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RX128TO255OCTETS_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rx256to511octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RX256TO511OCTETS_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rx512to1023octets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RX512TO1023OCTETS_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rx1024tomaxoctets_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RX1024TOMAXOCTETS_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxunicastframes_g
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXUNICASTFRAMES_G_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxlengtherror
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXLENGTHERROR_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxoutofrangetype
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXOUTOFRANGETYPE_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxpauseframes
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXPAUSEFRAMES_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxfifooverflow
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXFIFOOVERFLOW_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxvlanframes_gb
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXVLANFRAMES_GB_LO
argument_list|)
expr_stmt|;
name|stats
operator|->
name|rxwatchdogerror
operator|+=
name|xgbe_mmc_read
argument_list|(
name|pdata
argument_list|,
name|MMC_RXWATCHDOGERROR
argument_list|)
expr_stmt|;
comment|/* Un-freeze counters */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MMC_CR
argument_list|,
name|MCF
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_config_mmc
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
comment|/* Set counters to reset on read */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MMC_CR
argument_list|,
name|ROR
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* Reset the counters */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MMC_CR
argument_list|,
name|CR
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_prepare_tx_stop
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|,
name|struct
name|xgbe_channel
modifier|*
name|channel
parameter_list|)
block|{
name|unsigned
name|int
name|tx_dsr
decl_stmt|,
name|tx_pos
decl_stmt|,
name|tx_qidx
decl_stmt|;
name|unsigned
name|int
name|tx_status
decl_stmt|;
name|unsigned
name|long
name|tx_timeout
decl_stmt|;
comment|/* Calculate the status register to read and the position within */
if|if
condition|(
name|channel
operator|->
name|queue_index
operator|<
name|DMA_DSRX_FIRST_QUEUE
condition|)
block|{
name|tx_dsr
operator|=
name|DMA_DSR0
expr_stmt|;
name|tx_pos
operator|=
operator|(
name|channel
operator|->
name|queue_index
operator|*
name|DMA_DSR_Q_WIDTH
operator|)
operator|+
name|DMA_DSR0_TPS_START
expr_stmt|;
block|}
else|else
block|{
name|tx_qidx
operator|=
name|channel
operator|->
name|queue_index
operator|-
name|DMA_DSRX_FIRST_QUEUE
expr_stmt|;
name|tx_dsr
operator|=
name|DMA_DSR1
operator|+
operator|(
operator|(
name|tx_qidx
operator|/
name|DMA_DSRX_QPR
operator|)
operator|*
name|DMA_DSRX_INC
operator|)
expr_stmt|;
name|tx_pos
operator|=
operator|(
operator|(
name|tx_qidx
operator|%
name|DMA_DSRX_QPR
operator|)
operator|*
name|DMA_DSR_Q_WIDTH
operator|)
operator|+
name|DMA_DSRX_TPS_START
expr_stmt|;
block|}
comment|/* The Tx engine cannot be stopped if it is actively processing 	 * descriptors. Wait for the Tx engine to enter the stopped or 	 * suspended state.  Don't wait forever though... 	 */
name|tx_timeout
operator|=
name|ticks
operator|+
operator|(
name|XGBE_DMA_STOP_TIMEOUT
operator|*
name|hz
operator|)
expr_stmt|;
while|while
condition|(
name|ticks
operator|<
name|tx_timeout
condition|)
block|{
name|tx_status
operator|=
name|XGMAC_IOREAD
argument_list|(
name|pdata
argument_list|,
name|tx_dsr
argument_list|)
expr_stmt|;
name|tx_status
operator|=
name|GET_BITS
argument_list|(
name|tx_status
argument_list|,
name|tx_pos
argument_list|,
name|DMA_DSR_TPS_WIDTH
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|tx_status
operator|==
name|DMA_TPS_STOPPED
operator|)
operator|||
operator|(
name|tx_status
operator|==
name|DMA_TPS_SUSPENDED
operator|)
condition|)
break|break;
name|DELAY
argument_list|(
literal|500
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_enable_tx
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
comment|/* Enable each Tx DMA channel */
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|tx_ring
condition|)
break|break;
name|XGMAC_DMA_IOWRITE_BITS
argument_list|(
name|channel
argument_list|,
name|DMA_CH_TCR
argument_list|,
name|ST
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
comment|/* Enable each Tx queue */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|tx_q_count
condition|;
name|i
operator|++
control|)
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_TQOMR
argument_list|,
name|TXQEN
argument_list|,
name|MTL_Q_ENABLED
argument_list|)
expr_stmt|;
comment|/* Enable MAC Tx */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_TCR
argument_list|,
name|TE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_disable_tx
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
comment|/* Prepare for Tx DMA channel stop */
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|tx_ring
condition|)
break|break;
name|xgbe_prepare_tx_stop
argument_list|(
name|pdata
argument_list|,
name|channel
argument_list|)
expr_stmt|;
block|}
comment|/* Disable MAC Tx */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_TCR
argument_list|,
name|TE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Disable each Tx queue */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|tx_q_count
condition|;
name|i
operator|++
control|)
name|XGMAC_MTL_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|,
name|MTL_Q_TQOMR
argument_list|,
name|TXQEN
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Disable each Tx DMA channel */
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|tx_ring
condition|)
break|break;
name|XGMAC_DMA_IOWRITE_BITS
argument_list|(
name|channel
argument_list|,
name|DMA_CH_TCR
argument_list|,
name|ST
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_prepare_rx_stop
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|,
name|unsigned
name|int
name|queue
parameter_list|)
block|{
name|unsigned
name|int
name|rx_status
decl_stmt|;
name|unsigned
name|long
name|rx_timeout
decl_stmt|;
comment|/* The Rx engine cannot be stopped if it is actively processing 	 * packets. Wait for the Rx queue to empty the Rx fifo.  Don't 	 * wait forever though... 	 */
name|rx_timeout
operator|=
name|ticks
operator|+
operator|(
name|XGBE_DMA_STOP_TIMEOUT
operator|*
name|hz
operator|)
expr_stmt|;
while|while
condition|(
name|ticks
operator|<
name|rx_timeout
condition|)
block|{
name|rx_status
operator|=
name|XGMAC_MTL_IOREAD
argument_list|(
name|pdata
argument_list|,
name|queue
argument_list|,
name|MTL_Q_RQDR
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|XGMAC_GET_BITS
argument_list|(
name|rx_status
argument_list|,
name|MTL_Q_RQDR
argument_list|,
name|PRXQ
argument_list|)
operator|==
literal|0
operator|)
operator|&&
operator|(
name|XGMAC_GET_BITS
argument_list|(
name|rx_status
argument_list|,
name|MTL_Q_RQDR
argument_list|,
name|RXQSTS
argument_list|)
operator|==
literal|0
operator|)
condition|)
break|break;
name|DELAY
argument_list|(
literal|500
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_enable_rx
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|reg_val
decl_stmt|,
name|i
decl_stmt|;
comment|/* Enable each Rx DMA channel */
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|rx_ring
condition|)
break|break;
name|XGMAC_DMA_IOWRITE_BITS
argument_list|(
name|channel
argument_list|,
name|DMA_CH_RCR
argument_list|,
name|SR
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
comment|/* Enable each Rx queue */
name|reg_val
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|rx_q_count
condition|;
name|i
operator|++
control|)
name|reg_val
operator||=
operator|(
literal|0x02
operator|<<
operator|(
name|i
operator|<<
literal|1
operator|)
operator|)
expr_stmt|;
name|XGMAC_IOWRITE
argument_list|(
name|pdata
argument_list|,
name|MAC_RQC0R
argument_list|,
name|reg_val
argument_list|)
expr_stmt|;
comment|/* Enable MAC Rx */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_RCR
argument_list|,
name|DCRCC
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_RCR
argument_list|,
name|CST
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_RCR
argument_list|,
name|ACS
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_RCR
argument_list|,
name|RE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_disable_rx
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
comment|/* Disable MAC Rx */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_RCR
argument_list|,
name|DCRCC
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_RCR
argument_list|,
name|CST
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_RCR
argument_list|,
name|ACS
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_RCR
argument_list|,
name|RE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Prepare for Rx DMA channel stop */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|rx_q_count
condition|;
name|i
operator|++
control|)
name|xgbe_prepare_rx_stop
argument_list|(
name|pdata
argument_list|,
name|i
argument_list|)
expr_stmt|;
comment|/* Disable each Rx queue */
name|XGMAC_IOWRITE
argument_list|(
name|pdata
argument_list|,
name|MAC_RQC0R
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Disable each Rx DMA channel */
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|rx_ring
condition|)
break|break;
name|XGMAC_DMA_IOWRITE_BITS
argument_list|(
name|channel
argument_list|,
name|DMA_CH_RCR
argument_list|,
name|SR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_powerup_tx
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
comment|/* Enable each Tx DMA channel */
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|tx_ring
condition|)
break|break;
name|XGMAC_DMA_IOWRITE_BITS
argument_list|(
name|channel
argument_list|,
name|DMA_CH_TCR
argument_list|,
name|ST
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
comment|/* Enable MAC Tx */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_TCR
argument_list|,
name|TE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_powerdown_tx
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
comment|/* Prepare for Tx DMA channel stop */
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|tx_ring
condition|)
break|break;
name|xgbe_prepare_tx_stop
argument_list|(
name|pdata
argument_list|,
name|channel
argument_list|)
expr_stmt|;
block|}
comment|/* Disable MAC Tx */
name|XGMAC_IOWRITE_BITS
argument_list|(
name|pdata
argument_list|,
name|MAC_TCR
argument_list|,
name|TE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Disable each Tx DMA channel */
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|tx_ring
condition|)
break|break;
name|XGMAC_DMA_IOWRITE_BITS
argument_list|(
name|channel
argument_list|,
name|DMA_CH_TCR
argument_list|,
name|ST
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_powerup_rx
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
comment|/* Enable each Rx DMA channel */
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|rx_ring
condition|)
break|break;
name|XGMAC_DMA_IOWRITE_BITS
argument_list|(
name|channel
argument_list|,
name|DMA_CH_RCR
argument_list|,
name|SR
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|xgbe_powerdown_rx
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_channel
modifier|*
name|channel
decl_stmt|;
name|unsigned
name|int
name|i
decl_stmt|;
comment|/* Disable each Rx DMA channel */
name|channel
operator|=
name|pdata
operator|->
name|channel
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|pdata
operator|->
name|channel_count
condition|;
name|i
operator|++
operator|,
name|channel
operator|++
control|)
block|{
if|if
condition|(
operator|!
name|channel
operator|->
name|rx_ring
condition|)
break|break;
name|XGMAC_DMA_IOWRITE_BITS
argument_list|(
name|channel
argument_list|,
name|DMA_CH_RCR
argument_list|,
name|SR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|int
name|xgbe_init
parameter_list|(
name|struct
name|xgbe_prv_data
modifier|*
name|pdata
parameter_list|)
block|{
name|struct
name|xgbe_desc_if
modifier|*
name|desc_if
init|=
operator|&
name|pdata
operator|->
name|desc_if
decl_stmt|;
name|int
name|ret
decl_stmt|;
name|DBGPR
argument_list|(
literal|"-->xgbe_init\n"
argument_list|)
expr_stmt|;
comment|/* Flush Tx queues */
name|ret
operator|=
name|xgbe_flush_tx_queues
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
comment|/* 	 * Initialize DMA related features 	 */
name|xgbe_config_dma_bus
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_dma_cache
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_osp_mode
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_pblx8
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_tx_pbl_val
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_rx_pbl_val
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_rx_coalesce
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_tx_coalesce
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_rx_buffer_size
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_tso_mode
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_sph_mode
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_rss
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|desc_if
operator|->
name|wrapper_tx_desc_init
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|desc_if
operator|->
name|wrapper_rx_desc_init
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_enable_dma_interrupts
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
comment|/* 	 * Initialize MTL related features 	 */
name|xgbe_config_mtl_mode
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_queue_mapping
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_tsf_mode
argument_list|(
name|pdata
argument_list|,
name|pdata
operator|->
name|tx_sf_mode
argument_list|)
expr_stmt|;
name|xgbe_config_rsf_mode
argument_list|(
name|pdata
argument_list|,
name|pdata
operator|->
name|rx_sf_mode
argument_list|)
expr_stmt|;
name|xgbe_config_tx_threshold
argument_list|(
name|pdata
argument_list|,
name|pdata
operator|->
name|tx_threshold
argument_list|)
expr_stmt|;
name|xgbe_config_rx_threshold
argument_list|(
name|pdata
argument_list|,
name|pdata
operator|->
name|rx_threshold
argument_list|)
expr_stmt|;
name|xgbe_config_tx_fifo_size
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_rx_fifo_size
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_flow_control_threshold
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
comment|/*TODO: Error Packet and undersized good Packet forwarding enable 		(FEP and FUP) 	 */
name|xgbe_enable_mtl_interrupts
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
comment|/* 	 * Initialize MAC related features 	 */
name|xgbe_config_mac_address
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_rx_mode
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_jumbo_enable
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_flow_control
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_mac_speed
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_checksum_offload
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_vlan_support
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_config_mmc
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|xgbe_enable_mac_interrupts
argument_list|(
name|pdata
argument_list|)
expr_stmt|;
name|DBGPR
argument_list|(
literal|"<--xgbe_init\n"
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|void
name|xgbe_init_function_ptrs_dev
parameter_list|(
name|struct
name|xgbe_hw_if
modifier|*
name|hw_if
parameter_list|)
block|{
name|DBGPR
argument_list|(
literal|"-->xgbe_init_function_ptrs\n"
argument_list|)
expr_stmt|;
name|hw_if
operator|->
name|tx_complete
operator|=
name|xgbe_tx_complete
expr_stmt|;
name|hw_if
operator|->
name|set_mac_address
operator|=
name|xgbe_set_mac_address
expr_stmt|;
name|hw_if
operator|->
name|config_rx_mode
operator|=
name|xgbe_config_rx_mode
expr_stmt|;
name|hw_if
operator|->
name|enable_rx_csum
operator|=
name|xgbe_enable_rx_csum
expr_stmt|;
name|hw_if
operator|->
name|disable_rx_csum
operator|=
name|xgbe_disable_rx_csum
expr_stmt|;
name|hw_if
operator|->
name|enable_rx_vlan_stripping
operator|=
name|xgbe_enable_rx_vlan_stripping
expr_stmt|;
name|hw_if
operator|->
name|disable_rx_vlan_stripping
operator|=
name|xgbe_disable_rx_vlan_stripping
expr_stmt|;
name|hw_if
operator|->
name|enable_rx_vlan_filtering
operator|=
name|xgbe_enable_rx_vlan_filtering
expr_stmt|;
name|hw_if
operator|->
name|disable_rx_vlan_filtering
operator|=
name|xgbe_disable_rx_vlan_filtering
expr_stmt|;
name|hw_if
operator|->
name|update_vlan_hash_table
operator|=
name|xgbe_update_vlan_hash_table
expr_stmt|;
name|hw_if
operator|->
name|read_mmd_regs
operator|=
name|xgbe_read_mmd_regs
expr_stmt|;
name|hw_if
operator|->
name|write_mmd_regs
operator|=
name|xgbe_write_mmd_regs
expr_stmt|;
name|hw_if
operator|->
name|set_gmii_speed
operator|=
name|xgbe_set_gmii_speed
expr_stmt|;
name|hw_if
operator|->
name|set_gmii_2500_speed
operator|=
name|xgbe_set_gmii_2500_speed
expr_stmt|;
name|hw_if
operator|->
name|set_xgmii_speed
operator|=
name|xgbe_set_xgmii_speed
expr_stmt|;
name|hw_if
operator|->
name|enable_tx
operator|=
name|xgbe_enable_tx
expr_stmt|;
name|hw_if
operator|->
name|disable_tx
operator|=
name|xgbe_disable_tx
expr_stmt|;
name|hw_if
operator|->
name|enable_rx
operator|=
name|xgbe_enable_rx
expr_stmt|;
name|hw_if
operator|->
name|disable_rx
operator|=
name|xgbe_disable_rx
expr_stmt|;
name|hw_if
operator|->
name|powerup_tx
operator|=
name|xgbe_powerup_tx
expr_stmt|;
name|hw_if
operator|->
name|powerdown_tx
operator|=
name|xgbe_powerdown_tx
expr_stmt|;
name|hw_if
operator|->
name|powerup_rx
operator|=
name|xgbe_powerup_rx
expr_stmt|;
name|hw_if
operator|->
name|powerdown_rx
operator|=
name|xgbe_powerdown_rx
expr_stmt|;
name|hw_if
operator|->
name|dev_xmit
operator|=
name|xgbe_dev_xmit
expr_stmt|;
name|hw_if
operator|->
name|dev_read
operator|=
name|xgbe_dev_read
expr_stmt|;
name|hw_if
operator|->
name|enable_int
operator|=
name|xgbe_enable_int
expr_stmt|;
name|hw_if
operator|->
name|disable_int
operator|=
name|xgbe_disable_int
expr_stmt|;
name|hw_if
operator|->
name|init
operator|=
name|xgbe_init
expr_stmt|;
name|hw_if
operator|->
name|exit
operator|=
name|xgbe_exit
expr_stmt|;
comment|/* Descriptor related Sequences have to be initialized here */
name|hw_if
operator|->
name|tx_desc_init
operator|=
name|xgbe_tx_desc_init
expr_stmt|;
name|hw_if
operator|->
name|rx_desc_init
operator|=
name|xgbe_rx_desc_init
expr_stmt|;
name|hw_if
operator|->
name|tx_desc_reset
operator|=
name|xgbe_tx_desc_reset
expr_stmt|;
name|hw_if
operator|->
name|rx_desc_reset
operator|=
name|xgbe_rx_desc_reset
expr_stmt|;
name|hw_if
operator|->
name|is_last_desc
operator|=
name|xgbe_is_last_desc
expr_stmt|;
name|hw_if
operator|->
name|is_context_desc
operator|=
name|xgbe_is_context_desc
expr_stmt|;
name|hw_if
operator|->
name|tx_start_xmit
operator|=
name|xgbe_tx_start_xmit
expr_stmt|;
comment|/* For FLOW ctrl */
name|hw_if
operator|->
name|config_tx_flow_control
operator|=
name|xgbe_config_tx_flow_control
expr_stmt|;
name|hw_if
operator|->
name|config_rx_flow_control
operator|=
name|xgbe_config_rx_flow_control
expr_stmt|;
comment|/* For RX coalescing */
name|hw_if
operator|->
name|config_rx_coalesce
operator|=
name|xgbe_config_rx_coalesce
expr_stmt|;
name|hw_if
operator|->
name|config_tx_coalesce
operator|=
name|xgbe_config_tx_coalesce
expr_stmt|;
name|hw_if
operator|->
name|usec_to_riwt
operator|=
name|xgbe_usec_to_riwt
expr_stmt|;
name|hw_if
operator|->
name|riwt_to_usec
operator|=
name|xgbe_riwt_to_usec
expr_stmt|;
comment|/* For RX and TX threshold config */
name|hw_if
operator|->
name|config_rx_threshold
operator|=
name|xgbe_config_rx_threshold
expr_stmt|;
name|hw_if
operator|->
name|config_tx_threshold
operator|=
name|xgbe_config_tx_threshold
expr_stmt|;
comment|/* For RX and TX Store and Forward Mode config */
name|hw_if
operator|->
name|config_rsf_mode
operator|=
name|xgbe_config_rsf_mode
expr_stmt|;
name|hw_if
operator|->
name|config_tsf_mode
operator|=
name|xgbe_config_tsf_mode
expr_stmt|;
comment|/* For TX DMA Operating on Second Frame config */
name|hw_if
operator|->
name|config_osp_mode
operator|=
name|xgbe_config_osp_mode
expr_stmt|;
comment|/* For RX and TX PBL config */
name|hw_if
operator|->
name|config_rx_pbl_val
operator|=
name|xgbe_config_rx_pbl_val
expr_stmt|;
name|hw_if
operator|->
name|get_rx_pbl_val
operator|=
name|xgbe_get_rx_pbl_val
expr_stmt|;
name|hw_if
operator|->
name|config_tx_pbl_val
operator|=
name|xgbe_config_tx_pbl_val
expr_stmt|;
name|hw_if
operator|->
name|get_tx_pbl_val
operator|=
name|xgbe_get_tx_pbl_val
expr_stmt|;
name|hw_if
operator|->
name|config_pblx8
operator|=
name|xgbe_config_pblx8
expr_stmt|;
comment|/* For MMC statistics support */
name|hw_if
operator|->
name|tx_mmc_int
operator|=
name|xgbe_tx_mmc_int
expr_stmt|;
name|hw_if
operator|->
name|rx_mmc_int
operator|=
name|xgbe_rx_mmc_int
expr_stmt|;
name|hw_if
operator|->
name|read_mmc_stats
operator|=
name|xgbe_read_mmc_stats
expr_stmt|;
comment|/* For Receive Side Scaling */
name|hw_if
operator|->
name|disable_rss
operator|=
name|xgbe_disable_rss
expr_stmt|;
name|DBGPR
argument_list|(
literal|"<--xgbe_init_function_ptrs\n"
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

