c:\xilinx\active\projects\lab4\lab4.edn 1698740240
c:\xilinx\active\projects\lab4\VHDL_DIV_N12S15.edf 1698433085
OK
