# NOT Gate â€“ Verilog

This module implements a 1-input NOT gate (inverter) using synthesizable Verilog.

## Files
- not_gate.v
- not_gate_tb.v

## Simulation Waveform
![NOT Gate Waveform](waveform.png)
