// Seed: 3161513007
module module_0;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  wand  id_3
);
  module_0 modCall_1 ();
  assign id_0 = id_3;
  assign id_0 = 1;
endmodule
module module_2 (
    input supply0 id_0,
    input wire id_1,
    input supply0 id_2,
    output uwire id_3,
    output tri0 id_4,
    input wor id_5,
    output wand id_6
);
  integer id_8;
  wire id_9;
  module_0 modCall_1 ();
  assign id_6 = 1'b0;
  assign id_6 = "" & 1 & id_0 & -1;
  assign id_3 = id_9;
  logic id_10;
  ;
  assign id_9 = id_1;
endmodule
