<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h' l='119' type='bool llvm::AMDGPULegalizerInfo::legalizeSDIV_SREM(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineIRBuilder &amp; B) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1681' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2998' ll='3041' type='bool llvm::AMDGPULegalizerInfo::legalizeSDIV_SREM(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineIRBuilder &amp; B) const'/>
