{"files":[{"patch":"@@ -86,1 +86,1 @@\n-    max_slots_per_register = 1 << (LogBytesPerWord - LogBytesPerInt) \/\/ LogBytesPerWord depends on _LP64\n+    max_slots_per_register = 1\n@@ -96,6 +96,4 @@\n-    \/\/ accessors\n-    int raw_encoding() const {return this - first();}\n-    int encoding() const {assert(is_valid(), \"invalid register\"); return raw_encoding();}\n-\n-    \/\/ testers\n-    bool is_valid() const {return 0 <= raw_encoding() && raw_encoding() < number_of_registers;}\n+    \/\/ accessors and testers\n+    int raw_encoding() const { return this - first(); }\n+    int encoding() const     { assert(is_valid(), \"invalid register\"); return raw_encoding(); }\n+    bool is_valid() const    { return 0 <= raw_encoding() && raw_encoding() < number_of_registers; }\n@@ -141,10 +139,10 @@\n-constexpr Register R0 = as_Register(0);\n-constexpr Register R1 = as_Register(1);\n-constexpr Register R2 = as_Register(2);\n-constexpr Register R3 = as_Register(3);\n-constexpr Register R4 = as_Register(4);\n-constexpr Register R5 = as_Register(5);\n-constexpr Register R6 = as_Register(6);\n-constexpr Register R7 = as_Register(7);\n-constexpr Register R8 = as_Register(8);\n-constexpr Register R9 = as_Register(9);\n+constexpr Register R0  = as_Register( 0);\n+constexpr Register R1  = as_Register( 1);\n+constexpr Register R2  = as_Register( 2);\n+constexpr Register R3  = as_Register( 3);\n+constexpr Register R4  = as_Register( 4);\n+constexpr Register R5  = as_Register( 5);\n+constexpr Register R6  = as_Register( 6);\n+constexpr Register R7  = as_Register( 7);\n+constexpr Register R8  = as_Register( 8);\n+constexpr Register R9  = as_Register( 9);\n@@ -197,6 +195,4 @@\n-    \/\/ accessors\n-    int raw_encoding() const {return this - first();}\n-    int encoding() const {assert(is_valid(), \"invalid register\"); return raw_encoding();}\n-\n-    \/\/ testers\n-    bool is_valid() const {return 0 <= raw_encoding() && raw_encoding() < number_of_registers;}\n+    \/\/ accessors and testers\n+    int raw_encoding() const { return this - first(); }\n+    int encoding() const     { assert(is_valid(), \"invalid register\"); return raw_encoding(); }\n+    bool is_valid() const    { return 0 <= raw_encoding() && raw_encoding() < number_of_registers; }\n@@ -258,1 +254,1 @@\n-constexpr FloatRegister S0 = as_FloatRegister(0);\n+constexpr FloatRegister S0  = as_FloatRegister( 0);\n@@ -265,3 +261,3 @@\n-constexpr FloatRegister S7 = as_FloatRegister(7);\n-constexpr FloatRegister S8 = as_FloatRegister(8);\n-constexpr FloatRegister S9 = as_FloatRegister(9);\n+constexpr FloatRegister S7  = as_FloatRegister( 7);\n+constexpr FloatRegister S8  = as_FloatRegister( 8);\n+constexpr FloatRegister S9  = as_FloatRegister( 9);\n@@ -292,10 +288,10 @@\n-constexpr FloatRegister D0 = as_FloatRegister(0);\n-constexpr FloatRegister D1 = as_FloatRegister(2);\n-constexpr FloatRegister D2 = as_FloatRegister(4);\n-constexpr FloatRegister D3 = as_FloatRegister(6);\n-constexpr FloatRegister D4 = as_FloatRegister(8);\n-constexpr FloatRegister D5 = as_FloatRegister(10);\n-constexpr FloatRegister D6 = as_FloatRegister(12);\n-constexpr FloatRegister D7 = as_FloatRegister(14);\n-constexpr FloatRegister D8 = as_FloatRegister(16);\n-constexpr FloatRegister D9 = as_FloatRegister(18);\n+constexpr FloatRegister D0  = as_FloatRegister( 0);\n+constexpr FloatRegister D1  = as_FloatRegister( 2);\n+constexpr FloatRegister D2  = as_FloatRegister( 4);\n+constexpr FloatRegister D3  = as_FloatRegister( 6);\n+constexpr FloatRegister D4  = as_FloatRegister( 8);\n+constexpr FloatRegister D5  = as_FloatRegister(10);\n+constexpr FloatRegister D6  = as_FloatRegister(12);\n+constexpr FloatRegister D7  = as_FloatRegister(14);\n+constexpr FloatRegister D8  = as_FloatRegister(16);\n+constexpr FloatRegister D9  = as_FloatRegister(18);\n@@ -416,4 +412,4 @@\n-    case VFPSystemRegister::_FPSID_store_idx: return VFPSystemRegister(VFPSystemRegister::FPSID);\n-    case VFPSystemRegister::_FPSCR_store_idx: return VFPSystemRegister(VFPSystemRegister::FPSCR);\n-    case VFPSystemRegister::_MVFR0_store_idx: return VFPSystemRegister(VFPSystemRegister::MVFR0);\n-    case VFPSystemRegister::_MVFR1_store_idx: return VFPSystemRegister(VFPSystemRegister::MVFR1);\n+    case VFPSystemRegister::FPSID: return VFPSystemRegister(VFPSystemRegister::_FPSID_store_idx);\n+    case VFPSystemRegister::FPSCR: return VFPSystemRegister(VFPSystemRegister::_FPSCR_store_idx);\n+    case VFPSystemRegister::MVFR0: return VFPSystemRegister(VFPSystemRegister::_MVFR0_store_idx);\n+    case VFPSystemRegister::MVFR1: return VFPSystemRegister(VFPSystemRegister::_MVFR1_store_idx);\n@@ -424,4 +420,4 @@\n-constexpr VFPSystemRegister FPSID = as_VFPSystemRegister(  0);\n-constexpr VFPSystemRegister FPSCR = as_VFPSystemRegister(  1);\n-constexpr VFPSystemRegister MVFR0 = as_VFPSystemRegister(0x6);\n-constexpr VFPSystemRegister MVFR1 = as_VFPSystemRegister(0x7);\n+constexpr VFPSystemRegister FPSID = as_VFPSystemRegister(VFPSystemRegister::FPSID);\n+constexpr VFPSystemRegister FPSCR = as_VFPSystemRegister(VFPSystemRegister::FPSCR);\n+constexpr VFPSystemRegister MVFR0 = as_VFPSystemRegister(VFPSystemRegister::MVFR0);\n+constexpr VFPSystemRegister MVFR1 = as_VFPSystemRegister(VFPSystemRegister::MVFR1);\n","filename":"src\/hotspot\/cpu\/arm\/register_arm.hpp","additions":41,"deletions":45,"binary":false,"changes":86,"status":"modified"},{"patch":"@@ -52,1 +52,1 @@\n-      return true; \/\/ Single slot\n+      return (value() % FloatRegister::max_slots_per_register == 0); \/\/ Single slot\n","filename":"src\/hotspot\/cpu\/arm\/vmreg_arm.hpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"}]}