# IDEA

## RTL2GDS
* [Project Site](https://theopenroadproject.org)
* [Static Timing Analysis](https://github.com/abk-openroad/OpenSTA)
* [Global Placement](https://github.com/abk-openroad/RePlAce)
* [Detailed Placement](https://github.com/sanggido/OpenDP)
* [Clock Tree Synthesis](https://github.com/abk-openroad/TritonCTS)
* [Global Router](https://github.com/krzhu/BoxRouter)
* [Gate Sizing](https://github.com/abk-openroad/TritonSizer)

## Static Timing Analysis
* [OpenTimer](https://github.com/OpenTimer/OpenTimer)

## EDA infrastructure
* [Cpp-TaskFlow](https://github.com/cpp-taskflow/cpp-taskflow)
* [DtCraft](https://github.com/twhuang-uiuc/DtCraft)
* [Galois](https://github.com/IntelligentSoftwareSystems/Galois)

## Extraction
* [First Principle Solvers](https://github.com/purdue-onchip)

## Logic Synthesis
* [Logic Synthesis Oracle](https://github.com/LNIS-Projects/LSOracle)

## Asynchronous Design Tools
* [ACT](https://github.com/asyncvlsi/act)

## System Design
* [JITX](https://github.com/JITx-Inc/darpa-idea)
* [Datasheet Parser](https://github.com/umich-cadre/FASoC-Datasheet-Scrubber)

## Test Cases
* [OpenPiton](https://github.com/PrincetonUniversity/openpiton)
* [OpenCelerity](http://opencelertiy.org)
* [Logic Synthesis Benchmarks](https://github.com/lsils/benchmarks)

## External Dependancies
* [GDS Viewer](https://github.com/klayoutmatthias/klayout)
* [Limbo](https://github.com/limbo018)
* [ABC](https://github.com/berkeley-abc/abc)
* [Yosys](https://github.com/YosysHQ/yosys)
* [EPFL Logic Synthesis Libs](https://github.com/lsils/lstools-showcase)
* [VTR](https://github.com/verilog-to-routing/vtr-verilog-to-routing)




