
*** Running vivado
    with args -log design_1_auto_ds_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_ds_2.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_auto_ds_2.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 542.809 ; gain = 121.785
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3bb32c207a5e2114 to dir: C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_1_auto_ds_2_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.cache/ip/2022.2/3/b/3bb32c207a5e2114/design_1_auto_ds_3.dcp to C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_1_auto_ds_2_synth_1/design_1_auto_ds_2.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.cache/ip/2022.2/3/b/3bb32c207a5e2114/design_1_auto_ds_3_sim_netlist.v to C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_1_auto_ds_2_synth_1/design_1_auto_ds_2_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.cache/ip/2022.2/3/b/3bb32c207a5e2114/design_1_auto_ds_3_sim_netlist.vhdl to C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_1_auto_ds_2_synth_1/design_1_auto_ds_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.cache/ip/2022.2/3/b/3bb32c207a5e2114/design_1_auto_ds_3_stub.v to C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_1_auto_ds_2_synth_1/design_1_auto_ds_2_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.cache/ip/2022.2/3/b/3bb32c207a5e2114/design_1_auto_ds_3_stub.vhdl to C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_1_auto_ds_2_synth_1/design_1_auto_ds_2_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_ds_2, cache-ID = 3bb32c207a5e2114.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 14:04:01 2023...
