{:input (genetic.crossover/dumb-crossover 1967845650 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_10 , \\wire1_9_:missing , wire2_41, wire3_41, wire4_41, \\wire:missing_edge , \\wire22_:missing , \\wire23_:missing , wire25_41);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_10 ;\n  wire \\wire0_:missing_10 ;\n  wire wire11_12;\n  wire wire15;\n  wire wire15_11;\n  wire wire15_12;\n  wire \\wire15_17_:missing_19_20 ;\n  wire \\wire15_33_34_:missing ;\n  wire wire15_37;\n  wire \\wire15_40_:missing ;\n  wire wire15_44;\n  wire \\wire15_:missing_34 ;\n  input \\wire1_9_:missing ;\n  wire \\wire1_9_:missing ;\n  input \\wire22_:missing ;\n  wire \\wire22_:missing ;\n  input \\wire23_:missing ;\n  wire \\wire23_:missing ;\n  output wire25_41;\n  wire wire25_41;\n  wire \\wire26_:missing_42_43 ;\n  wire wire27;\n  wire wire28_41;\n  wire wire29_34;\n  wire wire29_35;\n  output wire2_41;\n  wire wire2_41;\n  wire wire30_41;\n  wire wire31_39;\n  wire wire31_41_46;\n  wire wire32_41;\n  wire \\wire36_:missing_20 ;\n  wire \\wire36_:missing_38 ;\n  wire \\wire37_:missing_41 ;\n  output wire3_41;\n  wire wire3_41;\n  wire wire42;\n  wire wire43;\n  wire wire44;\n  output wire4_41;\n  wire wire4_41;\n  wire \\wire5_16_:missing ;\n  wire wire6_10;\n  wire wire6_11;\n  wire wire7_41;\n  wire \\wire7_:missing ;\n  wire wire8_14_21;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_13_15 ;\n  wire \\wire:missing_13_20 ;\n  wire \\wire:missing_14_18 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_41_45 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_46 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire6_11 = 2'h1 >> wire6_10;\n  assign \\wire:missing_edge  = 2'hx >> \\wire15_17_:missing_19_20 ;\n  assign \\wire:missing_13_20  = 2'hx >> \\wire15_17_:missing_19_20 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire28_41;\n  assign wire29_35 = 2'h1 >> wire29_34;\n  assign \\wire:missing_edge  = 2'h1 >> wire30_41;\n  assign \\wire7_:missing  = 2'h1 >> wire7_41;\n  assign wire31_39 = 2'h1 >> wire31_41_46;\n  assign wire32_41 = 2'h1 >> wire32_41;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire15_33_34_:missing , \\wire:missing_edge  };\n  assign wire29_34 = 4'h8 >> { \\wire15_33_34_:missing , \\wire15_:missing_34  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire29_35, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h2 >> { \\wire36_:missing_20 , \\wire36_:missing_38  };\n  assign \\wire:missing_37  = 4'h6 >> { wire15_37, \\wire37_:missing_41  };\n  assign \\wire8_:missing  = 2'h1 >> wire8_14_21;\n  assign wire43 = 2'hx >> \\wire26_:missing_42_43 ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire1_9_:missing , \\wire:missing_edge  };\n  assign wire6_10 = 4'h8 >> { \\wire:missing_edge , \\wire0_:missing_10  };\n  assign wire11_12 = 4'h8 >> { wire15_11, wire6_11 };\n  assign \\wire:missing_12  = 4'h8 >> { wire15_12, wire11_12 };\n  assign \\wire:missing_13  = 4'h8 >> { \\wire:missing_13_15 , \\wire:missing_13_20  };\n  assign wire8_14_21 = 4'h8 >> { \\wire:missing_14_18 , \\wire:missing_edge  };\n  assign \\wire5_16_:missing  = 1'h0;\n  assign \\wire26_:missing_42_43  = 1'h1;\n  assign wire27 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_46  = wire31_41_46;\n  assign \\wire:missing_45  = \\wire:missing_41_45 ;\n  assign wire44 = wire15_44;\n  assign wire42 = \\wire26_:missing_42_43 ;\n  assign wire2_41 = wire32_41;\n  assign \\wire:missing_edge  = \\wire15_40_:missing ;\n  assign \\wire:missing_edge  = wire31_39;\n  assign \\wire36_:missing_38  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire8_14_21;\n  assign \\wire:missing_14_18  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire15_17_:missing_19_20 ;\n  assign \\wire:missing_edge  = \\wire5_16_:missing ;\n  assign wire15 = wire15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:3.1-103.10\" *)\nmodule postsynth(\\wire0_:missing_10 , \\wire1_9_:missing , wire2_41, wire3_41, wire4_41, \\wire:missing_edge , \\wire22_:missing , \\wire23_:missing , wire25_41);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:5.9-5.27\" *)\n  input \\wire0_:missing_10 ;\n  wire \\wire0_:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:11.8-11.33\" *)\n  wire \\wire15_17_:missing_19_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:14.8-14.27\" *)\n  wire \\wire15_40_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:17.9-17.26\" *)\n  input \\wire1_9_:missing ;\n  wire \\wire1_9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:19.9-19.25\" *)\n  input \\wire22_:missing ;\n  wire \\wire22_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:21.9-21.25\" *)\n  input \\wire23_:missing ;\n  wire \\wire23_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:23.10-23.19\" *)\n  output wire25_41;\n  wire wire25_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:25.8-25.30\" *)\n  wire \\wire26_:missing_42_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:26.8-26.14\" *)\n  wire wire27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:30.10-30.18\" *)\n  output wire2_41;\n  wire wire2_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:33.8-33.17\" *)\n  wire wire31_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:35.8-35.17\" *)\n  wire wire32_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:37.8-37.27\" *)\n  wire \\wire36_:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:39.10-39.18\" *)\n  output wire3_41;\n  wire wire3_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:41.8-41.14\" *)\n  wire wire42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:42.8-42.14\" *)\n  wire wire43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:44.10-44.18\" *)\n  output wire4_41;\n  wire wire4_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:46.8-46.26\" *)\n  wire \\wire5_16_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:51.8-51.19\" *)\n  wire wire8_14_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:52.8-52.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:54.8-54.24\" *)\n  wire \\wire:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:56.8-56.27\" *)\n  wire \\wire:missing_13_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:57.8-57.27\" *)\n  wire \\wire:missing_14_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3063175A.v:62.10-62.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire15_17_:missing_19_20  = 1'h0;\n  assign \\wire15_40_:missing  = 1'h0;\n  assign wire25_41 = 1'hx;\n  assign \\wire26_:missing_42_43  = 1'h1;\n  assign wire27 = 1'h0;\n  assign wire31_39 = 1'h0;\n  assign wire32_41 = wire2_41;\n  assign \\wire36_:missing_38  = 1'h0;\n  assign wire3_41 = 1'hx;\n  assign wire42 = 1'h1;\n  assign wire43 = 1'hx;\n  assign wire4_41 = 1'hx;\n  assign \\wire5_16_:missing  = 1'h0;\n  assign wire8_14_21 = 1'h0;\n  assign \\wire8_:missing  = 1'h1;\n  assign \\wire:missing_13  = 1'hx;\n  assign \\wire:missing_13_20  = 1'hx;\n  assign \\wire:missing_14_18  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:46:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy/src/top.v'.\nSBY  2:46:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] Copy '/tmp/fuzzmount2DDF5D8C/3063175A.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy/src/3063175A.v'.\nSBY  2:46:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] Copy '/tmp/fuzzmount2DDF5D8C/3063175A.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy/src/3063175A.post.v'.\nSBY  2:46:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] engine_0: abc pdr\nSBY  2:46:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:46:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3063175A.v:76$49_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3063175A.v:76$49.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:46:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3063175A.v:75$48_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3063175A.v:75$48.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:46:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3063175A.v:73$46_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3063175A.v:73$46.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:46:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3063175A.v:71$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3063175A.v:71$44.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:46:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3063175A.v:69$42_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3063175A.v:69$42.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:46:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3063175A.v:67$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3063175A.v:67$40.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:46:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3063175A.v:80$53_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3063175A.v:80$53.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:46:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] base: Warning: Wire postsynth.\\wire2_41 is used but has no driver.\nSBY  2:46:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] base: Warning: Wire presynth.\\wire4_41 is used but has no driver.\nSBY  2:46:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] base: Warning: Wire presynth.\\wire3_41 is used but has no driver.\nSBY  2:46:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] base: Warning: Wire presynth.\\wire25_41 is used but has no driver.\nSBY  2:46:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] base: Warning: found logic loop in module presynth:\nSBY  2:46:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] base: cell $shr$/tmp/fuzzmount2DDF5D8C/3063175A.v:72$45 ($shr)\nSBY  2:46:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] base: wire \\wire32_41\nSBY  2:46:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] base: finished (returncode=0)\nSBY  2:46:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:46:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] aig: Warning: Wire postsynth.\\wire2_41 is used but has no driver.\nSBY  2:46:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] aig: Warning: Wire presynth.\\wire4_41 is used but has no driver.\nSBY  2:46:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] aig: Warning: Wire presynth.\\wire3_41 is used but has no driver.\nSBY  2:46:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] aig: Warning: Wire presynth.\\wire25_41 is used but has no driver.\nSBY  2:46:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] aig: Warning: found logic loop in module presynth:\nSBY  2:46:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/3063175A.v:72$45 ($shr)\nSBY  2:46:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] aig: wire \\wire32_41\nSBY  2:46:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] aig: finished (returncode=0)\nSBY  2:46:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:46:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:46:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] engine_0: Warning: The network has no constraints.\nSBY  2:46:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:46:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] engine_0: finished (returncode=0)\nSBY  2:46:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] engine_0: Status returned by engine: FAIL\nSBY  2:46:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  2:46:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:46:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:46:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy'.\nSBY  2:46:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmsg9fvoy] DONE (FAIL, rc=2)\n", :err ""}}}