{
  "design": {
    "design_info": {
      "boundary_crc": "0xCC6CFA53C0928857",
      "device": "xc7z020clg484-1",
      "name": "conv_accelerator_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_cdma_0": "",
      "axi_crossbar_0": "",
      "axi_crossbar_1": "",
      "axi_protocol_convert_0": "",
      "axi_protocol_convert_3": "",
      "bram": {
        "axi_bram_ctrl": "",
        "bram_connect_0": "",
        "bram_connect_1": "",
        "bram_connect_2": "",
        "bram_connect_3": "",
        "bram_connect_4": "",
        "bram_filter_0": {
          "blk_mem_gen_0": "",
          "blk_mem_gen_1": "",
          "bram_switch_1": ""
        },
        "bram_filter_1": {
          "blk_mem_gen_0": "",
          "blk_mem_gen_1": "",
          "bram_switch_1": ""
        },
        "bram_filter_2": {
          "blk_mem_gen_0": "",
          "blk_mem_gen_1": "",
          "bram_switch_1": ""
        },
        "bram_filter_3": {
          "blk_mem_gen_0": "",
          "blk_mem_gen_1": "",
          "bram_switch_1": ""
        },
        "bram_input_0": {
          "blk_mem_gen_0": "",
          "blk_mem_gen_1": "",
          "bram_mux_0": "",
          "bram_mux_1": "",
          "bram_switch_1": ""
        },
        "bram_read_delay_0": "",
        "bram_read_delay_1": "",
        "bram_read_delay_2": "",
        "bram_read_delay_3": "",
        "bram_read_delay_4": "",
        "bram_read_delay_5": ""
      },
      "processing_system7_0": "",
      "rst_ps7_0_200M": "",
      "conv_accelerator_wra_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_cdma_0": {
        "vlnv": "xilinx.com:ip:axi_cdma:4.1",
        "xci_name": "conv_accelerator_bd_axi_cdma_0_0",
        "parameters": {
          "C_INCLUDE_DRE": {
            "value": "1"
          },
          "C_INCLUDE_SG": {
            "value": "0"
          },
          "C_M_AXI_MAX_BURST_LEN": {
            "value": "256"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            },
            "S_AXI_LITE": {
              "mode": "Slave",
              "memory_map_ref": "S_AXI_LITE"
            }
          }
        }
      },
      "axi_crossbar_0": {
        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
        "xci_name": "conv_accelerator_bd_axi_crossbar_0_0",
        "parameters": {
          "STRATEGY": {
            "value": "1"
          }
        },
        "addressing": {
          "interface_ports": {
            "S00_AXI": {
              "mode": "Slave",
              "bridges": [
                "M00_AXI",
                "M01_AXI"
              ]
            }
          }
        }
      },
      "axi_crossbar_1": {
        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
        "xci_name": "conv_accelerator_bd_axi_crossbar_1_0",
        "addressing": {
          "interface_ports": {
            "S00_AXI": {
              "mode": "Slave",
              "bridges": [
                "M00_AXI",
                "M01_AXI"
              ]
            }
          }
        }
      },
      "axi_protocol_convert_0": {
        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
        "xci_name": "conv_accelerator_bd_axi_protocol_convert_0_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "MI_PROTOCOL": {
            "value": "AXI4LITE"
          },
          "TRANSLATION_MODE": {
            "value": "2"
          }
        },
        "addressing": {
          "interface_ports": {
            "S_AXI": {
              "mode": "Slave",
              "bridges": [
                "M_AXI"
              ]
            }
          }
        }
      },
      "axi_protocol_convert_3": {
        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
        "xci_name": "conv_accelerator_bd_axi_protocol_convert_3_0",
        "addressing": {
          "interface_ports": {
            "S_AXI": {
              "mode": "Slave",
              "bridges": [
                "M_AXI"
              ]
            }
          }
        }
      },
      "bram": {
        "interface_ports": {
          "BRAM_PORT_FILTER_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_PORT_FILTER_1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_PORT_FILTER_2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_PORT_FILTER_3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_PORT_INPUT_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "BRAM_PORT_OUTPUT_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "S_AXI_BRAM": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk_0": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn_0": {
            "type": "rst",
            "direction": "I"
          },
          "invert_activations": {
            "direction": "I"
          },
          "invert_filters": {
            "direction": "I"
          },
          "sel": {
            "direction": "I"
          }
        },
        "components": {
          "axi_bram_ctrl": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "conv_accelerator_bd_axi_bram_ctrl_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              },
              "PROTOCOL": {
                "value": "AXI4"
              },
              "READ_LATENCY": {
                "value": "2"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "bram_connect_0": {
            "vlnv": "xilinx.com:module_ref:bram_connect:1.0",
            "xci_name": "conv_accelerator_bd_bram_connect_0_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              },
              "M_ADDR_WIDTH": {
                "value": "11"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "bram_connect",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_BRAM0": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "M_BRAM0_en",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "M_BRAM0_dout",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "M_BRAM0_din",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "M_BRAM0_we",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "M_BRAM0_addr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "M_BRAM0_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "M_BRAM0_rst",
                    "direction": "O"
                  }
                }
              },
              "M_BRAM1": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "M_BRAM1_en",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "M_BRAM1_dout",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "M_BRAM1_din",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "M_BRAM1_we",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "M_BRAM1_addr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "M_BRAM1_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "M_BRAM1_rst",
                    "direction": "O"
                  }
                }
              },
              "S_BRAM": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "S_BRAM_en",
                    "direction": "I"
                  },
                  "DOUT": {
                    "physical_name": "S_BRAM_dout",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "S_BRAM_din",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "S_BRAM_we",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "S_BRAM_addr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "S_BRAM_clk",
                    "direction": "I"
                  },
                  "RST": {
                    "physical_name": "S_BRAM_rst",
                    "direction": "I"
                  }
                }
              }
            }
          },
          "bram_connect_1": {
            "vlnv": "xilinx.com:module_ref:bram_connect:1.0",
            "xci_name": "conv_accelerator_bd_bram_connect_1_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              },
              "M_ADDR_WIDTH": {
                "value": "11"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "bram_connect",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_BRAM0": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "M_BRAM0_en",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "M_BRAM0_dout",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "M_BRAM0_din",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "M_BRAM0_we",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "M_BRAM0_addr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "M_BRAM0_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "M_BRAM0_rst",
                    "direction": "O"
                  }
                }
              },
              "M_BRAM1": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "M_BRAM1_en",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "M_BRAM1_dout",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "M_BRAM1_din",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "M_BRAM1_we",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "M_BRAM1_addr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "M_BRAM1_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "M_BRAM1_rst",
                    "direction": "O"
                  }
                }
              },
              "S_BRAM": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "S_BRAM_en",
                    "direction": "I"
                  },
                  "DOUT": {
                    "physical_name": "S_BRAM_dout",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "S_BRAM_din",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "S_BRAM_we",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "S_BRAM_addr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "S_BRAM_clk",
                    "direction": "I"
                  },
                  "RST": {
                    "physical_name": "S_BRAM_rst",
                    "direction": "I"
                  }
                }
              }
            }
          },
          "bram_connect_2": {
            "vlnv": "xilinx.com:module_ref:bram_connect:1.0",
            "xci_name": "conv_accelerator_bd_bram_connect_2_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              },
              "M_ADDR_WIDTH": {
                "value": "17"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "bram_connect",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_BRAM0": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "M_BRAM0_en",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "M_BRAM0_dout",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "M_BRAM0_din",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "M_BRAM0_we",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "M_BRAM0_addr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "M_BRAM0_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "M_BRAM0_rst",
                    "direction": "O"
                  }
                }
              },
              "M_BRAM1": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "M_BRAM1_en",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "M_BRAM1_dout",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "M_BRAM1_din",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "M_BRAM1_we",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "M_BRAM1_addr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "M_BRAM1_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "M_BRAM1_rst",
                    "direction": "O"
                  }
                }
              },
              "S_BRAM": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "S_BRAM_en",
                    "direction": "I"
                  },
                  "DOUT": {
                    "physical_name": "S_BRAM_dout",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "S_BRAM_din",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "S_BRAM_we",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "S_BRAM_addr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "S_BRAM_clk",
                    "direction": "I"
                  },
                  "RST": {
                    "physical_name": "S_BRAM_rst",
                    "direction": "I"
                  }
                }
              }
            }
          },
          "bram_connect_3": {
            "vlnv": "xilinx.com:module_ref:bram_connect:1.0",
            "xci_name": "conv_accelerator_bd_bram_connect_3_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              },
              "M_ADDR_WIDTH": {
                "value": "12"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "bram_connect",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_BRAM0": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "M_BRAM0_en",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "M_BRAM0_dout",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "M_BRAM0_din",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "M_BRAM0_we",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "M_BRAM0_addr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "M_BRAM0_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "M_BRAM0_rst",
                    "direction": "O"
                  }
                }
              },
              "M_BRAM1": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "M_BRAM1_en",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "M_BRAM1_dout",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "M_BRAM1_din",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "M_BRAM1_we",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "M_BRAM1_addr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "M_BRAM1_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "M_BRAM1_rst",
                    "direction": "O"
                  }
                }
              },
              "S_BRAM": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "S_BRAM_en",
                    "direction": "I"
                  },
                  "DOUT": {
                    "physical_name": "S_BRAM_dout",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "S_BRAM_din",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "S_BRAM_we",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "S_BRAM_addr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "S_BRAM_clk",
                    "direction": "I"
                  },
                  "RST": {
                    "physical_name": "S_BRAM_rst",
                    "direction": "I"
                  }
                }
              }
            }
          },
          "bram_connect_4": {
            "vlnv": "xilinx.com:module_ref:bram_connect:1.0",
            "xci_name": "conv_accelerator_bd_bram_connect_4_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              },
              "M_ADDR_WIDTH": {
                "value": "18"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "bram_connect",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_BRAM0": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "M_BRAM0_en",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "M_BRAM0_dout",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "M_BRAM0_din",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "M_BRAM0_we",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "M_BRAM0_addr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "M_BRAM0_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "M_BRAM0_rst",
                    "direction": "O"
                  }
                }
              },
              "M_BRAM1": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "M_BRAM1_en",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "M_BRAM1_dout",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "M_BRAM1_din",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "M_BRAM1_we",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "M_BRAM1_addr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "M_BRAM1_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "M_BRAM1_rst",
                    "direction": "O"
                  }
                }
              },
              "S_BRAM": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "parameters": {
                  "MEM_SIZE": {
                    "value": "524288",
                    "value_src": "ip_prop"
                  },
                  "MEM_WIDTH": {
                    "value": "32",
                    "value_src": "ip_prop"
                  },
                  "MEM_ECC": {
                    "value": "NONE",
                    "value_src": "user_prop"
                  },
                  "READ_LATENCY": {
                    "value": "2",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "EN": {
                    "physical_name": "S_BRAM_en",
                    "direction": "I"
                  },
                  "DOUT": {
                    "physical_name": "S_BRAM_dout",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "S_BRAM_din",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "S_BRAM_we",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "S_BRAM_addr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "S_BRAM_clk",
                    "direction": "I"
                  },
                  "RST": {
                    "physical_name": "S_BRAM_rst",
                    "direction": "I"
                  }
                }
              }
            }
          },
          "bram_filter_0": {
            "interface_ports": {
              "BRAM_PORT": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_PORT0": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "invert_banks": {
                "direction": "I"
              }
            },
            "components": {
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "conv_accelerator_bd_blk_mem_gen_0_0",
                "parameters": {
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Enable_A": {
                    "value": "Use_ENA_Pin"
                  },
                  "Memory_Type": {
                    "value": "Single_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "0"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "0"
                  },
                  "Port_B_Write_Rate": {
                    "value": "0"
                  },
                  "Read_Width_A": {
                    "value": "32"
                  },
                  "Register_PortA_Output_of_Memory_Core": {
                    "value": "false"
                  },
                  "Register_PortA_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "512"
                  },
                  "Write_Width_A": {
                    "value": "32"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "blk_mem_gen_1": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "conv_accelerator_bd_blk_mem_gen_1_0",
                "parameters": {
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Enable_A": {
                    "value": "Use_ENA_Pin"
                  },
                  "Memory_Type": {
                    "value": "Single_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "0"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "0"
                  },
                  "Port_B_Write_Rate": {
                    "value": "0"
                  },
                  "Read_Width_A": {
                    "value": "32"
                  },
                  "Register_PortA_Output_of_Memory_Core": {
                    "value": "false"
                  },
                  "Register_PortA_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "512"
                  },
                  "Write_Width_A": {
                    "value": "32"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "bram_switch_1": {
                "vlnv": "xilinx.com:module_ref:bram_switch:1.0",
                "xci_name": "conv_accelerator_bd_bram_switch_1_0",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "32"
                  },
                  "DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "bram_switch",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "BRAM_PORT0": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BRAM_PORT0_en",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "BRAM_PORT0_dout",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BRAM_PORT0_din",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BRAM_PORT0_we",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BRAM_PORT0_addr",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BRAM_PORT0_clk",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "BRAM_PORT0_rst",
                        "direction": "I"
                      }
                    }
                  },
                  "BRAM_PORT1": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BRAM_PORT1_en",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "BRAM_PORT1_dout",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BRAM_PORT1_din",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BRAM_PORT1_we",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BRAM_PORT1_addr",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BRAM_PORT1_clk",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "BRAM_PORT1_rst",
                        "direction": "I"
                      }
                    }
                  },
                  "BLK_MEM_PORT0": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BLK_MEM_PORT0_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "BLK_MEM_PORT0_dout",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BLK_MEM_PORT0_din",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BLK_MEM_PORT0_we",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BLK_MEM_PORT0_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BLK_MEM_PORT0_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "BLK_MEM_PORT0_rst",
                        "direction": "O"
                      }
                    }
                  },
                  "BLK_MEM_PORT1": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BLK_MEM_PORT1_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "BLK_MEM_PORT1_dout",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BLK_MEM_PORT1_din",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BLK_MEM_PORT1_we",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BLK_MEM_PORT1_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BLK_MEM_PORT1_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "BLK_MEM_PORT1_rst",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "invert_banks": {
                    "direction": "I"
                  }
                }
              }
            },
            "interface_nets": {
              "BRAM_PORT_1": {
                "interface_ports": [
                  "BRAM_PORT",
                  "bram_switch_1/BRAM_PORT1"
                ]
              },
              "bram_switch_0_BLK_MEM_PORTA1": {
                "interface_ports": [
                  "blk_mem_gen_1/BRAM_PORTA",
                  "bram_switch_1/BLK_MEM_PORT1"
                ]
              },
              "bram_switch_0_BLK_MEM_PORTA0": {
                "interface_ports": [
                  "blk_mem_gen_0/BRAM_PORTA",
                  "bram_switch_1/BLK_MEM_PORT0"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "BRAM_PORT0",
                  "bram_switch_1/BRAM_PORT0"
                ]
              }
            },
            "nets": {
              "invert_banks_0_2": {
                "ports": [
                  "invert_banks",
                  "bram_switch_1/invert_banks"
                ]
              }
            }
          },
          "bram_filter_1": {
            "interface_ports": {
              "BRAM_PORT": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_PORT0": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "invert_banks": {
                "direction": "I"
              }
            },
            "components": {
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "conv_accelerator_bd_blk_mem_gen_0_1",
                "parameters": {
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Enable_A": {
                    "value": "Use_ENA_Pin"
                  },
                  "Memory_Type": {
                    "value": "Single_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "0"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "0"
                  },
                  "Port_B_Write_Rate": {
                    "value": "0"
                  },
                  "Read_Width_A": {
                    "value": "32"
                  },
                  "Register_PortA_Output_of_Memory_Core": {
                    "value": "false"
                  },
                  "Register_PortA_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "512"
                  },
                  "Write_Width_A": {
                    "value": "32"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "blk_mem_gen_1": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "conv_accelerator_bd_blk_mem_gen_1_1",
                "parameters": {
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Enable_A": {
                    "value": "Use_ENA_Pin"
                  },
                  "Memory_Type": {
                    "value": "Single_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "0"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "0"
                  },
                  "Port_B_Write_Rate": {
                    "value": "0"
                  },
                  "Read_Width_A": {
                    "value": "32"
                  },
                  "Register_PortA_Output_of_Memory_Core": {
                    "value": "false"
                  },
                  "Register_PortA_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "512"
                  },
                  "Write_Width_A": {
                    "value": "32"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "bram_switch_1": {
                "vlnv": "xilinx.com:module_ref:bram_switch:1.0",
                "xci_name": "conv_accelerator_bd_bram_switch_1_1",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "32"
                  },
                  "DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "bram_switch",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "BRAM_PORT0": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BRAM_PORT0_en",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "BRAM_PORT0_dout",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BRAM_PORT0_din",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BRAM_PORT0_we",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BRAM_PORT0_addr",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BRAM_PORT0_clk",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "BRAM_PORT0_rst",
                        "direction": "I"
                      }
                    }
                  },
                  "BRAM_PORT1": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BRAM_PORT1_en",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "BRAM_PORT1_dout",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BRAM_PORT1_din",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BRAM_PORT1_we",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BRAM_PORT1_addr",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BRAM_PORT1_clk",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "BRAM_PORT1_rst",
                        "direction": "I"
                      }
                    }
                  },
                  "BLK_MEM_PORT0": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BLK_MEM_PORT0_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "BLK_MEM_PORT0_dout",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BLK_MEM_PORT0_din",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BLK_MEM_PORT0_we",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BLK_MEM_PORT0_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BLK_MEM_PORT0_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "BLK_MEM_PORT0_rst",
                        "direction": "O"
                      }
                    }
                  },
                  "BLK_MEM_PORT1": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BLK_MEM_PORT1_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "BLK_MEM_PORT1_dout",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BLK_MEM_PORT1_din",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BLK_MEM_PORT1_we",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BLK_MEM_PORT1_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BLK_MEM_PORT1_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "BLK_MEM_PORT1_rst",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "invert_banks": {
                    "direction": "I"
                  }
                }
              }
            },
            "interface_nets": {
              "bram_switch_0_BLK_MEM_PORTA0": {
                "interface_ports": [
                  "blk_mem_gen_0/BRAM_PORTA",
                  "bram_switch_1/BLK_MEM_PORT0"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "BRAM_PORT0",
                  "bram_switch_1/BRAM_PORT0"
                ]
              },
              "bram_switch_0_BLK_MEM_PORTA1": {
                "interface_ports": [
                  "blk_mem_gen_1/BRAM_PORTA",
                  "bram_switch_1/BLK_MEM_PORT1"
                ]
              },
              "BRAM_PORT_1": {
                "interface_ports": [
                  "BRAM_PORT",
                  "bram_switch_1/BRAM_PORT1"
                ]
              }
            },
            "nets": {
              "invert_banks_0_2": {
                "ports": [
                  "invert_banks",
                  "bram_switch_1/invert_banks"
                ]
              }
            }
          },
          "bram_filter_2": {
            "interface_ports": {
              "BRAM_PORT": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_PORT0": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "invert_banks": {
                "direction": "I"
              }
            },
            "components": {
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "conv_accelerator_bd_blk_mem_gen_0_2",
                "parameters": {
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Enable_A": {
                    "value": "Use_ENA_Pin"
                  },
                  "Memory_Type": {
                    "value": "Single_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "0"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "0"
                  },
                  "Port_B_Write_Rate": {
                    "value": "0"
                  },
                  "Read_Width_A": {
                    "value": "32"
                  },
                  "Register_PortA_Output_of_Memory_Core": {
                    "value": "false"
                  },
                  "Register_PortA_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "512"
                  },
                  "Write_Width_A": {
                    "value": "32"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "blk_mem_gen_1": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "conv_accelerator_bd_blk_mem_gen_1_2",
                "parameters": {
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Enable_A": {
                    "value": "Use_ENA_Pin"
                  },
                  "Memory_Type": {
                    "value": "Single_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "0"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "0"
                  },
                  "Port_B_Write_Rate": {
                    "value": "0"
                  },
                  "Read_Width_A": {
                    "value": "32"
                  },
                  "Register_PortA_Output_of_Memory_Core": {
                    "value": "false"
                  },
                  "Register_PortA_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "512"
                  },
                  "Write_Width_A": {
                    "value": "32"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "bram_switch_1": {
                "vlnv": "xilinx.com:module_ref:bram_switch:1.0",
                "xci_name": "conv_accelerator_bd_bram_switch_1_2",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "32"
                  },
                  "DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "bram_switch",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "BRAM_PORT0": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BRAM_PORT0_en",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "BRAM_PORT0_dout",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BRAM_PORT0_din",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BRAM_PORT0_we",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BRAM_PORT0_addr",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BRAM_PORT0_clk",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "BRAM_PORT0_rst",
                        "direction": "I"
                      }
                    }
                  },
                  "BRAM_PORT1": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BRAM_PORT1_en",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "BRAM_PORT1_dout",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BRAM_PORT1_din",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BRAM_PORT1_we",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BRAM_PORT1_addr",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BRAM_PORT1_clk",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "BRAM_PORT1_rst",
                        "direction": "I"
                      }
                    }
                  },
                  "BLK_MEM_PORT0": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BLK_MEM_PORT0_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "BLK_MEM_PORT0_dout",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BLK_MEM_PORT0_din",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BLK_MEM_PORT0_we",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BLK_MEM_PORT0_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BLK_MEM_PORT0_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "BLK_MEM_PORT0_rst",
                        "direction": "O"
                      }
                    }
                  },
                  "BLK_MEM_PORT1": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BLK_MEM_PORT1_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "BLK_MEM_PORT1_dout",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BLK_MEM_PORT1_din",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BLK_MEM_PORT1_we",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BLK_MEM_PORT1_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BLK_MEM_PORT1_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "BLK_MEM_PORT1_rst",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "invert_banks": {
                    "direction": "I"
                  }
                }
              }
            },
            "interface_nets": {
              "bram_switch_0_BLK_MEM_PORTA0": {
                "interface_ports": [
                  "blk_mem_gen_0/BRAM_PORTA",
                  "bram_switch_1/BLK_MEM_PORT0"
                ]
              },
              "bram_switch_0_BLK_MEM_PORTA1": {
                "interface_ports": [
                  "blk_mem_gen_1/BRAM_PORTA",
                  "bram_switch_1/BLK_MEM_PORT1"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "BRAM_PORT0",
                  "bram_switch_1/BRAM_PORT0"
                ]
              },
              "BRAM_PORT_1": {
                "interface_ports": [
                  "BRAM_PORT",
                  "bram_switch_1/BRAM_PORT1"
                ]
              }
            },
            "nets": {
              "invert_banks_0_2": {
                "ports": [
                  "invert_banks",
                  "bram_switch_1/invert_banks"
                ]
              }
            }
          },
          "bram_filter_3": {
            "interface_ports": {
              "BRAM_PORT": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_PORT0": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "invert_banks": {
                "direction": "I"
              }
            },
            "components": {
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "conv_accelerator_bd_blk_mem_gen_0_3",
                "parameters": {
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Enable_A": {
                    "value": "Use_ENA_Pin"
                  },
                  "Memory_Type": {
                    "value": "Single_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "0"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "0"
                  },
                  "Port_B_Write_Rate": {
                    "value": "0"
                  },
                  "Read_Width_A": {
                    "value": "32"
                  },
                  "Register_PortA_Output_of_Memory_Core": {
                    "value": "false"
                  },
                  "Register_PortA_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "512"
                  },
                  "Write_Width_A": {
                    "value": "32"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "blk_mem_gen_1": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "conv_accelerator_bd_blk_mem_gen_1_3",
                "parameters": {
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Enable_A": {
                    "value": "Use_ENA_Pin"
                  },
                  "Memory_Type": {
                    "value": "Single_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "0"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "0"
                  },
                  "Port_B_Write_Rate": {
                    "value": "0"
                  },
                  "Read_Width_A": {
                    "value": "32"
                  },
                  "Register_PortA_Output_of_Memory_Core": {
                    "value": "false"
                  },
                  "Register_PortA_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "512"
                  },
                  "Write_Width_A": {
                    "value": "32"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "bram_switch_1": {
                "vlnv": "xilinx.com:module_ref:bram_switch:1.0",
                "xci_name": "conv_accelerator_bd_bram_switch_1_3",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "32"
                  },
                  "DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "bram_switch",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "BRAM_PORT0": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BRAM_PORT0_en",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "BRAM_PORT0_dout",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BRAM_PORT0_din",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BRAM_PORT0_we",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BRAM_PORT0_addr",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BRAM_PORT0_clk",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "BRAM_PORT0_rst",
                        "direction": "I"
                      }
                    }
                  },
                  "BRAM_PORT1": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BRAM_PORT1_en",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "BRAM_PORT1_dout",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BRAM_PORT1_din",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BRAM_PORT1_we",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BRAM_PORT1_addr",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BRAM_PORT1_clk",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "BRAM_PORT1_rst",
                        "direction": "I"
                      }
                    }
                  },
                  "BLK_MEM_PORT0": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BLK_MEM_PORT0_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "BLK_MEM_PORT0_dout",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BLK_MEM_PORT0_din",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BLK_MEM_PORT0_we",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BLK_MEM_PORT0_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BLK_MEM_PORT0_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "BLK_MEM_PORT0_rst",
                        "direction": "O"
                      }
                    }
                  },
                  "BLK_MEM_PORT1": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BLK_MEM_PORT1_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "BLK_MEM_PORT1_dout",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BLK_MEM_PORT1_din",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BLK_MEM_PORT1_we",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BLK_MEM_PORT1_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BLK_MEM_PORT1_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "BLK_MEM_PORT1_rst",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "invert_banks": {
                    "direction": "I"
                  }
                }
              }
            },
            "interface_nets": {
              "bram_switch_0_BLK_MEM_PORTA1": {
                "interface_ports": [
                  "blk_mem_gen_1/BRAM_PORTA",
                  "bram_switch_1/BLK_MEM_PORT1"
                ]
              },
              "BRAM_PORT_1": {
                "interface_ports": [
                  "BRAM_PORT",
                  "bram_switch_1/BRAM_PORT1"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "BRAM_PORT0",
                  "bram_switch_1/BRAM_PORT0"
                ]
              },
              "bram_switch_0_BLK_MEM_PORTA0": {
                "interface_ports": [
                  "blk_mem_gen_0/BRAM_PORTA",
                  "bram_switch_1/BLK_MEM_PORT0"
                ]
              }
            },
            "nets": {
              "invert_banks_0_2": {
                "ports": [
                  "invert_banks",
                  "bram_switch_1/invert_banks"
                ]
              }
            }
          },
          "bram_input_0": {
            "interface_ports": {
              "BRAM_INPUTS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_OUTPUTS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_PORT0": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "BRAM_PORT1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              }
            },
            "ports": {
              "invert_banks": {
                "direction": "I"
              },
              "sel": {
                "direction": "I"
              }
            },
            "components": {
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "conv_accelerator_bd_blk_mem_gen_0_4",
                "parameters": {
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Enable_A": {
                    "value": "Use_ENA_Pin"
                  },
                  "Memory_Type": {
                    "value": "Single_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "0"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "0"
                  },
                  "Port_B_Write_Rate": {
                    "value": "0"
                  },
                  "Read_Width_A": {
                    "value": "32"
                  },
                  "Register_PortA_Output_of_Memory_Core": {
                    "value": "false"
                  },
                  "Register_PortA_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "32768"
                  },
                  "Write_Width_A": {
                    "value": "32"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "blk_mem_gen_1": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "conv_accelerator_bd_blk_mem_gen_1_4",
                "parameters": {
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_32bit_Address": {
                    "value": "true"
                  },
                  "Enable_A": {
                    "value": "Use_ENA_Pin"
                  },
                  "Memory_Type": {
                    "value": "Single_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "0"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "0"
                  },
                  "Port_B_Write_Rate": {
                    "value": "0"
                  },
                  "Read_Width_A": {
                    "value": "32"
                  },
                  "Register_PortA_Output_of_Memory_Core": {
                    "value": "false"
                  },
                  "Register_PortA_Output_of_Memory_Primitives": {
                    "value": "false"
                  },
                  "Use_RSTA_Pin": {
                    "value": "true"
                  },
                  "Write_Depth_A": {
                    "value": "32768"
                  },
                  "Write_Width_A": {
                    "value": "32"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              },
              "bram_mux_0": {
                "vlnv": "xilinx.com:module_ref:bram_mux:1.0",
                "xci_name": "conv_accelerator_bd_bram_mux_0_0",
                "parameters": {
                  "ADDR_DEPTH": {
                    "value": "32"
                  },
                  "DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "bram_mux",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "BRAM_PORT0": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BRAM_PORT0_en",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "BRAM_PORT0_dout",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BRAM_PORT0_din",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BRAM_PORT0_we",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BRAM_PORT0_addr",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BRAM_PORT0_clk",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "BRAM_PORT0_rst",
                        "direction": "I"
                      }
                    }
                  },
                  "BRAM_PORT1": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BRAM_PORT1_en",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "BRAM_PORT1_dout",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BRAM_PORT1_din",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BRAM_PORT1_we",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BRAM_PORT1_addr",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BRAM_PORT1_clk",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "BRAM_PORT1_rst",
                        "direction": "I"
                      }
                    }
                  },
                  "BRAM_PORT": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BRAM_PORT_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "BRAM_PORT_dout",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BRAM_PORT_din",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BRAM_PORT_we",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BRAM_PORT_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BRAM_PORT_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "BRAM_PORT_rst",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "sel": {
                    "direction": "I"
                  }
                }
              },
              "bram_mux_1": {
                "vlnv": "xilinx.com:module_ref:bram_mux:1.0",
                "xci_name": "conv_accelerator_bd_bram_mux_1_0",
                "parameters": {
                  "ADDR_DEPTH": {
                    "value": "32"
                  },
                  "DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "bram_mux",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "BRAM_PORT0": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BRAM_PORT0_en",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "BRAM_PORT0_dout",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BRAM_PORT0_din",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BRAM_PORT0_we",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BRAM_PORT0_addr",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BRAM_PORT0_clk",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "BRAM_PORT0_rst",
                        "direction": "I"
                      }
                    }
                  },
                  "BRAM_PORT1": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BRAM_PORT1_en",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "BRAM_PORT1_dout",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BRAM_PORT1_din",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BRAM_PORT1_we",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BRAM_PORT1_addr",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BRAM_PORT1_clk",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "BRAM_PORT1_rst",
                        "direction": "I"
                      }
                    }
                  },
                  "BRAM_PORT": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BRAM_PORT_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "BRAM_PORT_dout",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BRAM_PORT_din",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BRAM_PORT_we",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BRAM_PORT_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BRAM_PORT_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "BRAM_PORT_rst",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "sel": {
                    "direction": "I"
                  }
                }
              },
              "bram_switch_1": {
                "vlnv": "xilinx.com:module_ref:bram_switch:1.0",
                "xci_name": "conv_accelerator_bd_bram_switch_1_4",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "32"
                  },
                  "DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "bram_switch",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "BRAM_PORT0": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BRAM_PORT0_en",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "BRAM_PORT0_dout",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BRAM_PORT0_din",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BRAM_PORT0_we",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BRAM_PORT0_addr",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BRAM_PORT0_clk",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "BRAM_PORT0_rst",
                        "direction": "I"
                      }
                    }
                  },
                  "BRAM_PORT1": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BRAM_PORT1_en",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "BRAM_PORT1_dout",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BRAM_PORT1_din",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BRAM_PORT1_we",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BRAM_PORT1_addr",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BRAM_PORT1_clk",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "BRAM_PORT1_rst",
                        "direction": "I"
                      }
                    }
                  },
                  "BLK_MEM_PORT0": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BLK_MEM_PORT0_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "BLK_MEM_PORT0_dout",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BLK_MEM_PORT0_din",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BLK_MEM_PORT0_we",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BLK_MEM_PORT0_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BLK_MEM_PORT0_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "BLK_MEM_PORT0_rst",
                        "direction": "O"
                      }
                    }
                  },
                  "BLK_MEM_PORT1": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "port_maps": {
                      "EN": {
                        "physical_name": "BLK_MEM_PORT1_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "BLK_MEM_PORT1_dout",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "BLK_MEM_PORT1_din",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "BLK_MEM_PORT1_we",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "BLK_MEM_PORT1_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "BLK_MEM_PORT1_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "BLK_MEM_PORT1_rst",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "invert_banks": {
                    "direction": "I"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn3": {
                "interface_ports": [
                  "BRAM_PORT1",
                  "bram_mux_1/BRAM_PORT0"
                ]
              },
              "bram_mux_0_BRAM_PORT": {
                "interface_ports": [
                  "bram_mux_0/BRAM_PORT",
                  "bram_switch_1/BRAM_PORT0"
                ]
              },
              "BRAM_INPUTS_1": {
                "interface_ports": [
                  "BRAM_INPUTS",
                  "bram_mux_0/BRAM_PORT1"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "BRAM_PORT0",
                  "bram_mux_0/BRAM_PORT0"
                ]
              },
              "bram_switch_1_BLK_MEM_PORT0": {
                "interface_ports": [
                  "blk_mem_gen_0/BRAM_PORTA",
                  "bram_switch_1/BLK_MEM_PORT0"
                ]
              },
              "bram_mux_1_BRAM_PORT": {
                "interface_ports": [
                  "bram_mux_1/BRAM_PORT",
                  "bram_switch_1/BRAM_PORT1"
                ]
              },
              "BRAM_OUTPUTS_1": {
                "interface_ports": [
                  "BRAM_OUTPUTS",
                  "bram_mux_1/BRAM_PORT1"
                ]
              },
              "bram_switch_1_BLK_MEM_PORT1": {
                "interface_ports": [
                  "blk_mem_gen_1/BRAM_PORTA",
                  "bram_switch_1/BLK_MEM_PORT1"
                ]
              }
            },
            "nets": {
              "Net": {
                "ports": [
                  "sel",
                  "bram_mux_0/sel",
                  "bram_mux_1/sel"
                ]
              },
              "invert_banks_0_2": {
                "ports": [
                  "invert_banks",
                  "bram_switch_1/invert_banks"
                ]
              }
            }
          },
          "bram_read_delay_0": {
            "vlnv": "xilinx.com:module_ref:bram_read_delay:1.0",
            "xci_name": "conv_accelerator_bd_bram_read_delay_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "bram_read_delay",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_BRAM": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "M_BRAM_en",
                    "direction": "I"
                  },
                  "DOUT": {
                    "physical_name": "M_BRAM_dout",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "M_BRAM_din",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "M_BRAM_we",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "M_BRAM_addr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "M_BRAM_clk",
                    "direction": "I"
                  },
                  "RST": {
                    "physical_name": "M_BRAM_rst",
                    "direction": "I"
                  }
                }
              },
              "S_BRAM": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "S_BRAM_en",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "S_BRAM_dout",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "S_BRAM_din",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "S_BRAM_we",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "S_BRAM_addr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "S_BRAM_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "S_BRAM_rst",
                    "direction": "O"
                  }
                }
              }
            }
          },
          "bram_read_delay_1": {
            "vlnv": "xilinx.com:module_ref:bram_read_delay:1.0",
            "xci_name": "conv_accelerator_bd_bram_read_delay_1_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "bram_read_delay",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_BRAM": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "M_BRAM_en",
                    "direction": "I"
                  },
                  "DOUT": {
                    "physical_name": "M_BRAM_dout",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "M_BRAM_din",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "M_BRAM_we",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "M_BRAM_addr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "M_BRAM_clk",
                    "direction": "I"
                  },
                  "RST": {
                    "physical_name": "M_BRAM_rst",
                    "direction": "I"
                  }
                }
              },
              "S_BRAM": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "S_BRAM_en",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "S_BRAM_dout",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "S_BRAM_din",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "S_BRAM_we",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "S_BRAM_addr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "S_BRAM_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "S_BRAM_rst",
                    "direction": "O"
                  }
                }
              }
            }
          },
          "bram_read_delay_2": {
            "vlnv": "xilinx.com:module_ref:bram_read_delay:1.0",
            "xci_name": "conv_accelerator_bd_bram_read_delay_2_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "bram_read_delay",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_BRAM": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "M_BRAM_en",
                    "direction": "I"
                  },
                  "DOUT": {
                    "physical_name": "M_BRAM_dout",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "M_BRAM_din",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "M_BRAM_we",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "M_BRAM_addr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "M_BRAM_clk",
                    "direction": "I"
                  },
                  "RST": {
                    "physical_name": "M_BRAM_rst",
                    "direction": "I"
                  }
                }
              },
              "S_BRAM": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "S_BRAM_en",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "S_BRAM_dout",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "S_BRAM_din",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "S_BRAM_we",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "S_BRAM_addr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "S_BRAM_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "S_BRAM_rst",
                    "direction": "O"
                  }
                }
              }
            }
          },
          "bram_read_delay_3": {
            "vlnv": "xilinx.com:module_ref:bram_read_delay:1.0",
            "xci_name": "conv_accelerator_bd_bram_read_delay_3_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "bram_read_delay",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_BRAM": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "M_BRAM_en",
                    "direction": "I"
                  },
                  "DOUT": {
                    "physical_name": "M_BRAM_dout",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "M_BRAM_din",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "M_BRAM_we",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "M_BRAM_addr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "M_BRAM_clk",
                    "direction": "I"
                  },
                  "RST": {
                    "physical_name": "M_BRAM_rst",
                    "direction": "I"
                  }
                }
              },
              "S_BRAM": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "S_BRAM_en",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "S_BRAM_dout",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "S_BRAM_din",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "S_BRAM_we",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "S_BRAM_addr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "S_BRAM_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "S_BRAM_rst",
                    "direction": "O"
                  }
                }
              }
            }
          },
          "bram_read_delay_4": {
            "vlnv": "xilinx.com:module_ref:bram_read_delay:1.0",
            "xci_name": "conv_accelerator_bd_bram_read_delay_4_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "bram_read_delay",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_BRAM": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "M_BRAM_en",
                    "direction": "I"
                  },
                  "DOUT": {
                    "physical_name": "M_BRAM_dout",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "M_BRAM_din",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "M_BRAM_we",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "M_BRAM_addr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "M_BRAM_clk",
                    "direction": "I"
                  },
                  "RST": {
                    "physical_name": "M_BRAM_rst",
                    "direction": "I"
                  }
                }
              },
              "S_BRAM": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "S_BRAM_en",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "S_BRAM_dout",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "S_BRAM_din",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "S_BRAM_we",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "S_BRAM_addr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "S_BRAM_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "S_BRAM_rst",
                    "direction": "O"
                  }
                }
              }
            }
          },
          "bram_read_delay_5": {
            "vlnv": "xilinx.com:module_ref:bram_read_delay:1.0",
            "xci_name": "conv_accelerator_bd_bram_read_delay_5_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "bram_read_delay",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_BRAM": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "M_BRAM_en",
                    "direction": "I"
                  },
                  "DOUT": {
                    "physical_name": "M_BRAM_dout",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "M_BRAM_din",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "M_BRAM_we",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "M_BRAM_addr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "M_BRAM_clk",
                    "direction": "I"
                  },
                  "RST": {
                    "physical_name": "M_BRAM_rst",
                    "direction": "I"
                  }
                }
              },
              "S_BRAM": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "port_maps": {
                  "EN": {
                    "physical_name": "S_BRAM_en",
                    "direction": "O"
                  },
                  "DOUT": {
                    "physical_name": "S_BRAM_dout",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "S_BRAM_din",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "S_BRAM_we",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "S_BRAM_addr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "S_BRAM_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "S_BRAM_rst",
                    "direction": "O"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "bram_connect_3_M_BRAM0": {
            "interface_ports": [
              "bram_connect_0/S_BRAM",
              "bram_connect_3/M_BRAM0"
            ]
          },
          "BRAM_PORT_OUTPUT_0_1": {
            "interface_ports": [
              "BRAM_PORT_INPUT_0",
              "bram_input_0/BRAM_INPUTS"
            ]
          },
          "bram_connect_0_M_BRAM1": {
            "interface_ports": [
              "bram_connect_0/M_BRAM1",
              "bram_read_delay_1/M_BRAM"
            ]
          },
          "BRAM_PORT_FILTER_3_1": {
            "interface_ports": [
              "BRAM_PORT_FILTER_3",
              "bram_filter_3/BRAM_PORT"
            ]
          },
          "bram_connect_1_M_BRAM0": {
            "interface_ports": [
              "bram_connect_1/M_BRAM0",
              "bram_read_delay_2/M_BRAM"
            ]
          },
          "bram_connect_4_M_BRAM0": {
            "interface_ports": [
              "bram_connect_2/S_BRAM",
              "bram_connect_4/M_BRAM0"
            ]
          },
          "bram_read_delay_3_S_BRAM": {
            "interface_ports": [
              "bram_filter_3/BRAM_PORT0",
              "bram_read_delay_3/S_BRAM"
            ]
          },
          "bram_read_delay_0_S_BRAM": {
            "interface_ports": [
              "bram_filter_0/BRAM_PORT0",
              "bram_read_delay_0/S_BRAM"
            ]
          },
          "bram_read_delay_4_S_BRAM": {
            "interface_ports": [
              "bram_input_0/BRAM_PORT1",
              "bram_read_delay_4/S_BRAM"
            ]
          },
          "BRAM_PORT_INPUT_0_1": {
            "interface_ports": [
              "BRAM_PORT_OUTPUT_0",
              "bram_input_0/BRAM_OUTPUTS"
            ]
          },
          "BRAM_PORT_FILTER_0_1": {
            "interface_ports": [
              "BRAM_PORT_FILTER_0",
              "bram_filter_0/BRAM_PORT"
            ]
          },
          "bram_connect_4_M_BRAM1": {
            "interface_ports": [
              "bram_connect_3/S_BRAM",
              "bram_connect_4/M_BRAM1"
            ]
          },
          "bram_read_delay_5_S_BRAM": {
            "interface_ports": [
              "bram_input_0/BRAM_PORT0",
              "bram_read_delay_5/S_BRAM"
            ]
          },
          "bram_connect_1_M_BRAM1": {
            "interface_ports": [
              "bram_connect_1/M_BRAM1",
              "bram_read_delay_3/M_BRAM"
            ]
          },
          "BRAM_PORT_FILTER_2_1": {
            "interface_ports": [
              "BRAM_PORT_FILTER_2",
              "bram_filter_2/BRAM_PORT"
            ]
          },
          "bram_read_delay_1_S_BRAM": {
            "interface_ports": [
              "bram_filter_1/BRAM_PORT0",
              "bram_read_delay_1/S_BRAM"
            ]
          },
          "bram_connect_0_M_BRAM0": {
            "interface_ports": [
              "bram_connect_0/M_BRAM0",
              "bram_read_delay_0/M_BRAM"
            ]
          },
          "axi_register_slice_2_M_AXI": {
            "interface_ports": [
              "S_AXI_BRAM",
              "axi_bram_ctrl/S_AXI"
            ]
          },
          "bram_connect_3_M_BRAM1": {
            "interface_ports": [
              "bram_connect_1/S_BRAM",
              "bram_connect_3/M_BRAM1"
            ]
          },
          "bram_read_delay_2_S_BRAM": {
            "interface_ports": [
              "bram_filter_2/BRAM_PORT0",
              "bram_read_delay_2/S_BRAM"
            ]
          },
          "axi_bram_ctrl_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl/BRAM_PORTA",
              "bram_connect_4/S_BRAM"
            ]
          },
          "BRAM_PORT_FILTER_1_1": {
            "interface_ports": [
              "BRAM_PORT_FILTER_1",
              "bram_filter_1/BRAM_PORT"
            ]
          },
          "bram_connect_2_M_BRAM1": {
            "interface_ports": [
              "bram_connect_2/M_BRAM1",
              "bram_read_delay_4/M_BRAM"
            ]
          },
          "bram_connect_2_M_BRAM0": {
            "interface_ports": [
              "bram_connect_2/M_BRAM0",
              "bram_read_delay_5/M_BRAM"
            ]
          }
        },
        "nets": {
          "aclk_0_1": {
            "ports": [
              "aclk_0",
              "axi_bram_ctrl/s_axi_aclk"
            ]
          },
          "aresetn_0_1": {
            "ports": [
              "aresetn_0",
              "axi_bram_ctrl/s_axi_aresetn"
            ]
          },
          "invert_banks_1": {
            "ports": [
              "invert_filters",
              "bram_filter_0/invert_banks",
              "bram_filter_1/invert_banks",
              "bram_filter_2/invert_banks",
              "bram_filter_3/invert_banks"
            ]
          },
          "invert_banks_2": {
            "ports": [
              "invert_activations",
              "bram_input_0/invert_banks"
            ]
          },
          "sel_1": {
            "ports": [
              "sel",
              "bram_input_0/sel"
            ]
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "conv_accelerator_bd_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "83.333336"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666667"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "83333336"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "0"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "85"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "150.000000"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.063"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.062"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.065"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.083"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.007"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.010"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.048"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg484"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "part0"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "32"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_BASEADDR": {
            "value": "0xE0001000"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_HIGHADDR": {
            "value": "0xE0001FFF"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.41"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.411"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.341"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.358"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "68.4725"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "71.086"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "66.794"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "108.7385"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.025"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.028"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "64.1705"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "63.686"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "68.46"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "105.4895"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333313"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J128M16 HA-15E"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "0"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "preset": {
            "value": "ZedBoard"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI_GP0": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x40000000",
                "maximum": "0x7FFFFFFF"
              }
            },
            "S_AXI_HP0": {
              "mode": "Slave",
              "memory_map_ref": "S_AXI_HP0"
            }
          }
        }
      },
      "rst_ps7_0_200M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "conv_accelerator_bd_rst_ps7_0_200M_0"
      },
      "conv_accelerator_wra_0": {
        "vlnv": "xilinx.com:module_ref:conv_accelerator_wrapper:1.0",
        "xci_name": "conv_accelerator_bd_conv_accelerator_wra_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "conv_accelerator_wrapper",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "BRAM_INPUT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "port_maps": {
              "EN": {
                "physical_name": "BRAM_INPUT_en",
                "direction": "O"
              },
              "DOUT": {
                "physical_name": "BRAM_INPUT_dout",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "BRAM_INPUT_din",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "BRAM_INPUT_we",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "BRAM_INPUT_addr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "physical_name": "BRAM_INPUT_clk",
                "direction": "O"
              },
              "RST": {
                "physical_name": "BRAM_INPUT_rst",
                "direction": "O"
              }
            }
          },
          "BRAM_FILTER0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "port_maps": {
              "EN": {
                "physical_name": "BRAM_FILTER0_en",
                "direction": "O"
              },
              "DOUT": {
                "physical_name": "BRAM_FILTER0_dout",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "BRAM_FILTER0_din",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "BRAM_FILTER0_we",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "BRAM_FILTER0_addr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "physical_name": "BRAM_FILTER0_clk",
                "direction": "O"
              },
              "RST": {
                "physical_name": "BRAM_FILTER0_rst",
                "direction": "O"
              }
            }
          },
          "BRAM_FILTER1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "port_maps": {
              "EN": {
                "physical_name": "BRAM_FILTER1_en",
                "direction": "O"
              },
              "DOUT": {
                "physical_name": "BRAM_FILTER1_dout",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "BRAM_FILTER1_din",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "BRAM_FILTER1_we",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "BRAM_FILTER1_addr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "physical_name": "BRAM_FILTER1_clk",
                "direction": "O"
              },
              "RST": {
                "physical_name": "BRAM_FILTER1_rst",
                "direction": "O"
              }
            }
          },
          "BRAM_FILTER2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "port_maps": {
              "EN": {
                "physical_name": "BRAM_FILTER2_en",
                "direction": "O"
              },
              "DOUT": {
                "physical_name": "BRAM_FILTER2_dout",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "BRAM_FILTER2_din",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "BRAM_FILTER2_we",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "BRAM_FILTER2_addr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "physical_name": "BRAM_FILTER2_clk",
                "direction": "O"
              },
              "RST": {
                "physical_name": "BRAM_FILTER2_rst",
                "direction": "O"
              }
            }
          },
          "BRAM_FILTER3": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "port_maps": {
              "EN": {
                "physical_name": "BRAM_FILTER3_en",
                "direction": "O"
              },
              "DOUT": {
                "physical_name": "BRAM_FILTER3_dout",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "BRAM_FILTER3_din",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "BRAM_FILTER3_we",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "BRAM_FILTER3_addr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "physical_name": "BRAM_FILTER3_clk",
                "direction": "O"
              },
              "RST": {
                "physical_name": "BRAM_FILTER3_rst",
                "direction": "O"
              }
            }
          },
          "BRAM_OUTPUT": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "port_maps": {
              "EN": {
                "physical_name": "BRAM_OUTPUT_en",
                "direction": "O"
              },
              "DOUT": {
                "physical_name": "BRAM_OUTPUT_dout",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DIN": {
                "physical_name": "BRAM_OUTPUT_din",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WE": {
                "physical_name": "BRAM_OUTPUT_we",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "BRAM_OUTPUT_addr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "physical_name": "BRAM_OUTPUT_clk",
                "direction": "O"
              },
              "RST": {
                "physical_name": "BRAM_OUTPUT_rst",
                "direction": "O"
              }
            }
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI_LITE",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "83333336",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "8",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "conv_accelerator_bd_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_LITE_AWADDR",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_LITE_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_LITE_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_LITE_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_LITE_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_LITE_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_LITE_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_LITE_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_LITE_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_LITE_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_LITE_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_LITE_ARADDR",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_LITE_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_LITE_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_LITE_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_LITE_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_LITE_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_LITE_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_LITE_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "S_AXI_LITE_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI_LITE",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "S_AXI_LITE_ARESETN",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "conv_accelerator_bd_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "83333336",
                "value_src": "user_prop"
              }
            }
          },
          "S_AXI_LITE_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "accelerator_controls_activation_bram": {
            "direction": "O"
          },
          "swap_activations": {
            "direction": "O"
          },
          "swap_filters": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "axi_crossbar_0_M01_AXI": {
        "interface_ports": [
          "axi_cdma_0/S_AXI_LITE",
          "axi_crossbar_0/M01_AXI"
        ]
      },
      "conv_accelerator_wra_0_BRAM_INPUT": {
        "interface_ports": [
          "bram/BRAM_PORT_INPUT_0",
          "conv_accelerator_wra_0/BRAM_INPUT"
        ]
      },
      "axi_cdma_0_M_AXI": {
        "interface_ports": [
          "axi_cdma_0/M_AXI",
          "axi_crossbar_1/S00_AXI"
        ]
      },
      "axi_crossbar_1_M01_AXI": {
        "interface_ports": [
          "axi_crossbar_1/M01_AXI",
          "bram/S_AXI_BRAM"
        ]
      },
      "axi_protocol_convert_3_M_AXI": {
        "interface_ports": [
          "axi_protocol_convert_3/M_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "BRAM_PORT_OUTPUT_0_1": {
        "interface_ports": [
          "bram/BRAM_PORT_OUTPUT_0",
          "conv_accelerator_wra_0/BRAM_OUTPUT"
        ]
      },
      "axi_crossbar_1_M00_AXI": {
        "interface_ports": [
          "axi_crossbar_1/M00_AXI",
          "axi_protocol_convert_3/S_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "conv_accelerator_wra_0_BRAM_FILTER0": {
        "interface_ports": [
          "bram/BRAM_PORT_FILTER_0",
          "conv_accelerator_wra_0/BRAM_FILTER0"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "axi_protocol_convert_0/S_AXI",
          "processing_system7_0/M_AXI_GP0"
        ]
      },
      "conv_accelerator_wra_0_BRAM_FILTER1": {
        "interface_ports": [
          "bram/BRAM_PORT_FILTER_1",
          "conv_accelerator_wra_0/BRAM_FILTER1"
        ]
      },
      "conv_accelerator_wra_0_BRAM_FILTER3": {
        "interface_ports": [
          "bram/BRAM_PORT_FILTER_3",
          "conv_accelerator_wra_0/BRAM_FILTER3"
        ]
      },
      "conv_accelerator_wra_0_BRAM_FILTER2": {
        "interface_ports": [
          "bram/BRAM_PORT_FILTER_2",
          "conv_accelerator_wra_0/BRAM_FILTER2"
        ]
      },
      "axi_protocol_convert_0_M_AXI": {
        "interface_ports": [
          "axi_crossbar_0/S00_AXI",
          "axi_protocol_convert_0/M_AXI"
        ]
      },
      "axi_crossbar_0_M00_AXI": {
        "interface_ports": [
          "axi_crossbar_0/M00_AXI",
          "conv_accelerator_wra_0/S_AXI_LITE"
        ]
      }
    },
    "nets": {
      "conv_accelerator_0_swap_banks": {
        "ports": [
          "conv_accelerator_wra_0/swap_filters",
          "bram/invert_filters"
        ]
      },
      "conv_accelerator_wra_0_ps_controls_activation_bram": {
        "ports": [
          "conv_accelerator_wra_0/accelerator_controls_activation_bram",
          "bram/sel"
        ]
      },
      "conv_accelerator_wra_0_swap_activations": {
        "ports": [
          "conv_accelerator_wra_0/swap_activations",
          "bram/invert_activations"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "axi_cdma_0/m_axi_aclk",
          "axi_cdma_0/s_axi_lite_aclk",
          "axi_crossbar_0/aclk",
          "axi_crossbar_1/aclk",
          "axi_protocol_convert_0/aclk",
          "axi_protocol_convert_3/aclk",
          "bram/aclk_0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "rst_ps7_0_200M/slowest_sync_clk",
          "conv_accelerator_wra_0/S_AXI_LITE_ACLK"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_200M/ext_reset_in"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_200M/peripheral_aresetn",
          "axi_cdma_0/s_axi_lite_aresetn",
          "axi_crossbar_0/aresetn",
          "axi_crossbar_1/aresetn",
          "axi_protocol_convert_0/aresetn",
          "axi_protocol_convert_3/aresetn",
          "bram/aresetn_0",
          "conv_accelerator_wra_0/S_AXI_LITE_ARESETN"
        ]
      }
    },
    "addressing": {
      "/axi_cdma_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_Mem0": {
                "address_block": "/bram/axi_bram_ctrl/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "512K"
              },
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_cdma_0_Reg": {
                "address_block": "/axi_cdma_0/S_AXI_LITE/Reg",
                "offset": "0x7E200000",
                "range": "64K"
              },
              "SEG_conv_accelerator_wra_0_reg0": {
                "address_block": "/conv_accelerator_wra_0/S_AXI_LITE/reg0",
                "offset": "0x4C000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}