module sa_R_channel
#(
    // Interconnect configuration
    parameter MST_AMT        = 3,
    parameter OUTSTANDING_AMT = 8,
    parameter MST_ID_W       = $clog2(MST_AMT),
    // Transaction configuration
    parameter DATA_WIDTH     = 32,
    parameter ADDR_WIDTH     = 32,
    parameter TRANS_MST_ID_W = 5,                     // Bus width of master transaction ID
    parameter TRANS_SLV_ID_W = TRANS_MST_ID_W + MST_ID_W, // Bus width of slave transaction ID
    parameter TRANS_WR_RESP_W = 2
)
(
    // Input declaration
    // -- Global signals
    input                     ACLK_i,
    input                     ARESETn_i,

    // -- To Dispatcher
    // ---- Read data channel
    input [MST_AMT-1:0]       dsp_RREADY_i,

    // -- To slave (master interface of the interconnect)
    // ---- Read data channel
    input [TRANS_SLV_ID_W-1:0] s_RID_i,
    input [DATA_WIDTH-1:0]    s_RDATA_i,
    input [TRANS_WR_RESP_W-1:0] s_RRESP_i,
    input                      s_RLAST_i,
    input                      s_RVALID_i,

    // -- To Read Address channel
    input [TRANS_SLV_ID_W-1:0] AR_AxID_i,
    input                      AR_crossing_flag_i,
    input                      AR_shift_en_i,

    // Output declaration
    // -- To Dispatcher
    // ---- Read data channel (master)
    output [TRANS_MST_ID_W*MST_AMT-1:0] dsp_RID_o,
    output [DATA_WIDTH*MST_AMT-1:0]     dsp_RDATA_o,
    output [TRANS_WR_RESP_W*MST_AMT-1:0] dsp_RRESP_o,
    output [MST_AMT-1:0]                 dsp_RLAST_o,
    output [MST_AMT-1:0]                 dsp_RVALID_o,

    // -- To slave (master interface of the interconnect)
    // ---- Read data channel
    output                            s_RREADY_o,

    // -- To Read Address channel
    output                            AR_stall_o
);

// Local parameters initialization
localparam FILTER_INFO_W  = TRANS_SLV_ID_W + 1;  // crossing flag + transaction ID
localparam R_INFO_W       = TRANS_SLV_ID_W + DATA_WIDTH + TRANS_WR_RESP_W + 1;

// Internal variable declaration
genvar mst_idx;

// Internal signal declaration
// -- wire declaration
// ----- FIFO RLAST filter
wire [FILTER_INFO_W-1:0]    filter_info;
wire [FILTER_INFO_W-1:0]    filter_info_valid;
wire                        fifo_filter_wr_en;
wire                        fifo_filter_rd_en;
wire                        fifo_filter_full;
wire                        fifo_filter_empty;

// ----- Read response filter
wire                        crossing_flag_valid;
wire [TRANS_SLV_ID_W-1:0]   ARID_valid;
wire [TRANS_SLV_ID_W-1:0]   filter_ARID_match;
wire                        filter_condition;
wire                        filter_RLAST;

// -- Handshake detector
wire                        slv_handshake_occur;

// -- Master mapping
wire [MST_ID_W-1:0]         mst_id;
wire                        dsp_RREADY_valid;

// -- Slave skid buffer
wire [R_INFO_W-1:0]         ssb_bwd_data;
wire                        ssb_bwd_valid;
wire                        ssb_bwd_ready;
wire [R_INFO_W-1:0]         ssb_fwd_data;
wire                        ssb_fwd_valid;
wire                        ssb_fwd_ready;
wire [TRANS_SLV_ID_W-1:0]   ssb_fwd_RID;
wire [DATA_WIDTH-1:0]       ssb_fwd_RDATA;
wire [TRANS_WR_RESP_W-1:0]  ssb_fwd_RRESP;
wire                        ssb_fwd_RLAST;

// Module instantiation
// -- FIFO R ordering
fifo
#(
    .DATA_WIDTH(FILTER_INFO_W),
    .FIFO_DEPTH(OUTSTANDING_AMT)
) fifo_wresp_filter (
    .clk(ACLK_i),
    .data_i(filter_info),
    .data_o(filter_info_valid),
    .rd_valid_i(fifo_filter_rd_en),
    .wr_valid_i(fifo_filter_wr_en),
    .empty_o(fifo_filter_empty),
    .full_o(fifo_filter_full),
    .almost_empty_o(),
    .almost_full_o(),
    .counter(),
    .rst_n(ARESETn_i)
);

// Slave skid buffer (pipelined in/out)
skid_buffer #(
    .SBUF_TYPE(1),
    .DATA_WIDTH(R_INFO_W)
) slv_skid_buffer (
    .clk      (ACLK_i),
    .rst_n    (ARESETn_i),
    .bwd_data_i(ssb_bwd_data),
    .bwd_valid_i(ssb_bwd_valid),
    .fwd_ready_i(ssb_fwd_ready),
    .fwd_data_o (ssb_fwd_data),
    .bwd_ready_o(ssb_bwd_ready),
    .fwd_valid_o(ssb_fwd_valid)
);

// Combinational logic
// -- FIFO R filter
assign filter_info = {AR_crossing_flag_i, AR_AxID_i};
assign fifo_filter_wr_en = AR_shift_en_i;
assign fifo_filter_rd_en = slv_handshake_occur & ssb_fwd_RLAST;

// -- Read response filter
assign {crossing_flag_valid, ARID_valid} = filter_info_valid;
assign filter_ARID_match = (ARID_valid == ssb_fwd_RID);
assign filter_condition = filter_ARID_match & (~fifo_filter_empty) & crossing_flag_valid;
assign filter_RLAST = ssb_fwd_RLAST & ~filter_condition;

// -- Handshake detector
assign slv_handshake_occur = ssb_fwd_valid & ssb_fwd_ready;

// -- Master mapping
assign mst_id = ssb_fwd_RID[(TRANS_SLV_ID_W-1):MST_ID_W];
assign dsp_RREADY_valid = dsp_RREADY_i[mst_id];

// -- Slave Output
assign s_RREADY_o = ssb_bwd_ready;

// -- Dispatcher Output
generate
    for(mst_idx = 0; mst_idx < MST_AMT; mst_idx = mst_idx + 1) begin : MST_LOGIC
        assign dsp_RVALID_o[mst_idx] = (mst_id == mst_idx) & ssb_fwd_valid;
        assign dsp_RID_o[TRANS_MST_ID_W*(mst_idx+1)-1:TRANS_MST_ID_W*mst_idx] = ssb_fwd_RID[TRANS_MST_ID_W-1:0];
        assign dsp_RDATA_o[DATA_WIDTH*(mst_idx+1)-1:DATA_WIDTH*mst_idx] = ssb_fwd_RDATA;
        assign dsp_RRESP_o[TRANS_WR_RESP_W*(mst_idx+1)-1:TRANS_WR_RESP_W*mst_idx] = ssb_fwd_RRESP;
        assign dsp_RLAST_o[mst_idx] = filter_RLAST;
    end
endgenerate

// -- Slave skid buffer
assign ssb_bwd_data    = {s_RID_i, s_RDATA_i, s_RRESP_i, s_RLAST_i};
assign ssb_bwd_valid  = s_RVALID_i;
assign ssb_fwd_ready  = dsp_RREADY_i[mst_id];
assign {ssb_fwd_RID, ssb_fwd_RDATA, ssb_fwd_RRESP, ssb_fwd_RLAST} = ssb_fwd_data;

// -- Read Address channel Output
assign AR_stall_o = fifo_filter_full;

endmodule
