CMD:./cmake-build-debug/cbp sample_traces/compress/compress_0_trace.gz

=================== Predictor constants ===================
K = 17
DEFAULT_SIZE = 131072
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
TAG_LEN_S = { 6, 7, 9, 11, 11, 11, 11, 12IDX_LEN_S = { 
, 
, , , , , 
,  }
RESET_INTERVAL = 262144

TOT_SIZE = 183 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
55000000 instrs 
60000000 instrs 
65000000 instrs 
70000000 instrs 
75000000 instrs 
80000000 instrs 
85000000 instrs 
90000000 instrs 
95000000 instrs 
100000000 instrs 
105000000 instrs 
110000000 instrs 
115000000 instrs 
120000000 instrs 
EOF
Table[0]
	 occupation: 986 / 1024
	 total predictions: 2017362
Table[1]
	 occupation: 7230 / 8192
	 total predictions: 2690349
Table[2]
	 occupation: 16359 / 16384
	 total predictions: 1481295
Table[3]
	 occupation: 16375 / 16384
	 total predictions: 976118
Table[4]
	 occupation: 16380 / 16384
	 total predictions: 243087
Table[5]
	 occupation: 16352 / 16384
	 total predictions: 12070
Table[6]
	 occupation: 5470 / 8192
	 total predictions: 15307
Table[7]
	 occupation: 1654 / 2048
	 total predictions: 27884
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 22196185
Number of loads that miss in SQ: 21666610 (97.61%)
Number of PFs issued to the memory system 4371735
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 126276306
	misses     = 2715
	miss ratio = 0.00%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 33160278
	misses     = 2088229
	miss ratio = 6.30%
	pf accesses   = 4371735
	pf misses     = 74320
	pf miss ratio = 1.70%
L2$:
	accesses   = 2090944
	misses     = 176767
	miss ratio = 8.45%
	pf accesses   = 74320
	pf misses     = 6079
	pf miss ratio = 8.18%
L3$:
	accesses   = 176767
	misses     = 53498
	miss ratio = 30.26%
	pf accesses   = 6079
	pf misses     = 1398
	pf miss ratio = 23.00%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :22196185
Num Prefetches generated :4434285
Num Prefetches issued :8375344
Num Prefetches filtered by PF queue :204909
Num untimely prefetches dropped from PF queue :62550
Num prefetches not issued LDST contention :4003609
Num prefetches not issued stride 0 :6965105
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 120000052
cycles       = 38952749
CycWP        = 28161372
IPC          = 3.0807

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect         11747875    1128099   9.6026%   9.4008
JumpDirect          1288926          0   0.0000%   0.0000
JumpIndirect           1254          0   0.0000%   0.0000
JumpReturn           171854          0   0.0000%   0.0000
Not control       113066397          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000052      2925131   3.4187     965109      83289   0.3299       0.0285   8.6300%   8.3289    2037368    24.4614   203.7357
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000052      7818642   3.1975    2465291     232823   0.3153       0.0298   9.4440%   9.3129    5648488    24.2609   225.9391
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    60000052     19227129   3.1206    5895554     584314   0.3066       0.0304   9.9111%   9.7386   13994683    23.9506   233.2445
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
   120000052     38952749   3.0807   11747875    1128099   0.3016       0.0290   9.6026%   9.4008   28161372    24.9636   234.6780
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 120000052 instrs 

ExecTime = 4140.658492088318
