Analysis & Synthesis report for LAB7
Thu Dec  1 15:15:31 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |LAB7|StateMachine:inst14|estado
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Source assignments for Memoria:inst|altsyncram:altsyncram_component|altsyncram_jkq3:auto_generated
 14. Parameter Settings for User Entity Instance: Memoria:inst|altsyncram:altsyncram_component
 15. altsyncram Parameter Settings by Entity Instance
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec  1 15:15:31 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; LAB7                                        ;
; Top-level Entity Name              ; LAB7                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 136                                         ;
;     Total combinational functions  ; 135                                         ;
;     Dedicated logic registers      ; 63                                          ;
; Total registers                    ; 63                                          ;
; Total pins                         ; 47                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; LAB7               ; LAB7               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; ../LAB3/Entradas.bdf             ; yes             ; User Block Diagram/Schematic File      ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB3/Entradas.bdf                       ;         ;
; ConversorHexadecimal.vhd         ; yes             ; User VHDL File                         ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/ConversorHexadecimal.vhd           ;         ;
; Timing_Reference1Hz.vhd          ; yes             ; User VHDL File                         ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/Timing_Reference1Hz.vhd            ;         ;
; Memoria.vhd                      ; yes             ; User Wizard-Generated File             ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/Memoria.vhd                        ;         ;
; PISO.bdf                         ; yes             ; User Block Diagram/Schematic File      ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/PISO.bdf                           ;         ;
; DetectorSeq.vhd                  ; yes             ; User VHDL File                         ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/DetectorSeq.vhd                    ;         ;
; LAB7.bdf                         ; yes             ; User Block Diagram/Schematic File      ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/LAB7.bdf                           ;         ;
; Contador256.bdf                  ; yes             ; User Block Diagram/Schematic File      ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/Contador256.bdf                    ;         ;
; counter.bdf                      ; yes             ; User Block Diagram/Schematic File      ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/counter.bdf                        ;         ;
; 0CD3.bdf                         ; yes             ; User Block Diagram/Schematic File      ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/0CD3.bdf                           ;         ;
; 0CD1.bdf                         ; yes             ; User Block Diagram/Schematic File      ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/0CD1.bdf                           ;         ;
; 0CD2.bdf                         ; yes             ; User Block Diagram/Schematic File      ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/0CD2.bdf                           ;         ;
; 0CD0.bdf                         ; yes             ; User Block Diagram/Schematic File      ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/0CD0.bdf                           ;         ;
; Contador0C.bdf                   ; yes             ; User Block Diagram/Schematic File      ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/Contador0C.bdf                     ;         ;
; ../Prova1/Seletora.bdf           ; yes             ; User Block Diagram/Schematic File      ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Seletora.bdf                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /home/aldeena/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /home/aldeena/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /home/aldeena/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /home/aldeena/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; /home/aldeena/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /home/aldeena/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /home/aldeena/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /home/aldeena/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /home/aldeena/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_jkq3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/db/altsyncram_jkq3.tdf             ;         ;
; ROM_256_8.hex                    ; yes             ; Auto-Found Memory Initialization File  ; /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/ROM_256_8.hex                      ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 136                    ;
;                                             ;                        ;
; Total combinational functions               ; 135                    ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 55                     ;
;     -- 3 input functions                    ; 27                     ;
;     -- <=2 input functions                  ; 53                     ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 104                    ;
;     -- arithmetic mode                      ; 31                     ;
;                                             ;                        ;
; Total registers                             ; 63                     ;
;     -- Dedicated logic registers            ; 63                     ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 47                     ;
; Total memory bits                           ; 2048                   ;
;                                             ;                        ;
; Embedded Multiplier 9-bit elements          ; 0                      ;
;                                             ;                        ;
; Maximum fan-out node                        ; InternalCLK50MHz~input ;
; Maximum fan-out                             ; 33                     ;
; Total fan-out                               ; 713                    ;
; Average fan-out                             ; 2.38                   ;
+---------------------------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                               ; Entity Name          ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------+----------------------+--------------+
; |LAB7                                     ; 135 (3)             ; 63 (1)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 47   ; 0            ; 0          ; |LAB7                                                                             ; LAB7                 ; work         ;
;    |Contador0C:inst2|                     ; 12 (7)              ; 5 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|Contador0C:inst2                                                            ; Contador0C           ; work         ;
;       |0CD0:inst2|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|Contador0C:inst2|0CD0:inst2                                                 ; 0CD0                 ; work         ;
;       |0CD1:inst4|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|Contador0C:inst2|0CD1:inst4                                                 ; 0CD1                 ; work         ;
;       |0CD2:inst5|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|Contador0C:inst2|0CD2:inst5                                                 ; 0CD2                 ; work         ;
;       |0CD3:inst6|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|Contador0C:inst2|0CD3:inst6                                                 ; 0CD3                 ; work         ;
;       |Seletora:inst30|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|Contador0C:inst2|Seletora:inst30                                            ; Seletora             ; work         ;
;    |Contador256:inst4|                    ; 9 (1)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|Contador256:inst4                                                           ; Contador256          ; work         ;
;       |counter:inst1|                     ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|Contador256:inst4|counter:inst1                                             ; counter              ; work         ;
;       |counter:inst|                      ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|Contador256:inst4|counter:inst                                              ; counter              ; work         ;
;    |ConversorHexaDecimal:inst17|          ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|ConversorHexaDecimal:inst17                                                 ; ConversorHexaDecimal ; work         ;
;    |ConversorHexaDecimal:inst19|          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|ConversorHexaDecimal:inst19                                                 ; ConversorHexaDecimal ; work         ;
;    |ConversorHexaDecimal:inst20|          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|ConversorHexaDecimal:inst20                                                 ; ConversorHexaDecimal ; work         ;
;    |ConversorHexaDecimal:inst21|          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|ConversorHexaDecimal:inst21                                                 ; ConversorHexaDecimal ; work         ;
;    |ConversorHexaDecimal:inst22|          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|ConversorHexaDecimal:inst22                                                 ; ConversorHexaDecimal ; work         ;
;    |Memoria:inst|                         ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|Memoria:inst                                                                ; Memoria              ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|Memoria:inst|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;          |altsyncram_jkq3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|Memoria:inst|altsyncram:altsyncram_component|altsyncram_jkq3:auto_generated ; altsyncram_jkq3      ; work         ;
;    |PISO:inst1|                           ; 7 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|PISO:inst1                                                                  ; PISO                 ; work         ;
;       |Entradas:inst100|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|PISO:inst1|Entradas:inst100                                                 ; Entradas             ; work         ;
;       |Entradas:inst101|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|PISO:inst1|Entradas:inst101                                                 ; Entradas             ; work         ;
;       |Entradas:inst102|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|PISO:inst1|Entradas:inst102                                                 ; Entradas             ; work         ;
;       |Entradas:inst15|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|PISO:inst1|Entradas:inst15                                                  ; Entradas             ; work         ;
;       |Entradas:inst16|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|PISO:inst1|Entradas:inst16                                                  ; Entradas             ; work         ;
;       |Entradas:inst17|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|PISO:inst1|Entradas:inst17                                                  ; Entradas             ; work         ;
;       |Entradas:inst18|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|PISO:inst1|Entradas:inst18                                                  ; Entradas             ; work         ;
;    |StateMachine:inst14|                  ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|StateMachine:inst14                                                         ; StateMachine         ; work         ;
;    |Timing_Reference1Hz:inst5|            ; 56 (56)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB7|Timing_Reference1Hz:inst5                                                   ; Timing_Reference1Hz  ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                        ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                   ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+
; Memoria:inst|altsyncram:altsyncram_component|altsyncram_jkq3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; ROM_256_8.hex ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |LAB7|Memoria:inst ; Memoria.vhd     ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |LAB7|StateMachine:inst14|estado                                                          ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; estado.s7 ; estado.s6 ; estado.s5 ; estado.s4 ; estado.s3 ; estado.s2 ; estado.s1 ; estado.s0 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; estado.s0 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; estado.s1 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; estado.s2 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; estado.s3 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; estado.s4 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; estado.s5 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; estado.s6 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; estado.s7 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 63    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 29    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Timing_Reference1Hz:inst5|count[0]     ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:inst|altsyncram:altsyncram_component|altsyncram_jkq3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; ROM_256_8.hex        ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_jkq3      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; Memoria:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 256                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 0                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 47                          ;
; cycloneiii_ff         ; 63                          ;
;     CLR               ; 29                          ;
;     plain             ; 34                          ;
; cycloneiii_lcell_comb ; 135                         ;
;     arith             ; 31                          ;
;         2 data inputs ; 31                          ;
;     normal            ; 104                         ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 27                          ;
;         4 data inputs ; 55                          ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.42                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Dec  1 15:15:16 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB7 -c LAB7
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB3/Entradas.bdf
    Info (12023): Found entity 1: Entradas
Info (12021): Found 2 design units, including 1 entities, in source file ConversorHexadecimal.vhd
    Info (12022): Found design unit 1: ConversorHexaDecimal-arc_sevenseg File: /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/ConversorHexadecimal.vhd Line: 10
    Info (12023): Found entity 1: ConversorHexaDecimal File: /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/ConversorHexadecimal.vhd Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Contador09.bdf
    Info (12023): Found entity 1: Contador09
Info (12021): Found 1 design units, including 1 entities, in source file 09D3.bdf
    Info (12023): Found entity 1: 09D3
Info (12021): Found 1 design units, including 1 entities, in source file 09D2.bdf
    Info (12023): Found entity 1: 09D2
Info (12021): Found 1 design units, including 1 entities, in source file 09D1.bdf
    Info (12023): Found entity 1: 09D1
Info (12021): Found 1 design units, including 1 entities, in source file 09D0.bdf
    Info (12023): Found entity 1: 09D0
Info (12021): Found 2 design units, including 1 entities, in source file Timing_Reference8Hz.vhd
    Info (12022): Found design unit 1: Timing_Reference8Hz-freq_div File: /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/Timing_Reference8Hz.vhd Line: 11
    Info (12023): Found entity 1: Timing_Reference8Hz File: /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/Timing_Reference8Hz.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Timing_Reference1Hz.vhd
    Info (12022): Found design unit 1: Timing_Reference1Hz-freq_div File: /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/Timing_Reference1Hz.vhd Line: 11
    Info (12023): Found entity 1: Timing_Reference1Hz File: /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/Timing_Reference1Hz.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB3/RegistradorPISO.bdf
    Info (12023): Found entity 1: RegistradorPISO
Info (12021): Found 1 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB3/Controlador2Portas.bdf
    Info (12023): Found entity 1: Controlador2Portas
Info (12021): Found 2 design units, including 1 entities, in source file Memoria.vhd
    Info (12022): Found design unit 1: memoria-SYN File: /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/Memoria.vhd Line: 52
    Info (12023): Found entity 1: Memoria File: /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/Memoria.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file PISO.bdf
    Info (12023): Found entity 1: PISO
Info (12021): Found 2 design units, including 1 entities, in source file DetectorSeq.vhd
    Info (12022): Found design unit 1: StateMachine-funcionamento File: /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/DetectorSeq.vhd Line: 18
    Info (12023): Found entity 1: StateMachine File: /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/DetectorSeq.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file LAB7.bdf
    Info (12023): Found entity 1: LAB7
Info (12021): Found 1 design units, including 1 entities, in source file D3.bdf
    Info (12023): Found entity 1: D3
Info (12021): Found 1 design units, including 1 entities, in source file D2.bdf
    Info (12023): Found entity 1: D2
Info (12021): Found 1 design units, including 1 entities, in source file D1.bdf
    Info (12023): Found entity 1: D1
Info (12021): Found 1 design units, including 1 entities, in source file D0.bdf
    Info (12023): Found entity 1: D0
Warning (12019): Can't analyze file -- file Contador 015.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file Contador256.bdf
    Info (12023): Found entity 1: Contador256
Info (12021): Found 1 design units, including 1 entities, in source file Contador FF.bdf
    Info (12023): Found entity 1: Contador FF
Info (12021): Found 1 design units, including 1 entities, in source file ContadorFF.bdf
    Info (12023): Found entity 1: ContadorFF
Info (12021): Found 1 design units, including 1 entities, in source file counter.bdf
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file 0CD3.bdf
    Info (12023): Found entity 1: 0CD3
Warning (12019): Can't analyze file -- file OCD2.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file 0CD1.bdf
    Info (12023): Found entity 1: 0CD1
Info (12021): Found 1 design units, including 1 entities, in source file 0CD2.bdf
    Info (12023): Found entity 1: 0CD2
Info (12021): Found 1 design units, including 1 entities, in source file 0CD0.bdf
    Info (12023): Found entity 1: 0CD0
Info (12021): Found 1 design units, including 1 entities, in source file Contador0C.bdf
    Info (12023): Found entity 1: Contador0C
Info (12021): Found 1 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Seletora.bdf
    Info (12023): Found entity 1: Seletora
Info (12127): Elaborating entity "LAB7" for the top level hierarchy
Info (12128): Elaborating entity "StateMachine" for hierarchy "StateMachine:inst14"
Info (12128): Elaborating entity "Contador0C" for hierarchy "Contador0C:inst2"
Warning (275011): Block or symbol "NOT" of instance "inst11" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst13" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst17" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst20" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst35" overlaps another block or symbol
Info (12128): Elaborating entity "0CD3" for hierarchy "Contador0C:inst2|0CD3:inst6"
Warning (275008): Primitive "NOT" of instance "inst6" not used
Warning (275008): Primitive "NOT" of instance "inst7" not used
Info (12128): Elaborating entity "0CD0" for hierarchy "Contador0C:inst2|0CD0:inst2"
Warning (275009): Pin "Q1" not connected
Warning (275008): Primitive "NOT" of instance "inst6" not used
Info (12128): Elaborating entity "0CD1" for hierarchy "Contador0C:inst2|0CD1:inst4"
Info (12128): Elaborating entity "0CD2" for hierarchy "Contador0C:inst2|0CD2:inst5"
Info (12128): Elaborating entity "Seletora" for hierarchy "Contador0C:inst2|Seletora:inst30"
Info (12128): Elaborating entity "Timing_Reference1Hz" for hierarchy "Timing_Reference1Hz:inst5"
Warning (10492): VHDL Process Statement warning at Timing_Reference1Hz.vhd(27): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/Timing_Reference1Hz.vhd Line: 27
Info (12128): Elaborating entity "PISO" for hierarchy "PISO:inst1"
Info (12128): Elaborating entity "Entradas" for hierarchy "PISO:inst1|Entradas:inst18"
Info (12128): Elaborating entity "Memoria" for hierarchy "Memoria:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memoria:inst|altsyncram:altsyncram_component" File: /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/Memoria.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "Memoria:inst|altsyncram:altsyncram_component" File: /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/Memoria.vhd Line: 59
Info (12133): Instantiated megafunction "Memoria:inst|altsyncram:altsyncram_component" with the following parameter: File: /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/Memoria.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ROM_256_8.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jkq3.tdf
    Info (12023): Found entity 1: altsyncram_jkq3 File: /home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB7/db/altsyncram_jkq3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jkq3" for hierarchy "Memoria:inst|altsyncram:altsyncram_component|altsyncram_jkq3:auto_generated" File: /home/aldeena/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Contador256" for hierarchy "Contador256:inst4"
Info (12128): Elaborating entity "counter" for hierarchy "Contador256:inst4|counter:inst"
Info (12128): Elaborating entity "ConversorHexaDecimal" for hierarchy "ConversorHexaDecimal:inst17"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Contador0C:inst2|Seletora:inst30|inst2~0
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 191 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 44 output pins
    Info (21061): Implemented 136 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 1057 megabytes
    Info: Processing ended: Thu Dec  1 15:15:31 2022
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:37


