// Seed: 243471378
module module_0 (
    input tri id_0,
    output supply0 id_1,
    input wire id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input wand id_6,
    output wand id_7,
    output tri id_8,
    output tri id_9
);
  assign id_8 = id_6;
  wire id_11;
  assign id_9 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    output wand id_8
    , id_13,
    output wand id_9,
    output wire id_10,
    input wor id_11
);
  wire id_14;
  wire id_15;
  module_0(
      id_6, id_2, id_4, id_4, id_4, id_4, id_7, id_8, id_10, id_9
  );
  wire id_16;
  assign id_0 = 1;
endmodule
