INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/lab/mod9_behavioural/mod9_behavioural.srcs/sources_1/new/mod9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/lab/mod9_behavioural/mod9_behavioural.srcs/sim_1/new/tesetbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tesetbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/lab/mod9_behavioural/mod9_behavioural.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
