-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dft is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sample_real_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    sample_real_V_ce0 : OUT STD_LOGIC;
    sample_real_V_we0 : OUT STD_LOGIC;
    sample_real_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    sample_real_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    sample_imag_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    sample_imag_V_ce0 : OUT STD_LOGIC;
    sample_imag_V_we0 : OUT STD_LOGIC;
    sample_imag_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    sample_imag_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dft is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dft,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xqzu5ev-ffrb900-1-i,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.625000,HLS_SYN_LAT=138754,HLS_SYN_TPT=none,HLS_SYN_MEM=12,HLS_SYN_DSP=110,HLS_SYN_FF=4396,HLS_SYN_LUT=9802,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv64_3F9921FB5444261E : STD_LOGIC_VECTOR (63 downto 0) := "0011111110011001001000011111101101010100010001000010011000011110";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_C : STD_LOGIC_VECTOR (11 downto 0) := "000000001100";
    constant ap_const_lv12_FF4 : STD_LOGIC_VECTOR (11 downto 0) := "111111110100";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_FFFFFFCB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111001011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv48_FFFFFFFFFFFF : STD_LOGIC_VECTOR (47 downto 0) := "111111111111111111111111111111111111111111111111";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFCA : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111001010";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv11_3FE : STD_LOGIC_VECTOR (10 downto 0) := "01111111110";
    constant ap_const_lv11_24 : STD_LOGIC_VECTOR (10 downto 0) := "00000100100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_8000000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal j_0_reg_269 : STD_LOGIC_VECTOR (8 downto 0);
    signal j_0_reg_269_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_0_reg_269_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_0_reg_269_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_0_reg_269_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_0_reg_269_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_0_reg_269_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_0_reg_269_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_0_reg_269_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_0_reg_269_pp0_iter9_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_0_reg_269_pp0_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_0_reg_269_pp0_iter11_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_sin_or_cos_double_s_fu_292_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_320 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal icmp_ln27_reg_1677 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1677_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state4_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_state16_pp0_stage1_iter6 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter7 : BOOLEAN;
    signal ap_block_state20_pp0_stage1_iter8 : BOOLEAN;
    signal ap_block_state22_pp0_stage1_iter9 : BOOLEAN;
    signal ap_block_state24_pp0_stage1_iter10 : BOOLEAN;
    signal ap_block_state26_pp0_stage1_iter11 : BOOLEAN;
    signal ap_block_state28_pp0_stage1_iter12 : BOOLEAN;
    signal ap_block_state30_pp0_stage1_iter13 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal icmp_ln27_reg_1677_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_2_fu_330_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_2_reg_1657 : STD_LOGIC_VECTOR (8 downto 0);
    signal temp_real_V_addr_reg_1662 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_imag_V_addr_reg_1667 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1118_fu_342_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln1118_reg_1672 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln27_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1677_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1677_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1677_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1677_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1677_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1677_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1677_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1677_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1677_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1677_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1677_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_352_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal j_reg_1681 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal grp_fu_317_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_reg_1691 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_312_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_assign_reg_1696 : STD_LOGIC_VECTOR (63 downto 0);
    signal w_V_fu_644_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_V_reg_1701 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln885_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln885_reg_1706 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_37_fu_660_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_37_reg_1711 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln888_fu_679_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln888_reg_1716 : STD_LOGIC_VECTOR (47 downto 0);
    signal l_fu_709_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_reg_1724 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln893_fu_713_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln893_reg_1729 : STD_LOGIC_VECTOR (10 downto 0);
    signal m_5_reg_1734 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_18_reg_1739 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln885_fu_946_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln885_reg_1744 : STD_LOGIC_VECTOR (63 downto 0);
    signal man_V_5_fu_1012_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_5_reg_1759 : STD_LOGIC_VECTOR (53 downto 0);
    signal sh_amt_1_fu_1050_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_1_reg_1764 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln583_1_fu_1064_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln583_1_reg_1769 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln603_1_fu_1166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln603_1_reg_1774 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln603_3_fu_1172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln603_3_reg_1779 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln603_5_fu_1178_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln603_5_reg_1784 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln603_5_fu_1192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln603_5_reg_1789 : STD_LOGIC_VECTOR (0 downto 0);
    signal sample_real_V_load_reg_1794 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_imag_V_load_reg_1799 : STD_LOGIC_VECTOR (15 downto 0);
    signal s_V_fu_1531_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal s_V_reg_1804 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_2_fu_1543_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln1118_2_reg_1809 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln1118_4_fu_1546_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln1118_4_reg_1814 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1192_fu_1627_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1192_reg_1819 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1192_3_fu_1633_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1192_3_reg_1824 : STD_LOGIC_VECTOR (27 downto 0);
    signal i_fu_1606_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_reg_1832 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal zext_ln42_fu_1612_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_reg_1837 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln41_fu_1600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal temp_real_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_real_V_ce0 : STD_LOGIC;
    signal temp_real_V_we0 : STD_LOGIC;
    signal temp_real_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_real_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_imag_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_imag_V_ce0 : STD_LOGIC;
    signal temp_imag_V_we0 : STD_LOGIC;
    signal temp_imag_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_imag_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sin_or_cos_double_s_fu_292_ap_start : STD_LOGIC;
    signal grp_sin_or_cos_double_s_fu_292_ap_done : STD_LOGIC;
    signal grp_sin_or_cos_double_s_fu_292_ap_idle : STD_LOGIC;
    signal grp_sin_or_cos_double_s_fu_292_ap_ready : STD_LOGIC;
    signal grp_sin_or_cos_double_s_fu_292_t_in : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_sin_or_cos_double_s_fu_292_do_cos : STD_LOGIC;
    signal tmp_V_2_reg_258 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_phi_mux_j_0_phi_fu_273_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_1_reg_281 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal grp_sin_or_cos_double_s_fu_292_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln19_fu_336_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln35_fu_954_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_317_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ireg_V_fu_363_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_V_fu_378_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_fu_392_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_4_fu_396_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_36_fu_404_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Result_35_fu_370_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_1_fu_408_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln556_fu_366_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln461_fu_388_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_428_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln581_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln581_fu_440_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln581_fu_446_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_fu_452_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal man_V_2_fu_414_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_13_fu_480_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln581_fu_460_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln586_fu_496_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln586_fu_500_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_14_fu_510_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln583_fu_470_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln581cast_fu_526_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln571_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln582_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln571_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln582_fu_548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln582_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln585_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln581_fu_560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln585_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln581_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln603_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln581_fu_590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln603_fu_596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln604_fu_530_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln586_fu_506_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln585_1_fu_578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln585_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln588_fu_518_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln582_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln603_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln603_fu_602_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln603_1_fu_616_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln603_1_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln603_2_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln603_2_fu_630_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_fu_1618_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_V_fu_667_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of tmp_V_fu_667_p2 : signal is "no";
    signal tmp_V_4_fu_672_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_1_fu_683_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Result_38_fu_693_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_701_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln894_fu_717_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_fu_722_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_728_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln897_fu_744_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln897_fu_748_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln897_fu_754_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal lshr_ln897_fu_758_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Result_s_fu_764_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal icmp_ln897_fu_738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln897_1_fu_769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_781_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_fu_795_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln899_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln899_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln899_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln908_fu_831_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln908_fu_837_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal lshr_ln908_fu_841_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal sub_ln908_fu_850_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_fu_822_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln908_1_fu_856_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln908_fu_825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln908_2_fu_846_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln908_fu_860_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln_fu_814_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln911_fu_874_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_1_fu_866_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_2_fu_878_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln915_fu_912_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln915_fu_905_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln915_fu_917_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal m_6_fu_902_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_923_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_39_fu_930_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln729_fu_942_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_V_1_fu_960_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_V_1_fu_976_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_1_fu_990_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_7_fu_994_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_41_fu_1002_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Result_40_fu_968_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_4_fu_1006_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln556_1_fu_964_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln461_1_fu_986_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_1_fu_1026_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln581_1_fu_1032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln581_1_fu_1038_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln581_1_fu_1044_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_20_fu_1074_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_1090_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln571_1_fu_1020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln582_1_fu_1058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln571_1_fu_1106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln582_1_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln582_1_fu_1124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln585_1_fu_1068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln581_1_fu_1130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln585_1_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln581_1_fu_1154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln603_1_fu_1084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln581_1_fu_1160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln585_3_fu_1148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln585_2_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln588_1_fu_1098_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln582_1_fu_1112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln603_4_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln581_1_fu_1198_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln586_1_fu_1201_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln586_1_fu_1205_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln581_1cast_fu_1214_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln604_1_fu_1218_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln586_1_fu_1210_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln603_4_fu_1223_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln603_6_fu_1230_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln31_fu_1243_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_V_2_fu_1251_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_V_2_fu_1265_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_2_fu_1279_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_3_fu_1283_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_42_fu_1291_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_22_fu_1257_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_7_fu_1295_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln31_fu_1247_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln461_2_fu_1275_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_2_fu_1315_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln581_2_fu_1321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln581_2_fu_1327_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln581_2_fu_1333_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_2_fu_1339_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal man_V_8_fu_1301_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_23_fu_1367_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln581_2_fu_1347_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln586_2_fu_1383_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln586_2_fu_1387_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_24_fu_1397_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln583_2_fu_1357_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln581_2cast_fu_1413_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln571_2_fu_1309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln582_2_fu_1351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln571_2_fu_1423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln582_2_fu_1435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln582_2_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln585_2_fu_1361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln581_2_fu_1447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln585_2_fu_1453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln581_2_fu_1471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln603_2_fu_1377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln581_2_fu_1477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln603_2_fu_1483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln604_2_fu_1417_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln586_2_fu_1393_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln585_5_fu_1465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln585_4_fu_1459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln588_2_fu_1405_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln582_2_fu_1429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln603_6_fu_1497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln603_8_fu_1489_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln603_9_fu_1503_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln603_7_fu_1511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln603_8_fu_1525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln603_10_fu_1517_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal c_V_fu_1236_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1639_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lhs_V_fu_1552_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_fu_1560_p2 : STD_LOGIC_VECTOR (27 downto 0);
    attribute use_dsp48 of ret_V_fu_1560_p2 : signal is "no";
    signal grp_fu_1646_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lhs_V_2_fu_1576_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_19_fu_1584_p2 : STD_LOGIC_VECTOR (27 downto 0);
    attribute use_dsp48 of ret_V_19_fu_1584_p2 : signal is "no";
    signal mul_ln1118_fu_1618_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1192_fu_1627_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_1_fu_1539_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1192_3_fu_1633_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1639_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1639_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_3_fu_1549_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1646_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1646_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1417 : BOOLEAN;
    signal ap_condition_1421 : BOOLEAN;

    component sin_or_cos_double_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        t_in : IN STD_LOGIC_VECTOR (63 downto 0);
        do_cos : IN STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component dft_dmul_64ns_64nibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component dft_sitodp_32ns_6jbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component dft_mul_mul_16s_9kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component dft_mul_mul_16s_1lbW IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component dft_mac_mulsub_16mb6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component dft_mac_muladd_16ncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component dft_temp_real_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    temp_real_V_U : component dft_temp_real_V
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_real_V_address0,
        ce0 => temp_real_V_ce0,
        we0 => temp_real_V_we0,
        d0 => temp_real_V_d0,
        q0 => temp_real_V_q0);

    temp_imag_V_U : component dft_temp_real_V
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_imag_V_address0,
        ce0 => temp_imag_V_ce0,
        we0 => temp_imag_V_we0,
        d0 => temp_imag_V_d0,
        q0 => temp_imag_V_q0);

    grp_sin_or_cos_double_s_fu_292 : component sin_or_cos_double_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_or_cos_double_s_fu_292_ap_start,
        ap_done => grp_sin_or_cos_double_s_fu_292_ap_done,
        ap_idle => grp_sin_or_cos_double_s_fu_292_ap_idle,
        ap_ready => grp_sin_or_cos_double_s_fu_292_ap_ready,
        ap_ce => ap_const_logic_1,
        t_in => grp_sin_or_cos_double_s_fu_292_t_in,
        do_cos => grp_sin_or_cos_double_s_fu_292_do_cos,
        ap_return => grp_sin_or_cos_double_s_fu_292_ap_return);

    dft_dmul_64ns_64nibs_U17 : component dft_dmul_64ns_64nibs
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_reg_1691,
        din1 => ap_const_lv64_3F9921FB5444261E,
        ce => ap_const_logic_1,
        dout => grp_fu_312_p2);

    dft_sitodp_32ns_6jbC_U18 : component dft_sitodp_32ns_6jbC
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_317_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_317_p1);

    dft_mul_mul_16s_9kbM_U19 : component dft_mul_mul_16s_9kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 24)
    port map (
        din0 => w_V_reg_1701,
        din1 => mul_ln1118_fu_1618_p1,
        dout => mul_ln1118_fu_1618_p2);

    dft_mul_mul_16s_1lbW_U20 : component dft_mul_mul_16s_1lbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 28)
    port map (
        din0 => sample_real_V_load_reg_1794,
        din1 => mul_ln1192_fu_1627_p1,
        dout => mul_ln1192_fu_1627_p2);

    dft_mul_mul_16s_1lbW_U21 : component dft_mul_mul_16s_1lbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 28)
    port map (
        din0 => sample_imag_V_load_reg_1799,
        din1 => mul_ln1192_3_fu_1633_p1,
        dout => mul_ln1192_3_fu_1633_p2);

    dft_mac_mulsub_16mb6_U22 : component dft_mac_mulsub_16mb6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => grp_fu_1639_p0,
        din1 => grp_fu_1639_p1,
        din2 => mul_ln1192_reg_1819,
        dout => grp_fu_1639_p3);

    dft_mac_muladd_16ncg_U23 : component dft_mac_muladd_16ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => grp_fu_1646_p0,
        din1 => grp_fu_1646_p1,
        din2 => mul_ln1192_3_reg_1824,
        dout => grp_fu_1646_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln18_fu_324_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                elsif (((icmp_ln18_fu_324_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_or_cos_double_s_fu_292_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_or_cos_double_s_fu_292_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln27_reg_1677_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((icmp_ln27_reg_1677_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
                    grp_sin_or_cos_double_s_fu_292_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_or_cos_double_s_fu_292_ap_ready = ap_const_logic_1)) then 
                    grp_sin_or_cos_double_s_fu_292_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_reg_281_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln18_fu_324_p2 = ap_const_lv1_1))) then 
                i_1_reg_281 <= ap_const_lv9_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                i_1_reg_281 <= i_reg_1832;
            end if; 
        end if;
    end process;

    j_0_reg_269_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1677 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                j_0_reg_269 <= j_reg_1681;
            elsif (((icmp_ln18_fu_324_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_0_reg_269 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    tmp_V_2_reg_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                tmp_V_2_reg_258 <= ap_const_lv9_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                tmp_V_2_reg_258 <= i_2_reg_1657;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1677_pp0_iter12_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                and_ln603_1_reg_1774 <= and_ln603_1_fu_1166_p2;
                man_V_5_reg_1759 <= man_V_5_fu_1012_p3;
                or_ln603_3_reg_1779 <= or_ln603_3_fu_1172_p2;
                or_ln603_5_reg_1789 <= or_ln603_5_fu_1192_p2;
                select_ln603_5_reg_1784 <= select_ln603_5_fu_1178_p3;
                sh_amt_1_reg_1764 <= sh_amt_1_fu_1050_p3;
                trunc_ln583_1_reg_1769 <= trunc_ln583_1_fu_1064_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_2_reg_1657 <= i_2_fu_330_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                i_reg_1832 <= i_fu_1606_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln27_reg_1677 <= icmp_ln27_fu_346_p2;
                icmp_ln27_reg_1677_pp0_iter10_reg <= icmp_ln27_reg_1677_pp0_iter9_reg;
                icmp_ln27_reg_1677_pp0_iter11_reg <= icmp_ln27_reg_1677_pp0_iter10_reg;
                icmp_ln27_reg_1677_pp0_iter12_reg <= icmp_ln27_reg_1677_pp0_iter11_reg;
                icmp_ln27_reg_1677_pp0_iter13_reg <= icmp_ln27_reg_1677_pp0_iter12_reg;
                icmp_ln27_reg_1677_pp0_iter1_reg <= icmp_ln27_reg_1677;
                icmp_ln27_reg_1677_pp0_iter2_reg <= icmp_ln27_reg_1677_pp0_iter1_reg;
                icmp_ln27_reg_1677_pp0_iter3_reg <= icmp_ln27_reg_1677_pp0_iter2_reg;
                icmp_ln27_reg_1677_pp0_iter4_reg <= icmp_ln27_reg_1677_pp0_iter3_reg;
                icmp_ln27_reg_1677_pp0_iter5_reg <= icmp_ln27_reg_1677_pp0_iter4_reg;
                icmp_ln27_reg_1677_pp0_iter6_reg <= icmp_ln27_reg_1677_pp0_iter5_reg;
                icmp_ln27_reg_1677_pp0_iter7_reg <= icmp_ln27_reg_1677_pp0_iter6_reg;
                icmp_ln27_reg_1677_pp0_iter8_reg <= icmp_ln27_reg_1677_pp0_iter7_reg;
                icmp_ln27_reg_1677_pp0_iter9_reg <= icmp_ln27_reg_1677_pp0_iter8_reg;
                j_0_reg_269_pp0_iter10_reg <= j_0_reg_269_pp0_iter9_reg;
                j_0_reg_269_pp0_iter11_reg <= j_0_reg_269_pp0_iter10_reg;
                j_0_reg_269_pp0_iter1_reg <= j_0_reg_269;
                j_0_reg_269_pp0_iter2_reg <= j_0_reg_269_pp0_iter1_reg;
                j_0_reg_269_pp0_iter3_reg <= j_0_reg_269_pp0_iter2_reg;
                j_0_reg_269_pp0_iter4_reg <= j_0_reg_269_pp0_iter3_reg;
                j_0_reg_269_pp0_iter5_reg <= j_0_reg_269_pp0_iter4_reg;
                j_0_reg_269_pp0_iter6_reg <= j_0_reg_269_pp0_iter5_reg;
                j_0_reg_269_pp0_iter7_reg <= j_0_reg_269_pp0_iter6_reg;
                j_0_reg_269_pp0_iter8_reg <= j_0_reg_269_pp0_iter7_reg;
                j_0_reg_269_pp0_iter9_reg <= j_0_reg_269_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1677_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln885_reg_1706 <= icmp_ln885_fu_655_p2;
                l_reg_1724 <= l_fu_709_p1;
                p_Result_37_reg_1711 <= mul_ln1118_fu_1618_p2(23 downto 23);
                sext_ln888_reg_1716 <= sext_ln888_fu_679_p1;
                trunc_ln893_reg_1729 <= trunc_ln893_fu_713_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                j_reg_1681 <= j_fu_352_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln885_reg_1706 = ap_const_lv1_0) and (icmp_ln27_reg_1677_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                m_5_reg_1734 <= m_2_fu_878_p2(63 downto 1);
                tmp_18_reg_1739 <= m_2_fu_878_p2(54 downto 54);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1677_pp0_iter12_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln1192_3_reg_1824 <= mul_ln1192_3_fu_1633_p2;
                mul_ln1192_reg_1819 <= mul_ln1192_fu_1627_p2;
                s_V_reg_1804 <= s_V_fu_1531_p3;
                sext_ln1118_2_reg_1809 <= sext_ln1118_2_fu_1543_p1;
                sext_ln1118_4_reg_1814 <= sext_ln1118_4_fu_1546_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln27_reg_1677_pp0_iter12_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((icmp_ln27_reg_1677_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_320 <= grp_sin_or_cos_double_s_fu_292_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1677_pp0_iter12_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                sample_imag_V_load_reg_1799 <= sample_imag_V_q0;
                sample_real_V_load_reg_1794 <= sample_real_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1677_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln885_reg_1744 <= select_ln885_fu_946_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln18_fu_324_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                temp_imag_V_addr_reg_1667 <= zext_ln19_fu_336_p1(8 - 1 downto 0);
                temp_real_V_addr_reg_1662 <= zext_ln19_fu_336_p1(8 - 1 downto 0);
                    zext_ln1118_reg_1672(8 downto 0) <= zext_ln1118_fu_342_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1677_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_reg_1691 <= grp_fu_317_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1677_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                v_assign_reg_1696 <= grp_fu_312_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1677_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                w_V_reg_1701 <= w_V_fu_644_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln41_fu_1600_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    zext_ln42_reg_1837(8 downto 0) <= zext_ln42_fu_1612_p1(8 downto 0);
            end if;
        end if;
    end process;
    zext_ln1118_reg_1672(23 downto 9) <= "000000000000000";
    zext_ln42_reg_1837(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, icmp_ln18_fu_324_p2, ap_CS_fsm_state2, icmp_ln27_fu_346_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state32, icmp_ln41_fu_1600_p2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter13)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln18_fu_324_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln27_fu_346_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln27_fu_346_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((not(((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state32 => 
                if (((icmp_ln41_fu_1600_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    F2_1_fu_1026_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln461_1_fu_986_p1));
    F2_2_fu_1315_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln461_2_fu_1275_p1));
    F2_fu_428_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln461_fu_388_p1));
    a_fu_775_p2 <= (icmp_ln897_fu_738_p2 and icmp_ln897_1_fu_769_p2);
    add_ln581_1_fu_1038_p2 <= std_logic_vector(signed(ap_const_lv12_FF4) + signed(F2_1_fu_1026_p2));
    add_ln581_2_fu_1327_p2 <= std_logic_vector(signed(ap_const_lv12_FF4) + signed(F2_2_fu_1315_p2));
    add_ln581_fu_440_p2 <= std_logic_vector(signed(ap_const_lv12_FF4) + signed(F2_fu_428_p2));
    add_ln908_fu_831_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFCA) + signed(sub_ln894_fu_717_p2));
    add_ln915_fu_917_p2 <= std_logic_vector(unsigned(sub_ln915_fu_912_p2) + unsigned(select_ln915_fu_905_p3));
    and_ln581_1_fu_1130_p2 <= (xor_ln582_1_fu_1124_p2 and icmp_ln581_1_fu_1032_p2);
    and_ln581_2_fu_1447_p2 <= (xor_ln582_2_fu_1441_p2 and icmp_ln581_2_fu_1321_p2);
    and_ln581_fu_560_p2 <= (xor_ln582_fu_554_p2 and icmp_ln581_fu_434_p2);
    and_ln582_1_fu_1112_p2 <= (xor_ln571_1_fu_1106_p2 and icmp_ln582_1_fu_1058_p2);
    and_ln582_2_fu_1429_p2 <= (xor_ln571_2_fu_1423_p2 and icmp_ln582_2_fu_1351_p2);
    and_ln582_fu_542_p2 <= (xor_ln571_fu_536_p2 and icmp_ln582_fu_464_p2);
    and_ln585_1_fu_578_p2 <= (icmp_ln585_fu_474_p2 and and_ln581_fu_560_p2);
    and_ln585_2_fu_1142_p2 <= (xor_ln585_1_fu_1136_p2 and and_ln581_1_fu_1130_p2);
    and_ln585_3_fu_1148_p2 <= (icmp_ln585_1_fu_1068_p2 and and_ln581_1_fu_1130_p2);
    and_ln585_4_fu_1459_p2 <= (xor_ln585_2_fu_1453_p2 and and_ln581_2_fu_1447_p2);
    and_ln585_5_fu_1465_p2 <= (icmp_ln585_2_fu_1361_p2 and and_ln581_2_fu_1447_p2);
    and_ln585_fu_572_p2 <= (xor_ln585_fu_566_p2 and and_ln581_fu_560_p2);
    and_ln603_1_fu_1166_p2 <= (xor_ln581_1_fu_1160_p2 and icmp_ln603_1_fu_1084_p2);
    and_ln603_2_fu_1483_p2 <= (xor_ln581_2_fu_1477_p2 and icmp_ln603_2_fu_1377_p2);
    and_ln603_fu_596_p2 <= (xor_ln581_fu_590_p2 and icmp_ln603_fu_490_p2);
    and_ln899_fu_802_p2 <= (xor_ln899_fu_789_p2 and p_Result_4_fu_795_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state31 <= ap_CS_fsm(4);
    ap_CS_fsm_state32 <= ap_CS_fsm(5);
    ap_CS_fsm_state33 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage1_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage1_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage1_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage1_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage1_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage1_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1417_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln27_reg_1677_pp0_iter6_reg, ap_block_pp0_stage0)
    begin
                ap_condition_1417 <= ((icmp_ln27_reg_1677_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_1421_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln27_reg_1677_pp0_iter7_reg, ap_block_pp0_stage1)
    begin
                ap_condition_1421 <= ((icmp_ln27_reg_1677_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(icmp_ln27_fu_346_p2)
    begin
        if ((icmp_ln27_fu_346_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state32, icmp_ln41_fu_1600_p2)
    begin
        if (((icmp_ln41_fu_1600_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_j_0_phi_fu_273_p4_assign_proc : process(j_0_reg_269, ap_CS_fsm_pp0_stage0, icmp_ln27_reg_1677, j_reg_1681, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((icmp_ln27_reg_1677 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_j_0_phi_fu_273_p4 <= j_reg_1681;
        else 
            ap_phi_mux_j_0_phi_fu_273_p4 <= j_0_reg_269;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state32, icmp_ln41_fu_1600_p2)
    begin
        if (((icmp_ln41_fu_1600_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ashr_ln586_1_fu_1205_p2 <= std_logic_vector(shift_right(signed(man_V_5_reg_1759),to_integer(unsigned('0' & zext_ln586_1_fu_1201_p1(31-1 downto 0)))));
    ashr_ln586_2_fu_1387_p2 <= std_logic_vector(shift_right(signed(man_V_8_fu_1301_p3),to_integer(unsigned('0' & zext_ln586_2_fu_1383_p1(31-1 downto 0)))));
    ashr_ln586_fu_500_p2 <= std_logic_vector(shift_right(signed(man_V_2_fu_414_p3),to_integer(unsigned('0' & zext_ln586_fu_496_p1(31-1 downto 0)))));
    bitcast_ln31_fu_1243_p1 <= reg_320;
    bitcast_ln729_fu_942_p1 <= p_Result_39_fu_930_p5;
    c_V_fu_1236_p3 <= 
        select_ln603_6_fu_1230_p3 when (or_ln603_5_reg_1789(0) = '1') else 
        ap_const_lv16_0;
    exp_tmp_V_1_fu_976_p4 <= ireg_V_1_fu_960_p1(62 downto 52);
    exp_tmp_V_2_fu_1265_p4 <= ireg_V_2_fu_1251_p2(62 downto 52);
    exp_tmp_V_fu_378_p4 <= ireg_V_fu_363_p1(62 downto 52);
    grp_fu_1639_p0 <= sext_ln1118_4_reg_1814(16 - 1 downto 0);
    grp_fu_1639_p1 <= sext_ln1118_3_fu_1549_p1(16 - 1 downto 0);
    grp_fu_1646_p0 <= sext_ln1118_2_reg_1809(16 - 1 downto 0);
    grp_fu_1646_p1 <= sext_ln1118_3_fu_1549_p1(16 - 1 downto 0);
    grp_fu_317_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_j_0_phi_fu_273_p4),32));
    grp_sin_or_cos_double_s_fu_292_ap_start <= grp_sin_or_cos_double_s_fu_292_ap_start_reg;

    grp_sin_or_cos_double_s_fu_292_do_cos_assign_proc : process(ap_enable_reg_pp0_iter7, ap_condition_1417, ap_condition_1421)
    begin
        if ((ap_enable_reg_pp0_iter7 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1421)) then 
                grp_sin_or_cos_double_s_fu_292_do_cos <= ap_const_logic_0;
            elsif ((ap_const_boolean_1 = ap_condition_1417)) then 
                grp_sin_or_cos_double_s_fu_292_do_cos <= ap_const_logic_1;
            else 
                grp_sin_or_cos_double_s_fu_292_do_cos <= 'X';
            end if;
        else 
            grp_sin_or_cos_double_s_fu_292_do_cos <= 'X';
        end if; 
    end process;


    grp_sin_or_cos_double_s_fu_292_t_in_assign_proc : process(select_ln885_fu_946_p3, select_ln885_reg_1744, ap_enable_reg_pp0_iter7, ap_condition_1417, ap_condition_1421)
    begin
        if ((ap_enable_reg_pp0_iter7 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1421)) then 
                grp_sin_or_cos_double_s_fu_292_t_in <= select_ln885_reg_1744;
            elsif ((ap_const_boolean_1 = ap_condition_1417)) then 
                grp_sin_or_cos_double_s_fu_292_t_in <= select_ln885_fu_946_p3;
            else 
                grp_sin_or_cos_double_s_fu_292_t_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_sin_or_cos_double_s_fu_292_t_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_2_fu_330_p2 <= std_logic_vector(unsigned(tmp_V_2_reg_258) + unsigned(ap_const_lv9_1));
    i_fu_1606_p2 <= std_logic_vector(unsigned(i_1_reg_281) + unsigned(ap_const_lv9_1));
    icmp_ln18_fu_324_p2 <= "1" when (tmp_V_2_reg_258 = ap_const_lv9_100) else "0";
    icmp_ln27_fu_346_p2 <= "1" when (ap_phi_mux_j_0_phi_fu_273_p4 = ap_const_lv9_100) else "0";
    icmp_ln41_fu_1600_p2 <= "1" when (i_1_reg_281 = ap_const_lv9_100) else "0";
    icmp_ln571_1_fu_1020_p2 <= "1" when (trunc_ln556_1_fu_964_p1 = ap_const_lv63_0) else "0";
    icmp_ln571_2_fu_1309_p2 <= "1" when (trunc_ln31_fu_1247_p1 = ap_const_lv63_0) else "0";
    icmp_ln571_fu_422_p2 <= "1" when (trunc_ln556_fu_366_p1 = ap_const_lv63_0) else "0";
    icmp_ln581_1_fu_1032_p2 <= "1" when (signed(F2_1_fu_1026_p2) > signed(ap_const_lv12_C)) else "0";
    icmp_ln581_2_fu_1321_p2 <= "1" when (signed(F2_2_fu_1315_p2) > signed(ap_const_lv12_C)) else "0";
    icmp_ln581_fu_434_p2 <= "1" when (signed(F2_fu_428_p2) > signed(ap_const_lv12_C)) else "0";
    icmp_ln582_1_fu_1058_p2 <= "1" when (F2_1_fu_1026_p2 = ap_const_lv12_C) else "0";
    icmp_ln582_2_fu_1351_p2 <= "1" when (F2_2_fu_1315_p2 = ap_const_lv12_C) else "0";
    icmp_ln582_fu_464_p2 <= "1" when (F2_fu_428_p2 = ap_const_lv12_C) else "0";
    icmp_ln585_1_fu_1068_p2 <= "1" when (unsigned(sh_amt_1_fu_1050_p3) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln585_2_fu_1361_p2 <= "1" when (unsigned(sh_amt_2_fu_1339_p3) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln585_fu_474_p2 <= "1" when (unsigned(sh_amt_fu_452_p3) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln603_1_fu_1084_p2 <= "1" when (tmp_20_fu_1074_p4 = ap_const_lv8_0) else "0";
    icmp_ln603_2_fu_1377_p2 <= "1" when (tmp_23_fu_1367_p4 = ap_const_lv8_0) else "0";
    icmp_ln603_fu_490_p2 <= "1" when (tmp_13_fu_480_p4 = ap_const_lv8_0) else "0";
    icmp_ln885_fu_655_p2 <= "1" when (mul_ln1118_fu_1618_p2 = ap_const_lv24_0) else "0";
    icmp_ln897_1_fu_769_p2 <= "0" when (p_Result_s_fu_764_p2 = ap_const_lv48_0) else "1";
    icmp_ln897_fu_738_p2 <= "1" when (signed(tmp_16_fu_728_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln908_fu_825_p2 <= "1" when (signed(lsb_index_fu_722_p2) > signed(ap_const_lv32_0)) else "0";
    ireg_V_1_fu_960_p1 <= reg_320;
    ireg_V_2_fu_1251_p2 <= (bitcast_ln31_fu_1243_p1 xor ap_const_lv64_8000000000000000);
    ireg_V_fu_363_p1 <= v_assign_reg_1696;
    j_fu_352_p2 <= std_logic_vector(unsigned(ap_phi_mux_j_0_phi_fu_273_p4) + unsigned(ap_const_lv9_1));
    l_fu_709_p1 <= tmp_2_fu_701_p3(32 - 1 downto 0);
    lhs_V_2_fu_1576_p3 <= (temp_imag_V_q0 & ap_const_lv12_0);
    lhs_V_fu_1552_p3 <= (temp_real_V_q0 & ap_const_lv12_0);
    lsb_index_fu_722_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFCB) + signed(sub_ln894_fu_717_p2));
    lshr_ln897_fu_758_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv48_FFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln897_fu_754_p1(31-1 downto 0)))));
    lshr_ln908_fu_841_p2 <= std_logic_vector(shift_right(unsigned(sext_ln888_reg_1716),to_integer(unsigned('0' & zext_ln908_fu_837_p1(31-1 downto 0)))));
    m_1_fu_866_p3 <= 
        zext_ln908_2_fu_846_p1 when (icmp_ln908_fu_825_p2(0) = '1') else 
        shl_ln908_fu_860_p2;
    m_2_fu_878_p2 <= std_logic_vector(unsigned(zext_ln911_fu_874_p1) + unsigned(m_1_fu_866_p3));
    m_6_fu_902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_5_reg_1734),64));
    m_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln888_reg_1716),64));
    man_V_1_fu_408_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_36_fu_404_p1));
    man_V_2_fu_414_p3 <= 
        man_V_1_fu_408_p2 when (p_Result_35_fu_370_p3(0) = '1') else 
        p_Result_36_fu_404_p1;
    man_V_4_fu_1006_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_41_fu_1002_p1));
    man_V_5_fu_1012_p3 <= 
        man_V_4_fu_1006_p2 when (p_Result_40_fu_968_p3(0) = '1') else 
        p_Result_41_fu_1002_p1;
    man_V_7_fu_1295_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_42_fu_1291_p1));
    man_V_8_fu_1301_p3 <= 
        p_Result_42_fu_1291_p1 when (tmp_22_fu_1257_p3(0) = '1') else 
        man_V_7_fu_1295_p2;
    mul_ln1118_fu_1618_p1 <= zext_ln1118_reg_1672(9 - 1 downto 0);
    mul_ln1192_3_fu_1633_p1 <= sext_ln1118_1_fu_1539_p1(16 - 1 downto 0);
    mul_ln1192_fu_1627_p1 <= sext_ln1118_1_fu_1539_p1(16 - 1 downto 0);
    or_ln581_1_fu_1154_p2 <= (or_ln582_1_fu_1118_p2 or icmp_ln581_1_fu_1032_p2);
    or_ln581_2_fu_1471_p2 <= (or_ln582_2_fu_1435_p2 or icmp_ln581_2_fu_1321_p2);
    or_ln581_fu_584_p2 <= (or_ln582_fu_548_p2 or icmp_ln581_fu_434_p2);
    or_ln582_1_fu_1118_p2 <= (icmp_ln582_1_fu_1058_p2 or icmp_ln571_1_fu_1020_p2);
    or_ln582_2_fu_1435_p2 <= (icmp_ln582_2_fu_1351_p2 or icmp_ln571_2_fu_1309_p2);
    or_ln582_fu_548_p2 <= (icmp_ln582_fu_464_p2 or icmp_ln571_fu_422_p2);
    or_ln603_1_fu_624_p2 <= (and_ln585_fu_572_p2 or and_ln582_fu_542_p2);
    or_ln603_2_fu_638_p2 <= (or_ln603_fu_610_p2 or or_ln603_1_fu_624_p2);
    or_ln603_3_fu_1172_p2 <= (and_ln603_1_fu_1166_p2 or and_ln585_3_fu_1148_p2);
    or_ln603_4_fu_1186_p2 <= (and_ln585_2_fu_1142_p2 or and_ln582_1_fu_1112_p2);
    or_ln603_5_fu_1192_p2 <= (or_ln603_4_fu_1186_p2 or or_ln603_3_fu_1172_p2);
    or_ln603_6_fu_1497_p2 <= (and_ln603_2_fu_1483_p2 or and_ln585_5_fu_1465_p2);
    or_ln603_7_fu_1511_p2 <= (and_ln585_4_fu_1459_p2 or and_ln582_2_fu_1429_p2);
    or_ln603_8_fu_1525_p2 <= (or_ln603_7_fu_1511_p2 or or_ln603_6_fu_1497_p2);
    or_ln603_fu_610_p2 <= (and_ln603_fu_596_p2 or and_ln585_1_fu_578_p2);
    or_ln899_fu_808_p2 <= (and_ln899_fu_802_p2 or a_fu_775_p2);
    or_ln_fu_814_p3 <= (ap_const_lv31_0 & or_ln899_fu_808_p2);
    
    p_Result_1_fu_683_p4_proc : process(sext_ln888_fu_679_p1)
    variable vlo_cpy : STD_LOGIC_VECTOR(48+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(48+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(48 - 1 downto 0);
    variable p_Result_1_fu_683_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(48 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(48 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(48 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_2F(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := sext_ln888_fu_679_p1;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(48-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(48-1-unsigned(ap_const_lv32_2F(6-1 downto 0)));
            for p_Result_1_fu_683_p4_i in 0 to 48-1 loop
                v0_cpy(p_Result_1_fu_683_p4_i) := sext_ln888_fu_679_p1(48-1-p_Result_1_fu_683_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(48-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_1_fu_683_p4 <= resvalue(48-1 downto 0);
    end process;

    p_Result_35_fu_370_p3 <= ireg_V_fu_363_p1(63 downto 63);
    p_Result_36_fu_404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_396_p3),54));
    p_Result_37_fu_660_p3 <= mul_ln1118_fu_1618_p2(23 downto 23);
    p_Result_38_fu_693_p3 <= (ap_const_lv16_FFFF & p_Result_1_fu_683_p4);
    p_Result_39_fu_930_p5 <= (tmp_6_fu_923_p3 & m_6_fu_902_p1(51 downto 0));
    p_Result_40_fu_968_p3 <= ireg_V_1_fu_960_p1(63 downto 63);
    p_Result_41_fu_1002_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_994_p3),54));
    p_Result_42_fu_1291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1283_p3),54));
    p_Result_4_fu_795_p3 <= sext_ln888_reg_1716(to_integer(unsigned(lsb_index_fu_722_p2)) downto to_integer(unsigned(lsb_index_fu_722_p2))) when (to_integer(unsigned(lsb_index_fu_722_p2))>= 0 and to_integer(unsigned(lsb_index_fu_722_p2))<=47) else "-";
    p_Result_s_fu_764_p2 <= (sext_ln888_reg_1716 and lshr_ln897_fu_758_p2);
    ret_V_19_fu_1584_p2 <= std_logic_vector(signed(grp_fu_1646_p3) + signed(lhs_V_2_fu_1576_p3));
    ret_V_fu_1560_p2 <= std_logic_vector(signed(grp_fu_1639_p3) + signed(lhs_V_fu_1552_p3));
    s_V_fu_1531_p3 <= 
        select_ln603_10_fu_1517_p3 when (or_ln603_8_fu_1525_p2(0) = '1') else 
        ap_const_lv16_0;

    sample_imag_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter12, zext_ln42_reg_1837, ap_block_pp0_stage0, ap_CS_fsm_state33, zext_ln35_fu_954_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            sample_imag_V_address0 <= zext_ln42_reg_1837(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sample_imag_V_address0 <= zext_ln35_fu_954_p1(8 - 1 downto 0);
        else 
            sample_imag_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sample_imag_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter12, ap_CS_fsm_state33)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sample_imag_V_ce0 <= ap_const_logic_1;
        else 
            sample_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sample_imag_V_d0 <= temp_imag_V_q0;

    sample_imag_V_we0_assign_proc : process(ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            sample_imag_V_we0 <= ap_const_logic_1;
        else 
            sample_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sample_real_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter12, zext_ln42_reg_1837, ap_block_pp0_stage0, ap_CS_fsm_state33, zext_ln35_fu_954_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            sample_real_V_address0 <= zext_ln42_reg_1837(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sample_real_V_address0 <= zext_ln35_fu_954_p1(8 - 1 downto 0);
        else 
            sample_real_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sample_real_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter12, ap_CS_fsm_state33)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            sample_real_V_ce0 <= ap_const_logic_1;
        else 
            sample_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sample_real_V_d0 <= temp_real_V_q0;

    sample_real_V_we0_assign_proc : process(ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            sample_real_V_we0 <= ap_const_logic_1;
        else 
            sample_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln588_1_fu_1098_p3 <= 
        ap_const_lv16_FFFF when (tmp_21_fu_1090_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln588_2_fu_1405_p3 <= 
        ap_const_lv16_FFFF when (tmp_24_fu_1397_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln588_fu_518_p3 <= 
        ap_const_lv16_FFFF when (tmp_14_fu_510_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln603_10_fu_1517_p3 <= 
        select_ln603_8_fu_1489_p3 when (or_ln603_6_fu_1497_p2(0) = '1') else 
        select_ln603_9_fu_1503_p3;
    select_ln603_1_fu_616_p3 <= 
        select_ln588_fu_518_p3 when (and_ln585_fu_572_p2(0) = '1') else 
        trunc_ln583_fu_470_p1;
    select_ln603_2_fu_630_p3 <= 
        select_ln603_fu_602_p3 when (or_ln603_fu_610_p2(0) = '1') else 
        select_ln603_1_fu_616_p3;
    select_ln603_4_fu_1223_p3 <= 
        shl_ln604_1_fu_1218_p2 when (and_ln603_1_reg_1774(0) = '1') else 
        trunc_ln586_1_fu_1210_p1;
    select_ln603_5_fu_1178_p3 <= 
        select_ln588_1_fu_1098_p3 when (and_ln585_2_fu_1142_p2(0) = '1') else 
        trunc_ln583_1_fu_1064_p1;
    select_ln603_6_fu_1230_p3 <= 
        select_ln603_4_fu_1223_p3 when (or_ln603_3_reg_1779(0) = '1') else 
        select_ln603_5_reg_1784;
    select_ln603_8_fu_1489_p3 <= 
        shl_ln604_2_fu_1417_p2 when (and_ln603_2_fu_1483_p2(0) = '1') else 
        trunc_ln586_2_fu_1393_p1;
    select_ln603_9_fu_1503_p3 <= 
        select_ln588_2_fu_1405_p3 when (and_ln585_4_fu_1459_p2(0) = '1') else 
        trunc_ln583_2_fu_1357_p1;
    select_ln603_fu_602_p3 <= 
        shl_ln604_fu_530_p2 when (and_ln603_fu_596_p2(0) = '1') else 
        trunc_ln586_fu_506_p1;
    select_ln885_fu_946_p3 <= 
        ap_const_lv64_0 when (icmp_ln885_reg_1706(0) = '1') else 
        bitcast_ln729_fu_942_p1;
    select_ln915_fu_905_p3 <= 
        ap_const_lv11_3FF when (tmp_18_reg_1739(0) = '1') else 
        ap_const_lv11_3FE;
        sext_ln1118_1_fu_1539_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(c_V_fu_1236_p3),28));

        sext_ln1118_2_fu_1543_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sample_real_V_load_reg_1794),28));

        sext_ln1118_3_fu_1549_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(s_V_reg_1804),28));

        sext_ln1118_4_fu_1546_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sample_imag_V_load_reg_1799),28));

        sext_ln581_1_fu_1198_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_1_reg_1764),32));

    sext_ln581_1cast_fu_1214_p1 <= sext_ln581_1_fu_1198_p1(16 - 1 downto 0);
        sext_ln581_2_fu_1347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_2_fu_1339_p3),32));

    sext_ln581_2cast_fu_1413_p1 <= sext_ln581_2_fu_1347_p1(16 - 1 downto 0);
        sext_ln581_fu_460_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_fu_452_p3),32));

    sext_ln581cast_fu_526_p1 <= sext_ln581_fu_460_p1(16 - 1 downto 0);
        sext_ln888_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_V_4_fu_672_p3),48));

    sh_amt_1_fu_1050_p3 <= 
        add_ln581_1_fu_1038_p2 when (icmp_ln581_1_fu_1032_p2(0) = '1') else 
        sub_ln581_1_fu_1044_p2;
    sh_amt_2_fu_1339_p3 <= 
        add_ln581_2_fu_1327_p2 when (icmp_ln581_2_fu_1321_p2(0) = '1') else 
        sub_ln581_2_fu_1333_p2;
    sh_amt_fu_452_p3 <= 
        add_ln581_fu_440_p2 when (icmp_ln581_fu_434_p2(0) = '1') else 
        sub_ln581_fu_446_p2;
    shl_ln604_1_fu_1218_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln583_1_reg_1769),to_integer(unsigned('0' & sext_ln581_1cast_fu_1214_p1(16-1 downto 0)))));
    shl_ln604_2_fu_1417_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln583_2_fu_1357_p1),to_integer(unsigned('0' & sext_ln581_2cast_fu_1413_p1(16-1 downto 0)))));
    shl_ln604_fu_530_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln583_fu_470_p1),to_integer(unsigned('0' & sext_ln581cast_fu_526_p1(16-1 downto 0)))));
    shl_ln908_fu_860_p2 <= std_logic_vector(shift_left(unsigned(m_fu_822_p1),to_integer(unsigned('0' & zext_ln908_1_fu_856_p1(31-1 downto 0)))));
    sub_ln581_1_fu_1044_p2 <= std_logic_vector(unsigned(ap_const_lv12_C) - unsigned(F2_1_fu_1026_p2));
    sub_ln581_2_fu_1333_p2 <= std_logic_vector(unsigned(ap_const_lv12_C) - unsigned(F2_2_fu_1315_p2));
    sub_ln581_fu_446_p2 <= std_logic_vector(unsigned(ap_const_lv12_C) - unsigned(F2_fu_428_p2));
    sub_ln894_fu_717_p2 <= std_logic_vector(unsigned(ap_const_lv32_30) - unsigned(l_reg_1724));
    sub_ln897_fu_748_p2 <= std_logic_vector(signed(ap_const_lv6_26) - signed(trunc_ln897_fu_744_p1));
    sub_ln908_fu_850_p2 <= std_logic_vector(unsigned(ap_const_lv32_36) - unsigned(sub_ln894_fu_717_p2));
    sub_ln915_fu_912_p2 <= std_logic_vector(unsigned(ap_const_lv11_24) - unsigned(trunc_ln893_reg_1729));

    temp_imag_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_state2, temp_imag_V_addr_reg_1667, ap_CS_fsm_state32, zext_ln42_fu_1612_p1, ap_enable_reg_pp0_iter13, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln19_fu_336_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            temp_imag_V_address0 <= zext_ln42_fu_1612_p1(8 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then 
            temp_imag_V_address0 <= temp_imag_V_addr_reg_1667;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_imag_V_address0 <= zext_ln19_fu_336_p1(8 - 1 downto 0);
        else 
            temp_imag_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    temp_imag_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_state2, ap_CS_fsm_state32, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then 
            temp_imag_V_ce0 <= ap_const_logic_1;
        else 
            temp_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_imag_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_state2, ap_enable_reg_pp0_iter13, ap_block_pp0_stage1, ret_V_19_fu_1584_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            temp_imag_V_d0 <= ret_V_19_fu_1584_p2(27 downto 12);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_imag_V_d0 <= ap_const_lv16_0;
        else 
            temp_imag_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_imag_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln18_fu_324_p2, ap_CS_fsm_state2, icmp_ln27_reg_1677_pp0_iter13_reg, ap_enable_reg_pp0_iter13)
    begin
        if ((((icmp_ln27_reg_1677_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((icmp_ln18_fu_324_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            temp_imag_V_we0 <= ap_const_logic_1;
        else 
            temp_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_real_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_state2, temp_real_V_addr_reg_1662, ap_CS_fsm_state32, zext_ln42_fu_1612_p1, ap_enable_reg_pp0_iter13, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln19_fu_336_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            temp_real_V_address0 <= zext_ln42_fu_1612_p1(8 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then 
            temp_real_V_address0 <= temp_real_V_addr_reg_1662;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_real_V_address0 <= zext_ln19_fu_336_p1(8 - 1 downto 0);
        else 
            temp_real_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    temp_real_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_state2, ap_CS_fsm_state32, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)))) then 
            temp_real_V_ce0 <= ap_const_logic_1;
        else 
            temp_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_real_V_d0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_state2, ap_enable_reg_pp0_iter13, ap_block_pp0_stage1, ret_V_fu_1560_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            temp_real_V_d0 <= ret_V_fu_1560_p2(27 downto 12);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_real_V_d0 <= ap_const_lv16_0;
        else 
            temp_real_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_real_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln18_fu_324_p2, ap_CS_fsm_state2, icmp_ln27_reg_1677_pp0_iter13_reg, ap_enable_reg_pp0_iter13)
    begin
        if ((((icmp_ln27_reg_1677_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((icmp_ln18_fu_324_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            temp_real_V_we0 <= ap_const_logic_1;
        else 
            temp_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_13_fu_480_p4 <= sh_amt_fu_452_p3(11 downto 4);
    tmp_14_fu_510_p3 <= ireg_V_fu_363_p1(63 downto 63);
    tmp_16_fu_728_p4 <= lsb_index_fu_722_p2(31 downto 1);
    tmp_17_fu_781_p3 <= lsb_index_fu_722_p2(31 downto 31);
    tmp_20_fu_1074_p4 <= sh_amt_1_fu_1050_p3(11 downto 4);
    tmp_21_fu_1090_p3 <= ireg_V_1_fu_960_p1(63 downto 63);
    tmp_22_fu_1257_p3 <= bitcast_ln31_fu_1243_p1(63 downto 63);
    tmp_23_fu_1367_p4 <= sh_amt_2_fu_1339_p3(11 downto 4);
    tmp_24_fu_1397_p3 <= ireg_V_2_fu_1251_p2(63 downto 63);
    
    tmp_2_fu_701_p3_proc : process(p_Result_38_fu_693_p3)
    begin
        tmp_2_fu_701_p3 <= std_logic_vector(to_unsigned(64, 64));
        for i in 0 to 64 - 1 loop
            if p_Result_38_fu_693_p3(i) = '1' then
                tmp_2_fu_701_p3 <= std_logic_vector(to_unsigned(i,64));
                exit;
            end if;
        end loop;
    end process;

    tmp_3_fu_1283_p3 <= (ap_const_lv1_1 & trunc_ln565_2_fu_1279_p1);
    tmp_4_fu_396_p3 <= (ap_const_lv1_1 & trunc_ln565_fu_392_p1);
    tmp_6_fu_923_p3 <= (p_Result_37_reg_1711 & add_ln915_fu_917_p2);
    tmp_7_fu_994_p3 <= (ap_const_lv1_1 & trunc_ln565_1_fu_990_p1);
    tmp_V_4_fu_672_p3 <= 
        tmp_V_fu_667_p2 when (p_Result_37_fu_660_p3(0) = '1') else 
        mul_ln1118_fu_1618_p2;
    tmp_V_fu_667_p2 <= std_logic_vector(unsigned(ap_const_lv24_0) - unsigned(mul_ln1118_fu_1618_p2));
    trunc_ln31_fu_1247_p1 <= bitcast_ln31_fu_1243_p1(63 - 1 downto 0);
    trunc_ln556_1_fu_964_p1 <= ireg_V_1_fu_960_p1(63 - 1 downto 0);
    trunc_ln556_fu_366_p1 <= ireg_V_fu_363_p1(63 - 1 downto 0);
    trunc_ln565_1_fu_990_p1 <= ireg_V_1_fu_960_p1(52 - 1 downto 0);
    trunc_ln565_2_fu_1279_p1 <= ireg_V_2_fu_1251_p2(52 - 1 downto 0);
    trunc_ln565_fu_392_p1 <= ireg_V_fu_363_p1(52 - 1 downto 0);
    trunc_ln583_1_fu_1064_p1 <= man_V_5_fu_1012_p3(16 - 1 downto 0);
    trunc_ln583_2_fu_1357_p1 <= man_V_8_fu_1301_p3(16 - 1 downto 0);
    trunc_ln583_fu_470_p1 <= man_V_2_fu_414_p3(16 - 1 downto 0);
    trunc_ln586_1_fu_1210_p1 <= ashr_ln586_1_fu_1205_p2(16 - 1 downto 0);
    trunc_ln586_2_fu_1393_p1 <= ashr_ln586_2_fu_1387_p2(16 - 1 downto 0);
    trunc_ln586_fu_506_p1 <= ashr_ln586_fu_500_p2(16 - 1 downto 0);
    trunc_ln893_fu_713_p1 <= tmp_2_fu_701_p3(11 - 1 downto 0);
    trunc_ln897_fu_744_p1 <= sub_ln894_fu_717_p2(6 - 1 downto 0);
    w_V_fu_644_p3 <= 
        select_ln603_2_fu_630_p3 when (or_ln603_2_fu_638_p2(0) = '1') else 
        ap_const_lv16_0;
    xor_ln571_1_fu_1106_p2 <= (icmp_ln571_1_fu_1020_p2 xor ap_const_lv1_1);
    xor_ln571_2_fu_1423_p2 <= (icmp_ln571_2_fu_1309_p2 xor ap_const_lv1_1);
    xor_ln571_fu_536_p2 <= (icmp_ln571_fu_422_p2 xor ap_const_lv1_1);
    xor_ln581_1_fu_1160_p2 <= (or_ln581_1_fu_1154_p2 xor ap_const_lv1_1);
    xor_ln581_2_fu_1477_p2 <= (or_ln581_2_fu_1471_p2 xor ap_const_lv1_1);
    xor_ln581_fu_590_p2 <= (or_ln581_fu_584_p2 xor ap_const_lv1_1);
    xor_ln582_1_fu_1124_p2 <= (or_ln582_1_fu_1118_p2 xor ap_const_lv1_1);
    xor_ln582_2_fu_1441_p2 <= (or_ln582_2_fu_1435_p2 xor ap_const_lv1_1);
    xor_ln582_fu_554_p2 <= (or_ln582_fu_548_p2 xor ap_const_lv1_1);
    xor_ln585_1_fu_1136_p2 <= (icmp_ln585_1_fu_1068_p2 xor ap_const_lv1_1);
    xor_ln585_2_fu_1453_p2 <= (icmp_ln585_2_fu_1361_p2 xor ap_const_lv1_1);
    xor_ln585_fu_566_p2 <= (icmp_ln585_fu_474_p2 xor ap_const_lv1_1);
    xor_ln899_fu_789_p2 <= (tmp_17_fu_781_p3 xor ap_const_lv1_1);
    zext_ln1118_fu_342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_2_reg_258),24));
    zext_ln19_fu_336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_2_reg_258),64));
    zext_ln35_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_269_pp0_iter11_reg),64));
    zext_ln42_fu_1612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_1_reg_281),64));
    zext_ln461_1_fu_986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_V_1_fu_976_p4),12));
    zext_ln461_2_fu_1275_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_V_2_fu_1265_p4),12));
    zext_ln461_fu_388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_V_fu_378_p4),12));
    zext_ln586_1_fu_1201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln581_1_fu_1198_p1),54));
    zext_ln586_2_fu_1383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln581_2_fu_1347_p1),54));
    zext_ln586_fu_496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln581_fu_460_p1),54));
    zext_ln897_fu_754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln897_fu_748_p2),48));
    zext_ln908_1_fu_856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln908_fu_850_p2),64));
    zext_ln908_2_fu_846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln908_fu_841_p2),64));
    zext_ln908_fu_837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln908_fu_831_p2),48));
    zext_ln911_fu_874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_814_p3),64));
end behav;
