#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec  5 23:18:37 2018
# Process ID: 8492
# Current directory: D:/Workspace/ECE_475_FINAL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14852 D:\Workspace\ECE_475_FINAL\ECE_475_FINAL.xpr
# Log file: D:/Workspace/ECE_475_FINAL/vivado.log
# Journal file: D:/Workspace/ECE_475_FINAL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 909.117 ; gain = 215.117
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_CCR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/xsim.dir/tb_system_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  5 23:19:41 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_system_cpu_behav -key {Behavioral:sim_1:Functional:tb_system_cpu} -tclbatch {tb_system_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_system_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_system_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 947.758 ; gain = 25.957
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: system_top
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port led_array is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port rst_sig is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_ALUZ is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_CCR is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:57]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
INFO: [Synth 8-994] pc_inc is declared here [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port aluZ_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port aluCCR_we is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port led_array is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port AN is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port CA is not allowed [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1042.027 ; gain = 94.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'bsp_io' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:58]
WARNING: [Synth 8-85] always block has no event control specified [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:105]
WARNING: [Synth 8-3848] Net rgb_led0 in module/entity bsp_io does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:32]
WARNING: [Synth 8-3848] Net rgb_led1 in module/entity bsp_io does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:32]
WARNING: [Synth 8-3848] Net AN in module/entity bsp_io does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:33]
WARNING: [Synth 8-3848] Net CA in module/entity bsp_io does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:34]
INFO: [Synth 8-6155] done synthesizing module 'bsp_io' (1#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'dbg_reg_CCR' does not match port width (8) of module 'bsp_io' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:49]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (2#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:109]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:222]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:174]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:273]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:271]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:343]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:341]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:373]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:393]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:424]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:455]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:486]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:516]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:546]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:578]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:576]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:619]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:617]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:657]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:655]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:701]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:699]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:739]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:737]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:775]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:796]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:82]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (3#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 29 connections, but only 28 given [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:68]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (4#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:69]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:156]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:184]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:218]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:244]
INFO: [Synth 8-4471] merging register 'MBR_reg[31:0]' into 'mem_bus_in_reg[31:0]' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:98]
WARNING: [Synth 8-6014] Unused sequential element MBR_reg was removed.  [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:98]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (5#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'dbg_reg_CCR' does not match port width (32) of module 'cpu' [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:51]
WARNING: [Synth 8-3848] Net data_io_in in module/entity system_top does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:38]
WARNING: [Synth 8-3848] Net device_select in module/entity system_top does not have driver. [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (6#1) [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led0[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led0[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led0[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led1[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led1[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led1[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[7]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[6]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[5]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[4]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[3]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[7]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[6]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[5]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[4]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[3]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[31]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[30]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[29]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[28]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[27]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[26]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[25]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[24]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[23]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1088.145 ; gain = 140.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1088.145 ; gain = 140.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1088.145 ; gain = 140.387
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/constrs_1/new/nexys4_bsp.xdc]
WARNING: [Vivado 12-4379] -period contains time 1000000000.000000 which cannot be represented in single precision floating point without rounding by more than 1 picosecond [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/constrs_1/new/nexys4_bsp.xdc:10]
Finished Parsing XDC File [D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.srcs/constrs_1/new/nexys4_bsp.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1473.398 ; gain = 525.641
56 Infos, 164 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1473.398 ; gain = 525.641
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Dec  5 23:21:09 2018] Launched synth_1...
Run output will be captured here: D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Dec  5 23:22:18 2018] Launched impl_1...
Run output will be captured here: D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec  5 23:27:05 2018] Launched impl_1...
Run output will be captured here: D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592315A
set_property PROGRAM.FILE {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/system_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Workspace/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/system_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 23:37:02 2018...
