# Pipelined-MIPS-RISC--Processor-on-FPGA
Designed a 32-bit RISC based pipelined processor and implemented the complete FPGA design flow using Vivado. Verified the design by implementing a factorial program.
