Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  2 22:13:18 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/dec_MIMD_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_reg/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 1.433ns (20.533%)  route 5.546ns (79.467%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_10_0[8]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11/O
                         net (fo=1, unplaced)         1.111     3.703    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     3.827 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5/O
                         net (fo=5, unplaced)         1.139     4.966    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     5.090 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2/O
                         net (fo=5, unplaced)         0.930     6.020    bd_0_i/hls_inst/U0/control_s_axi_U/gmem2_AWADDR5
                         LUT4 (Prop_lut4_I1_O)        0.124     6.144 r  bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3/O
                         net (fo=100, unplaced)       0.519     6.663    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/gmem2_AWADDR1
                         LUT6 (Prop_lut6_I3_O)        0.124     6.787 r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1/O
                         net (fo=70, unplaced)        0.540     7.327    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/we
                         LUT6 (Prop_lut6_I0_O)        0.124     7.451 r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1/O
                         net (fo=5, unplaced)         0.501     7.952    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/empty_n_0
                         FDRE                                         r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.924    10.924    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_reg
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.full_n_reg/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 1.433ns (20.533%)  route 5.546ns (79.467%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_10_0[8]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11/O
                         net (fo=1, unplaced)         1.111     3.703    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     3.827 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5/O
                         net (fo=5, unplaced)         1.139     4.966    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     5.090 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2/O
                         net (fo=5, unplaced)         0.930     6.020    bd_0_i/hls_inst/U0/control_s_axi_U/gmem2_AWADDR5
                         LUT4 (Prop_lut4_I1_O)        0.124     6.144 r  bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3/O
                         net (fo=100, unplaced)       0.519     6.663    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/gmem2_AWADDR1
                         LUT6 (Prop_lut6_I3_O)        0.124     6.787 r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1/O
                         net (fo=70, unplaced)        0.540     7.327    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/we
                         LUT6 (Prop_lut6_I0_O)        0.124     7.451 r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1/O
                         net (fo=5, unplaced)         0.501     7.952    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/empty_n_0
                         FDSE                                         r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.full_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.924    10.924    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.full_n_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDSE (Setup_fdse_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.full_n_reg
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 1.433ns (20.533%)  route 5.546ns (79.467%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_10_0[8]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11/O
                         net (fo=1, unplaced)         1.111     3.703    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     3.827 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5/O
                         net (fo=5, unplaced)         1.139     4.966    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     5.090 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2/O
                         net (fo=5, unplaced)         0.930     6.020    bd_0_i/hls_inst/U0/control_s_axi_U/gmem2_AWADDR5
                         LUT4 (Prop_lut4_I1_O)        0.124     6.144 r  bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3/O
                         net (fo=100, unplaced)       0.519     6.663    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/gmem2_AWADDR1
                         LUT6 (Prop_lut6_I3_O)        0.124     6.787 r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1/O
                         net (fo=70, unplaced)        0.540     7.327    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/we
                         LUT6 (Prop_lut6_I0_O)        0.124     7.451 r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1/O
                         net (fo=5, unplaced)         0.501     7.952    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/empty_n_0
                         FDRE                                         r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.924    10.924    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 1.433ns (20.533%)  route 5.546ns (79.467%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_10_0[8]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11/O
                         net (fo=1, unplaced)         1.111     3.703    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     3.827 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5/O
                         net (fo=5, unplaced)         1.139     4.966    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     5.090 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2/O
                         net (fo=5, unplaced)         0.930     6.020    bd_0_i/hls_inst/U0/control_s_axi_U/gmem2_AWADDR5
                         LUT4 (Prop_lut4_I1_O)        0.124     6.144 r  bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3/O
                         net (fo=100, unplaced)       0.519     6.663    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/gmem2_AWADDR1
                         LUT6 (Prop_lut6_I3_O)        0.124     6.787 r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1/O
                         net (fo=70, unplaced)        0.540     7.327    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/we
                         LUT6 (Prop_lut6_I0_O)        0.124     7.451 r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1/O
                         net (fo=5, unplaced)         0.501     7.952    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/empty_n_0
                         FDRE                                         r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.924    10.924    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 1.433ns (20.533%)  route 5.546ns (79.467%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_10_0[8]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11/O
                         net (fo=1, unplaced)         1.111     3.703    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     3.827 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5/O
                         net (fo=5, unplaced)         1.139     4.966    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     5.090 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2/O
                         net (fo=5, unplaced)         0.930     6.020    bd_0_i/hls_inst/U0/control_s_axi_U/gmem2_AWADDR5
                         LUT4 (Prop_lut4_I1_O)        0.124     6.144 r  bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3/O
                         net (fo=100, unplaced)       0.519     6.663    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/gmem2_AWADDR1
                         LUT6 (Prop_lut6_I3_O)        0.124     6.787 r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1/O
                         net (fo=70, unplaced)        0.540     7.327    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/we
                         LUT6 (Prop_lut6_I0_O)        0.124     7.451 r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.empty_n_i_1/O
                         net (fo=5, unplaced)         0.501     7.952    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/empty_n_0
                         FDRE                                         r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.924    10.924    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_depth_gt1_gen.mOutPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.309ns (19.792%)  route 5.305ns (80.208%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_10_0[8]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11/O
                         net (fo=1, unplaced)         1.111     3.703    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     3.827 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5/O
                         net (fo=5, unplaced)         1.139     4.966    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     5.090 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2/O
                         net (fo=5, unplaced)         0.930     6.020    bd_0_i/hls_inst/U0/control_s_axi_U/gmem2_AWADDR5
                         LUT4 (Prop_lut4_I1_O)        0.124     6.144 r  bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3/O
                         net (fo=100, unplaced)       0.519     6.663    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/gmem2_AWADDR1
                         LUT6 (Prop_lut6_I3_O)        0.124     6.787 r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_mem_gen.waddr[3]_i_1/O
                         net (fo=13, unplaced)        0.800     7.587    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/we_0
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.924    10.924    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    10.357    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.309ns (19.792%)  route 5.305ns (80.208%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_10_0[8]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11/O
                         net (fo=1, unplaced)         1.111     3.703    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     3.827 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5/O
                         net (fo=5, unplaced)         1.139     4.966    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     5.090 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2/O
                         net (fo=5, unplaced)         0.930     6.020    bd_0_i/hls_inst/U0/control_s_axi_U/gmem2_AWADDR5
                         LUT4 (Prop_lut4_I1_O)        0.124     6.144 r  bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3/O
                         net (fo=100, unplaced)       0.519     6.663    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/gmem2_AWADDR1
                         LUT6 (Prop_lut6_I3_O)        0.124     6.787 r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_mem_gen.waddr[3]_i_1/O
                         net (fo=13, unplaced)        0.800     7.587    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/we_0
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.924    10.924    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    10.357    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.309ns (19.792%)  route 5.305ns (80.208%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_10_0[8]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11/O
                         net (fo=1, unplaced)         1.111     3.703    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     3.827 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5/O
                         net (fo=5, unplaced)         1.139     4.966    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     5.090 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2/O
                         net (fo=5, unplaced)         0.930     6.020    bd_0_i/hls_inst/U0/control_s_axi_U/gmem2_AWADDR5
                         LUT4 (Prop_lut4_I1_O)        0.124     6.144 r  bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3/O
                         net (fo=100, unplaced)       0.519     6.663    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/gmem2_AWADDR1
                         LUT6 (Prop_lut6_I3_O)        0.124     6.787 r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_mem_gen.waddr[3]_i_1/O
                         net (fo=13, unplaced)        0.800     7.587    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/we_0
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.924    10.924    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    10.357    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.309ns (19.792%)  route 5.305ns (80.208%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_10_0[8]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11/O
                         net (fo=1, unplaced)         1.111     3.703    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     3.827 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5/O
                         net (fo=5, unplaced)         1.139     4.966    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     5.090 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2/O
                         net (fo=5, unplaced)         0.930     6.020    bd_0_i/hls_inst/U0/control_s_axi_U/gmem2_AWADDR5
                         LUT4 (Prop_lut4_I1_O)        0.124     6.144 r  bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3/O
                         net (fo=100, unplaced)       0.519     6.663    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/gmem2_AWADDR1
                         LUT6 (Prop_lut6_I3_O)        0.124     6.787 r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_mem_gen.waddr[3]_i_1/O
                         net (fo=13, unplaced)        0.800     7.587    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/we_0
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.924    10.924    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    10.357    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_depth_gt1_gen.empty_n_reg/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 1.433ns (20.634%)  route 5.512ns (79.366%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/selec_assign_fu_98_reg[8]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_10_0[8]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11/O
                         net (fo=1, unplaced)         1.111     3.703    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_11_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     3.827 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5/O
                         net (fo=5, unplaced)         1.139     4.966    bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_19_1_fu_190_ap_start_reg_i_5_n_4
                         LUT6 (Prop_lut6_I1_O)        0.124     5.090 f  bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_104_1_fu_136_ap_start_reg_i_2/O
                         net (fo=5, unplaced)         0.930     6.020    bd_0_i/hls_inst/U0/control_s_axi_U/gmem2_AWADDR5
                         LUT4 (Prop_lut4_I1_O)        0.124     6.144 r  bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_3/O
                         net (fo=100, unplaced)       0.519     6.663    bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/gmem2_AWADDR1
                         LUT6 (Prop_lut6_I3_O)        0.124     6.787 r  bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_9_1_fu_206/fifo_mem_gen.waddr[3]_i_1/O
                         net (fo=13, unplaced)        0.499     7.286    bd_0_i/hls_inst/U0/gmem2_m_axi_U/bus_write/fifo_burst/we_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.410 r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/bus_write/fifo_burst/fifo_depth_gt1_gen.empty_n_i_1__0/O
                         net (fo=7, unplaced)         0.508     7.918    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/E[0]
                         FDRE                                         r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_depth_gt1_gen.empty_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=8402, unset)         0.924    10.924    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_depth_gt1_gen.empty_n_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_depth_gt1_gen.empty_n_reg
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  2.802    




