[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2846999 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2846999 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2846999 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11303011 heartbeat IPC: 1.183 cumulative IPC: 1.183 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 18358063 heartbeat IPC: 1.417 cumulative IPC: 1.289 (Simulation time: 00 hr 01 min 59 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 26166110 heartbeat IPC: 1.281 cumulative IPC: 1.286 (Simulation time: 00 hr 02 min 44 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 33560006 heartbeat IPC: 1.352 cumulative IPC: 1.302 (Simulation time: 00 hr 03 min 27 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 30713007 cumulative IPC: 1.302 (Simulation time: 00 hr 03 min 27 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 30713007 cumulative IPC: 1.302 (Simulation time: 00 hr 03 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.302 instructions: 40000002 cycles: 30713007
CPU 0 Branch Prediction Accuracy: 95.69% MPKI: 9.739 Average ROB Occupancy at Mispredict: 50.18
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7226
BRANCH_CONDITIONAL: 7.866
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09322

cpu0->cpu0_STLB TOTAL        ACCESS:     197753 HIT:     194144 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197753 HIT:     194144 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 149.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568533 HIT:     460358 MISS:     108175 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430558 HIT:     343455 MISS:      87103 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35412 HIT:      21412 MISS:      14000 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95485 HIT:      95233 MISS:        252 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        258 MISS:       6820 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.11 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3315268 HIT:    3042857 MISS:     272411 MSHR_MERGE:      72722
cpu0->cpu0_L1I LOAD         ACCESS:    3315268 HIT:    3042857 MISS:     272411 MSHR_MERGE:      72722
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.433 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13231248 HIT:   12810815 MISS:     420433 MSHR_MERGE:     147070
cpu0->cpu0_L1D LOAD         ACCESS:    7339681 HIT:    7041414 MISS:     298267 MSHR_MERGE:      67396
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5883825 HIT:    5768756 MISS:     115069 MSHR_MERGE:      79655
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7742 HIT:        645 MISS:       7097 MSHR_MERGE:         19
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2930786 HIT:    2885482 MISS:      45304 MSHR_MERGE:      29431
cpu0->cpu0_ITLB LOAD         ACCESS:    2930786 HIT:    2885482 MISS:      45304 MSHR_MERGE:      29431
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.443 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12497705 HIT:   12255975 MISS:     241730 MSHR_MERGE:      59850
cpu0->cpu0_DTLB LOAD         ACCESS:   12497705 HIT:   12255975 MISS:     241730 MSHR_MERGE:      59850
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.86 cycles
cpu0->LLC TOTAL        ACCESS:     136763 HIT:     129410 MISS:       7353 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87103 HIT:      83930 MISS:       3173 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      14000 HIT:      11284 MISS:       2716 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28840 HIT:      28726 MISS:        114 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6820 HIT:       5470 MISS:       1350 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        497
  ROW_BUFFER_MISS:       6742
  AVG DBUS CONGESTED CYCLE: 5.17
Channel 0 WQ ROW_BUFFER_HIT:          9
  ROW_BUFFER_MISS:        135
  FULL:          0
Channel 0 REFRESHES ISSUED:       2559
