{"Source Block": ["verilog-ethernet/rtl/axis_baser_tx_64.v@216:226@HdlStmAssign", "\nassign encoded_tx_data = encoded_tx_data_reg;\nassign encoded_tx_hdr = encoded_tx_hdr_reg;\n\nassign start_packet_0 = start_packet_0_reg;\nassign start_packet_4 = start_packet_4_reg;\n\nlfsr #(\n    .LFSR_WIDTH(32),\n    .LFSR_POLY(32'h4c11db7),\n    .LFSR_CONFIG(\"GALOIS\"),\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_baser_tx_64.v@215:225", "assign s_axis_tready = s_axis_tready_reg;\n\nassign encoded_tx_data = encoded_tx_data_reg;\nassign encoded_tx_hdr = encoded_tx_hdr_reg;\n\nassign start_packet_0 = start_packet_0_reg;\nassign start_packet_4 = start_packet_4_reg;\n\nlfsr #(\n    .LFSR_WIDTH(32),\n    .LFSR_POLY(32'h4c11db7),\n"]], "Diff Content": {"Delete": [], "Add": [[221, "assign error_underflow = error_underflow_reg;\n"]]}}