// Seed: 3758502228
module module_0 (
    input supply0 id_0
    , id_11,
    input wand id_1,
    output supply0 id_2,
    output wor id_3,
    output tri id_4,
    input wand id_5,
    output supply0 id_6,
    output wor id_7,
    input tri1 id_8,
    output wire id_9
);
  wire id_12;
endmodule
module module_1 #(
    parameter id_15 = 32'd72,
    parameter id_18 = 32'd36,
    parameter id_22 = 32'd11
) (
    input tri1 id_0,
    input wire id_1,
    input wire id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    input tri id_6,
    output supply1 id_7,
    input wand id_8,
    input supply0 id_9,
    input wand id_10,
    input wor id_11,
    input wire id_12,
    input wire id_13
    , id_25,
    input tri0 id_14,
    output supply1 _id_15,
    output tri id_16,
    input supply0 id_17,
    input uwire _id_18,
    input uwire id_19,
    output uwire id_20,
    input wor id_21,
    input wor _id_22,
    output uwire id_23
);
  wire  [1 'b0 : id_18] id_26;
  logic [id_15 : id_22] id_27;
  module_0 modCall_1 (
      id_21,
      id_2,
      id_16,
      id_23,
      id_20,
      id_17,
      id_23,
      id_23,
      id_8,
      id_16
  );
  assign modCall_1.id_0 = 0;
  parameter id_28 = 1;
endmodule
