// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// NNIO
// 0x0000 : Control signals
//          bit 0  - ap_start (Read/Write/COH)
//          bit 1  - ap_done (Read/COR)
//          bit 2  - ap_idle (Read)
//          bit 3  - ap_ready (Read)
//          bit 7  - auto_restart (Read/Write)
//          others - reserved
// 0x0004 : Global Interrupt Enable Register
//          bit 0  - Global Interrupt Enable (Read/Write)
//          others - reserved
// 0x0008 : IP Interrupt Enable Register (Read/Write)
//          bit 0  - Channel 0 (ap_done)
//          bit 1  - Channel 1 (ap_ready)
//          others - reserved
// 0x000c : IP Interrupt Status Register (Read/TOW)
//          bit 0  - Channel 0 (ap_done)
//          bit 1  - Channel 1 (ap_ready)
//          others - reserved
// 0x0010 : Data signal of ap_return
//          bit 7~0 - ap_return[7:0] (Read)
//          others  - reserved
// 0x8000 : Data signal of runNN_r
//          bit 7~0 - runNN_r[7:0] (Read/Write)
//          others  - reserved
// 0x8004 : reserved
// 0x8008 : Data signal of setBais_r
//          bit 7~0 - setBais_r[7:0] (Read/Write)
//          others  - reserved
// 0x800c : reserved
// 0x8010 : Data signal of setWeight_r
//          bit 7~0 - setWeight_r[7:0] (Read/Write)
//          others  - reserved
// 0x8014 : reserved
// 0x0200 ~
// 0x03ff : Memory 'input_r' (80 * 32b)
//          Word n : bit [31:0] - input_r[n]
// 0x4000 ~
// 0x7fff : Memory 'biasWeight_input_r' (11200 * 8b)
//          Word n : bit [ 7: 0] - biasWeight_input_r[4n]
//                   bit [15: 8] - biasWeight_input_r[4n+1]
//                   bit [23:16] - biasWeight_input_r[4n+2]
//                   bit [31:24] - biasWeight_input_r[4n+3]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XNEURALNETWORK_NNIO_ADDR_AP_CTRL                 0x0000
#define XNEURALNETWORK_NNIO_ADDR_GIE                     0x0004
#define XNEURALNETWORK_NNIO_ADDR_IER                     0x0008
#define XNEURALNETWORK_NNIO_ADDR_ISR                     0x000c
#define XNEURALNETWORK_NNIO_ADDR_AP_RETURN               0x0010
#define XNEURALNETWORK_NNIO_BITS_AP_RETURN               8
#define XNEURALNETWORK_NNIO_ADDR_RUNNN_R_DATA            0x8000
#define XNEURALNETWORK_NNIO_BITS_RUNNN_R_DATA            8
#define XNEURALNETWORK_NNIO_ADDR_SETBAIS_R_DATA          0x8008
#define XNEURALNETWORK_NNIO_BITS_SETBAIS_R_DATA          8
#define XNEURALNETWORK_NNIO_ADDR_SETWEIGHT_R_DATA        0x8010
#define XNEURALNETWORK_NNIO_BITS_SETWEIGHT_R_DATA        8
#define XNEURALNETWORK_NNIO_ADDR_INPUT_R_BASE            0x0200
#define XNEURALNETWORK_NNIO_ADDR_INPUT_R_HIGH            0x03ff
#define XNEURALNETWORK_NNIO_WIDTH_INPUT_R                32
#define XNEURALNETWORK_NNIO_DEPTH_INPUT_R                80
#define XNEURALNETWORK_NNIO_ADDR_BIASWEIGHT_INPUT_R_BASE 0x4000
#define XNEURALNETWORK_NNIO_ADDR_BIASWEIGHT_INPUT_R_HIGH 0x7fff
#define XNEURALNETWORK_NNIO_WIDTH_BIASWEIGHT_INPUT_R     8
#define XNEURALNETWORK_NNIO_DEPTH_BIASWEIGHT_INPUT_R     11200

