Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : s386
Version: M-2016.12-SP1
Date   : Fri Feb  8 15:19:00 2019
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_10 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  v0 (in)                                  0.00       2.40 r
  U117/Y (NBUFFX2_RVT)                     0.09       2.49 r
  U116/Y (NBUFFX2_RVT)                     0.18       2.67 r
  U185/Y (AO21X1_RVT)                      0.20       2.87 r
  U186/Y (AND3X1_RVT)                      0.07       2.94 r
  v13_D_10 (out)                           0.01       2.95 r
  data arrival time                                   2.95

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.60


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_12 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  v0 (in)                                  0.00       2.40 f
  U150/Y (INVX0_RVT)                       0.07       2.47 r
  U74/Y (NBUFFX2_RVT)                      0.10       2.57 r
  U151/Y (NAND2X0_RVT)                     0.09       2.66 f
  U120/Y (INVX0_RVT)                       0.09       2.75 r
  U121/Y (AND2X1_RVT)                      0.07       2.82 r
  U179/Y (AND3X1_RVT)                      0.12       2.93 r
  v13_D_12 (out)                           0.01       2.94 r
  data arrival time                                   2.94

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.59


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_7 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  v0 (in)                                  0.00       2.40 r
  U117/Y (NBUFFX2_RVT)                     0.09       2.49 r
  U116/Y (NBUFFX2_RVT)                     0.18       2.67 r
  U173/Y (NAND2X0_RVT)                     0.15       2.82 f
  U176/Y (OAI22X1_RVT)                     0.10       2.93 r
  v13_D_7 (out)                            0.01       2.94 r
  data arrival time                                   2.94

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.59


  Startpoint: v5 (input port clocked by ideal_clock1)
  Endpoint: v13_D_6 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  v5 (in)                                  0.00       2.40 r
  U75/Y (AND3X1_RVT)                       0.46       2.86 r
  U90/Y (OR2X1_RVT)                        0.07       2.93 r
  v13_D_6 (out)                            0.01       2.93 r
  data arrival time                                   2.93

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.58


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_8 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  v0 (in)                                  0.00       2.40 r
  U150/Y (INVX0_RVT)                       0.07       2.47 f
  U119/Y (INVX0_RVT)                       0.08       2.56 r
  U112/Y (NAND4X1_RVT)                     0.23       2.79 f
  U171/Y (NOR2X0_RVT)                      0.13       2.92 r
  v13_D_8 (out)                            0.01       2.93 r
  data arrival time                                   2.93

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.58


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_11 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  v0 (in)                                  0.00       2.40 r
  U150/Y (INVX0_RVT)                       0.07       2.47 f
  U74/Y (NBUFFX2_RVT)                      0.10       2.57 f
  U110/Y (INVX0_RVT)                       0.08       2.65 r
  U155/Y (AO221X1_RVT)                     0.14       2.78 r
  U184/Y (NAND4X0_RVT)                     0.12       2.90 f
  v13_D_11 (out)                           0.01       2.91 f
  data arrival time                                   2.91

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.56


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_9 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  v0 (in)                                  0.00       2.40 r
  U150/Y (INVX0_RVT)                       0.07       2.47 f
  U119/Y (INVX0_RVT)                       0.08       2.56 r
  U112/Y (NAND4X1_RVT)                     0.23       2.79 f
  U170/Y (NAND2X0_RVT)                     0.09       2.88 r
  v13_D_9 (out)                            0.01       2.88 r
  data arrival time                                   2.88

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -2.88
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: DFF_0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  v0 (in)                                  0.00       2.40 r
  U117/Y (NBUFFX2_RVT)                     0.09       2.49 r
  U113/Y (NBUFFX2_RVT)                     0.18       2.67 r
  U118/Y (NBUFFX2_RVT)                     0.10       2.77 r
  U134/Y (NAND3X0_RVT)                     0.12       2.89 f
  U81/Y (INVX0_RVT)                        0.18       3.07 r
  U164/Y (NAND3X0_RVT)                     0.10       3.17 f
  U165/Y (NAND2X0_RVT)                     0.06       3.23 r
  DFF_0/d (dff_0)                          0.00       3.23 r
  DFF_0/q_reg/D (DFFX1_RVT)                0.01       3.25 r
  data arrival time                                   3.25

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_0/q_reg/CLK (DFFX1_RVT)              0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.95


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: DFF_4/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  v0 (in)                                  0.00       2.40 r
  U117/Y (NBUFFX2_RVT)                     0.09       2.49 r
  U113/Y (NBUFFX2_RVT)                     0.18       2.67 r
  U118/Y (NBUFFX2_RVT)                     0.10       2.77 r
  U134/Y (NAND3X0_RVT)                     0.12       2.89 f
  U146/Y (OA22X1_RVT)                      0.22       3.11 f
  U149/Y (OAI22X1_RVT)                     0.11       3.21 r
  DFF_4/d (dff_2)                          0.00       3.21 r
  DFF_4/q_reg/D (DFFX1_RVT)                0.01       3.23 r
  data arrival time                                   3.23

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_4/q_reg/CLK (DFFX1_RVT)              0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.92


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: DFF_5/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  v0 (in)                                  0.00       2.40 r
  U117/Y (NBUFFX2_RVT)                     0.09       2.49 r
  U113/Y (NBUFFX2_RVT)                     0.18       2.67 r
  U118/Y (NBUFFX2_RVT)                     0.10       2.77 r
  U134/Y (NAND3X0_RVT)                     0.12       2.89 f
  U81/Y (INVX0_RVT)                        0.18       3.07 r
  U135/Y (AO22X1_RVT)                      0.13       3.20 r
  DFF_5/d (dff_1)                          0.00       3.20 r
  DFF_5/q_reg/D (DFFX1_RVT)                0.01       3.22 r
  data arrival time                                   3.22

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_5/q_reg/CLK (DFFX1_RVT)              0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -3.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.92


1
