{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572728455816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572728455817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  3 02:30:55 2019 " "Processing started: Sun Nov  3 02:30:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572728455817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728455817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ee309_project1 -c iitb-risc " "Command: quartus_map --read_settings_files=on --write_settings_files=off ee309_project1 -c iitb-risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728455818 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1572728456547 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "hazard_detection_unit.vhdl " "Can't analyze file -- file hazard_detection_unit.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1572728469362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux1_2_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Mux1_2_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux1_2_1-struct " "Found design unit 1: Mux1_2_1-struct" {  } { { "Mux1_2_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux1_2_1.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470083 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux1_2_1 " "Found entity 1: Mux1_2_1" {  } { { "Mux1_2_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux1_2_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_asyncread_syncwrite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory_asyncread_syncwrite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_asyncread_syncwrite-Form " "Found design unit 1: Memory_asyncread_syncwrite-Form" {  } { { "Memory_asyncread_syncwrite.vhd" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Memory_asyncread_syncwrite.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470085 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_asyncread_syncwrite " "Found entity 1: Memory_asyncread_syncwrite" {  } { { "Memory_asyncread_syncwrite.vhd" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Memory_asyncread_syncwrite.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemCode.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MemCode.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemCode-Form " "Found design unit 1: MemCode-Form" {  } { { "MemCode.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/MemCode.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470086 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemCode " "Found entity 1: MemCode" {  } { { "MemCode.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/MemCode.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IITB_proc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file IITB_proc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_proc-Form " "Found design unit 1: IITB_proc-Form" {  } { { "IITB_proc.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470088 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_proc " "Found entity 1: IITB_proc" {  } { { "IITB_proc.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file Gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_wb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm_wb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_wb-Behave " "Found design unit 1: fsm_wb-Behave" {  } { { "fsm_wb.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/fsm_wb.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470090 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_wb " "Found entity 1: fsm_wb" {  } { { "fsm_wb.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/fsm_wb.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_rr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm_rr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_rr-Behave " "Found design unit 1: fsm_rr-Behave" {  } { { "fsm_rr.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/fsm_rr.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470091 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_rr " "Found entity 1: fsm_rr" {  } { { "fsm_rr.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/fsm_rr.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_mem-Behave " "Found design unit 1: fsm_mem-Behave" {  } { { "fsm_mem.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/fsm_mem.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470092 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_mem " "Found entity 1: fsm_mem" {  } { { "fsm_mem.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/fsm_mem.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_if.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm_if.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_if-Behave " "Found design unit 1: fsm_if-Behave" {  } { { "fsm_if.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/fsm_if.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470093 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_if " "Found entity 1: fsm_if" {  } { { "fsm_if.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/fsm_if.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterRead.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file RegisterRead.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterRead-Form " "Found design unit 1: RegisterRead-Form" {  } { { "RegisterRead.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/RegisterRead.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470094 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterRead " "Found entity 1: RegisterRead" {  } { { "RegisterRead.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/RegisterRead.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_file-Form " "Found design unit 1: Register_file-Form" {  } { { "Register_file.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Register_file.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470095 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Register_file.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Register16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16-Form " "Found design unit 1: Register16-Form" {  } { { "Register16.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Register16.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470095 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "Register16.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Register16.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Register8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8-Form " "Found design unit 1: Register8-Form" {  } { { "Register8.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Register8.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470096 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "Register8.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Register8.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register1def1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Register1def1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register1def1-Form " "Found design unit 1: Register1def1-Form" {  } { { "Register1def1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Register1def1.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470097 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register1def1 " "Found entity 1: Register1def1" {  } { { "Register1def1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Register1def1.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Register1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register1-Form " "Found design unit 1: Register1-Form" {  } { { "Register1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Register1.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470097 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register1 " "Found entity 1: Register1" {  } { { "Register1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Register1.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pri_enc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pri_enc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pri_enc-Form " "Found design unit 1: pri_enc-Form" {  } { { "pri_enc.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/pri_enc.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470098 ""} { "Info" "ISGN_ENTITY_NAME" "1 pri_enc " "Found entity 1: pri_enc" {  } { { "pri_enc.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/pri_enc.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nandbit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file nandbit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nandbit-Struct " "Found design unit 1: nandbit-Struct" {  } { { "nandbit.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/nandbit.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470099 ""} { "Info" "ISGN_ENTITY_NAME" "1 nandbit " "Found entity 1: nandbit" {  } { { "nandbit.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/nandbit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux16_8_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Mux16_8_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_8_1-behave " "Found design unit 1: Mux16_8_1-behave" {  } { { "Mux16_8_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux16_8_1.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470099 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_8_1 " "Found entity 1: Mux16_8_1" {  } { { "Mux16_8_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux16_8_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux16_4_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Mux16_4_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_4_1-behave " "Found design unit 1: Mux16_4_1-behave" {  } { { "Mux16_4_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux16_4_1.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470100 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_4_1 " "Found entity 1: Mux16_4_1" {  } { { "Mux16_4_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux16_4_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux16_2_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Mux16_2_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_2_1-behave " "Found design unit 1: Mux16_2_1-behave" {  } { { "Mux16_2_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux16_2_1.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470101 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_2_1 " "Found entity 1: Mux16_2_1" {  } { { "Mux16_2_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux16_2_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux8_2_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Mux8_2_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8_2_1-behave " "Found design unit 1: Mux8_2_1-behave" {  } { { "Mux8_2_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux8_2_1.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470101 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8_2_1 " "Found entity 1: Mux8_2_1" {  } { { "Mux8_2_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux8_2_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux3_4_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Mux3_4_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_4_1-behave " "Found design unit 1: Mux3_4_1-behave" {  } { { "Mux3_4_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux3_4_1.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470102 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_4_1 " "Found entity 1: Mux3_4_1" {  } { { "Mux3_4_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux3_4_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux3_2_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Mux3_2_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_2_1-behave " "Found design unit 1: Mux3_2_1-behave" {  } { { "Mux3_2_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux3_2_1.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470103 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_2_1 " "Found entity 1: Mux3_2_1" {  } { { "Mux3_2_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux3_2_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux1_8_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Mux1_8_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux1_8_1-struct " "Found design unit 1: Mux1_8_1-struct" {  } { { "Mux1_8_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux1_8_1.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470104 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux1_8_1 " "Found entity 1: Mux1_8_1" {  } { { "Mux1_8_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux1_8_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux1_4_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Mux1_4_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux1_4_1-struct " "Found design unit 1: Mux1_4_1-struct" {  } { { "Mux1_4_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux1_4_1.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470104 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux1_4_1 " "Found entity 1: Mux1_4_1" {  } { { "Mux1_4_1.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux1_4_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_id.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm_id.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_id-Behave " "Found design unit 1: fsm_id-Behave" {  } { { "fsm_id.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/fsm_id.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470105 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_id " "Found entity 1: fsm_id" {  } { { "fsm_id.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/fsm_id.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_ex.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm_ex.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_ex-Behave " "Found design unit 1: fsm_ex-Behave" {  } { { "fsm_ex.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/fsm_ex.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470106 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_ex " "Found entity 1: fsm_ex" {  } { { "fsm_ex.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/fsm_ex.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_enc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bin_enc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_enc-Form " "Found design unit 1: bin_enc-Form" {  } { { "bin_enc.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/bin_enc.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470107 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_enc " "Found entity 1: bin_enc" {  } { { "bin_enc.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/bin_enc.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Struct " "Found design unit 1: alu-Struct" {  } { { "alu.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/alu.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470107 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/alu.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file adder16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "adder16.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/adder16.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470108 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder16-Struct " "Found design unit 2: adder16-Struct" {  } { { "adder16.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/adder16.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470108 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "adder16.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/adder16.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470108 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder16 " "Found entity 2: adder16" {  } { { "adder16.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/adder16.vhdl" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_logic-struct " "Found design unit 1: forwarding_logic-struct" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470110 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_logic " "Found entity 1: forwarding_logic" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572728470110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728470110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_proc " "Elaborating entity \"IITB_proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572728470330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "waste1 IITB_proc.vhdl(155) " "Verilog HDL or VHDL warning at IITB_proc.vhdl(155): object \"waste1\" assigned a value but never read" {  } { { "IITB_proc.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572728470337 "|IITB_proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "waste2 IITB_proc.vhdl(169) " "Verilog HDL or VHDL warning at IITB_proc.vhdl(169): object \"waste2\" assigned a value but never read" {  } { { "IITB_proc.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572728470339 "|IITB_proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file Register_file:rf " "Elaborating entity \"Register_file\" for hierarchy \"Register_file:rf\"" {  } { { "IITB_proc.vhdl" "rf" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_2_1 Mux16_2_1:ifm1 " "Elaborating entity \"Mux16_2_1\" for hierarchy \"Mux16_2_1:ifm1\"" {  } { { "IITB_proc.vhdl" "ifm1" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux1_2_1 Mux16_2_1:ifm1\|Mux1_2_1:\\muxg:15:mx " "Elaborating entity \"Mux1_2_1\" for hierarchy \"Mux16_2_1:ifm1\|Mux1_2_1:\\muxg:15:mx\"" {  } { { "Mux16_2_1.vhdl" "\\muxg:15:mx" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux16_2_1.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 Register16:pc " "Elaborating entity \"Register16\" for hierarchy \"Register16:pc\"" {  } { { "IITB_proc.vhdl" "pc" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 adder16:alu1 " "Elaborating entity \"adder16\" for hierarchy \"adder16:alu1\"" {  } { { "IITB_proc.vhdl" "alu1" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder adder16:alu1\|Full_Adder:\\add:15:ax " "Elaborating entity \"Full_Adder\" for hierarchy \"adder16:alu1\|Full_Adder:\\add:15:ax\"" {  } { { "adder16.vhdl" "\\add:15:ax" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/adder16.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER adder16:alu1\|Full_Adder:\\add:15:ax\|HALF_ADDER:ha " "Elaborating entity \"HALF_ADDER\" for hierarchy \"adder16:alu1\|Full_Adder:\\add:15:ax\|HALF_ADDER:ha\"" {  } { { "adder16.vhdl" "ha" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/adder16.vhdl" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 adder16:alu1\|Full_Adder:\\add:15:ax\|AND_2:a1 " "Elaborating entity \"AND_2\" for hierarchy \"adder16:alu1\|Full_Adder:\\add:15:ax\|AND_2:a1\"" {  } { { "adder16.vhdl" "a1" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/adder16.vhdl" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 adder16:alu1\|Full_Adder:\\add:15:ax\|OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"adder16:alu1\|Full_Adder:\\add:15:ax\|OR_2:o1\"" {  } { { "adder16.vhdl" "o1" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/adder16.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 adder16:alu1\|Full_Adder:\\add:15:ax\|XOR_2:x1 " "Elaborating entity \"XOR_2\" for hierarchy \"adder16:alu1\|Full_Adder:\\add:15:ax\|XOR_2:x1\"" {  } { { "adder16.vhdl" "x1" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/adder16.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemCode MemCode:memc " "Elaborating entity \"MemCode\" for hierarchy \"MemCode:memc\"" {  } { { "IITB_proc.vhdl" "memc" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_if fsm_if:fsm_if_ins " "Elaborating entity \"fsm_if\" for hierarchy \"fsm_if:fsm_if_ins\"" {  } { { "IITB_proc.vhdl" "fsm_if_ins" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_4_1 Mux16_4_1:idm1 " "Elaborating entity \"Mux16_4_1\" for hierarchy \"Mux16_4_1:idm1\"" {  } { { "IITB_proc.vhdl" "idm1" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux1_4_1 Mux16_4_1:idm1\|Mux1_4_1:\\muxg4:15:mx " "Elaborating entity \"Mux1_4_1\" for hierarchy \"Mux16_4_1:idm1\|Mux1_4_1:\\muxg4:15:mx\"" {  } { { "Mux16_4_1.vhdl" "\\muxg4:15:mx" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux16_4_1.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_id fsm_id:fsm_id_ins " "Elaborating entity \"fsm_id\" for hierarchy \"fsm_id:fsm_id_ins\"" {  } { { "IITB_proc.vhdl" "fsm_id_ins" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pri_enc pri_enc:pe1 " "Elaborating entity \"pri_enc\" for hierarchy \"pri_enc:pe1\"" {  } { { "IITB_proc.vhdl" "pe1" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_8_1 Mux16_8_1:rrm4 " "Elaborating entity \"Mux16_8_1\" for hierarchy \"Mux16_8_1:rrm4\"" {  } { { "IITB_proc.vhdl" "rrm4" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux1_8_1 Mux16_8_1:rrm4\|Mux1_8_1:\\muxg4:15:mx " "Elaborating entity \"Mux1_8_1\" for hierarchy \"Mux16_8_1:rrm4\|Mux1_8_1:\\muxg4:15:mx\"" {  } { { "Mux16_8_1.vhdl" "\\muxg4:15:mx" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/Mux16_8_1.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_2_1 Mux3_2_1:rrm5 " "Elaborating entity \"Mux3_2_1\" for hierarchy \"Mux3_2_1:rrm5\"" {  } { { "IITB_proc.vhdl" "rrm5" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8_2_1 Mux8_2_1:rrm6 " "Elaborating entity \"Mux8_2_1\" for hierarchy \"Mux8_2_1:rrm6\"" {  } { { "IITB_proc.vhdl" "rrm6" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8 Register8:rrt1 " "Elaborating entity \"Register8\" for hierarchy \"Register8:rrt1\"" {  } { { "IITB_proc.vhdl" "rrt1" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_enc bin_enc:rrbe " "Elaborating entity \"bin_enc\" for hierarchy \"bin_enc:rrbe\"" {  } { { "IITB_proc.vhdl" "rrbe" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_rr fsm_rr:fsm_rr_ins " "Elaborating entity \"fsm_rr\" for hierarchy \"fsm_rr:fsm_rr_ins\"" {  } { { "IITB_proc.vhdl" "fsm_rr_ins" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu2 " "Elaborating entity \"alu\" for hierarchy \"alu:alu2\"" {  } { { "IITB_proc.vhdl" "alu2" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nandbit alu:alu2\|nandbit:c2 " "Elaborating entity \"nandbit\" for hierarchy \"alu:alu2\|nandbit:c2\"" {  } { { "alu.vhdl" "c2" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/alu.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register1 Register1:Zflag " "Elaborating entity \"Register1\" for hierarchy \"Register1:Zflag\"" {  } { { "IITB_proc.vhdl" "Zflag" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_ex fsm_ex:fsm_ex_ins " "Elaborating entity \"fsm_ex\" for hierarchy \"fsm_ex:fsm_ex_ins\"" {  } { { "IITB_proc.vhdl" "fsm_ex_ins" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_asyncread_syncwrite Memory_asyncread_syncwrite:memd " "Elaborating entity \"Memory_asyncread_syncwrite\" for hierarchy \"Memory_asyncread_syncwrite:memd\"" {  } { { "IITB_proc.vhdl" "memd" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_mem fsm_mem:fsm_mem_ins " "Elaborating entity \"fsm_mem\" for hierarchy \"fsm_mem:fsm_mem_ins\"" {  } { { "IITB_proc.vhdl" "fsm_mem_ins" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_wb fsm_wb:fsm_wb_ins " "Elaborating entity \"fsm_wb\" for hierarchy \"fsm_wb:fsm_wb_ins\"" {  } { { "IITB_proc.vhdl" "fsm_wb_ins" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_logic forwarding_logic:forwarding_block " "Elaborating entity \"forwarding_logic\" for hierarchy \"forwarding_logic:forwarding_block\"" {  } { { "IITB_proc.vhdl" "forwarding_block" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/IITB_proc.vhdl" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572728470813 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "115 256 0 1 1 " "115 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "141 255 " "Addresses ranging from 141 to 255 are not initialized" {  } { { "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/db/iitb-risc.ram0_MemCode_e101eef4.hdl.mif" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/db/iitb-risc.ram0_MemCode_e101eef4.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1572728471936 ""}  } { { "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/db/iitb-risc.ram0_MemCode_e101eef4.hdl.mif" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/db/iitb-risc.ram0_MemCode_e101eef4.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1572728471936 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "115 256 0 1 1 " "115 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "141 255 " "Addresses ranging from 141 to 255 are not initialized" {  } { { "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/db/iitb-risc.ram0_Memory_asyncread_syncwrite_347a8b0d.hdl.mif" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/db/iitb-risc.ram0_Memory_asyncread_syncwrite_347a8b0d.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1572728472849 ""}  } { { "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/db/iitb-risc.ram0_Memory_asyncread_syncwrite_347a8b0d.hdl.mif" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/db/iitb-risc.ram0_Memory_asyncread_syncwrite_347a8b0d.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1572728472849 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5207 " "Implemented 5207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572728479034 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572728479034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5189 " "Implemented 5189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572728479034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572728479034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1225 " "Peak virtual memory: 1225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572728480160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  3 02:31:20 2019 " "Processing ended: Sun Nov  3 02:31:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572728480160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572728480160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572728480160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572728480160 ""}
