<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>boards/same54-xpro/include/periph_conf.h File Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right" action="https://duckduckgo.com/" method="get">
                 <input type="hidden" name="sites" value="doc.riot-os.org"/>
                 <input type="hidden" name="kt" value="h"/>
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" name="q" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('boards_2same54-xpro_2include_2periph__conf_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">periph_conf.h File Reference<div class="ingroups"><a class="el" href="group__boards.html">Boards</a> &raquo; <a class="el" href="group__boards__same54-xpro.html">Microchip SAM E54 Xplained Pro</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Configuration of CPU peripherals for the Microchip SAM E54 Xplained Pro board.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Configuration of CPU peripherals for the Microchip SAM E54 Xplained Pro board. </p>
<dl class="section author"><dt>Author</dt><dd>Benjamin Valentin <a href="#" onclick="location.href='mai'+'lto:'+'ben'+'ja'+'min'+'.v'+'ale'+'nt'+'in@'+'ml'+'-pa'+'.c'+'om'; return false;">benja<span style="display: none;">.nosp@m.</span>min.<span style="display: none;">.nosp@m.</span>valen<span style="display: none;">.nosp@m.</span>tin@<span style="display: none;">.nosp@m.</span>ml-pa<span style="display: none;">.nosp@m.</span>.com</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>
</div><div class="textblock"><code>#include &quot;periph_cpu.h&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for periph_conf.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="boards_2same54-xpro_2include_2periph__conf_8h__incl.svg" width="174" height="127"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="boards_2same54-xpro_2include_2periph__conf_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a9e1238f5985c94a661e836289438d740"><td class="memItemLeft" align="right" valign="top"><a id="a9e1238f5985c94a661e836289438d740"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h.html#a9e1238f5985c94a661e836289438d740">USE_VREG_BUCK</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:a9e1238f5985c94a661e836289438d740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the internal DC/DC converter The board is equipped with the necessary inductor. <br /></td></tr>
<tr class="separator:a9e1238f5985c94a661e836289438d740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13ab7a7807fea0ab81b49042b5a57ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h.html#a13ab7a7807fea0ab81b49042b5a57ba1">USE_XOSC_ONLY</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a13ab7a7807fea0ab81b49042b5a57ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use the external oscillator to source all fast clocks.  <a href="#a13ab7a7807fea0ab81b49042b5a57ba1">More...</a><br /></td></tr>
<tr class="separator:a13ab7a7807fea0ab81b49042b5a57ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
external Oscillator (XOSC1) configuration</h2></td></tr>
<tr class="memitem:a612dc0ee94bcb874cb8e74d0011291eb"><td class="memItemLeft" align="right" valign="top"><a id="a612dc0ee94bcb874cb8e74d0011291eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XOSC1_FREQUENCY</b>&#160;&#160;&#160;<a class="el" href="units_8h.html#ab7b18750ddf0850461f926ae151ca7fa">MHZ</a>(12)</td></tr>
<tr class="separator:a612dc0ee94bcb874cb8e74d0011291eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
desired core clock frequency</h2></td></tr>
<tr class="memitem:afc465f12242e68f6c3695caa3ba0a169"><td class="memItemLeft" align="right" valign="top"><a id="afc465f12242e68f6c3695caa3ba0a169"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLOCK_CORECLOCK</b>&#160;&#160;&#160;<a class="el" href="units_8h.html#ab7b18750ddf0850461f926ae151ca7fa">MHZ</a>(120)</td></tr>
<tr class="separator:afc465f12242e68f6c3695caa3ba0a169"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
32kHz Oscillator configuration</h2></td></tr>
<tr class="memitem:ade43723ebbd3af6b5bb6106b274d1fb6"><td class="memItemLeft" align="right" valign="top"><a id="ade43723ebbd3af6b5bb6106b274d1fb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTERNAL_OSC32_SOURCE</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ade43723ebbd3af6b5bb6106b274d1fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62b45edb22c6174dfc9f548decbf6e5d"><td class="memItemLeft" align="right" valign="top"><a id="a62b45edb22c6174dfc9f548decbf6e5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ULTRA_LOW_POWER_INTERNAL_OSC_SOURCE</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a62b45edb22c6174dfc9f548decbf6e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Timer peripheral configuration</h2></td></tr>
<tr class="memitem:a86e04a0428d7c23b92b137ae55f2eba9"><td class="memItemLeft" align="right" valign="top"><a id="a86e04a0428d7c23b92b137ae55f2eba9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER_0_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a86e04a0428d7c23b92b137ae55f2eba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c490d334538c05373718609ca5fe2d4"><td class="memItemLeft" align="right" valign="top"><a id="a4c490d334538c05373718609ca5fe2d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER_0_ISR</b>&#160;&#160;&#160;isr_tc0</td></tr>
<tr class="separator:a4c490d334538c05373718609ca5fe2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca8db51a6d02d9a5c27970c09333837a"><td class="memItemLeft" align="right" valign="top"><a id="aca8db51a6d02d9a5c27970c09333837a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER_1_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aca8db51a6d02d9a5c27970c09333837a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f8037bcb60d4669f508c471f92bc17"><td class="memItemLeft" align="right" valign="top"><a id="ab1f8037bcb60d4669f508c471f92bc17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER_1_ISR</b>&#160;&#160;&#160;isr_tc2</td></tr>
<tr class="separator:ab1f8037bcb60d4669f508c471f92bc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2f66f5b6f5c835dd11f9766c4ed897"><td class="memItemLeft" align="right" valign="top"><a id="a6e2f66f5b6f5c835dd11f9766c4ed897"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER_NUMOF</b>&#160;&#160;&#160;<a class="el" href="container_8h.html#a25f003de16c08a4888b69f619d70f427">ARRAY_SIZE</a>(<a class="el" href="nrf52_2include_2cfg__timer__default_8h.html#a2dd41f782d2c67052e4dc7d37cef89b1">timer_config</a>)</td></tr>
<tr class="separator:a6e2f66f5b6f5c835dd11f9766c4ed897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b28b4c69f45b3c82837e7f5269f00a9"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structtc32__conf__t.html">tc32_conf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>timer_config</b> []</td></tr>
<tr class="separator:a8b28b4c69f45b3c82837e7f5269f00a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CAN configuration</h2></td></tr>
<tr class="memitem:a852a15371308b9d8599bd69976e34e7f"><td class="memItemLeft" align="right" valign="top"><a id="a852a15371308b9d8599bd69976e34e7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h.html#a852a15371308b9d8599bd69976e34e7f">ISR_CAN1</a>&#160;&#160;&#160;isr_can1</td></tr>
<tr class="memdesc:a852a15371308b9d8599bd69976e34e7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN 1 configuration. <br /></td></tr>
<tr class="separator:a852a15371308b9d8599bd69976e34e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d46555a2ac7cccf3049f1b1083c1dde"><td class="memItemLeft" align="right" valign="top"><a id="a8d46555a2ac7cccf3049f1b1083c1dde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h.html#a8d46555a2ac7cccf3049f1b1083c1dde">CAN_NUMOF</a>&#160;&#160;&#160;<a class="el" href="container_8h.html#a25f003de16c08a4888b69f619d70f427">ARRAY_SIZE</a>(<a class="el" href="structcandev__conf.html">candev_conf</a>)</td></tr>
<tr class="memdesc:a8d46555a2ac7cccf3049f1b1083c1dde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of CAN interfaces. <br /></td></tr>
<tr class="separator:a8d46555a2ac7cccf3049f1b1083c1dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa708d3af7bd78dba6428f69fe19399"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structcan__conf__t.html">can_conf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h.html#a1fa708d3af7bd78dba6428f69fe19399">candev_conf</a> []</td></tr>
<tr class="memdesc:a1fa708d3af7bd78dba6428f69fe19399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available CAN interfaces.  <a href="#a1fa708d3af7bd78dba6428f69fe19399">More...</a><br /></td></tr>
<tr class="separator:a1fa708d3af7bd78dba6428f69fe19399"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
UART configuration</h2></td></tr>
<tr class="memitem:a713e03d19734d793baee3d1cc25c2dbb"><td class="memItemLeft" align="right" valign="top"><a id="a713e03d19734d793baee3d1cc25c2dbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_0_ISR</b>&#160;&#160;&#160;isr_sercom2_2</td></tr>
<tr class="separator:a713e03d19734d793baee3d1cc25c2dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abedde651610f672e7d10d935008155e2"><td class="memItemLeft" align="right" valign="top"><a id="abedde651610f672e7d10d935008155e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_0_ISR_TX</b>&#160;&#160;&#160;isr_sercom2_0</td></tr>
<tr class="separator:abedde651610f672e7d10d935008155e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9358264b5cbce69dddad098a8600aae"><td class="memItemLeft" align="right" valign="top"><a id="af9358264b5cbce69dddad098a8600aae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_1_ISR</b>&#160;&#160;&#160;isr_sercom0_2</td></tr>
<tr class="separator:af9358264b5cbce69dddad098a8600aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad46dcb7aa7bd4fdc3a345f7083c06391"><td class="memItemLeft" align="right" valign="top"><a id="ad46dcb7aa7bd4fdc3a345f7083c06391"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_1_ISR_TX</b>&#160;&#160;&#160;isr_sercom0_0</td></tr>
<tr class="separator:ad46dcb7aa7bd4fdc3a345f7083c06391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdfcd079b784102f3ceb94a04d9c9250"><td class="memItemLeft" align="right" valign="top"><a id="afdfcd079b784102f3ceb94a04d9c9250"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_2_ISR</b>&#160;&#160;&#160;isr_sercom5_2</td></tr>
<tr class="separator:afdfcd079b784102f3ceb94a04d9c9250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f621d504857aa3e6b88f4c5774ef7f4"><td class="memItemLeft" align="right" valign="top"><a id="a0f621d504857aa3e6b88f4c5774ef7f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_2_ISR_TX</b>&#160;&#160;&#160;isr_sercom5_0</td></tr>
<tr class="separator:a0f621d504857aa3e6b88f4c5774ef7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae13f589a3f29600569b784d83c85462"><td class="memItemLeft" align="right" valign="top"><a id="aae13f589a3f29600569b784d83c85462"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_3_ISR</b>&#160;&#160;&#160;isr_sercom1_2</td></tr>
<tr class="separator:aae13f589a3f29600569b784d83c85462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c805755d2ed4001a1e7780a1020c48c"><td class="memItemLeft" align="right" valign="top"><a id="a6c805755d2ed4001a1e7780a1020c48c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_3_ISR_TX</b>&#160;&#160;&#160;isr_sercom1_0</td></tr>
<tr class="separator:a6c805755d2ed4001a1e7780a1020c48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850405f2aaa352ad264346531f0e6230"><td class="memItemLeft" align="right" valign="top"><a id="a850405f2aaa352ad264346531f0e6230"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_NUMOF</b>&#160;&#160;&#160;<a class="el" href="container_8h.html#a25f003de16c08a4888b69f619d70f427">ARRAY_SIZE</a>(<a class="el" href="esp8266_2include_2periph__conf__common_8h.html#a1643cfc64589407fb96b4cbf908689a5">uart_config</a>)</td></tr>
<tr class="separator:a850405f2aaa352ad264346531f0e6230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1643cfc64589407fb96b4cbf908689a5"><td class="memItemLeft" align="right" valign="top"><a id="a1643cfc64589407fb96b4cbf908689a5"></a>
static const <a class="el" href="structuart__conf__t.html">uart_conf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>uart_config</b> []</td></tr>
<tr class="separator:a1643cfc64589407fb96b4cbf908689a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PWM configuration</h2></td></tr>
<tr class="memitem:a44adbd579bb180f3cfe8ec78932eb7a1"><td class="memItemLeft" align="right" valign="top"><a id="a44adbd579bb180f3cfe8ec78932eb7a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWM_NUMOF</b>&#160;&#160;&#160;<a class="el" href="container_8h.html#a25f003de16c08a4888b69f619d70f427">ARRAY_SIZE</a>(<a class="el" href="boards_2nucleo-f767zi_2include_2periph__conf_8h.html#a5177e7e865ac2ae63f7d56c8b3078707">pwm_config</a>)</td></tr>
<tr class="separator:a44adbd579bb180f3cfe8ec78932eb7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae505bf70258c000e0dd0f0ca6377db10"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structpwm__conf__chan__t.html">pwm_conf_chan_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>pwm_chan0_config</b> []</td></tr>
<tr class="separator:ae505bf70258c000e0dd0f0ca6377db10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5177e7e865ac2ae63f7d56c8b3078707"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structpwm__conf__t.html">pwm_conf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>pwm_config</b> []</td></tr>
<tr class="separator:a5177e7e865ac2ae63f7d56c8b3078707"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPI configuration</h2></td></tr>
<tr class="memitem:ab35a2b79568128efef74adf1ba1910a8"><td class="memItemLeft" align="right" valign="top"><a id="ab35a2b79568128efef74adf1ba1910a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_NUMOF</b>&#160;&#160;&#160;<a class="el" href="container_8h.html#a25f003de16c08a4888b69f619d70f427">ARRAY_SIZE</a>(<a class="el" href="gd32v_2include_2cfg__spi__default_8h.html#a873188d7292e07499dcde9674b1e849c">spi_config</a>)</td></tr>
<tr class="separator:ab35a2b79568128efef74adf1ba1910a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a873188d7292e07499dcde9674b1e849c"><td class="memItemLeft" align="right" valign="top"><a id="a873188d7292e07499dcde9674b1e849c"></a>
static const <a class="el" href="structspi__conf__t.html">spi_conf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>spi_config</b> []</td></tr>
<tr class="separator:a873188d7292e07499dcde9674b1e849c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
I2C configuration</h2></td></tr>
<tr class="memitem:abce62e16a6e3b3205801fed93c51692d"><td class="memItemLeft" align="right" valign="top"><a id="abce62e16a6e3b3205801fed93c51692d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_NUMOF</b>&#160;&#160;&#160;<a class="el" href="container_8h.html#a25f003de16c08a4888b69f619d70f427">ARRAY_SIZE</a>(<a class="el" href="boards_2gd32vf103c-start_2include_2periph__conf_8h.html#aa9dcbfbe7aa5baf027d834e5bca62a47">i2c_config</a>)</td></tr>
<tr class="separator:abce62e16a6e3b3205801fed93c51692d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9dcbfbe7aa5baf027d834e5bca62a47"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structi2c__conf__t.html">i2c_conf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>i2c_config</b> []</td></tr>
<tr class="separator:aa9dcbfbe7aa5baf027d834e5bca62a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RTT configuration</h2></td></tr>
<tr class="memitem:afec7c948b8c70db3c9394fc3dc145a99"><td class="memItemLeft" align="right" valign="top"><a id="afec7c948b8c70db3c9394fc3dc145a99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTT_FREQUENCY</b>&#160;&#160;&#160;(32768U)</td></tr>
<tr class="separator:afec7c948b8c70db3c9394fc3dc145a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
USB peripheral configuration</h2></td></tr>
<tr class="memitem:a57b47076d6e87497ff2901208cb484dc"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structsam0__common__usb__config__t.html">sam0_common_usb_config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>sam_usbdev_config</b> []</td></tr>
<tr class="separator:a57b47076d6e87497ff2901208cb484dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ADC Configuration</h2></td></tr>
<tr class="memitem:a9a4ff1631557328b3bf525e61fc54b14"><td class="memItemLeft" align="right" valign="top"><a id="a9a4ff1631557328b3bf525e61fc54b14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h.html#a9a4ff1631557328b3bf525e61fc54b14">ADC_GCLK_SRC</a>&#160;&#160;&#160;<a class="el" href="samd5x_2include_2periph__cpu_8h.html#add2e122edd6baa44d31f4911626301aa">SAM0_GCLK_PERIPH</a></td></tr>
<tr class="memdesc:a9a4ff1631557328b3bf525e61fc54b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock used for ADC <br /></td></tr>
<tr class="separator:a9a4ff1631557328b3bf525e61fc54b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d0703f6d84b37cbaa587a1a4515dd4"><td class="memItemLeft" align="right" valign="top"><a id="ab1d0703f6d84b37cbaa587a1a4515dd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_PRESCALER</b>&#160;&#160;&#160;ADC_CTRLA_PRESCALER_DIV8</td></tr>
<tr class="separator:ab1d0703f6d84b37cbaa587a1a4515dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94948d940d2301dca517f9dd2f22589"><td class="memItemLeft" align="right" valign="top"><a id="ab94948d940d2301dca517f9dd2f22589"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_NEG_INPUT</b>&#160;&#160;&#160;ADC_INPUTCTRL_MUXNEG(0x18u)</td></tr>
<tr class="separator:ab94948d940d2301dca517f9dd2f22589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a0008b0054fba5551f1a2f515cd21f"><td class="memItemLeft" align="right" valign="top"><a id="a79a0008b0054fba5551f1a2f515cd21f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_REF_DEFAULT</b>&#160;&#160;&#160;ADC_REFCTRL_REFSEL_INTVCC1</td></tr>
<tr class="separator:a79a0008b0054fba5551f1a2f515cd21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0c741db24aa2ccded869ba53f6a302"><td class="memItemLeft" align="right" valign="top"><a id="a2f0c741db24aa2ccded869ba53f6a302"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_NUMOF</b>&#160;&#160;&#160;<a class="el" href="container_8h.html#a25f003de16c08a4888b69f619d70f427">ARRAY_SIZE</a>(<a class="el" href="esp32x_2include_2periph__conf__common_8h.html#a9eef88cde49f19d8e9885fd18ab77410">adc_channels</a>)</td></tr>
<tr class="separator:a2f0c741db24aa2ccded869ba53f6a302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22877cb675e55db16cb1227b62dc9404"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structadc__conf__chan__t.html">adc_conf_chan_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>adc_channels</b> []</td></tr>
<tr class="separator:a22877cb675e55db16cb1227b62dc9404"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DAC configuration</h2></td></tr>
<tr class="memitem:a3146b48b878b99f151de5239d3814793"><td class="memItemLeft" align="right" valign="top"><a id="a3146b48b878b99f151de5239d3814793"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DAC_CLOCK</b>&#160;&#160;&#160;<a class="el" href="saml21_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa2df224b532e504c664562f932fb8c9b8">SAM0_GCLK_TIMER</a></td></tr>
<tr class="separator:a3146b48b878b99f151de5239d3814793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5afd9690184542986af3376d1dd88957"><td class="memItemLeft" align="right" valign="top"><a id="a5afd9690184542986af3376d1dd88957"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DAC_VREF</b>&#160;&#160;&#160;DAC_CTRLB_REFSEL_VREFPU</td></tr>
<tr class="separator:a5afd9690184542986af3376d1dd88957"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SDHC configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5ed67145e4c9f94a76c4735c8000f15e"></a></p><pre class="fragment">  This is entirely optional, but allows us to save a few bytes if only
  a single SDHC instance is used.</pre> </td></tr>
<tr class="memitem:a7eedf08d108707c73fcc6cf6b7711818"><td class="memItemLeft" align="right" valign="top"><a id="a7eedf08d108707c73fcc6cf6b7711818"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h.html#a7eedf08d108707c73fcc6cf6b7711818">SDHC_DEV</a>&#160;&#160;&#160;SDHC1</td></tr>
<tr class="memdesc:a7eedf08d108707c73fcc6cf6b7711818"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SDHC instance to use. <br /></td></tr>
<tr class="separator:a7eedf08d108707c73fcc6cf6b7711818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357617e3438cafcb807e1c5e98847a1b"><td class="memItemLeft" align="right" valign="top"><a id="a357617e3438cafcb807e1c5e98847a1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h.html#a357617e3438cafcb807e1c5e98847a1b">SDHC_DEV_ISR</a>&#160;&#160;&#160;isr_sdhc1</td></tr>
<tr class="memdesc:a357617e3438cafcb807e1c5e98847a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt service routing for SDHC1. <br /></td></tr>
<tr class="separator:a357617e3438cafcb807e1c5e98847a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c006fb09b2b48d7a2a6be5bcacd989b"><td class="memItemLeft" align="right" valign="top"><a id="a6c006fb09b2b48d7a2a6be5bcacd989b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h.html#a6c006fb09b2b48d7a2a6be5bcacd989b">SDHC_CONFIG_NUMOF</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a6c006fb09b2b48d7a2a6be5bcacd989b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of configured SDHC devices. <br /></td></tr>
<tr class="separator:a6c006fb09b2b48d7a2a6be5bcacd989b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad9289319c188e67e6e1f9eed29f6e91"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structsdhc__conf__t.html">sdhc_conf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h.html#aad9289319c188e67e6e1f9eed29f6e91">sdhc_config</a> []</td></tr>
<tr class="memdesc:aad9289319c188e67e6e1f9eed29f6e91"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC devices.  <a href="#aad9289319c188e67e6e1f9eed29f6e91">More...</a><br /></td></tr>
<tr class="separator:aad9289319c188e67e6e1f9eed29f6e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Ethernet peripheral configuration</h2></td></tr>
<tr class="memitem:aa1616082f7a0428cef6e98fab71ac538"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structsam0__common__gmac__config__t.html">sam0_common_gmac_config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>sam_gmac_config</b> []</td></tr>
<tr class="separator:aa1616082f7a0428cef6e98fab71ac538"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FREQM peripheral configuration</h2></td></tr>
<tr class="memitem:aa8a9192c06f85e94d0be627190f1515b"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structfreqm__config__t.html">freqm_config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>freqm_config</b> []</td></tr>
<tr class="separator:aa8a9192c06f85e94d0be627190f1515b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a13ab7a7807fea0ab81b49042b5a57ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13ab7a7807fea0ab81b49042b5a57ba1">&#9670;&nbsp;</a></span>USE_XOSC_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_XOSC_ONLY&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use the external oscillator to source all fast clocks. </p>
<p>This allows us to use the buck voltage regulator for maximum power efficiency, but limits the maximum clock frequency to 12 MHz. </p>

<p class="definition">Definition at line <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html#l00036">36</a> of file <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a22877cb675e55db16cb1227b62dc9404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22877cb675e55db16cb1227b62dc9404">&#9670;&nbsp;</a></span>adc_channels</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structadc__conf__chan__t.html">adc_conf_chan_t</a> adc_channels[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    </div><div class="line">    { .inputctrl = <a class="code" href="samd5x_2include_2periph__cpu_8h.html#abb507c578415ab78454b86306adfcd99">ADC0_INPUTCTRL_MUXPOS_PA03</a>, .dev = ADC0 },</div><div class="line">    { .inputctrl = <a class="code" href="samd5x_2include_2periph__cpu_8h.html#a6263caa8f073082440be9bf5feff137f">ADC0_INPUTCTRL_MUXPOS_PA05</a>, .dev = ADC0 },</div><div class="line">    { .inputctrl = <a class="code" href="samd5x_2include_2periph__cpu_8h.html#a15e550792049b2efb300d6c5b7c395c7">ADC0_INPUTCTRL_MUXPOS_PA07</a>, .dev = ADC0 }</div><div class="line">}</div><div class="ttc" id="samd5x_2include_2periph__cpu_8h_html_a15e550792049b2efb300d6c5b7c395c7"><div class="ttname"><a href="samd5x_2include_2periph__cpu_8h.html#a15e550792049b2efb300d6c5b7c395c7">ADC0_INPUTCTRL_MUXPOS_PA07</a></div><div class="ttdeci">#define ADC0_INPUTCTRL_MUXPOS_PA07</div><div class="ttdoc">Alias for AIN7. </div><div class="ttdef"><b>Definition:</b> <a href="samd5x_2include_2periph__cpu_8h_source.html#l00133">periph_cpu.h:133</a></div></div>
<div class="ttc" id="samd5x_2include_2periph__cpu_8h_html_abb507c578415ab78454b86306adfcd99"><div class="ttname"><a href="samd5x_2include_2periph__cpu_8h.html#abb507c578415ab78454b86306adfcd99">ADC0_INPUTCTRL_MUXPOS_PA03</a></div><div class="ttdeci">#define ADC0_INPUTCTRL_MUXPOS_PA03</div><div class="ttdoc">Alias for AIN1. </div><div class="ttdef"><b>Definition:</b> <a href="samd5x_2include_2periph__cpu_8h_source.html#l00127">periph_cpu.h:127</a></div></div>
<div class="ttc" id="samd5x_2include_2periph__cpu_8h_html_a6263caa8f073082440be9bf5feff137f"><div class="ttname"><a href="samd5x_2include_2periph__cpu_8h.html#a6263caa8f073082440be9bf5feff137f">ADC0_INPUTCTRL_MUXPOS_PA05</a></div><div class="ttdeci">#define ADC0_INPUTCTRL_MUXPOS_PA05</div><div class="ttdoc">Alias for AIN5. </div><div class="ttdef"><b>Definition:</b> <a href="samd5x_2include_2periph__cpu_8h_source.html#l00131">periph_cpu.h:131</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html#l00355">355</a> of file <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a1fa708d3af7bd78dba6428f69fe19399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fa708d3af7bd78dba6428f69fe19399">&#9670;&nbsp;</a></span>candev_conf</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structcan__conf__t.html">can_conf_t</a> <a class="el" href="structcandev__conf.html">candev_conf</a>[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    {</div><div class="line">        .can = CAN1,</div><div class="line">        .rx_pin = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 13),</div><div class="line">        .tx_pin = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 12),</div><div class="line">        .gclk_src = <a class="code" href="samd5x_2include_2periph__cpu_8h.html#add2e122edd6baa44d31f4911626301aa">SAM0_GCLK_PERIPH</a>,</div><div class="line">    }</div><div class="line">}</div><div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a></div><div class="ttdoc">port B </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00100">periph_cpu_common.h:100</a></div></div>
<div class="ttc" id="samd5x_2include_2periph__cpu_8h_html_add2e122edd6baa44d31f4911626301aa"><div class="ttname"><a href="samd5x_2include_2periph__cpu_8h.html#add2e122edd6baa44d31f4911626301aa">SAM0_GCLK_PERIPH</a></div><div class="ttdeci">#define SAM0_GCLK_PERIPH</div><div class="ttdoc">12-48 MHz (DFLL) clock </div><div class="ttdef"><b>Definition:</b> <a href="samd5x_2include_2periph__cpu_8h_source.html#l00082">periph_cpu.h:82</a></div></div>
<div class="ttc" id="atmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
</div><!-- fragment -->
<p>Available CAN interfaces. </p>

<p class="definition">Definition at line <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html#l00114">114</a> of file <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="aa8a9192c06f85e94d0be627190f1515b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8a9192c06f85e94d0be627190f1515b">&#9670;&nbsp;</a></span>freqm_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structfreqm__config__t.html">freqm_config_t</a> freqm_config[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    {</div><div class="line">        .pin = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 17),</div><div class="line">        .gclk_src = <a class="code" href="samd5x_2include_2periph__cpu_8h.html#ac9d06a6f20a03f665893bda3f2da72dc">SAM0_GCLK_32KHZ</a></div><div class="line">    }</div><div class="line">}</div><div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a></div><div class="ttdoc">port B </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00100">periph_cpu_common.h:100</a></div></div>
<div class="ttc" id="samd5x_2include_2periph__cpu_8h_html_ac9d06a6f20a03f665893bda3f2da72dc"><div class="ttname"><a href="samd5x_2include_2periph__cpu_8h.html#ac9d06a6f20a03f665893bda3f2da72dc">SAM0_GCLK_32KHZ</a></div><div class="ttdeci">#define SAM0_GCLK_32KHZ</div><div class="ttdoc">32 kHz clock </div><div class="ttdef"><b>Definition:</b> <a href="samd5x_2include_2periph__cpu_8h_source.html#l00076">periph_cpu.h:76</a></div></div>
<div class="ttc" id="atmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html#l00427">427</a> of file <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="aa9dcbfbe7aa5baf027d834e5bca62a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9dcbfbe7aa5baf027d834e5bca62a47">&#9670;&nbsp;</a></span>i2c_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structi2c__conf__t.html">i2c_conf_t</a> i2c_config[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    {    </div><div class="line">        .dev      = &amp;(SERCOM3-&gt;I2CM),</div><div class="line">        .speed    = <a class="code" href="group__drivers__periph__i2c.html#gga6e6a870f98abb8cffa95373b69fb8243a0826bf5711e82ba26b4ada6104260583">I2C_SPEED_NORMAL</a>,</div><div class="line">        .scl_pin  = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 23),</div><div class="line">        .sda_pin  = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 22),</div><div class="line">        .mux      = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a735b6a3c0b2afe9159f89367eeee53d9">GPIO_MUX_C</a>,</div><div class="line">        .gclk_src = <a class="code" href="samd5x_2include_2periph__cpu_8h.html#add2e122edd6baa44d31f4911626301aa">SAM0_GCLK_PERIPH</a>,</div><div class="line">        .flags    = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a35689050a00ae4d0da14a1abe0e38dc3a0af5d8198ede19f93bab78bc0db71652">I2C_FLAG_NONE</a></div><div class="line">    },</div><div class="line">    {    </div><div class="line">        .dev      = &amp;(SERCOM7-&gt;I2CM),</div><div class="line">        .speed    = <a class="code" href="group__drivers__periph__i2c.html#gga6e6a870f98abb8cffa95373b69fb8243a0826bf5711e82ba26b4ada6104260583">I2C_SPEED_NORMAL</a>,</div><div class="line">        .scl_pin  = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a>, 9),</div><div class="line">        .sda_pin  = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a>, 8),</div><div class="line">        .mux      = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a735b6a3c0b2afe9159f89367eeee53d9">GPIO_MUX_C</a>,</div><div class="line">        .gclk_src = <a class="code" href="samd5x_2include_2periph__cpu_8h.html#add2e122edd6baa44d31f4911626301aa">SAM0_GCLK_PERIPH</a>,</div><div class="line">        .flags    = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a35689050a00ae4d0da14a1abe0e38dc3a0af5d8198ede19f93bab78bc0db71652">I2C_FLAG_NONE</a></div><div class="line">    }</div><div class="line">}</div><div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a></div><div class="ttdoc">port A </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00099">periph_cpu_common.h:99</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a35689050a00ae4d0da14a1abe0e38dc3a0af5d8198ede19f93bab78bc0db71652"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a35689050a00ae4d0da14a1abe0e38dc3a0af5d8198ede19f93bab78bc0db71652">I2C_FLAG_NONE</a></div><div class="ttdoc">No flags set. </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00520">periph_cpu_common.h:520</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_ac86e130e5617ffe35f2aa1169d8a67c0a735b6a3c0b2afe9159f89367eeee53d9"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a735b6a3c0b2afe9159f89367eeee53d9">GPIO_MUX_C</a></div><div class="ttdoc">select peripheral function C </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00246">periph_cpu_common.h:246</a></div></div>
<div class="ttc" id="samd5x_2include_2periph__cpu_8h_html_add2e122edd6baa44d31f4911626301aa"><div class="ttname"><a href="samd5x_2include_2periph__cpu_8h.html#add2e122edd6baa44d31f4911626301aa">SAM0_GCLK_PERIPH</a></div><div class="ttdeci">#define SAM0_GCLK_PERIPH</div><div class="ttdoc">12-48 MHz (DFLL) clock </div><div class="ttdef"><b>Definition:</b> <a href="samd5x_2include_2periph__cpu_8h_source.html#l00082">periph_cpu.h:82</a></div></div>
<div class="ttc" id="atmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
<div class="ttc" id="group__drivers__periph__i2c_html_gga6e6a870f98abb8cffa95373b69fb8243a0826bf5711e82ba26b4ada6104260583"><div class="ttname"><a href="group__drivers__periph__i2c.html#gga6e6a870f98abb8cffa95373b69fb8243a0826bf5711e82ba26b4ada6104260583">I2C_SPEED_NORMAL</a></div><div class="ttdoc">normal mode: ~100 kbit/s </div><div class="ttdef"><b>Definition:</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00278">periph_cpu.h:278</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a></div><div class="ttdoc">port D </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00102">periph_cpu_common.h:102</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html#l00295">295</a> of file <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ae505bf70258c000e0dd0f0ca6377db10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae505bf70258c000e0dd0f0ca6377db10">&#9670;&nbsp;</a></span>pwm_chan0_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structpwm__conf__chan__t.html">pwm_conf_chan_t</a> pwm_chan0_config[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    </div><div class="line">    {</div><div class="line">        .pin  = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 18),</div><div class="line">        .mux  = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0afa8534df31df91f936fec7ebb8144694">GPIO_MUX_F</a>,</div><div class="line">        .chan = 2</div><div class="line">    },</div><div class="line">}</div><div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_ac86e130e5617ffe35f2aa1169d8a67c0afa8534df31df91f936fec7ebb8144694"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0afa8534df31df91f936fec7ebb8144694">GPIO_MUX_F</a></div><div class="ttdoc">select peripheral function F </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00249">periph_cpu_common.h:249</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a></div><div class="ttdoc">port C </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00101">periph_cpu_common.h:101</a></div></div>
<div class="ttc" id="atmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html#l00207">207</a> of file <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a5177e7e865ac2ae63f7d56c8b3078707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5177e7e865ac2ae63f7d56c8b3078707">&#9670;&nbsp;</a></span>pwm_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structpwm__conf__t.html">pwm_conf_t</a> pwm_config[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    {</div><div class="line">        .tim  = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ab30d84fd92d83a2d36af178ae670d695">TCC_CONFIG</a>(TCC0),</div><div class="line">        .chan = pwm_chan0_config,</div><div class="line">        .chan_numof = <a class="code" href="container_8h.html#a25f003de16c08a4888b69f619d70f427">ARRAY_SIZE</a>(pwm_chan0_config),</div><div class="line">        .gclk_src = <a class="code" href="saml21_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa72116405d19bd41bfc9f62844e92fcbc">SAM0_GCLK_48MHZ</a>,</div><div class="line">    },</div><div class="line">}</div><div class="ttc" id="saml21_2include_2periph__cpu_8h_html_a2ee507fea44084259042ff7bb45ecabfa72116405d19bd41bfc9f62844e92fcbc"><div class="ttname"><a href="saml21_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa72116405d19bd41bfc9f62844e92fcbc">SAM0_GCLK_48MHZ</a></div><div class="ttdoc">48MHz clock </div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2periph__cpu_8h_source.html#l00073">periph_cpu.h:73</a></div></div>
<div class="ttc" id="container_8h_html_a25f003de16c08a4888b69f619d70f427"><div class="ttname"><a href="container_8h.html#a25f003de16c08a4888b69f619d70f427">ARRAY_SIZE</a></div><div class="ttdeci">#define ARRAY_SIZE(a)</div><div class="ttdoc">Calculate the number of elements in a static array. </div><div class="ttdef"><b>Definition:</b> <a href="container_8h_source.html#l00083">container.h:83</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_ab30d84fd92d83a2d36af178ae670d695"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#ab30d84fd92d83a2d36af178ae670d695">TCC_CONFIG</a></div><div class="ttdeci">#define TCC_CONFIG(tim)</div><div class="ttdoc">Static initializer for TCC timer configuration. </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00410">periph_cpu_common.h:410</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html#l00217">217</a> of file <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="aa1616082f7a0428cef6e98fab71ac538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1616082f7a0428cef6e98fab71ac538">&#9670;&nbsp;</a></span>sam_gmac_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structsam0__common__gmac__config__t.html">sam0_common_gmac_config_t</a> sam_gmac_config[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    {</div><div class="line">        .dev = GMAC,</div><div class="line">        .refclk = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 14),</div><div class="line">        .txen = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 17),</div><div class="line">        .txd0 = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 18),</div><div class="line">        .txd1 = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 19),</div><div class="line">        .crsdv = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 20),</div><div class="line">        .rxd0 = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 13),</div><div class="line">        .rxd1 = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 12),</div><div class="line">        .rxer = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 15),</div><div class="line">        .mdc = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 11),</div><div class="line">        .mdio = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 12),</div><div class="line">        .rst_pin = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 21),</div><div class="line">        .int_pin = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a>, 12),</div><div class="line">    }</div><div class="line">}</div><div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a></div><div class="ttdoc">port A </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00099">periph_cpu_common.h:99</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a></div><div class="ttdoc">port C </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00101">periph_cpu_common.h:101</a></div></div>
<div class="ttc" id="atmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a></div><div class="ttdoc">port D </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00102">periph_cpu_common.h:102</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html#l00404">404</a> of file <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a57b47076d6e87497ff2901208cb484dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57b47076d6e87497ff2901208cb484dc">&#9670;&nbsp;</a></span>sam_usbdev_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structsam0__common__usb__config__t.html">sam0_common_usb_config_t</a> sam_usbdev_config[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    {</div><div class="line">        .dm     = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 24),</div><div class="line">        .dp     = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 25),</div><div class="line">        .d_mux  = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a3bc25dbd31de692bc46ea6fe674656be">GPIO_MUX_H</a>,</div><div class="line">        .device = &amp;USB-&gt;DEVICE,</div><div class="line">        .gclk_src = <a class="code" href="samd5x_2include_2periph__cpu_8h.html#add2e122edd6baa44d31f4911626301aa">SAM0_GCLK_PERIPH</a>,</div><div class="line">    }</div><div class="line">}</div><div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a></div><div class="ttdoc">port A </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00099">periph_cpu_common.h:99</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_ac86e130e5617ffe35f2aa1169d8a67c0a3bc25dbd31de692bc46ea6fe674656be"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a3bc25dbd31de692bc46ea6fe674656be">GPIO_MUX_H</a></div><div class="ttdoc">select peripheral function H </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00251">periph_cpu_common.h:251</a></div></div>
<div class="ttc" id="samd5x_2include_2periph__cpu_8h_html_add2e122edd6baa44d31f4911626301aa"><div class="ttname"><a href="samd5x_2include_2periph__cpu_8h.html#add2e122edd6baa44d31f4911626301aa">SAM0_GCLK_PERIPH</a></div><div class="ttdeci">#define SAM0_GCLK_PERIPH</div><div class="ttdoc">12-48 MHz (DFLL) clock </div><div class="ttdef"><b>Definition:</b> <a href="samd5x_2include_2periph__cpu_8h_source.html#l00082">periph_cpu.h:82</a></div></div>
<div class="ttc" id="atmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html#l00332">332</a> of file <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="aad9289319c188e67e6e1f9eed29f6e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad9289319c188e67e6e1f9eed29f6e91">&#9670;&nbsp;</a></span>sdhc_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structsdhc__conf__t.html">sdhc_conf_t</a> sdhc_config[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    {</div><div class="line">        .sdhc = SDHC1,</div><div class="line">        .cd = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a>, 20),</div><div class="line">        .wp = <a class="code" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,</div><div class="line">    },</div><div class="line">}</div><div class="ttc" id="atmega__common_2include_2periph__cpu__common_8h_html_a3969ce1e494a72d3c2925b10ddeb4604"><div class="ttname"><a href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a></div><div class="ttdeci">#define GPIO_UNDEF</div><div class="ttdoc">Definition of a fitting UNDEF value. </div><div class="ttdef"><b>Definition:</b> <a href="atmega__common_2include_2periph__cpu__common_8h_source.html#l00054">periph_cpu_common.h:54</a></div></div>
<div class="ttc" id="atmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a></div><div class="ttdoc">port D </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00102">periph_cpu_common.h:102</a></div></div>
</div><!-- fragment -->
<p>SDHC devices. </p>

<p class="definition">Definition at line <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html#l00388">388</a> of file <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a8b28b4c69f45b3c82837e7f5269f00a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b28b4c69f45b3c82837e7f5269f00a9">&#9670;&nbsp;</a></span>timer_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structtc32__conf__t.html">tc32_conf_t</a> timer_config[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    {   </div><div class="line">        .dev            = TC0,</div><div class="line">        .irq            = TC0_IRQn,</div><div class="line">        .mclk           = &amp;MCLK-&gt;APBAMASK.reg,</div><div class="line">        .mclk_mask      = MCLK_APBAMASK_TC0 | MCLK_APBAMASK_TC1,</div><div class="line">        .gclk_id        = TC0_GCLK_ID,</div><div class="line">        .gclk_src       = <a class="code" href="saml21_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa2df224b532e504c664562f932fb8c9b8">SAM0_GCLK_TIMER</a>,</div><div class="line">        .flags          = TC_CTRLA_MODE_COUNT32,</div><div class="line">    },</div><div class="line">    {   </div><div class="line">        .dev            = TC2,</div><div class="line">        .irq            = TC2_IRQn,</div><div class="line">        .mclk           = &amp;MCLK-&gt;APBBMASK.reg,</div><div class="line">        .mclk_mask      = MCLK_APBBMASK_TC2 | MCLK_APBBMASK_TC3,</div><div class="line">        .gclk_id        = TC2_GCLK_ID,</div><div class="line">        .gclk_src       = <a class="code" href="saml21_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa2df224b532e504c664562f932fb8c9b8">SAM0_GCLK_TIMER</a>,</div><div class="line">        .flags          = TC_CTRLA_MODE_COUNT32,</div><div class="line">    }</div><div class="line">}</div><div class="ttc" id="saml21_2include_2periph__cpu_8h_html_a2ee507fea44084259042ff7bb45ecabfa2df224b532e504c664562f932fb8c9b8"><div class="ttname"><a href="saml21_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa2df224b532e504c664562f932fb8c9b8">SAM0_GCLK_TIMER</a></div><div class="ttdoc">4/8MHz clock for timers </div><div class="ttdef"><b>Definition:</b> <a href="saml21_2include_2periph__cpu_8h_source.html#l00071">periph_cpu.h:71</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html#l00077">77</a> of file <a class="el" href="boards_2same54-xpro_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Wed Mar 12 2025 10:21:24 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.14</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
