<?xml version="1.0" encoding="utf-8"?><html><head><link rel="stylesheet" href="./assets/css/intelltr.css" /><link rel="stylesheet" href="./assets/css/styles.css" /></head><body><h1>WCL-U 1.2 - Platform Design Guideline</h1><h2>Revision History</h2><table><tr><th>External Rev</th><th>Internal Rev</th><th>Document</th><th>Description</th><th>Date</th><th>Owner</th></tr><tr><td /><td>1.0.1</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Updated MRTS for this topology</td><td>02/27/25 01:14 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.7</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Remove typo.</td><td>10/03/24 01:34 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Update M1 min. length to 25.4mm, and M2 to 2.54mm, remove M3 due to N/A</td><td>09/05/24 07:09 AM</td><td>Ng, Kang Song</td></tr><tr><td /><td>0.2</td><td><a href="content.html#007E723F-071E-4856-88F7-9E3B50FFCB25" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</a></td><td>Update PDG based on latest PTL guideline</td><td>04/05/24 06:15 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#007FF158-FCA0-4246-85B6-F2801D1A932E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology</a></td><td>Delete SATA requirements</td><td>04/24/25 05:59 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#007FF158-FCA0-4246-85B6-F2801D1A932E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology</a></td><td>Delete "SATA"</td><td>04/24/25 05:27 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#007FF158-FCA0-4246-85B6-F2801D1A932E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology</a></td><td>Add interleave requirement</td><td>10/17/24 06:09 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#007FF158-FCA0-4246-85B6-F2801D1A932E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology</a></td><td>Updated Description &amp; MRTS</td><td>04/04/24 07:05 AM</td><td>TAN, Stephen</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Update pin name/list. Update to SNDW[0:3]_DATA0.</td><td>07/17/25 02:43 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Updated MRTS</td><td>02/24/25 11:49 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0105B275-D95D-4F52-A7C4-04F8FDAE196B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 06:57 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#01644E70-8AB9-4F7B-9AE5-2066B8BEBA3F" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>max length note amendment </td><td>08/08/24 04:08 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#01644E70-8AB9-4F7B-9AE5-2066B8BEBA3F" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>update max length note</td><td>08/08/24 03:54 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#01644E70-8AB9-4F7B-9AE5-2066B8BEBA3F" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>update length</td><td>08/08/24 07:32 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#01644E70-8AB9-4F7B-9AE5-2066B8BEBA3F" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>update material</td><td>04/03/24 02:47 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA</a></td><td>q</td><td>10/03/24 07:36 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7</td><td><a href="content.html#02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA</a></td><td>Rev0.7</td><td>10/03/24 07:33 AM</td><td>See, Simon Chun Kit</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Update pin name/list. Update single lane to SNDW[0:3]_DATA0, add SNDW2A_DATA1 to multilane</td><td>07/17/25 02:46 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Updated MRTS</td><td>02/24/25 12:01 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#03A594FE-598F-4244-ADD5-7BE4EB34E29A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 07:13 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#03C8F96D-B56A-4F38-82B0-70090BD1FDD2" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 02:06 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#03C8F96D-B56A-4F38-82B0-70090BD1FDD2" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology - Segment Lengths</a></td><td>Update the length note</td><td>08/06/24 02:01 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>Update pin name/list. Update to SNDW[0:3]_DATA0.</td><td>07/17/25 02:44 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>Updated MRTS</td><td>02/24/25 12:00 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#04262289-B488-407F-A34F-01C2DB9A1417" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 07:11 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>Updated THC 1-Load (for Touch Panel) Topology M_cable and CPU Duty Cycle Guideline Table</td><td>11/26/24 09:22 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>removed SL tline type</td><td>10/03/24 08:01 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#042CCB52-B193-4015-984C-8224D75529BF" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 07:23 AM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Update pin name/list. Update to SNDW[0:3]_DATA0.</td><td>07/17/25 02:44 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Updated MRTS</td><td>02/24/25 11:57 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#05371D3A-0AC8-4ACA-BA04-0D16D108A889" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 07:06 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#06710D2D-0308-4583-9C9D-AFD9D1A6F692" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology - Mainstream, Rx,Tx, Pre-Channel</a></td><td>updating the lengths</td><td>09/12/24 08:58 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#0674C56A-628D-4B48-B123-38DC3EB05DAF" target="contentwin">High Speed I/O - USB3.2</a></td><td>Clarified reference plane guidelines</td><td>07/01/25 05:24 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#0674C56A-628D-4B48-B123-38DC3EB05DAF" target="contentwin">High Speed I/O - USB3.2</a></td><td>amend note</td><td>02/28/25 11:58 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#0674C56A-628D-4B48-B123-38DC3EB05DAF" target="contentwin">High Speed I/O - USB3.2</a></td><td>add cris cross requirement </td><td>02/28/25 11:57 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#06C772A2-0601-4335-8040-A4B423FCB493" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology - Standard Loss (SL), Rx,Tx</a></td><td>Updating length guidelines</td><td>08/08/24 08:14 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#06C772A2-0601-4335-8040-A4B423FCB493" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology - Standard Loss (SL), Rx,Tx</a></td><td>SL removed</td><td>04/18/24 06:48 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#06C772A2-0601-4335-8040-A4B423FCB493" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:42 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#09436665-AEC2-471A-A3D0-FA1109B34921" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</a></td><td>Update for WCL</td><td>04/18/24 05:07 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0</td><td><a href="content.html#096190E9-6369-46F5-8F6F-B0422E8AB085" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Other Component Selection</a></td><td>Rearrange the other component selection table in EMC section</td><td>01/21/25 06:04 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#096190E9-6369-46F5-8F6F-B0422E8AB085" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Other Component Selection</a></td><td>Update other EMC component selection guidelines in EMC section</td><td>04/09/24 07:45 AM</td><td>E, Sun Ye</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#0A8B27E5-7F2E-4DCC-848C-F7F17B7CA07C" target="contentwin">High Speed I/O - CNVio2 - CNVio Device Down Topology</a></td><td>Updated signal list to match external pinlist</td><td>07/16/25 08:09 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#0A8B27E5-7F2E-4DCC-848C-F7F17B7CA07C" target="contentwin">High Speed I/O - CNVio2 - CNVio Device Down Topology</a></td><td>Added MRTS</td><td>03/04/25 06:18 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#0ACF5BE4-DFCD-4FFE-8485-7E49F4ADB8A3" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling</a></td><td>Description deleted</td><td>10/17/24 03:33 AM</td><td>Pavithra</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0AED488B-7AE3-442A-BB55-311164B7CD9E" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDC Topology - Mainstream, Standard Loss (SL), Tx</a></td><td>Update for WCL</td><td>04/18/24 05:20 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0BD08E52-0760-4331-AF80-C3CD9921D9C4" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:47 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0BD08E52-0760-4331-AF80-C3CD9921D9C4" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology - Segment Lengths</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 07:10 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#0C8C22B2-4121-49C2-9F8A-15D966A5CCA4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</a></td><td>Update ESD component table in EMC section</td><td>12/27/24 07:26 AM</td><td>E, Sun Ye</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#0C8C22B2-4121-49C2-9F8A-15D966A5CCA4" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - ESD Diode Selection</a></td><td>Merge ESD diode selection table (internal validation) with ESD diode selection table.</td><td>11/28/24 06:10 AM</td><td>E, Sun Ye</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#0CBB7CBA-E8AF-41AC-A92E-E103194B4E1A" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology</a></td><td>updated notes DP2.1 (HBR3 up to 8.1Gbps per lane)</td><td>05/07/25 04:05 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0CBB7CBA-E8AF-41AC-A92E-E103194B4E1A" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology</a></td><td>Changing the Topology Name </td><td>09/10/24 09:35 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#0D074E03-EB9E-4349-82DC-9DE1B8CDDD1D" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Add-In Card) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:24 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0D8C52A7-4142-422F-9000-B9B40C12AE51" target="contentwin">Electromagnetic Compatibility - DLVR RFI Mitigation</a></td><td>Update DLVR RFI Mitigation part in EMC section.</td><td>07/30/24 07:50 AM</td><td>E, Sun Ye</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#0DB41EEB-7C48-4FC4-88FB-28D801D3A2C8" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SDA</a></td><td>Changed a typo from 680k ohm to 680 ohm in I2C High Speed Mode(3.4 MHz) - SDA</td><td>07/16/25 09:00 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0DFFF4E7-B4F6-4759-A7B9-C1273E8BEF00" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 100MHz</a></td><td>Added segment length table</td><td>08/08/24 03:05 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#0EC36802-CF95-4985-A7FD-8FD00F692059" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Intel DDR RFI Mitigation (RFIM) Software Feature</a></td><td>Add in Intel DDR RFI Mitigation (RFIM) Software Feature in EMC section.</td><td>07/30/24 07:35 AM</td><td>E, Sun Ye</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#10DC5904-A4AC-44EB-AEB8-C116B9E21298" target="contentwin">High Speed I/O - eDP</a></td><td>Updated reference plane guidelines</td><td>07/01/25 04:59 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#10DC5904-A4AC-44EB-AEB8-C116B9E21298" target="contentwin">High Speed I/O - eDP</a></td><td>Description is updated</td><td>01/28/25 05:52 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#113FA166-BDCD-4376-9FE3-482E3C5FBC5D" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology - Standard Loss (SL), Rx,Tx</a></td><td>update tline type</td><td>08/08/24 07:40 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#113FA166-BDCD-4376-9FE3-482E3C5FBC5D" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology - Standard Loss (SL), Rx,Tx</a></td><td>update material</td><td>04/03/24 02:48 AM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#123590FD-64D6-4174-B014-8CFCB01592AE" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology</a></td><td>Updated reference plane guidelines</td><td>07/01/25 05:22 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#123590FD-64D6-4174-B014-8CFCB01592AE" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology</a></td><td>Corrected MRTS connection</td><td>02/27/25 09:28 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#123590FD-64D6-4174-B014-8CFCB01592AE" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology</a></td><td>Update MRTS</td><td>02/27/25 09:26 AM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#13249694-586B-421A-A005-0A369C5FE2EF" target="contentwin">Low Speed I/O - VDD2PWRGOOD - VDD2PWRGOOD Topology</a></td><td>Update signal name/list and topology diagram to match external ballmap name</td><td>07/17/25 01:40 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#14842102-20A2-4DB5-9A0E-F56327882DD4" target="contentwin">Low Speed I/O - LSX - LSX 1-Load to Retimer (Device Down) Topology</a></td><td>Updated MRTS</td><td>02/27/25 08:41 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS - UFS Gear 4 Device Down Topology</a></td><td>update diagram, add CMC and min length, edit mrts</td><td>07/18/25 02:29 AM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS - UFS Gear 4 Device Down Topology</a></td><td>rename, update diagram and update mrts</td><td>07/17/25 06:12 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS - UFS Gear 4 Device Down Topology</a></td><td>Refinement in description</td><td>05/12/24 07:11 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS - UFS Gear 4 Device Down Topology</a></td><td>total breakout length 12.7mm</td><td>05/12/24 07:09 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#17A9B9A7-B388-4C35-9882-56AA2182A8C4" target="contentwin">High Speed I/O - UFS - UFS Gear 4 Device Down Topology</a></td><td>Updated description &amp; MRTS</td><td>04/04/24 08:45 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#17DC1F45-D5B1-40E7-BD24-08016FD5773C" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology - Segment Lengths</a></td><td>remove SL from WCL</td><td>10/03/24 12:24 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#1970445B-8CD8-490A-B253-527E1BC93726" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology</a></td><td>edit via count</td><td>02/28/25 11:49 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#1970445B-8CD8-490A-B253-527E1BC93726" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology</a></td><td>add max via count and MRTS</td><td>02/28/25 11:48 AM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#19916A6E-548F-451D-865F-0E3AF7BD3690" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology</a></td><td>Updated reference plane guidelines</td><td>07/01/25 05:21 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#19916A6E-548F-451D-865F-0E3AF7BD3690" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology</a></td><td>Update MRTS</td><td>02/27/25 09:17 AM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>Update pin name/list. Update to SNDW[0:3]_DATA0.</td><td>07/17/25 02:44 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>Updated MRTS</td><td>02/24/25 11:58 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1A1CED98-022F-45FF-A798-8E330CB8C931" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 07:10 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1B5962F6-716E-4F90-8A96-D2522D7A875E" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:39 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1B8CF8B5-F4BB-478E-B3F7-AE8FD4974FAB" target="contentwin">Low Speed I/O - EPD_ON</a></td><td>Created CPUsideband - EPD_ON </td><td>03/28/24 05:32 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#1BA4922D-3440-40BB-B0BA-09A68EC84B53" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 2X32</a></td><td>corrected typo error in VDDQ snapshot</td><td>01/20/25 06:06 AM</td><td>Pavithra</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#1BA4922D-3440-40BB-B0BA-09A68EC84B53" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 2X32</a></td><td>Snapshots updated</td><td>01/08/25 08:21 AM</td><td>Pavithra</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#1BA4922D-3440-40BB-B0BA-09A68EC84B53" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 2X32</a></td><td>VDDQ Decap quality and snapshots updated</td><td>01/08/25 08:09 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#1BA4922D-3440-40BB-B0BA-09A68EC84B53" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 2X32</a></td><td>Design notes and configuration diagrams added</td><td>10/17/24 03:32 AM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1BA4922D-3440-40BB-B0BA-09A68EC84B53" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 2X32</a></td><td>Name updated from 4x32 to 2x32</td><td>08/08/24 05:54 AM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#1BA4922D-3440-40BB-B0BA-09A68EC84B53" target="contentwin">Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 2X32</a></td><td>updated decoupling recommendation</td><td>08/08/24 05:32 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#1E832F16-6492-4C21-A456-4BE0B7375577" target="contentwin">Low Speed I/O - UART - UART2 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:29 PM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Update pin name/list. Single lane update to DATA, multi lane add SNDW2A_DATA1</td><td>07/17/25 02:41 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Updated MRTS</td><td>02/24/25 11:37 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.6</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>SNDW LS 1load CLDS setting for len &lt;600mm changed from 5 to 4</td><td>09/05/24 06:21 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1EE01F6A-A5F4-414B-91E7-61D85BC13CA6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</a></td><td>Update PDG according to PTL latest guideline.</td><td>04/05/24 06:53 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.2</td><td><a href="content.html#209A8E0C-3E93-48B7-9B87-04585C3FA449" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only)</a></td><td>Changing the UCIE_ANA to internal use only</td><td>09/03/25 11:24 PM</td><td>Koh, Boon Ping</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#209A8E0C-3E93-48B7-9B87-04585C3FA449" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only)</a></td><td>name update</td><td>05/07/25 11:17 AM</td><td>Joshi, Love</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#209A8E0C-3E93-48B7-9B87-04585C3FA449" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only)</a></td><td>name update</td><td>05/06/25 06:41 AM</td><td>Joshi, Love</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#209A8E0C-3E93-48B7-9B87-04585C3FA449" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only)</a></td><td>Rail added</td><td>05/05/25 05:36 AM</td><td>Joshi, Love</td></tr><tr><td /><td>0.5</td><td><a href="content.html#23245BB4-D03E-48E8-831C-4329466CC815" target="contentwin">High Speed I/O - Type-C USB - Gen2x1 Type-A Redriver Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>updating Length guidelines</td><td>08/08/24 07:57 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#23245BB4-D03E-48E8-831C-4329466CC815" target="contentwin">High Speed I/O - Type-C USB - Gen2x1 Type-A Redriver Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:38 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#23FE9471-2ECA-45A9-B66B-E9C070EA0FB0" target="contentwin">High Speed I/O - CNVio2 - CNVio M.2 Topology</a></td><td>Updated pin name to match external ballmap</td><td>07/16/25 08:11 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#23FE9471-2ECA-45A9-B66B-E9C070EA0FB0" target="contentwin">High Speed I/O - CNVio2 - CNVio M.2 Topology</a></td><td>Added MRTS </td><td>03/04/25 06:19 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2635002B-1317-4707-8E9A-11074D47F736" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX With Retimer Topology - Mainstream, Standard Loss (SL), Tx</a></td><td>Corrected material</td><td>08/09/24 02:42 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#26E964E4-425E-4D11-9D38-B1FBEBFE8C92" target="contentwin">High Speed I/O - Type-C AUX - DP AUX Redriver Topology - Mainstream, Standard Loss (SL), Tx</a></td><td>Corrected PCB material</td><td>08/09/24 02:39 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#271A0F24-3D36-4924-A535-5F783E6BC549" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Delete SL</td><td>05/03/24 09:40 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#271A0F24-3D36-4924-A535-5F783E6BC549" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated to Std Loss</td><td>04/04/24 06:55 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#27822EAB-6166-4C0D-AD5A-C314CBAA2E5E" target="contentwin">Electromagnetic Compatibility - DLVR RFI Mitigation - RF Decoupling Capacitors on DLVR Input Power Planes</a></td><td>Update DLVR input rail name in EMC section</td><td>10/16/24 03:51 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.5</td><td><a href="content.html#27822EAB-6166-4C0D-AD5A-C314CBAA2E5E" target="contentwin">Electromagnetic Compatibility - DLVR RFI Mitigation - RF Decoupling Capacitors on DLVR Input Power Planes</a></td><td>Update RF decoupling capacitors on DLVR input power planes in EMC section</td><td>07/30/24 08:02 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.7</td><td><a href="content.html#282850FF-2C90-49C9-8A58-22DC24C8FFE2" target="contentwin">Low Speed I/O - FORCEPR# - FORCEPR# Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:40 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#282850FF-2C90-49C9-8A58-22DC24C8FFE2" target="contentwin">Low Speed I/O - FORCEPR# - FORCEPR# Topology - Segment Lengths</a></td><td>Update PDG according to PTL latest guideline.</td><td>04/05/24 06:42 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#282A6747-5ED7-4A99-ABA7-8ACE83881745" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology - Standard Loss (SL), Rx,Tx</a></td><td>max length note amendment </td><td>08/08/24 04:09 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#282A6747-5ED7-4A99-ABA7-8ACE83881745" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology - Standard Loss (SL), Rx,Tx</a></td><td>update max length note</td><td>08/08/24 03:55 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#282A6747-5ED7-4A99-ABA7-8ACE83881745" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update length</td><td>08/08/24 07:30 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#282A6747-5ED7-4A99-ABA7-8ACE83881745" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology - Standard Loss (SL), Rx,Tx</a></td><td>update material</td><td>04/03/24 02:46 AM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#29778385-9AE2-4692-951C-C4570977DF80" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology - Standard Loss (SL), Rx,Tx</a></td><td>update max length segment note</td><td>07/18/25 02:39 AM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#29778385-9AE2-4692-951C-C4570977DF80" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology - Standard Loss (SL), Rx,Tx</a></td><td>update length</td><td>07/17/25 06:02 PM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#29778385-9AE2-4692-951C-C4570977DF80" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology - Standard Loss (SL), Rx,Tx</a></td><td>update length and release to ePDG</td><td>07/17/25 06:01 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#29778385-9AE2-4692-951C-C4570977DF80" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology - Standard Loss (SL), Rx,Tx</a></td><td>update max note</td><td>08/08/24 04:05 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#29778385-9AE2-4692-951C-C4570977DF80" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology - Standard Loss (SL), Rx,Tx</a></td><td>update length</td><td>08/08/24 08:53 AM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#2A3A8EF3-4BA2-4E7A-90CD-E15C9B9FC434" target="contentwin">Low Speed I/O - EPD_ON - EPD_ON Topology</a></td><td>Update signal name/list to match with external ballmap name</td><td>07/17/25 01:35 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#2A3A8EF3-4BA2-4E7A-90CD-E15C9B9FC434" target="contentwin">Low Speed I/O - EPD_ON - EPD_ON Topology</a></td><td>Added routing restriction notes to avoid routing near RUPC</td><td>04/30/25 09:40 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Microstrip Tline  added</td><td>04/28/25 05:34 AM</td><td>K V, Megha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Deleted Max length note </td><td>08/08/24 08:29 AM</td><td>A, Nithesha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated CNVio3 max length for M.2 topology</td><td>08/08/24 07:59 AM</td><td>A, Nithesha</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated length to TBD for WCL Step</td><td>04/18/24 07:48 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:59 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2A98C206-0B16-49DA-B355-36E19762466F" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>updated length</td><td>04/17/24 09:54 AM</td><td>Sarma, Bidisha</td></tr><tr><td /><td>1.1</td><td><a href="content.html#2AA99C31-77AB-4B77-9E5D-203D8B4644B5" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Update RF and EMC reference document list.</td><td>06/25/25 08:06 AM</td><td>E, Sun Ye</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#2AA99C31-77AB-4B77-9E5D-203D8B4644B5" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Update EMC/RF reference document list</td><td>12/24/24 05:42 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2AA99C31-77AB-4B77-9E5D-203D8B4644B5" target="contentwin">Electromagnetic Compatibility - EMC/ RF Reference Documents</a></td><td>Update reference documents list for EMC section</td><td>06/27/24 07:47 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#2B674D37-1B9A-4F9C-A1A9-55758DC8E938" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Update topology diagram name</td><td>02/27/25 08:28 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#2B674D37-1B9A-4F9C-A1A9-55758DC8E938" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Update MRTS for 3 Load topology</td><td>02/27/25 08:27 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#2B674D37-1B9A-4F9C-A1A9-55758DC8E938" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Update R1 from 15ohm to 20ohm.</td><td>02/26/25 06:22 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#2B674D37-1B9A-4F9C-A1A9-55758DC8E938" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Remove EC notes for MAF topology</td><td>12/31/24 07:52 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#2B674D37-1B9A-4F9C-A1A9-55758DC8E938" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Added note for flash programmer isolation</td><td>11/29/24 09:03 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#2B674D37-1B9A-4F9C-A1A9-55758DC8E938" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Update 80MHz in title to 76.8MHz to reflect correct frequency</td><td>11/29/24 09:00 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#2B674D37-1B9A-4F9C-A1A9-55758DC8E938" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Corrected typo in notes</td><td>10/22/24 03:40 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2B674D37-1B9A-4F9C-A1A9-55758DC8E938" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</a></td><td>Added 80MHz and 100MHz MAF topology guidelines</td><td>08/08/24 02:27 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2BA119B5-A80C-424E-856A-46B9962276EF" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST</a></td><td>Adding new VCCST power rail</td><td>04/08/24 08:37 AM</td><td>Koh, Boon Ping</td></tr><tr><td /><td>1.0</td><td><a href="content.html#2C8FAEC3-6FAD-4ABC-8B5C-E24AB6EBD471" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Other Component Selection - Components for Type-C Interface</a></td><td>Rearrange the other component selection in EMC section</td><td>01/21/25 06:05 AM</td><td>E, Sun Ye</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#2D7E1C75-4836-4B45-ABAD-708EF3B1B931" target="contentwin">High Speed I/O - USB2.0</a></td><td>Updated reference plane guidelines</td><td>07/01/25 05:20 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Updated MRTS</td><td>02/24/25 11:29 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Updated R1 values and data to data trace spacing requirement</td><td>08/07/24 03:07 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2E0125E2-C270-409E-BFF1-280E7A26467C" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</a></td><td>Update PDG according to PTL PDG latest updates</td><td>04/05/24 06:37 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#2E51C6F5-AA1B-4B07-88FB-B080E88813CE" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Mainstream, Standard Loss (SL), Tx</a></td><td>DSL routing length is added</td><td>08/08/24 11:52 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2E51C6F5-AA1B-4B07-88FB-B080E88813CE" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Mainstream, Standard Loss (SL), Tx</a></td><td>Updated for WCL</td><td>04/18/24 07:12 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Update pin name/list. Update to SNDW[0:3]_DATA0.</td><td>07/17/25 02:43 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Updated MRTS</td><td>02/24/25 11:54 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2F0B6E96-A418-4987-80B4-A748DE83CDB6" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 07:01 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#2F32E581-DCF5-4C28-AB98-313D78B520B8" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:40 PM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#30E20567-26B9-47E8-B30E-B906931D5221" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for 100MHz</a></td><td>corrected typo on max number of load</td><td>12/31/24 07:52 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#30E20567-26B9-47E8-B30E-B906931D5221" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for 100MHz</a></td><td>Update 100MHz routing length </td><td>08/08/24 02:30 PM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#314F49D9-8421-4F9A-89EB-020A02640384" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>added SPI0_CS1# (for flash2) in pin list</td><td>07/17/25 02:50 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#314F49D9-8421-4F9A-89EB-020A02640384" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Update MRTS for 3-Load Flash and TPM Topology</td><td>02/27/25 07:58 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#314F49D9-8421-4F9A-89EB-020A02640384" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Updates EC max frequency supports, R2 and R3 CLK values. </td><td>01/21/25 04:18 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#314F49D9-8421-4F9A-89EB-020A02640384" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Added notes for flash programmer isolation. </td><td>11/29/24 09:12 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#314F49D9-8421-4F9A-89EB-020A02640384" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Updates on R1 Clk, R2, Flash branch length matching and EC Freq. </td><td>10/22/24 03:13 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#314F49D9-8421-4F9A-89EB-020A02640384" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Updated topology name</td><td>10/03/24 12:41 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#314F49D9-8421-4F9A-89EB-020A02640384" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Added SPI0 Wired-OR 2 to 3 load topology</td><td>10/03/24 12:32 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#314F49D9-8421-4F9A-89EB-020A02640384" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Update according to latest PTL guideline.</td><td>04/08/24 08:40 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#31C2FB09-FBEF-4540-9C9A-9B67DEBD8297" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 04:56 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#31C2FB09-FBEF-4540-9C9A-9B67DEBD8297" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Typo error on max length</td><td>07/30/24 01:09 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#31C2FB09-FBEF-4540-9C9A-9B67DEBD8297" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>MB 1inch reduction</td><td>05/06/24 03:53 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#31C2FB09-FBEF-4540-9C9A-9B67DEBD8297" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Delete SL</td><td>05/03/24 09:41 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#31C2FB09-FBEF-4540-9C9A-9B67DEBD8297" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated to Std Loss</td><td>04/04/24 07:02 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#33077697-531F-4707-BBAC-2B7B955367CC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>Updating length guidelines</td><td>08/08/24 08:11 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#33077697-531F-4707-BBAC-2B7B955367CC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>SL removed</td><td>04/18/24 06:47 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#33077697-531F-4707-BBAC-2B7B955367CC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:42 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#338DF135-EAAF-4FBC-89F4-279F1A7BAD0F" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:44 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#338DF135-EAAF-4FBC-89F4-279F1A7BAD0F" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology - Segment Lengths</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 07:00 AM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#338E9A97-F95C-4E7B-9529-26BCE46FC175" target="contentwin">Low Speed I/O - I2C - I2C Topology</a></td><td>Remove PMC_I2C from list</td><td>07/17/25 02:23 AM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#338E9A97-F95C-4E7B-9529-26BCE46FC175" target="contentwin">Low Speed I/O - I2C - I2C Topology</a></td><td>Updated Flexi PDG file name in notes</td><td>07/16/25 05:40 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#338E9A97-F95C-4E7B-9529-26BCE46FC175" target="contentwin">Low Speed I/O - I2C - I2C Topology</a></td><td>Updated signal list</td><td>05/21/25 04:38 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#338E9A97-F95C-4E7B-9529-26BCE46FC175" target="contentwin">Low Speed I/O - I2C - I2C Topology</a></td><td>Update PDG according to PTL PDG latest updates</td><td>04/05/24 06:20 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#33DA77E5-6238-4D8E-9818-E374645685C1" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology - Standard Loss (SL), Rx,Tx</a></td><td>Motherboard max length</td><td>08/08/24 08:08 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#33DA77E5-6238-4D8E-9818-E374645685C1" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology - Standard Loss (SL), Rx,Tx</a></td><td>SL removed</td><td>04/18/24 06:46 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#33DA77E5-6238-4D8E-9818-E374645685C1" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update WCL</td><td>04/18/24 05:41 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#34003073-BC88-4140-B485-9EA3861ECF61" target="contentwin">Electromagnetic Compatibility - On-board Shielding</a></td><td>Update on board shielding in EMC section</td><td>11/28/24 07:33 AM</td><td>E, Sun Ye</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#3445C1D3-0288-4ECE-A849-A394F7C51782" target="contentwin">Electromagnetic Compatibility - Wi-Fi/WWAN Radios Performance vs. Platform Noise - Platform Threshold Recommendation</a></td><td>Update platform threshold recommendation in EMC section</td><td>11/28/24 07:41 AM</td><td>E, Sun Ye</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#3445C1D3-0288-4ECE-A849-A394F7C51782" target="contentwin">Electromagnetic Compatibility - Wi-Fi/WWAN Radios Performance vs. Platform Noise - Platform Threshold Recommendation</a></td><td>Update noise threshold recommendation in EMC section</td><td>11/28/24 07:30 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#3445C1D3-0288-4ECE-A849-A394F7C51782" target="contentwin">Electromagnetic Compatibility - Wi-Fi/WWAN Radios Performance vs. Platform Noise - Platform Threshold Recommendation</a></td><td>Update Platform Noise Threshold Recommendation in EMC section</td><td>10/18/24 07:12 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3459D377-4177-4C21-9F72-EDB2879C6035" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:25 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#35E54A14-E0E1-4903-9DD6-BDF6F337E482" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDC Topology</a></td><td>Name updated</td><td>01/28/25 06:15 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#35E54A14-E0E1-4903-9DD6-BDF6F337E482" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDC Topology</a></td><td>ESD guidelines are updated</td><td>08/08/24 11:58 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.7</td><td><a href="content.html#37AD6BDD-39BF-4BE2-8A2B-09491EF3E59B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:46 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#37AD6BDD-39BF-4BE2-8A2B-09491EF3E59B" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology - Segment Lengths</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 07:12 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.2</td><td><a href="content.html#38079974-BD18-4816-A5B3-6ECC70990E5D" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 MUX Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Typo and total length=B0+M1+M2+M3+M4</td><td>08/18/25 06:24 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#38079974-BD18-4816-A5B3-6ECC70990E5D" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 MUX Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Add M.2 MUX Topology</td><td>08/13/24 12:15 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#38529EA0-E838-4342-BBAB-998950D0E5CD" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX No Retimer Topology - Mainstream, Standard Loss (SL), Tx</a></td><td>Corrected material</td><td>08/09/24 02:41 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#38D97B12-4E87-4DA7-905B-4BF7A52C4E6C" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for 100MHz</a></td><td>Updated length information with added FET to channel</td><td>10/03/24 01:02 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#38D97B12-4E87-4DA7-905B-4BF7A52C4E6C" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for 100MHz</a></td><td>Updated segment length and total length information for 100MHz SPI0 G3 topology</td><td>08/08/24 02:18 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#38D97B12-4E87-4DA7-905B-4BF7A52C4E6C" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for 100MHz</a></td><td>Added topology length details</td><td>03/28/24 06:04 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3912AEAF-6044-4260-B33F-B94AD9C8BCF6" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:38 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#3ADE8C59-9443-404C-A6C8-258EF6E62F0D" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Updated csv file</td><td>10/16/24 06:04 PM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#3ADE8C59-9443-404C-A6C8-258EF6E62F0D" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Updated csv file</td><td>10/16/24 05:54 PM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#3ADE8C59-9443-404C-A6C8-258EF6E62F0D" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Removed csv file</td><td>10/16/24 05:50 PM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#3ADE8C59-9443-404C-A6C8-258EF6E62F0D" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Removed special characters on csv file</td><td>10/16/24 05:36 PM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#3ADE8C59-9443-404C-A6C8-258EF6E62F0D" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>update the high speed differential signals routing tables in EMC section</td><td>10/16/24 05:25 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.6</td><td><a href="content.html#3ADE8C59-9443-404C-A6C8-258EF6E62F0D" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Update HSIO RFI Mitigation Table, remove irrelevant interface. </td><td>08/21/24 03:05 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3ADE8C59-9443-404C-A6C8-258EF6E62F0D" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Update HSIO RFI mitigation in EMC section.</td><td>06/10/24 06:24 AM</td><td>E, Sun Ye</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Microstrip lengths added</td><td>04/28/25 05:33 AM</td><td>K V, Megha</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Loss (SL), Rx,Tx	Updated CNVio3 max length for module down topology</td><td>10/03/24 10:27 AM</td><td>K V, Megha</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>updated length</td><td>04/18/24 07:54 AM</td><td>Sarma, Bidisha</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:57 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3BCBDEC6-A729-44A9-AEBB-DD371CBF2968" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>updated length</td><td>04/17/24 09:54 AM</td><td>Sarma, Bidisha</td></tr><tr><td /><td>0.7</td><td><a href="content.html#3C942B54-1F66-4B3E-B590-A490380C7EAC" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:43 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3C942B54-1F66-4B3E-B590-A490380C7EAC" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology - Segment Lengths</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 06:57 AM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#3CE5C9EB-E677-45FE-BFCE-D07010443320" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>Removed duplicate guidelines</td><td>07/01/25 05:00 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#3CE5C9EB-E677-45FE-BFCE-D07010443320" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>Via table and MRTS tables updated</td><td>02/27/25 07:50 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#3CE5C9EB-E677-45FE-BFCE-D07010443320" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>cable length notes are updated</td><td>02/20/25 08:33 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3CE5C9EB-E677-45FE-BFCE-D07010443320" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>CMC guidelines are updated</td><td>08/08/24 11:33 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#3CE5C9EB-E677-45FE-BFCE-D07010443320" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</a></td><td>CMC guidelines are updated</td><td>08/08/24 11:32 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.7</td><td><a href="content.html#40710E2F-4930-4446-9CBB-820B12BB0A40" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>update naming</td><td>10/02/24 03:32 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#40710E2F-4930-4446-9CBB-820B12BB0A40" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>length notes update</td><td>09/05/24 02:37 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#40710E2F-4930-4446-9CBB-820B12BB0A40" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>Length notes update</td><td>09/05/24 01:12 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#40710E2F-4930-4446-9CBB-820B12BB0A40" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>length notes</td><td>09/05/24 12:51 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#40710E2F-4930-4446-9CBB-820B12BB0A40" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>update length notes</td><td>09/04/24 08:12 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#40710E2F-4930-4446-9CBB-820B12BB0A40" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>update note</td><td>08/06/24 02:47 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#40710E2F-4930-4446-9CBB-820B12BB0A40" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>update min/max length</td><td>04/18/24 07:28 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#40710E2F-4930-4446-9CBB-820B12BB0A40" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>Update for WCL</td><td>04/18/24 05:54 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#41EDA98E-552C-4C87-97D8-1A9456D8D20E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Update topology diagram name</td><td>02/27/25 08:28 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#41EDA98E-552C-4C87-97D8-1A9456D8D20E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Update MRTS for 4 Load topology</td><td>02/27/25 08:25 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#41EDA98E-552C-4C87-97D8-1A9456D8D20E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Corrected segment name in topology diagram</td><td>01/21/25 04:05 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#41EDA98E-552C-4C87-97D8-1A9456D8D20E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Update R1 for 76.8MHz</td><td>01/08/25 01:52 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#41EDA98E-552C-4C87-97D8-1A9456D8D20E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>corrected to 76.8Mhz frequency in notes</td><td>11/29/24 09:08 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#41EDA98E-552C-4C87-97D8-1A9456D8D20E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Corrected frequency to 76.8MHz</td><td>11/29/24 09:07 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#41EDA98E-552C-4C87-97D8-1A9456D8D20E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Corrected typo on Flash device drive strength</td><td>10/22/24 03:38 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#41EDA98E-552C-4C87-97D8-1A9456D8D20E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Update 100MHz and 80MHz G3 Isolation FET topology diagrams and notes</td><td>10/03/24 12:58 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#41EDA98E-552C-4C87-97D8-1A9456D8D20E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Added via information</td><td>08/08/24 02:26 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#41EDA98E-552C-4C87-97D8-1A9456D8D20E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Update topology name to include 80MHz</td><td>08/08/24 02:23 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#41EDA98E-552C-4C87-97D8-1A9456D8D20E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Updated SPI0 Flash 100MHz with G3 flash sharing topology diagrams and notes</td><td>08/08/24 02:07 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#41EDA98E-552C-4C87-97D8-1A9456D8D20E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Added topology routing notes</td><td>03/28/24 05:52 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#41EDA98E-552C-4C87-97D8-1A9456D8D20E" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Added SPI0 100MHz topology</td><td>03/28/24 05:48 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#42BFB372-AC7F-4108-BCF3-10E07A7AE186" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - eDP RFI Mitigation</a></td><td>Add in eDP RFI mitigation section under EMC HSIO RFI mitigation</td><td>01/20/25 03:36 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#42C1139C-0546-4119-B564-C7ADD1317A1C" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Branch Topology</a></td><td>Updated MRTS</td><td>02/24/25 11:20 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.7</td><td><a href="content.html#42C638C8-19A0-47A6-BB2C-D38C3A4B4313" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDI Active Level Shifter 6G Topology - Mainstream, Standard Loss (SL), Tx, Post-Channel</a></td><td>Post-channel max length is updated</td><td>09/26/24 10:42 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#42C638C8-19A0-47A6-BB2C-D38C3A4B4313" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDI Active Level Shifter 6G Topology - Mainstream, Standard Loss (SL), Tx, Post-Channel</a></td><td>Update for WCL</td><td>04/18/24 05:25 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#434E322F-0761-4E99-A576-D53DC479E82F" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Remove SL</td><td>10/03/24 01:15 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#434E322F-0761-4E99-A576-D53DC479E82F" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated the length table for 4load Wired-OR topology</td><td>10/03/24 12:26 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#434E322F-0761-4E99-A576-D53DC479E82F" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Update according to latest PTL guideline.</td><td>04/08/24 08:41 AM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology</a></td><td>updated topology name to device down and removed topology diagram reference to M.2 connector topology </td><td>07/16/25 01:43 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology</a></td><td>updated MRTS details</td><td>02/18/25 08:49 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology</a></td><td>updated MRTS details</td><td>02/18/25 08:49 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.6</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology</a></td><td>added note on resistor placement</td><td>08/19/24 07:38 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.6</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology</a></td><td>added note on resistor placement</td><td>08/19/24 07:38 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology</a></td><td>added M.2 connector topology support and updated R2 to 100ohm</td><td>05/28/24 08:39 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.5</td><td><a href="content.html#44AC8B49-3480-40FE-BBC6-2C3B289931C1" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology</a></td><td>added M.2 connector topology support and updated R2 to 100ohm</td><td>05/28/24 08:39 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - PCIe Gen 4</a></td><td>Clarified reference plane guidelines</td><td>07/01/25 05:14 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - PCIe Gen 4</a></td><td>Add back TX-TX &amp; RX-RX length match to meet SNPS spec compliance</td><td>06/08/25 11:24 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - PCIe Gen 4</a></td><td>Added DSL routing configurations</td><td>10/28/24 03:19 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - PCIe Gen 4</a></td><td>Remove TX-TX or RX-RX length matching requirements</td><td>09/05/24 03:13 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4562219A-6AFF-46FE-BCDA-F23EB355928A" target="contentwin">High Speed I/O - PCIe Gen 4</a></td><td>SYNOPSYS IP no need length matching requirements</td><td>08/14/24 10:10 AM</td><td>TAN, Stephen</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#45BA564F-E522-4F23-B3DB-2A8DEF7F91AE" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDI Cost Reduced Level Shifter 6G Topology</a></td><td>Removed duplicate guidelines</td><td>07/01/25 05:04 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#45BA564F-E522-4F23-B3DB-2A8DEF7F91AE" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDI Cost Reduced Level Shifter 6G Topology</a></td><td>MRTS diagram updated</td><td>02/28/25 07:37 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#45BA564F-E522-4F23-B3DB-2A8DEF7F91AE" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDI Cost Reduced Level Shifter 6G Topology</a></td><td>ESD guidelines are updated</td><td>08/08/24 12:17 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#45BA564F-E522-4F23-B3DB-2A8DEF7F91AE" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDI Cost Reduced Level Shifter 6G Topology</a></td><td>CMC and ESD guidelines are updated</td><td>08/08/24 12:04 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#45BA564F-E522-4F23-B3DB-2A8DEF7F91AE" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDI Cost Reduced Level Shifter 6G Topology</a></td><td>Update for WCL</td><td>04/18/24 05:26 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#46F72DAE-22B1-4870-98A2-69FFDA687F84" target="contentwin">High Speed I/O - PCIe Gen 1-3 - (Internal Validation) PCIe Gen3 CEM Topology</a></td><td>Add in Toe Side HSIO routing</td><td>02/26/25 05:22 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#46F72DAE-22B1-4870-98A2-69FFDA687F84" target="contentwin">High Speed I/O - PCIe Gen 1-3 - (Internal Validation) PCIe Gen3 CEM Topology</a></td><td>Add interleave requirement</td><td>10/17/24 06:10 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#46F72DAE-22B1-4870-98A2-69FFDA687F84" target="contentwin">High Speed I/O - PCIe Gen 1-3 - (Internal Validation) PCIe Gen3 CEM Topology</a></td><td>Changed the value of ground via to connector distance to 0.5mm (19mils)</td><td>10/07/24 01:51 AM</td><td>Koh, Boon Ping</td></tr><tr><td /><td>0.6</td><td><a href="content.html#46F72DAE-22B1-4870-98A2-69FFDA687F84" target="contentwin">High Speed I/O - PCIe Gen 1-3 - (Internal Validation) PCIe Gen3 CEM Topology</a></td><td>Add PCIE3 CEM Topology</td><td>08/13/24 09:58 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#46F72DAE-22B1-4870-98A2-69FFDA687F84" target="contentwin">High Speed I/O - PCIe Gen 1-3 - (Internal Validation) PCIe Gen3 CEM Topology</a></td><td>Add PCIE3 CEM Topology</td><td>08/13/24 09:25 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#46F72DAE-22B1-4870-98A2-69FFDA687F84" target="contentwin">High Speed I/O - PCIe Gen 1-3 - (Internal Validation) PCIe Gen3 CEM Topology</a></td><td>Document moved</td><td>08/13/24 09:23 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#4958ADE2-E981-4EED-8E16-6FE17E6531A7" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals and Power Plane Routing</a></td><td>Rephrase the sentences in memory RFI mitigation guideline in EMC section</td><td>05/05/25 03:13 AM</td><td>E, Sun Ye</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#4958ADE2-E981-4EED-8E16-6FE17E6531A7" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals and Power Plane Routing</a></td><td>Add rephrase the sentences in Memory RFI Mitigation section in EMC part.</td><td>05/05/25 03:11 AM</td><td>E, Sun Ye</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#4958ADE2-E981-4EED-8E16-6FE17E6531A7" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals and Power Plane Routing</a></td><td>Update some arrangement in memory RFI mitigation in EMC section.</td><td>01/09/25 07:25 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4958ADE2-E981-4EED-8E16-6FE17E6531A7" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals and Power Plane Routing</a></td><td>Update memory signals and power plane routing</td><td>07/30/24 07:17 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4958ADE2-E981-4EED-8E16-6FE17E6531A7" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals and Power Plane Routing</a></td><td>Update memory signals and power plane routing in EMC section</td><td>07/30/24 06:11 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4958ADE2-E981-4EED-8E16-6FE17E6531A7" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals and Power Plane Routing</a></td><td>Update DDR microstrip routing length in EMC section</td><td>04/09/24 01:45 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4958ADE2-E981-4EED-8E16-6FE17E6531A7" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Signals and Power Plane Routing</a></td><td>Update the DDR Signals Microstrip Trace BO Length Requirements</td><td>03/06/24 06:18 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>1.2</td><td><a href="content.html#4B0B260E-E2C8-42DD-8734-4648926F7FD3" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>update R2&amp;R3 value for internal validation topology</td><td>07/23/25 01:40 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#4B0B260E-E2C8-42DD-8734-4648926F7FD3" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>add MRTS</td><td>02/25/25 11:36 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4B0B260E-E2C8-42DD-8734-4648926F7FD3" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>pdg update</td><td>08/08/24 03:36 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4B0B260E-E2C8-42DD-8734-4648926F7FD3" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>pdg update</td><td>07/29/24 08:03 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4B0B260E-E2C8-42DD-8734-4648926F7FD3" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>update Min L</td><td>07/24/24 07:50 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4B0B260E-E2C8-42DD-8734-4648926F7FD3" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</a></td><td>Update according to latest PTL guideline.</td><td>04/08/24 08:47 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#4B521411-2764-44AB-8275-A83AA2442458" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1/CH-2/CH-3, All</a></td><td>lengths updated</td><td>11/29/24 09:21 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#4B521411-2764-44AB-8275-A83AA2442458" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1/CH-2/CH-3, All</a></td><td>length updated</td><td>11/18/24 06:23 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#4B521411-2764-44AB-8275-A83AA2442458" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1/CH-2/CH-3, All</a></td><td>Length updated</td><td>11/18/24 06:20 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4B521411-2764-44AB-8275-A83AA2442458" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1/CH-2/CH-3, All</a></td><td>BO and BI segment length modified</td><td>08/07/24 11:20 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4B521411-2764-44AB-8275-A83AA2442458" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1/CH-2/CH-3, All</a></td><td>Length Update</td><td>03/26/24 10:34 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4B521411-2764-44AB-8275-A83AA2442458" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1/CH-2/CH-3, All</a></td><td>Length Update</td><td>03/26/24 10:33 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4B521411-2764-44AB-8275-A83AA2442458" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1/CH-2/CH-3, All</a></td><td>updated max length</td><td>03/26/24 10:15 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4B521411-2764-44AB-8275-A83AA2442458" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1/CH-2/CH-3, All</a></td><td>Channel Update</td><td>03/26/24 10:12 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4B521411-2764-44AB-8275-A83AA2442458" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1/CH-2/CH-3, All</a></td><td>test1</td><td>03/22/24 04:33 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#4B97806A-FD30-4EE0-9F94-B7993026CA30" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology</a></td><td>add max via count and MRTS</td><td>02/28/25 11:43 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#4BEA14B0-F168-467F-8B52-6A41EEE4FD91" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), RCOMP, MISC, All</a></td><td>Updated RCOMP specification</td><td>12/31/24 01:12 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4BEA14B0-F168-467F-8B52-6A41EEE4FD91" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), RCOMP, MISC, All</a></td><td>Max Len and trace width for RCOMP</td><td>04/19/24 12:52 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4BEA14B0-F168-467F-8B52-6A41EEE4FD91" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), RCOMP, MISC, All</a></td><td>RCOMP max len</td><td>04/19/24 12:51 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2</a></td><td>Removed wording "Type 3 PCB"</td><td>04/09/24 01:31 AM</td><td>Koh, Boon Ping</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4D566AE3-2110-47F5-AD24-466A945ED199" target="contentwin">High Speed I/O - PCIe Gen 1-3 - (Internal Validation) PCIe Gen3 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Add PCIE3 CEM Topology</td><td>08/13/24 10:04 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#4D566AE3-2110-47F5-AD24-466A945ED199" target="contentwin">High Speed I/O - PCIe Gen 1-3 - (Internal Validation) PCIe Gen3 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Document moved</td><td>08/13/24 09:23 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#4DBA4475-F507-406A-B9AD-A5BFC98D209C" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology</a></td><td>add max via count and MRTS</td><td>02/28/25 11:53 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#4E6BD16F-523F-449D-AA70-B5F0EF4C78C1" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX No Retimer Internal Cable Topology</a></td><td>updated topology diag</td><td>03/10/25 06:56 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4F10DAC2-51F7-4434-B3EE-1E6F0B7E48EB" target="contentwin">Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</a></td><td>Added 100MHz SPI0 G3 with Isolation FET for RVP</td><td>08/08/24 03:03 PM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#4F5B513D-ABF5-4B14-A835-F2660EE40FAC" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>Removed duplicate guidelines</td><td>07/01/25 05:01 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#4F5B513D-ABF5-4B14-A835-F2660EE40FAC" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>vias and MRTS tables are updated</td><td>02/27/25 07:52 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#4F5B513D-ABF5-4B14-A835-F2660EE40FAC" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>cable length notes are updated</td><td>02/20/25 08:33 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#4F5B513D-ABF5-4B14-A835-F2660EE40FAC" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</a></td><td>CMC guidelines are updated</td><td>08/08/24 11:49 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#4F7E826C-AD02-47DD-B1FB-54FB575507C3" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology</a></td><td>updated notes DP2.1 (HBR3 up to 8.1Gbps per lane)</td><td>05/07/25 04:06 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#4F7E826C-AD02-47DD-B1FB-54FB575507C3" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology</a></td><td>Changing the Topology name </td><td>09/10/24 09:36 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5028E084-489E-4F54-BCCA-E7F16CCDF4E5" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>delete SL for WCL</td><td>10/03/24 12:23 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#52C7E305-3D42-41A9-BFA7-CC940E356568" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology</a></td><td>add max via count and MRTS</td><td>02/28/25 11:45 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#53673B87-28CB-4763-A97A-EFF066513C4A" target="contentwin">Low Speed I/O - UART - UART0/ UART1 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:29 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#5396A5EA-CE58-4045-A413-95399BABB32A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Update MRTS</td><td>02/27/25 07:17 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5396A5EA-CE58-4045-A413-95399BABB32A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Corrected typo. </td><td>01/21/25 09:12 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5396A5EA-CE58-4045-A413-95399BABB32A" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</a></td><td>Updated R1 values and reference plane notes</td><td>08/07/24 03:11 PM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#53A823AF-31A0-4917-8A8E-D434FDA5EF0F" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology</a></td><td>Removed duplicate guidelines</td><td>07/01/25 05:17 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#53A823AF-31A0-4917-8A8E-D434FDA5EF0F" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology</a></td><td>updated notes DP2.1 (HBR3 up to 8.1Gbps per lane)</td><td>05/07/25 04:04 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#55593423-F6B3-4EBD-91E3-2BFE834ED042" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:27 PM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>Remove ESPI_ALERT from pin list</td><td>07/17/25 02:22 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>update MRTS</td><td>02/27/25 06:38 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>add MRTS</td><td>02/25/25 11:30 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#562C49F8-D054-4DBF-89E1-922F7A8EC4DD" target="contentwin">Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</a></td><td>update R1 value to 27ohm</td><td>03/28/24 08:23 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#57AF8D40-DC54-442A-854D-F8B5A163481B" target="contentwin">Low Speed I/O - THERMTRIP# - THERMTRIP# Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:53 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#57AF8D40-DC54-442A-854D-F8B5A163481B" target="contentwin">Low Speed I/O - THERMTRIP# - THERMTRIP# Topology - Segment Lengths</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 07:24 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#57C3F3BC-9A32-44AB-9080-B64774930CA1" target="contentwin">High Speed I/O - eDP - eDP Auxiliary Main Link Topology - Mainstream, Standard Loss (SL), Tx</a></td><td>Update for WCL</td><td>04/18/24 06:27 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#5939CA50-3375-4DC2-8FFB-E7702E015434" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</a></td><td>Update MRTS to cover up to connector only as per in PTL</td><td>02/27/25 08:38 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#5939CA50-3375-4DC2-8FFB-E7702E015434" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</a></td><td>add MRTS</td><td>02/25/25 11:38 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5939CA50-3375-4DC2-8FFB-E7702E015434" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</a></td><td>pdg update</td><td>08/08/24 03:56 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5939CA50-3375-4DC2-8FFB-E7702E015434" target="contentwin">Low Speed I/O - CLINK - CLINK 1-Load (Add-In Card) Topology</a></td><td>Max DC R update</td><td>07/30/24 06:58 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5B040E3B-48B5-4F1E-86EA-9C52ACF53E5D" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load Topology - Segment Lengths</a></td><td>Updates segment length to match topology diagram. </td><td>01/21/25 07:03 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5B040E3B-48B5-4F1E-86EA-9C52ACF53E5D" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:27 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5B2ECDE1-F0F8-4544-9303-39758B2B9116" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Delete SL</td><td>05/03/24 09:38 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5B2ECDE1-F0F8-4544-9303-39758B2B9116" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated to Std Loss</td><td>04/04/24 06:44 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Added reference plane notes</td><td>03/26/25 03:16 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Added MRTS</td><td>02/27/25 06:48 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.6</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated R2 value</td><td>08/21/24 01:10 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Added module down topology diagram and updated R2 value for specific CRF module.</td><td>04/23/24 08:34 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5C146794-666B-4814-87DF-B95C9F384327" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</a></td><td>Updated R1 and R2 values for BRI/RGI.</td><td>03/28/24 06:09 AM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>Updated CNVIo pin name to match external </td><td>07/16/25 08:31 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>Added MRTS for CNVIO3 module down topology</td><td>02/28/25 10:41 AM</td><td>K V, Megha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5CF190AC-E6F4-4921-90C9-9B13EC3C360C" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology</a></td><td>Updated Cnvio3 section</td><td>08/08/24 08:27 AM</td><td>A, Nithesha</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#5D0DB3BA-26C1-41F8-BA31-821DB4952D93" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology (Internal Topology)</a></td><td>Topology name added as internal</td><td>04/28/25 08:11 AM</td><td>K V, Megha</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#5D0DB3BA-26C1-41F8-BA31-821DB4952D93" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology (Internal Topology)</a></td><td>Internal topology Description added</td><td>04/28/25 08:11 AM</td><td>K V, Megha</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#5D14D9A7-8219-4B1D-9486-840B7BE2AAC4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Added SPI0_CS1# (for flash2) in pin list</td><td>07/17/25 02:49 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#5D14D9A7-8219-4B1D-9486-840B7BE2AAC4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Update topology diagram name</td><td>02/27/25 08:29 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#5D14D9A7-8219-4B1D-9486-840B7BE2AAC4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Update MRTS 5 Load Topology</td><td>02/27/25 08:04 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#5D14D9A7-8219-4B1D-9486-840B7BE2AAC4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Updates R3 values. </td><td>01/21/25 04:09 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#5D14D9A7-8219-4B1D-9486-840B7BE2AAC4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Added EC max frequency</td><td>01/08/25 01:52 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#5D14D9A7-8219-4B1D-9486-840B7BE2AAC4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Update topology diagram to add FET and R1 notes</td><td>10/03/24 01:09 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5D14D9A7-8219-4B1D-9486-840B7BE2AAC4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</a></td><td>Added SPI0 50MHz G3 flash sharing consolidated guideline</td><td>08/08/24 02:41 PM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#5ECC8D37-A344-44B8-BBE2-697B45CC7CD0" target="contentwin">Electromagnetic Compatibility - EMC General Considerations - Ground Ring</a></td><td>Remove DP word in EMC section.</td><td>12/23/24 06:27 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.5</td><td><a href="content.html#5ECC8D37-A344-44B8-BBE2-697B45CC7CD0" target="contentwin">Electromagnetic Compatibility - EMC General Considerations - Ground Ring</a></td><td>Update Ground ring chapter in EMC section</td><td>08/02/24 06:27 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#62606DDF-8424-4AE7-B8D2-DE7AF7D14EFA" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX With Retimer Topology</a></td><td>updated MRTS diag</td><td>03/03/25 05:17 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#62606DDF-8424-4AE7-B8D2-DE7AF7D14EFA" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX With Retimer Topology</a></td><td>Add Gothic Bridge for Retimer</td><td>01/14/25 01:38 AM</td><td>Koh, Boon Ping</td></tr><tr><td /><td>0.5</td><td><a href="content.html#63A43473-DEA4-45A0-9070-E758CD04ABB9" target="contentwin">High Speed I/O - HDMI DDI - HDMI Hot Plug Detect Implementation</a></td><td>ESD guidelines are updated</td><td>08/08/24 11:55 AM</td><td>Kothagundu, Rajani</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#65007FDF-3554-48B8-92EB-C5CDC57276E0" target="contentwin">High Speed I/O - Type-C TBT+USB+DP</a></td><td>Updated reference plane guidelines</td><td>07/01/25 05:26 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#65007FDF-3554-48B8-92EB-C5CDC57276E0" target="contentwin">High Speed I/O - Type-C TBT+USB+DP</a></td><td>Added minor clarification</td><td>10/24/24 02:47 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#65007FDF-3554-48B8-92EB-C5CDC57276E0" target="contentwin">High Speed I/O - Type-C TBT+USB+DP</a></td><td>Corrected typo</td><td>10/24/24 02:46 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#65007FDF-3554-48B8-92EB-C5CDC57276E0" target="contentwin">High Speed I/O - Type-C TBT+USB+DP</a></td><td>Added DSL routing guidelines</td><td>10/24/24 02:46 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#65A59785-9792-444F-A391-27F2A01B2BD3" target="contentwin">High Speed I/O - Type-C AUX - DP AUX Retimer Topology - Mainstream, Standard Loss (SL), Tx</a></td><td>Corrected material</td><td>08/09/24 02:40 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#65F93F21-41A7-4144-BE5F-F8814DB5427F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-1, Outer</a></td><td>Length updated</td><td>11/29/24 11:50 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#65F93F21-41A7-4144-BE5F-F8814DB5427F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-1, Outer</a></td><td>Length updated</td><td>11/29/24 09:02 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#65F93F21-41A7-4144-BE5F-F8814DB5427F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-1, Outer</a></td><td>Lengths updated</td><td>11/26/24 04:46 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#65F93F21-41A7-4144-BE5F-F8814DB5427F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-1, Outer</a></td><td>Lengths updated</td><td>11/15/24 05:17 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#65F93F21-41A7-4144-BE5F-F8814DB5427F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-1, Outer</a></td><td>Length updated</td><td>11/15/24 05:14 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#65F93F21-41A7-4144-BE5F-F8814DB5427F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-1, Outer</a></td><td>Notes updated</td><td>10/22/24 09:56 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#65F93F21-41A7-4144-BE5F-F8814DB5427F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-1, Outer</a></td><td>Pin group updated</td><td>10/22/24 09:52 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#66145E27-582A-4AAF-92C9-86A267D82B18" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), CLK, CH-0/CH-1, All</a></td><td>Notes updated</td><td>10/22/24 07:35 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#66145E27-582A-4AAF-92C9-86A267D82B18" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), CLK, CH-0/CH-1, All</a></td><td>Lengths updated</td><td>08/07/24 05:16 PM</td><td>Yogita</td></tr><tr><td /><td>0.2</td><td><a href="content.html#66145E27-582A-4AAF-92C9-86A267D82B18" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), CLK, CH-0/CH-1, All</a></td><td>Channel Update</td><td>03/26/24 11:03 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#66145E27-582A-4AAF-92C9-86A267D82B18" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), CLK, CH-0/CH-1, All</a></td><td>Channel Update</td><td>03/26/24 10:56 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#66A6DC17-6C30-475F-A2DD-AF0C6E70E634" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology</a></td><td>Add interleave requirement</td><td>10/17/24 06:05 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#66A6DC17-6C30-475F-A2DD-AF0C6E70E634" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology</a></td><td>Typo error</td><td>08/13/24 09:53 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#66A6DC17-6C30-475F-A2DD-AF0C6E70E634" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology</a></td><td>Change in BO length</td><td>08/13/24 09:47 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#66A6DC17-6C30-475F-A2DD-AF0C6E70E634" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology</a></td><td>Updated description &amp; MRTS</td><td>04/04/24 05:34 AM</td><td>TAN, Stephen</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-0/CH-1, Inner</a></td><td>Notes updated</td><td>11/28/24 09:51 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-0/CH-1, Inner</a></td><td>Length updated</td><td>11/28/24 09:48 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-0/CH-1, Inner</a></td><td>Lengths updated</td><td>11/26/24 05:00 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-0/CH-1, Inner</a></td><td>Lengths updated</td><td>11/15/24 05:18 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-0/CH-1, Inner</a></td><td>Pin group &amp; BO length updated</td><td>10/22/24 09:51 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-0/CH-1, Inner</a></td><td>Pin group &amp; BO length updated</td><td>10/22/24 09:51 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-0/CH-1, Inner</a></td><td>Lengths updated</td><td>08/07/24 05:18 PM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-0/CH-1, Inner</a></td><td>Lengths updated</td><td>08/07/24 05:18 PM</td><td>Yogita</td></tr><tr><td /><td>0.2</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-0/CH-1, Inner</a></td><td>Channel Update</td><td>03/26/24 11:03 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-0/CH-1, Inner</a></td><td>Channel Update</td><td>03/26/24 11:03 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-0/CH-1, Inner</a></td><td>Channel Update</td><td>03/26/24 10:57 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#66AC0560-898C-4A11-ADF1-999EDAF1AC1F" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-0/CH-1, Inner</a></td><td>Channel Update</td><td>03/26/24 10:57 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#670343DE-857B-4283-A864-05C870A9D9ED" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Update MRTS</td><td>02/27/25 07:19 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#670343DE-857B-4283-A864-05C870A9D9ED" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</a></td><td>Updated R1 values and reference plane notes</td><td>08/07/24 03:15 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#67A176F0-06EB-45A7-82A7-0AFCC7B5F13B" target="contentwin">High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen1x1 Traditional Docking Topology - Standard Loss (SL), Rx,Tx</a></td><td>update material</td><td>04/03/24 02:49 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#68CA3DDB-DA04-4A04-97D0-784D05AF5A00" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology - Standard Loss (SL), Rx,Tx</a></td><td>max length note amendment </td><td>08/08/24 04:08 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#68CA3DDB-DA04-4A04-97D0-784D05AF5A00" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology - Standard Loss (SL), Rx,Tx</a></td><td>update max length note</td><td>08/08/24 03:53 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#68CA3DDB-DA04-4A04-97D0-784D05AF5A00" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update max length </td><td>08/08/24 07:25 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#68CA3DDB-DA04-4A04-97D0-784D05AF5A00" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology - Standard Loss (SL), Rx,Tx</a></td><td>update material</td><td>04/03/24 02:46 AM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology</a></td><td>add aic loss assumption</td><td>07/17/25 07:21 PM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology</a></td><td>rename topology name and diagram name</td><td>07/17/25 03:38 PM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology</a></td><td>update CMC note, via count and topology diagram</td><td>07/17/25 03:32 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology</a></td><td>Updated MRTS</td><td>02/13/25 04:43 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology</a></td><td>Updated MRTS</td><td>02/13/25 04:43 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology</a></td><td>edit via count and remove MRTS</td><td>08/09/24 02:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology</a></td><td>update diagram</td><td>08/09/24 02:42 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology</a></td><td>update CMC note</td><td>08/09/24 02:41 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology</a></td><td>Updated description &amp; MRTS</td><td>04/04/24 08:49 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6B8F6E34-F995-460E-9100-27032CFCAB4E" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology</a></td><td>Updated description &amp; MRTS</td><td>04/04/24 08:49 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>DSL routing guideline updated</td><td>05/21/25 02:50 PM</td><td>K V, Megha</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>DSL skip layer recommendation diag updated</td><td>05/21/25 11:57 AM</td><td>K V, Megha</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>DSL routing guideline modified</td><td>05/21/25 11:48 AM</td><td>K V, Megha</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Supported configuration note is updated</td><td>05/07/25 06:46 AM</td><td>K V, Megha</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Formatting changed</td><td>05/07/25 06:18 AM</td><td>K V, Megha</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Typos corrected</td><td>05/07/25 05:03 AM</td><td>K V, Megha</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Corrected a typo</td><td>04/30/25 05:52 AM</td><td>K V, Megha</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Skip layer routing recommendation for DSL is added</td><td>04/30/25 05:27 AM</td><td>K V, Megha</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Gnd recommendation description modified</td><td>04/28/25 05:31 AM</td><td>K V, Megha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Fixed a typo in cnvio3 section</td><td>08/08/24 08:41 AM</td><td>A, Nithesha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6C36C07B-639C-43E5-94E3-FC7D23CF2E8E" target="contentwin">High Speed I/O - CNVio3</a></td><td>Fixed VSL at CNVio3 section</td><td>08/08/24 08:40 AM</td><td>A, Nithesha</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6C7D012A-5739-40EA-940A-2398D86F27D9" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ</a></td><td>Removed wording "Type-3 PCB"</td><td>04/09/24 01:32 AM</td><td>Koh, Boon Ping</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6CAB02E0-C146-4F8A-9C0B-45845806AA83" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation</a></td><td>Update memory RFI mitigation in EMC section</td><td>07/30/24 05:34 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.7</td><td><a href="content.html#6CB9F1E0-F211-4D83-87C0-08DE14B0069C" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology - Standard Loss (SL), Tx</a></td><td>update naming</td><td>10/02/24 03:33 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6CB9F1E0-F211-4D83-87C0-08DE14B0069C" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology - Standard Loss (SL), Tx</a></td><td>length notes update</td><td>09/05/24 02:38 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#6CB9F1E0-F211-4D83-87C0-08DE14B0069C" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology - Standard Loss (SL), Tx</a></td><td>Length notes</td><td>09/05/24 12:54 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6CB9F1E0-F211-4D83-87C0-08DE14B0069C" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology - Standard Loss (SL), Tx</a></td><td>update note</td><td>08/06/24 02:50 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6CB9F1E0-F211-4D83-87C0-08DE14B0069C" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology - Standard Loss (SL), Tx</a></td><td>update min/max length</td><td>04/18/24 07:30 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6CB9F1E0-F211-4D83-87C0-08DE14B0069C" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology - Standard Loss (SL), Tx</a></td><td>Update for WCL</td><td>04/18/24 05:55 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#6DF1D426-224C-447C-AE4C-3B9F2C846D46" target="contentwin">Low Speed I/O - I2S - I2S MCLK: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:37 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#6E1FBD9A-66D8-44FB-8EC1-BEE29CF06D06" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Add-In Card) Topology</a></td><td>Updated MRTS</td><td>02/24/25 11:31 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#6E1FBD9A-66D8-44FB-8EC1-BEE29CF06D06" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Add-In Card) Topology</a></td><td>Updated R1 values and data to data trace spacing requirement</td><td>08/07/24 03:09 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#6E525338-4D82-4689-8912-7339FC681E7F" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load Topology</a></td><td>Update MRTS</td><td>02/27/25 07:39 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#6E525338-4D82-4689-8912-7339FC681E7F" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 2-Load Topology</a></td><td>Updates max via count to 7.</td><td>01/21/25 06:54 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7064462C-5DCC-43F9-BB25-12CD7A2AD1E3" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:42 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7064462C-5DCC-43F9-BB25-12CD7A2AD1E3" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Update PDG according to PTL latest guideline.</td><td>04/05/24 06:54 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.1</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology</a></td><td>Update AIC to include total length matching requirements</td><td>06/13/25 07:21 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology</a></td><td>Add in Toe Side HSIO routing</td><td>02/26/25 05:23 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology</a></td><td>Revise CEM connector vss pad to via dist 19mils</td><td>09/03/24 11:26 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology</a></td><td>Revise CEM connector vss pad to via dist 19mils</td><td>09/03/24 11:26 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology</a></td><td>Updated description &amp; MRTS</td><td>04/04/24 07:28 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7188E5B8-1A02-4520-8383-D59EBA3FEE74" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology</a></td><td>Updated description &amp; MRTS</td><td>04/04/24 07:28 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#72798BCF-B910-472D-8F86-C59D96915EDF" target="contentwin">Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology - Segment Lengths</a></td><td>Removed SL from the Tline type</td><td>09/23/24 03:58 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</a></td><td>Lengths updated</td><td>11/18/24 11:38 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</a></td><td>lengths updtaed</td><td>11/18/24 08:43 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</a></td><td>Notes updated</td><td>11/14/24 08:18 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</a></td><td>BI Segment updated (BI1 and BI2 modified to BI)</td><td>08/08/24 11:08 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</a></td><td>BI Segment updated (BI1 and BI2 modified to BI)</td><td>08/08/24 11:08 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</a></td><td>BO and BI segment length updated</td><td>08/07/24 11:37 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</a></td><td>BO and BI segment length updated</td><td>08/07/24 11:37 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</a></td><td>Length Update</td><td>03/26/24 10:38 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</a></td><td>Length Update</td><td>03/26/24 10:38 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</a></td><td>Length Update</td><td>03/26/24 10:36 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</a></td><td>Length Update</td><td>03/26/24 10:36 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</a></td><td>Channel Update</td><td>03/26/24 10:24 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</a></td><td>Channel Update</td><td>03/26/24 10:24 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#73E4696B-3C3B-4CB3-898C-50EF7E417180" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology</a></td><td>MRTS Update</td><td>02/24/25 06:03 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#73E4696B-3C3B-4CB3-898C-50EF7E417180" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology</a></td><td>update diagram</td><td>08/06/24 02:39 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#73E4696B-3C3B-4CB3-898C-50EF7E417180" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology</a></td><td>update notes</td><td>08/06/24 02:23 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#74316F0E-1E4F-46CD-ABE8-019FDF07CB67" target="contentwin">High Speed I/O - Type-C AUX - Barlow Ridge Type-C and DP Aux Topology - Mainstream, Standard Loss (SL), Tx</a></td><td>Corrected material</td><td>08/09/24 02:42 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#75B671E4-DD7A-441B-9971-C43B6C4A9E0E" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX With Retimer Internal Cable Topology - Mainstream, Standard Loss (SL), Tx</a></td><td>Corrected material</td><td>08/09/24 02:42 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7652F244-163F-4F93-B64A-718D5F129574" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX MUX With Retimer (Internal) Topology - Mainstream, Standard Loss (SL), Tx</a></td><td>Corrected material</td><td>08/09/24 02:41 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#77E1D7EB-E142-44FC-AE23-4A11A6038C5D" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Standard Loss (SL), Rx,Tx</a></td><td>Updating Lengths</td><td>08/08/24 08:05 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.5</td><td><a href="content.html#77E1D7EB-E142-44FC-AE23-4A11A6038C5D" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Standard Loss (SL), Rx,Tx</a></td><td>Updating Lengths</td><td>08/08/24 08:05 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#77E1D7EB-E142-44FC-AE23-4A11A6038C5D" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Standard Loss (SL), Rx,Tx</a></td><td>SL removed</td><td>04/18/24 06:45 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#77E1D7EB-E142-44FC-AE23-4A11A6038C5D" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update WCL</td><td>04/18/24 05:41 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#782F5319-2D5D-48F3-A27F-CE8172D19344" target="contentwin">Low Speed I/O - I2C - I2C for DDR5 SPD Topology</a></td><td>Remove PMC_I2C from list</td><td>07/17/25 02:25 AM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#782F5319-2D5D-48F3-A27F-CE8172D19344" target="contentwin">Low Speed I/O - I2C - I2C for DDR5 SPD Topology</a></td><td>Updated Flexi PDG name in notes</td><td>07/16/25 05:34 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#782F5319-2D5D-48F3-A27F-CE8172D19344" target="contentwin">Low Speed I/O - I2C - I2C for DDR5 SPD Topology</a></td><td>Updated signal list</td><td>05/21/25 04:47 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#782F5319-2D5D-48F3-A27F-CE8172D19344" target="contentwin">Low Speed I/O - I2C - I2C for DDR5 SPD Topology</a></td><td>Update PDG according to PTL PDG latest updates</td><td>04/05/24 06:25 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#78C06601-412C-4DC2-A4A1-AF32027F04E7" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology - Standard Loss (SL), Rx,Tx</a></td><td>Updating Lengths</td><td>08/08/24 08:03 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#78C06601-412C-4DC2-A4A1-AF32027F04E7" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology - Standard Loss (SL), Rx,Tx</a></td><td>SL removed</td><td>04/18/24 06:45 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#78C06601-412C-4DC2-A4A1-AF32027F04E7" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:41 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#797C4EF8-A8B1-4C24-9DA7-1FAD7F653D84" target="contentwin">High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen2x1 Internal Cable Topology - Standard Loss (SL), Rx,Tx</a></td><td>update topology</td><td>08/08/24 07:43 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#797C4EF8-A8B1-4C24-9DA7-1FAD7F653D84" target="contentwin">High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen2x1 Internal Cable Topology - Standard Loss (SL), Rx,Tx</a></td><td>update material</td><td>04/03/24 02:49 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#7B125B99-2BA9-4B0E-9D85-ECCCE59B3AE2" target="contentwin">Electromagnetic Compatibility - DLVR RFI Mitigation - Minimize DLVR Input Planes Exposure</a></td><td>Update DLVR input power rail name in EMC section.</td><td>10/16/24 03:38 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7B125B99-2BA9-4B0E-9D85-ECCCE59B3AE2" target="contentwin">Electromagnetic Compatibility - DLVR RFI Mitigation - Minimize DLVR Input Planes Exposure</a></td><td>Update DLVR Input Planes exposure part in EMC section.</td><td>07/30/24 07:55 AM</td><td>E, Sun Ye</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>Updated CNVIo pin name to match external </td><td>07/16/25 08:31 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>MRTS added for CNVIO3 M.2 </td><td>02/28/25 10:38 AM</td><td>K V, Megha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>Fixed a typo in CNVio3 section</td><td>08/08/24 08:23 AM</td><td>A, Nithesha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7C0818B6-D920-4D68-B8C1-A016227E3907" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology</a></td><td>Updated CNVio3 vis stub and M.2 connector pin assignment section</td><td>08/08/24 08:22 AM</td><td>A, Nithesha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7CC4A93F-F984-4BEC-9F22-C7F0B368021B" target="contentwin">High Speed I/O - Type-C USB+DP - Redriver USB+DP - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Updated guidelines for redriver Lengths</td><td>08/07/24 10:30 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7CC4A93F-F984-4BEC-9F22-C7F0B368021B" target="contentwin">High Speed I/O - Type-C USB+DP - Redriver USB+DP - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Updating Redriver Lengths </td><td>08/07/24 10:20 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7CC4A93F-F984-4BEC-9F22-C7F0B368021B" target="contentwin">High Speed I/O - Type-C USB+DP - Redriver USB+DP - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Adding Re-driver Topology </td><td>04/18/24 06:18 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>1.0</td><td><a href="content.html#7D357FA1-3963-4136-9633-2124C2058003" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 3-Load Topology - Segment Lengths</a></td><td>Remove cable branch. Updates max length.</td><td>01/21/25 07:02 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7D357FA1-3963-4136-9633-2124C2058003" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 3-Load Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:28 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#7D39ACD3-19E0-4954-97C3-B820775583DE" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology</a></td><td>MRTS update</td><td>02/24/25 06:06 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7D39ACD3-19E0-4954-97C3-B820775583DE" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology</a></td><td>update notes</td><td>08/06/24 02:49 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.2</td><td><a href="content.html#7DFFF73A-CAB7-4713-8506-F43B3C420A86" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>update R2&amp;R3 value for internal validation topology</td><td>07/23/25 01:39 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#7DFFF73A-CAB7-4713-8506-F43B3C420A86" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>add MRTS</td><td>02/25/25 11:34 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7DFFF73A-CAB7-4713-8506-F43B3C420A86" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>pdg update</td><td>08/08/24 03:33 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7DFFF73A-CAB7-4713-8506-F43B3C420A86" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>pdg update</td><td>07/29/24 08:02 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7DFFF73A-CAB7-4713-8506-F43B3C420A86" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>update Min Length</td><td>07/24/24 07:48 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7DFFF73A-CAB7-4713-8506-F43B3C420A86" target="contentwin">Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</a></td><td>Update according to latest PTL guideline.</td><td>04/08/24 08:48 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#7EA1D432-51DE-4059-844F-77587BD37487" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology</a></td><td>updated notes updated notes DP2.1 (HBR3 up to 8.1Gbps per lane)</td><td>05/07/25 04:10 PM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#7EA1D432-51DE-4059-844F-77587BD37487" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology</a></td><td>updated notes DP2.1 (HBR3 up to 8.1Gbps)</td><td>05/07/25 03:57 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#7FC6C2E2-0088-4113-BD11-D0D7D306E1C7" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Updated MRTS</td><td>02/24/25 11:33 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#7FC6C2E2-0088-4113-BD11-D0D7D306E1C7" target="contentwin">Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</a></td><td>Updated R1 values and data to data trace spacing requirement</td><td>08/07/24 03:08 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT</a></td><td>Rev0.7</td><td>10/03/24 07:36 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7</td><td><a href="content.html#7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT</a></td><td>Rev0.7</td><td>10/03/24 07:33 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#8303F150-D871-4F38-B815-D3BF26B56D7E" target="contentwin">Electromagnetic Compatibility - EMC ESD Considerations - ESD Sensitive Net Mitigation</a></td><td>Update EMC ESD Considerations in EMC section.</td><td>10/18/24 07:46 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#830BFB53-0AC0-433E-8E29-BACB7D089A43" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</a></td><td>Updated MRTS for this topology</td><td>02/27/25 01:01 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#83297899-44AE-4C5D-97CD-9515D9DF98E9" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>Corrected MRTS for this topology</td><td>02/27/25 12:50 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#83297899-44AE-4C5D-97CD-9515D9DF98E9" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</a></td><td>Updated MRTS for this topology</td><td>02/27/25 12:44 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83649837-EF6F-4AB2-B7A8-A57CA75E98FF" target="contentwin">High Speed I/O - CNVio2 - CNVio M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:04 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#85CAD554-9061-4C4D-B6B6-101696B97FAC" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology</a></td><td>add max via count and MRTS</td><td>02/28/25 11:41 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#85D01DD8-F182-4255-9FF4-369698BE3C6A" target="contentwin">Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:48 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#85D01DD8-F182-4255-9FF4-369698BE3C6A" target="contentwin">Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology - Segment Lengths</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 07:15 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8605B25E-1F4F-4FC6-AF41-062045FFC725" target="contentwin">High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</a></td><td>update topology diagram</td><td>08/12/24 04:34 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#86FBC99D-149F-4A1E-A201-C21F1560E273" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Standard Loss (SL), Rx,Tx</a></td><td>update tline type</td><td>08/08/24 07:38 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#86FBC99D-149F-4A1E-A201-C21F1560E273" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Standard Loss (SL), Rx,Tx</a></td><td>update material</td><td>04/03/24 02:48 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#876A6F7E-5D68-491D-AA02-AF69A6BBE1F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</a></td><td>length updated</td><td>11/18/24 11:27 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#876A6F7E-5D68-491D-AA02-AF69A6BBE1F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</a></td><td>LENGTH updated</td><td>11/18/24 06:41 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#876A6F7E-5D68-491D-AA02-AF69A6BBE1F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</a></td><td>Notes updated</td><td>11/14/24 08:12 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#876A6F7E-5D68-491D-AA02-AF69A6BBE1F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</a></td><td>BI Segment updated (BI1 and BI2 modified to BI)</td><td>08/08/24 11:06 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#876A6F7E-5D68-491D-AA02-AF69A6BBE1F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</a></td><td>BI Segment updated (BI1 and BI2 modified to BI)</td><td>08/08/24 11:06 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#876A6F7E-5D68-491D-AA02-AF69A6BBE1F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</a></td><td>BO and BI length Udated</td><td>08/07/24 11:35 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#876A6F7E-5D68-491D-AA02-AF69A6BBE1F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</a></td><td>BO and BI length Udated</td><td>08/07/24 11:35 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#876A6F7E-5D68-491D-AA02-AF69A6BBE1F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</a></td><td>Length Update</td><td>03/26/24 10:35 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#876A6F7E-5D68-491D-AA02-AF69A6BBE1F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</a></td><td>Length Update</td><td>03/26/24 10:35 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#876A6F7E-5D68-491D-AA02-AF69A6BBE1F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</a></td><td>Channel Update</td><td>03/26/24 10:22 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#876A6F7E-5D68-491D-AA02-AF69A6BBE1F1" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</a></td><td>Channel Update</td><td>03/26/24 10:22 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.2</td><td><a href="content.html#8822BD21-23B1-4C3C-9C05-8EBB0B0746F6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 MUX Topology</a></td><td>PCIE4 UFS as POR</td><td>08/18/25 03:58 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.1</td><td><a href="content.html#8822BD21-23B1-4C3C-9C05-8EBB0B0746F6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 MUX Topology</a></td><td>Update AIC to include total length matching requirements</td><td>06/13/25 07:19 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8822BD21-23B1-4C3C-9C05-8EBB0B0746F6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 MUX Topology</a></td><td>Revise M.2 connector vss pad to via dist 19mils</td><td>09/03/24 11:24 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8822BD21-23B1-4C3C-9C05-8EBB0B0746F6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 MUX Topology</a></td><td>Add M.2 Mux Topology</td><td>08/13/24 12:07 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.6</td><td><a href="content.html#8822BD21-23B1-4C3C-9C05-8EBB0B0746F6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 MUX Topology</a></td><td>Add PCIE4 M.2 MUX Topology</td><td>08/13/24 10:09 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8842935F-0602-4FD3-A8B1-5CD00E1B2A52" target="contentwin">High Speed I/O - Type-C USB - Gen1x1 Type-A Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:38 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#88B682DA-5968-460B-B487-DD470DA05972" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</a></td><td>add max via count and MRTS</td><td>02/28/25 11:51 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8932FDA9-73C7-44E3-AC9E-FE912B8F131A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CLK, CH-0/CH-1/CH-2/CH-3, All</a></td><td>BI length updated</td><td>08/08/24 10:51 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8932FDA9-73C7-44E3-AC9E-FE912B8F131A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CLK, CH-0/CH-1/CH-2/CH-3, All</a></td><td>BO and BO length updated</td><td>08/07/24 11:33 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8932FDA9-73C7-44E3-AC9E-FE912B8F131A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CLK, CH-0/CH-1/CH-2/CH-3, All</a></td><td>Length Update</td><td>03/26/24 10:34 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8932FDA9-73C7-44E3-AC9E-FE912B8F131A" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CLK, CH-0/CH-1/CH-2/CH-3, All</a></td><td>Channel Update</td><td>03/26/24 10:21 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#895914B0-0597-451C-BE9B-4E394F57FD20" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</a></td><td>Updating length guidelines</td><td>08/08/24 08:16 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.5</td><td><a href="content.html#895914B0-0597-451C-BE9B-4E394F57FD20" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</a></td><td>Updating length guidelines</td><td>08/08/24 08:16 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#895914B0-0597-451C-BE9B-4E394F57FD20" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</a></td><td>Length correction</td><td>04/18/24 05:33 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#895914B0-0597-451C-BE9B-4E394F57FD20" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</a></td><td>Update for WCL</td><td>04/18/24 05:30 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#89CE984A-47EA-4C0B-ABC9-5B46DE60A21E" target="contentwin">Electromagnetic Compatibility - EMC ESD Considerations</a></td><td>Add in EMC ESD Considerations in EMC chapter</td><td>10/18/24 07:43 AM</td><td>E, Sun Ye</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#8AF196E5-96FE-4A9B-8E4F-2EA0D21024F3" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 04:55 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8AF196E5-96FE-4A9B-8E4F-2EA0D21024F3" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Delete SL</td><td>05/03/24 09:39 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8AF196E5-96FE-4A9B-8E4F-2EA0D21024F3" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated to Std Loss</td><td>04/04/24 06:51 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8C5CB015-273B-4DBA-8CC1-1879DBD383C0" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Delete SL</td><td>05/03/24 09:11 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8C5CB015-273B-4DBA-8CC1-1879DBD383C0" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>change to Mid Loss</td><td>04/04/24 05:44 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8CA2BACC-64E3-4C2C-AEAD-37969D1A9DF1" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:39 PM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#8CD93A1D-B53F-4B7E-8B05-24514BEB19A4" target="contentwin">High Speed I/O - CNVio2 - CNVio Module Down Topology</a></td><td>Updated CNVIo pin name to match external </td><td>07/16/25 08:13 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#8CD93A1D-B53F-4B7E-8B05-24514BEB19A4" target="contentwin">High Speed I/O - CNVio2 - CNVio Module Down Topology</a></td><td>Added MRTS</td><td>03/04/25 06:21 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#8D88852B-9BE0-4F9A-9678-33AA5DBB96F9" target="contentwin">Low Speed I/O - UART - UART0/ UART1 1-Load (Device Down) Topology</a></td><td>Updated MRTS</td><td>02/27/25 08:45 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#8DD11CFF-A3C6-4E68-8AC7-12D10C613154" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-0/CH-1, Inner</a></td><td>Lengths updated</td><td>11/26/24 05:06 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#8DD11CFF-A3C6-4E68-8AC7-12D10C613154" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-0/CH-1, Inner</a></td><td>Length updated</td><td>11/15/24 05:21 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#8DD11CFF-A3C6-4E68-8AC7-12D10C613154" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-0/CH-1, Inner</a></td><td>Pin group and BO length updated</td><td>10/22/24 09:54 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#8DD11CFF-A3C6-4E68-8AC7-12D10C613154" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-0/CH-1, Inner</a></td><td>Pin group and BO length updated</td><td>10/22/24 09:54 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8DD11CFF-A3C6-4E68-8AC7-12D10C613154" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-0/CH-1, Inner</a></td><td>Lengths updated</td><td>08/07/24 05:19 PM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#8DD11CFF-A3C6-4E68-8AC7-12D10C613154" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-0/CH-1, Inner</a></td><td>Lengths updated</td><td>08/07/24 05:19 PM</td><td>Yogita</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8DD11CFF-A3C6-4E68-8AC7-12D10C613154" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-0/CH-1, Inner</a></td><td>Channel Update</td><td>03/26/24 11:04 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8DD11CFF-A3C6-4E68-8AC7-12D10C613154" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-0/CH-1, Inner</a></td><td>Channel Update</td><td>03/26/24 11:04 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8E0D5AC2-9C62-4AAA-96BF-67D99376B15B" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:41 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.1</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology</a></td><td>Update AIC to include total length matching requirements</td><td>06/13/25 07:18 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology</a></td><td>Changed the value of ground via to connector distance to 0.5mm (19mils)</td><td>10/07/24 01:41 AM</td><td>Koh, Boon Ping</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology</a></td><td>Correct the unit typo from mm to um</td><td>10/06/24 02:48 PM</td><td>Koh, Boon Ping</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology</a></td><td>Updated description &amp; MRTS</td><td>04/04/24 07:25 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8E83D255-A2BC-411B-B25F-BE6730DBC9C5" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology</a></td><td>Updated description &amp; MRTS</td><td>04/04/24 07:25 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#8FA5E6CD-9853-465F-B2CA-4FB305465D76" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:40 PM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 04:54 AM</td><td>TAN, Stephen</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated internal cable table</td><td>11/20/24 03:54 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Delete SL</td><td>05/03/24 09:37 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#90073288-A5AD-4FB6-814A-09C6C0F3F8BF" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated to Std Loss</td><td>04/04/24 06:39 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.1</td><td><a href="content.html#9126B7EF-FEF1-4317-B81C-EC449F3C2AFD" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>Update RF Capacitor placement photo for RTC clock in EMC section.</td><td>06/25/25 08:21 AM</td><td>E, Sun Ye</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#9126B7EF-FEF1-4317-B81C-EC449F3C2AFD" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>Remove SATA and DP word in EMC section.</td><td>12/23/24 06:37 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#9126B7EF-FEF1-4317-B81C-EC449F3C2AFD" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>Update the sentences in crystal RF immunity.</td><td>10/16/24 03:24 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#9126B7EF-FEF1-4317-B81C-EC449F3C2AFD" target="contentwin">Electromagnetic Compatibility - Crystal RF Immunity</a></td><td>Update RFCaps placement recommendation figure for RTC crystal</td><td>10/16/24 03:19 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#92A90F50-DCC3-4A29-BCAD-1C89A9617159" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5</a></td><td>Removed wording "Type-3 PCB"</td><td>04/09/24 01:31 AM</td><td>Koh, Boon Ping</td></tr><tr><td /><td>0.2</td><td><a href="content.html#934BB690-362D-471A-B2B5-C660B929D95E" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology (Internal Topology) - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>updated length</td><td>04/18/24 07:54 AM</td><td>Sarma, Bidisha</td></tr><tr><td /><td>0.2</td><td><a href="content.html#934BB690-362D-471A-B2B5-C660B929D95E" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology (Internal Topology) - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:56 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#934BB690-362D-471A-B2B5-C660B929D95E" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology (Internal Topology) - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:56 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#934BB690-362D-471A-B2B5-C660B929D95E" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology (Internal Topology) - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>updated length</td><td>04/17/24 09:56 AM</td><td>Sarma, Bidisha</td></tr><tr><td /><td>0.2</td><td><a href="content.html#934BB690-362D-471A-B2B5-C660B929D95E" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Device Down Topology (Internal Topology) - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>updated length</td><td>04/17/24 09:55 AM</td><td>Sarma, Bidisha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#938BD882-E0D0-46F6-A4D9-816A0F2C0956" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 50MHz</a></td><td>Added topology length</td><td>08/08/24 02:59 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX With Retimer Internal Cable Topology</a></td><td>updated MRTS DIAG</td><td>03/03/25 05:31 AM</td><td>C S, Supritha Rao</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#93A2175C-B729-4CBF-89B7-92B03CD1FD50" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX With Retimer Internal Cable Topology</a></td><td>Add Gothic Bridge for Retimer</td><td>01/14/25 01:39 AM</td><td>Koh, Boon Ping</td></tr><tr><td /><td>1.0</td><td><a href="content.html#93C492F3-F547-4B52-AB49-7C52D46302F9" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Updates M2 and total length to meet 25MHz maximum frequency</td><td>01/21/25 02:01 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#93C492F3-F547-4B52-AB49-7C52D46302F9" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>remove SL</td><td>10/03/24 07:47 AM</td><td>Ng, Kang Song</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#94FABCE1-71A1-4B9E-8469-72CFBB4CC4FC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology</a></td><td>Updated reference plane guidelines</td><td>07/01/25 05:22 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#94FABCE1-71A1-4B9E-8469-72CFBB4CC4FC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 M.2 Topology</a></td><td>Update MRTS</td><td>02/27/25 09:25 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#959B2697-9D69-403C-BC97-70601B98BD12" target="contentwin">Electromagnetic Compatibility - Wi-Fi/WWAN Radios Performance vs. Platform Noise</a></td><td>Update noise platform noise threshold name to Wi-Fi/WWAN Radios Performance vs. Platform Noise  in EMC section</td><td>11/28/24 07:40 AM</td><td>E, Sun Ye</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#959B2697-9D69-403C-BC97-70601B98BD12" target="contentwin">Electromagnetic Compatibility - Wi-Fi/WWAN Radios Performance vs. Platform Noise</a></td><td>Update throughput vs noise in EMC section</td><td>11/28/24 07:26 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#959B2697-9D69-403C-BC97-70601B98BD12" target="contentwin">Electromagnetic Compatibility - Wi-Fi/WWAN Radios Performance vs. Platform Noise</a></td><td>Update Wi-Fi/WWAN Radios Performance vs. Platform Noise in EMC section.</td><td>10/18/24 07:07 AM</td><td>E, Sun Ye</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#95E7C16E-A850-4B36-B1FA-5F630762AAD9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-0, Outer</a></td><td>Lengths updated</td><td>11/18/24 11:39 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#95E7C16E-A850-4B36-B1FA-5F630762AAD9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-0, Outer</a></td><td>lengths updated</td><td>11/18/24 08:42 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#95E7C16E-A850-4B36-B1FA-5F630762AAD9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-0, Outer</a></td><td>Notes Updated</td><td>11/14/24 08:19 AM</td><td>Yogita</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#96B23D09-EA06-44ED-B4A5-88EC56254CA3" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology</a></td><td>MRTS update</td><td>02/24/25 06:05 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#96B23D09-EA06-44ED-B4A5-88EC56254CA3" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology</a></td><td>update note &amp; diagram</td><td>08/06/24 02:43 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#975E634D-33E9-4968-9DA7-670BA628DE11" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology</a></td><td>add max via count and MRTS</td><td>02/28/25 11:47 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9920FEA9-098F-479C-8BD1-FE30E2D21FFF" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>remove SL from WCL</td><td>10/03/24 12:26 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9920FEA9-098F-479C-8BD1-FE30E2D21FFF" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Update segment length</td><td>08/08/24 03:18 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#995F09D8-BAEE-427A-BA9B-66F6CCC801C8" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:31 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9979D283-B6FE-4306-BEFB-3A92922A746A" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:38 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9A558352-6CC3-473C-80CE-0FC7718C71B6" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Updated length guideline for DSL</td><td>09/05/24 12:55 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9A558352-6CC3-473C-80CE-0FC7718C71B6" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Corrected lengths</td><td>09/05/24 12:55 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9A558352-6CC3-473C-80CE-0FC7718C71B6" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Corrected length</td><td>09/05/24 12:54 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9A558352-6CC3-473C-80CE-0FC7718C71B6" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Updated DSL length</td><td>09/05/24 12:51 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#9A558352-6CC3-473C-80CE-0FC7718C71B6" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Updated lengths </td><td>09/05/24 08:41 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9A558352-6CC3-473C-80CE-0FC7718C71B6" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Update for WCL</td><td>04/18/24 05:09 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#9AF02417-3766-4AD6-A4C5-270950DB7FD4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Added SPI0_CS1# (for flash2) in pin list</td><td>07/17/25 02:50 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#9AF02417-3766-4AD6-A4C5-270950DB7FD4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Update MRTS</td><td>02/27/25 07:56 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#9AF02417-3766-4AD6-A4C5-270950DB7FD4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Added notes for flash programmer isolation</td><td>11/29/24 09:13 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#9AF02417-3766-4AD6-A4C5-270950DB7FD4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Update flash branch length matching requirement</td><td>10/22/24 03:45 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9AF02417-3766-4AD6-A4C5-270950DB7FD4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Updated title</td><td>10/03/24 12:41 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9AF02417-3766-4AD6-A4C5-270950DB7FD4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Updated SPI0 4-load G3 Wired-OR Topology</td><td>10/03/24 12:20 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9AF02417-3766-4AD6-A4C5-270950DB7FD4" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</a></td><td>Update according to latest PTL guideline.</td><td>04/08/24 08:42 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Define for DSL total max length</td><td>07/30/24 01:14 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Define for DSL total max length</td><td>07/30/24 01:14 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>refinement to 1.5 inch reduction from previous  2.0 inch</td><td>05/12/24 07:16 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>refinement to 1.5 inch reduction from previous  2.0 inch</td><td>05/12/24 07:16 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Delete SL</td><td>05/03/24 09:42 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Delete SL</td><td>05/03/24 09:42 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Reduce 2inch max len due to std loss mat</td><td>04/18/24 06:59 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Reduce 2inch max len due to std loss mat</td><td>04/18/24 06:59 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated to Std Loss</td><td>04/04/24 07:26 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9B9F873C-0B81-449F-A220-D4616C945EC6" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated to Std Loss</td><td>04/04/24 07:26 AM</td><td>TAN, Stephen</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#9C089F69-F191-40FF-8601-39E1F4F02ED5" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Update CMC component table in EMC section.</td><td>07/16/25 05:49 AM</td><td>E, Sun Ye</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#9C089F69-F191-40FF-8601-39E1F4F02ED5" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Update common mode choke selection table in EMC section.</td><td>07/16/25 03:16 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#9C089F69-F191-40FF-8601-39E1F4F02ED5" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Update EMC - CMC selection list reference part for internal purpose.</td><td>04/03/25 06:27 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#9C089F69-F191-40FF-8601-39E1F4F02ED5" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Change the HDMI2.1 data rate to 6GBps</td><td>02/21/25 07:57 AM</td><td>E, Sun Ye</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#9C089F69-F191-40FF-8601-39E1F4F02ED5" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Update CMC selection table in EMC section</td><td>01/08/25 11:23 PM</td><td>E, Sun Ye</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#9C089F69-F191-40FF-8601-39E1F4F02ED5" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Update CMC component table in EMC section</td><td>12/27/24 07:22 AM</td><td>E, Sun Ye</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#9C089F69-F191-40FF-8601-39E1F4F02ED5" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Remove DP word in EMC section</td><td>12/27/24 07:17 AM</td><td>E, Sun Ye</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#9C089F69-F191-40FF-8601-39E1F4F02ED5" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Update Common Mode Choke selection table in EMC section</td><td>11/28/24 06:05 AM</td><td>E, Sun Ye</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#9C1BB3C1-7911-483D-ABC2-DF41143512D4" target="contentwin">High Speed I/O - Differential Clock</a></td><td>update DSL</td><td>11/28/24 06:42 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#9C1BB3C1-7911-483D-ABC2-DF41143512D4" target="contentwin">High Speed I/O - Differential Clock</a></td><td>update DSL notes</td><td>11/28/24 06:30 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#9C1BB3C1-7911-483D-ABC2-DF41143512D4" target="contentwin">High Speed I/O - Differential Clock</a></td><td>Update Minor clarification </td><td>10/25/24 12:04 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9C1BB3C1-7911-483D-ABC2-DF41143512D4" target="contentwin">High Speed I/O - Differential Clock</a></td><td>remove note since WCL only PCIe4</td><td>08/06/24 02:04 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Update THC pin name according to external ballmap</td><td>07/17/25 02:35 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Update MRTS to only show up to connector</td><td>02/27/25 08:57 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>update MRTS</td><td>02/25/25 11:44 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>ADD MRTS</td><td>02/25/25 11:42 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Updated R1 value</td><td>11/26/24 09:20 AM</td><td>Abdul Khalid, Natasya Athirah</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Cable length change</td><td>10/04/24 06:47 AM</td><td>Bhourkar, Aniket Prabhakar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>R1 value change as per cable length</td><td>10/03/24 06:54 AM</td><td>Bhourkar, Aniket Prabhakar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Frequency</td><td>08/08/24 06:54 AM</td><td>Bhourkar, Aniket Prabhakar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Minimum length changed</td><td>08/08/24 06:43 AM</td><td>Bhourkar, Aniket Prabhakar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Resistor value changed</td><td>08/08/24 06:39 AM</td><td>Bhourkar, Aniket Prabhakar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9C577E2A-7732-445A-8BB2-4FD71D91D82B" target="contentwin">Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 07:21 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9D914BF2-6C0F-4921-A614-1475847843B0" target="contentwin">Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Remove SL</td><td>10/03/24 01:17 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>Update figure and C1/C2 value</td><td>10/02/24 03:39 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>update diagram</td><td>08/06/24 01:50 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>remove the VIA notes</td><td>04/02/24 06:31 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>update VIA section</td><td>04/02/24 06:31 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9DD482D3-599E-45C5-96AA-70D9CF82D3DA" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>Update notes since not based on PTL Rev1.0 </td><td>04/02/24 05:58 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#9E2A757B-CAE8-4D48-A47C-8CD9412E5001" target="contentwin">Electromagnetic Compatibility - EMC Mechanical Consideration</a></td><td>Update EMC Mechanical Consideration</td><td>11/28/24 07:37 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.7</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Update figure with C1/C2 value</td><td>10/02/24 03:37 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Diagram update</td><td>08/06/24 01:59 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>remove VIA notes update at VIA section</td><td>04/02/24 06:33 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>update max number vias information</td><td>04/02/24 06:28 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Update figure</td><td>04/02/24 05:47 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>update the notes </td><td>04/02/24 05:35 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#9F4B24B0-ACFA-4D9F-B759-5E2B5A34A1D1" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</a></td><td>Updated MRTS</td><td>02/24/25 11:23 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9F4B24B0-ACFA-4D9F-B759-5E2B5A34A1D1" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Daisy Topology</a></td><td>Update PDG as per PTL latest implementation.</td><td>04/05/24 06:10 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#9FCFB511-EB37-40E0-9BD0-1B2241C492A1" target="contentwin">High Speed I/O - Type-C AUX - Type-C AUX No Retimer Internal Cable Topology - Mainstream, Standard Loss (SL), Tx</a></td><td>Corrected material</td><td>08/09/24 02:41 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A034E9F2-1390-4B79-939E-D87C97916ACF" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:28 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A05FFE55-4FC2-4C07-A8BD-6315E806C1E8" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Other Component Selection - Ferrite Bead for Power and Ground Pins of AC Jack</a></td><td>Rearrange other component selection in EMC section.  </td><td>01/21/25 06:07 AM</td><td>E, Sun Ye</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>update max length segment note</td><td>07/18/25 02:38 AM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>update max length and max length note</td><td>07/17/25 03:48 PM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update final length, release to ePDG</td><td>07/17/25 09:42 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>update M2+M3 Tline type and length</td><td>08/08/24 04:00 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update Tline type</td><td>05/03/24 09:46 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update Tline type</td><td>05/03/24 09:46 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>Updated description</td><td>04/04/24 08:50 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>Updated description</td><td>04/04/24 08:50 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>update material</td><td>04/03/24 02:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>update material</td><td>04/03/24 02:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>update prelim length </td><td>04/01/24 07:02 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A09666D9-E605-4FAA-8B14-A6B71DB403D9" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</a></td><td>update prelim length </td><td>04/01/24 07:02 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#A0AFAE3F-1072-402C-B292-57C7B4333136" target="contentwin">Electromagnetic Compatibility - EMC General Considerations - Connector Decoupling</a></td><td>Remove DP word in EMC section.</td><td>12/23/24 06:33 AM</td><td>E, Sun Ye</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#A0EC41F1-A436-457A-9A60-D42ECE7FF869" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Corrected typo for max number of loads</td><td>12/31/24 07:53 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#A0EC41F1-A436-457A-9A60-D42ECE7FF869" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Corrected frequency to 76.8MHz</td><td>11/29/24 09:05 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A0EC41F1-A436-457A-9A60-D42ECE7FF869" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Added 80MHz routing length guideline</td><td>08/08/24 02:32 PM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#A23D9C59-C2A9-4976-BC63-A8C031A6843C" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</a></td><td>Updated reference plane guidelines</td><td>07/01/25 05:22 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#A23D9C59-C2A9-4976-BC63-A8C031A6843C" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</a></td><td>Update MRTS</td><td>02/27/25 09:28 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A306945A-AA26-4EE1-9C08-795A99A11115" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update Tline type</td><td>05/03/24 09:46 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A306945A-AA26-4EE1-9C08-795A99A11115" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology - Standard Loss (SL), Rx,Tx</a></td><td>Updated description</td><td>04/04/24 08:48 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A306945A-AA26-4EE1-9C08-795A99A11115" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology - Standard Loss (SL), Rx,Tx</a></td><td>update material</td><td>04/03/24 02:50 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A306945A-AA26-4EE1-9C08-795A99A11115" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update pre-lim length</td><td>04/01/24 07:02 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A362ED91-6D24-4D45-8D7F-DA9B9673DA2F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE</a></td><td>q</td><td>10/03/24 07:36 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A362ED91-6D24-4D45-8D7F-DA9B9673DA2F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE</a></td><td>Rev0.7</td><td>10/03/24 07:33 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7</td><td><a href="content.html#A362ED91-6D24-4D45-8D7F-DA9B9673DA2F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE</a></td><td>Rev0.7</td><td>10/03/24 07:31 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A3C0D6A4-E43D-44BD-A806-61D1DD9B6F8F" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology - Standard Loss (SL), Rx,Tx</a></td><td>Updating Lengths</td><td>08/08/24 08:01 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A3C0D6A4-E43D-44BD-A806-61D1DD9B6F8F" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology - Standard Loss (SL), Rx,Tx</a></td><td>SL removed</td><td>04/18/24 06:44 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A3C0D6A4-E43D-44BD-A806-61D1DD9B6F8F" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:40 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#A4691249-C206-4D02-8AEA-C5162E4F7A17" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology</a></td><td>Add interleave requirement</td><td>10/17/24 06:09 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A4691249-C206-4D02-8AEA-C5162E4F7A17" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology</a></td><td>Updated description &amp; MRST</td><td>04/04/24 07:01 AM</td><td>TAN, Stephen</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#A48CE3FC-5D15-4FD6-9957-971AB0E986FB" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology</a></td><td>add aic loss assumption</td><td>07/17/25 07:22 PM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#A48CE3FC-5D15-4FD6-9957-971AB0E986FB" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology</a></td><td>update diagram, cmc note and mrts</td><td>07/17/25 06:10 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#A48CE3FC-5D15-4FD6-9957-971AB0E986FB" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology</a></td><td>ADD MRTS</td><td>02/13/25 04:35 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A48CE3FC-5D15-4FD6-9957-971AB0E986FB" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology</a></td><td>update diagram</td><td>08/09/24 03:01 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A48CE3FC-5D15-4FD6-9957-971AB0E986FB" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology</a></td><td>remove MRTS</td><td>08/09/24 02:51 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A48CE3FC-5D15-4FD6-9957-971AB0E986FB" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology</a></td><td>update via count note and MRTS</td><td>08/08/24 02:50 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A48CE3FC-5D15-4FD6-9957-971AB0E986FB" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology</a></td><td>Update diagram, CMC note, MRTS</td><td>08/08/24 02:23 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A48CE3FC-5D15-4FD6-9957-971AB0E986FB" target="contentwin">High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology</a></td><td>Update topology</td><td>08/08/24 08:42 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#A5A1E411-179B-45C4-B34F-DD658B4C5472" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</a></td><td>Lengths updtaed</td><td>11/18/24 11:35 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#A5A1E411-179B-45C4-B34F-DD658B4C5472" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</a></td><td>LENGTHS UPDATED</td><td>11/18/24 08:31 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#A5A1E411-179B-45C4-B34F-DD658B4C5472" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</a></td><td>Notes updated</td><td>11/14/24 08:16 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A5A1E411-179B-45C4-B34F-DD658B4C5472" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</a></td><td>BI Segment updated (BI1 and BI2 modified to BI)</td><td>08/08/24 11:07 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A5A1E411-179B-45C4-B34F-DD658B4C5472" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</a></td><td>BI Segment updated (BI1 and BI2 modified to BI)</td><td>08/08/24 11:07 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A5A1E411-179B-45C4-B34F-DD658B4C5472" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</a></td><td>BO and BI length updated</td><td>08/07/24 11:36 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A5A1E411-179B-45C4-B34F-DD658B4C5472" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</a></td><td>BO and BI length updated</td><td>08/07/24 11:36 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A5A1E411-179B-45C4-B34F-DD658B4C5472" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</a></td><td>Length Update</td><td>03/26/24 10:36 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A5A1E411-179B-45C4-B34F-DD658B4C5472" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</a></td><td>Length Update</td><td>03/26/24 10:36 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A5A1E411-179B-45C4-B34F-DD658B4C5472" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</a></td><td>Channel Update</td><td>03/26/24 10:23 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A5A1E411-179B-45C4-B34F-DD658B4C5472" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</a></td><td>Channel Update</td><td>03/26/24 10:23 AM</td><td>Shanmugam, Sankar</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>Block Diagram updated with WCK [1:0] inclusion</td><td>07/16/25 02:32 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>MRTS for LP5x MD Topology</td><td>02/21/25 05:53 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>Topology Diagram updated for BI section for DQ, DQS, WCK</td><td>08/08/24 02:53 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>BI for DQ, DQS, WCK got updated</td><td>08/08/24 10:23 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>No of layers updated</td><td>03/20/24 11:48 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3</a></td><td>Topology Diagram</td><td>03/19/24 02:01 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#A7075297-F26D-4918-8E91-EB572AA62914" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Internal Cable Topology</a></td><td>Add interleave requirement</td><td>10/17/24 06:07 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A7075297-F26D-4918-8E91-EB572AA62914" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Internal Cable Topology</a></td><td>Updated description &amp; MRTS</td><td>04/04/24 06:51 AM</td><td>TAN, Stephen</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#A8B84FEE-2463-4F55-96D6-D1698D788851" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on GFX Power Planes</a></td><td>Add in Graphic GFC power planes RFI design guidelines.</td><td>07/16/25 03:52 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#A8D1EF7C-67D7-46E9-B429-DE53A0E1BBB5" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 3-Load Topology</a></td><td>Update MRTS</td><td>02/27/25 07:46 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#A8D1EF7C-67D7-46E9-B429-DE53A0E1BBB5" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 3-Load Topology</a></td><td>Remove cable branch. Updates max via count to 7.</td><td>01/21/25 07:00 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#ABEBBCD5-3628-4222-ADF8-E1B47086E4E0" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</a></td><td>Update topology diagram with updated power rail name</td><td>04/30/25 09:34 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#ABEBBCD5-3628-4222-ADF8-E1B47086E4E0" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</a></td><td>Update MRTS</td><td>02/27/25 07:35 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#ABEBBCD5-3628-4222-ADF8-E1B47086E4E0" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</a></td><td>Added note for resistor placement. </td><td>07/19/24 02:44 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#AC73201F-8636-4D94-A49C-636A2F014D6D" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</a></td><td>Updated post channel length based on recommendation from retimer team</td><td>01/03/25 08:22 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AC73201F-8636-4D94-A49C-636A2F014D6D" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</a></td><td>Post channel can be MS only</td><td>04/18/24 05:06 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AC73201F-8636-4D94-A49C-636A2F014D6D" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</a></td><td>No SL in WCL</td><td>04/18/24 05:05 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AC73201F-8636-4D94-A49C-636A2F014D6D" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</a></td><td>Updated for WCL</td><td>04/18/24 04:56 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#AD3C12EC-2011-4878-B1D8-8DCED842FD85" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Lengths update</td><td>08/08/24 07:42 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AD3C12EC-2011-4878-B1D8-8DCED842FD85" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:35 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B1289278-ADD5-412A-BBAF-C3CD34C8CC7D" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory RFI Mitigation Consideration</a></td><td>Update memory RFI mitigation table in EMC section.</td><td>09/20/24 07:30 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B1289278-ADD5-412A-BBAF-C3CD34C8CC7D" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory RFI Mitigation Consideration</a></td><td>Change DDR word to memory in EMC section</td><td>07/31/24 06:00 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B1289278-ADD5-412A-BBAF-C3CD34C8CC7D" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory RFI Mitigation Consideration</a></td><td>Update memory RFI mitigation consideration part in EMC section</td><td>07/30/24 05:52 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B1289278-ADD5-412A-BBAF-C3CD34C8CC7D" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory RFI Mitigation Consideration</a></td><td>Update DDR microstrip routing length for RFI Mitigation part in EMC section</td><td>04/09/24 01:44 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B1289278-ADD5-412A-BBAF-C3CD34C8CC7D" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory RFI Mitigation Consideration</a></td><td>Update the DDR RFI Mitigation table in EMC</td><td>03/06/24 06:43 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B1289278-ADD5-412A-BBAF-C3CD34C8CC7D" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory RFI Mitigation Consideration</a></td><td>update DDR RFI Mitigation Consideration In EMC section</td><td>03/06/24 06:35 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B1289278-ADD5-412A-BBAF-C3CD34C8CC7D" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory RFI Mitigation Consideration</a></td><td>Update DDR RFI Mitigation Consideration in EMC section</td><td>03/06/24 06:24 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B1C07EDB-111E-44CD-AB95-DE333F39923A" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology</a></td><td>Updated description and MRTS</td><td>04/04/24 07:22 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B1F85FD2-9850-4109-B389-900607BE2604" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Delete SL</td><td>05/03/24 09:41 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B1F85FD2-9850-4109-B389-900607BE2604" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Reduce 1 inch max length due to Std Loss</td><td>04/25/24 11:29 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B1F85FD2-9850-4109-B389-900607BE2604" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated to Std Loss</td><td>04/04/24 07:06 AM</td><td>TAN, Stephen</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#B2797D3C-E12A-467B-A79D-05A97EC77555" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RCOMP, MISC, All</a></td><td>Updated RCOMP max length</td><td>01/02/25 04:36 AM</td><td>TAN, Stephen</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#B2797D3C-E12A-467B-A79D-05A97EC77555" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RCOMP, MISC, All</a></td><td>Lengths updated</td><td>11/29/24 10:20 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B2797D3C-E12A-467B-A79D-05A97EC77555" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RCOMP, MISC, All</a></td><td>RCOMP updated</td><td>08/08/24 02:58 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B2797D3C-E12A-467B-A79D-05A97EC77555" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RCOMP, MISC, All</a></td><td>Update RCOMP max len</td><td>04/19/24 12:56 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B31FD5C7-ED80-4E4F-9EBF-5D86D9839DDB" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:39 PM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Update pin name/list. Update to SNDW[0:3]_DATA0.</td><td>07/17/25 02:43 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Updated MRTS</td><td>02/24/25 11:51 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B363E1FD-F71C-4D94-BE51-67851CE8F7DD" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 06:59 AM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#B386F3AB-1CB6-498F-B416-9ACC0B767D82" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDI Active Level Shifter 6G Topology</a></td><td>Removed duplicate guidelines</td><td>07/01/25 05:03 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#B386F3AB-1CB6-498F-B416-9ACC0B767D82" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDI Active Level Shifter 6G Topology</a></td><td>via table and MRTS table added</td><td>02/27/25 08:37 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B386F3AB-1CB6-498F-B416-9ACC0B767D82" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDI Active Level Shifter 6G Topology</a></td><td>CMC and ESD guidelines are updated</td><td>08/09/24 04:54 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B386F3AB-1CB6-498F-B416-9ACC0B767D82" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDI Active Level Shifter 6G Topology</a></td><td>CMC and ESD guidelines are updated</td><td>08/09/24 04:40 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B386F3AB-1CB6-498F-B416-9ACC0B767D82" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDI Active Level Shifter 6G Topology</a></td><td>Update for WCL</td><td>04/18/24 05:22 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#B4F2370D-B6B9-45A9-900B-84FBDEC13D9C" target="contentwin">High Speed I/O - Type-C USB - Gen1x1 Type-A Topology</a></td><td>Removed duplicate guidelines</td><td>07/01/25 05:18 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B58ADA5D-E29E-412A-9011-0E0D11EEAA0A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:48 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B58ADA5D-E29E-412A-9011-0E0D11EEAA0A" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology - Segment Lengths</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 07:06 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#B61119BE-0F06-4579-B99A-33A184678230" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Device Down Topology</a></td><td>Add interleave requirement</td><td>10/17/24 06:08 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B61119BE-0F06-4579-B99A-33A184678230" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Device Down Topology</a></td><td>Updated description and MRTS</td><td>04/04/24 06:58 AM</td><td>TAN, Stephen</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#B6E9E75C-5ED3-4E18-A0D9-29CF10389A03" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-0, Outer</a></td><td>Lengths updated</td><td>11/29/24 09:11 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#B6E9E75C-5ED3-4E18-A0D9-29CF10389A03" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-0, Outer</a></td><td>Lengths updated</td><td>11/18/24 11:34 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#B6E9E75C-5ED3-4E18-A0D9-29CF10389A03" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-0, Outer</a></td><td>Lengths updated</td><td>11/18/24 11:28 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#B6E9E75C-5ED3-4E18-A0D9-29CF10389A03" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-0, Outer</a></td><td>Lengths updated</td><td>11/18/24 06:44 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#B6E9E75C-5ED3-4E18-A0D9-29CF10389A03" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-0, Outer</a></td><td>Lengths updated</td><td>11/15/24 05:36 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#B6E9E75C-5ED3-4E18-A0D9-29CF10389A03" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-0, Outer</a></td><td>Notes and channel modified</td><td>11/14/24 08:13 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B74D00C7-E0AC-4694-839B-29812AD73220" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode</a></td><td>Update tline type</td><td>10/03/24 01:23 PM</td><td>Yong, Wai Ning</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#B7EF7942-A6ED-40A0-BBA2-47E31B855606" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Not POR) Type-C TBT+USB+DP 20G Retimer Topology</a></td><td>updated notes updated notes DP2.1 (HBR3 up to 8.1Gbps per lane)</td><td>05/07/25 04:09 PM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#B7EF7942-A6ED-40A0-BBA2-47E31B855606" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Not POR) Type-C TBT+USB+DP 20G Retimer Topology</a></td><td>updated notes DP2.1 (HBR3 up to 8.1Gbps)</td><td>05/07/25 03:59 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#B7EF7942-A6ED-40A0-BBA2-47E31B855606" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Not POR) Type-C TBT+USB+DP 20G Retimer Topology</a></td><td>Clarified topology is not POR </td><td>08/08/24 08:12 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B7EF7942-A6ED-40A0-BBA2-47E31B855606" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Not POR) Type-C TBT+USB+DP 20G Retimer Topology</a></td><td>Update for WCL</td><td>04/18/24 05:13 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology</a></td><td>Delete SATA requirements</td><td>04/24/25 05:59 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology</a></td><td>Delete "SATA"</td><td>04/24/25 05:27 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology</a></td><td>Routing type for mainstream stackup</td><td>10/17/24 06:08 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology</a></td><td>Updated Description &amp; MRTS</td><td>04/04/24 06:54 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#B85749CB-FAE9-402B-920A-0F77E1026353" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology</a></td><td>Update MRTS</td><td>02/27/25 07:37 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#B85749CB-FAE9-402B-920A-0F77E1026353" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Device Down) Topology</a></td><td>Updates max via count to 7</td><td>01/21/25 06:47 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#B89AF5E7-5F9B-4C14-973A-EE0FF55C2B23" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-0, Outer</a></td><td>Lengths updated</td><td>11/18/24 11:36 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#B89AF5E7-5F9B-4C14-973A-EE0FF55C2B23" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-0, Outer</a></td><td>LENGTHS UPDATED</td><td>11/18/24 08:32 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#B89AF5E7-5F9B-4C14-973A-EE0FF55C2B23" target="contentwin">System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-0, Outer</a></td><td>Notes updated</td><td>11/14/24 08:18 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#B919F519-4EC5-455B-A06C-D06D32087D6F" target="contentwin">Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology - Segment Lengths</a></td><td>Remove SL</td><td>10/03/24 01:18 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>Corrected MRTS for this topology</td><td>02/27/25 12:52 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#BA075356-C43B-47E0-B127-0C8D0E6860B5" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated MRTS for this topology</td><td>02/27/25 12:40 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.7</td><td><a href="content.html#BAF0B542-4BF3-4198-B555-788074C2D0AB" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology - Segment Lengths</a></td><td>correction on Tline type for segments</td><td>09/25/24 02:12 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#BAF0B542-4BF3-4198-B555-788074C2D0AB" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology - Segment Lengths</a></td><td>correction on Tline type for segments</td><td>09/25/24 02:12 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BAF0B542-4BF3-4198-B555-788074C2D0AB" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology - Segment Lengths</a></td><td>increased total board length from 6" to 8"</td><td>08/19/24 07:36 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BAF0B542-4BF3-4198-B555-788074C2D0AB" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology - Segment Lengths</a></td><td>increased total board length from 6" to 8"</td><td>08/19/24 07:36 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BB35F7CC-E7BE-49B2-82C3-C39BE9C0A029" target="contentwin">Low Speed I/O - CPU GPIO - CPU GPIO CMOS Buffer Type Topology</a></td><td>Update PDG as per PTL latest implementation.</td><td>04/05/24 05:57 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Updated MRTS</td><td>02/24/25 11:28 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.7</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Update R1 value</td><td>10/03/24 01:22 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Update Data to Data signals trace spacing </td><td>08/08/24 03:12 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BB64CB9A-8424-49AE-9DF5-6399F82E44EB" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</a></td><td>Update PDG according to PTL PDG latest updates</td><td>04/05/24 06:33 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updated MRTS for this topology</td><td>02/27/25 01:13 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>1.0</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Updates max frequency from 20MHz to 25MHz</td><td>01/21/25 02:05 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>corrected typo. </td><td>10/22/24 06:49 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Remove R1 for other GSPI signals and remain R1 on MOSI only. </td><td>10/22/24 06:48 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>remove typo</td><td>10/03/24 01:35 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Remove "placeholder" for R1.</td><td>09/05/24 08:27 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.6</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Changing R1 resistance values to 15 Ohms. Min. length requirements to 63.5mm</td><td>09/05/24 07:06 AM</td><td>Ng, Kang Song</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BC27A538-A8F5-4C26-A79C-82E50419824B" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</a></td><td>Update PDG based on PTL latest updates</td><td>04/05/24 06:13 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#BC9F3A1C-154E-4FB7-A012-1E5906A5F30E" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology</a></td><td>Updated MRTS for this topology</td><td>02/27/25 12:58 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#BCC42A0D-E157-4100-BDA1-38CE36203978" target="contentwin">Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology</a></td><td>Updated MRTS</td><td>02/27/25 09:11 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#BCC42A0D-E157-4100-BDA1-38CE36203978" target="contentwin">Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology</a></td><td>Updated MRTS</td><td>02/24/25 12:08 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BCC42A0D-E157-4100-BDA1-38CE36203978" target="contentwin">Low Speed I/O - SoundWire - [Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 07:14 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#BEB3E9AB-82AD-4ABA-944E-A58B8E83AE22" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-1, Outer</a></td><td>Lengths updated</td><td>11/26/24 05:04 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#BEB3E9AB-82AD-4ABA-944E-A58B8E83AE22" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-1, Outer</a></td><td>Lengths updated</td><td>11/15/24 05:21 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#BEB3E9AB-82AD-4ABA-944E-A58B8E83AE22" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-1, Outer</a></td><td>Notes updated</td><td>10/22/24 09:56 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#BEB3E9AB-82AD-4ABA-944E-A58B8E83AE22" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-1, Outer</a></td><td>Pin group updated</td><td>10/22/24 09:54 AM</td><td>Yogita</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#BFF3EFA1-3165-420F-B117-A14AB9388D70" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3</a></td><td>MRTS for the SODIMM topology</td><td>02/21/25 04:25 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#BFF3EFA1-3165-420F-B117-A14AB9388D70" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3</a></td><td>Topology diagram updated</td><td>10/22/24 11:03 AM</td><td>Yogita</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFF3EFA1-3165-420F-B117-A14AB9388D70" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3</a></td><td>Topology Diagram</td><td>03/19/24 01:33 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFF3EFA1-3165-420F-B117-A14AB9388D70" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3</a></td><td>test edit</td><td>01/05/24 10:10 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFF3EFA1-3165-420F-B117-A14AB9388D70" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3</a></td><td>test edit</td><td>01/05/24 10:04 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFF3EFA1-3165-420F-B117-A14AB9388D70" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3</a></td><td>block diagram update</td><td>01/05/24 10:03 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFF3EFA1-3165-420F-B117-A14AB9388D70" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3</a></td><td>Single channel</td><td>01/05/24 10:00 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C081959B-E858-412C-9688-00FD089174A6" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology - Standard Loss (SL), Tx</a></td><td>update naming</td><td>10/02/24 03:34 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.7</td><td><a href="content.html#C081959B-E858-412C-9688-00FD089174A6" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology - Standard Loss (SL), Tx</a></td><td>Update naming</td><td>10/02/24 03:30 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C081959B-E858-412C-9688-00FD089174A6" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology - Standard Loss (SL), Tx</a></td><td>length notes update</td><td>09/05/24 02:38 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#C081959B-E858-412C-9688-00FD089174A6" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology - Standard Loss (SL), Tx</a></td><td>length notes</td><td>09/05/24 12:53 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C081959B-E858-412C-9688-00FD089174A6" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology - Standard Loss (SL), Tx</a></td><td>update min length</td><td>08/06/24 02:30 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C081959B-E858-412C-9688-00FD089174A6" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology - Standard Loss (SL), Tx</a></td><td>update  min/max length</td><td>04/18/24 07:27 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C081959B-E858-412C-9688-00FD089174A6" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology - Standard Loss (SL), Tx</a></td><td>Update for WCL</td><td>04/18/24 05:54 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#C0DEECE9-C663-42AE-935E-AF74FDDC0749" target="contentwin">Low Speed I/O - I2S - I2S MCLK: 1-Load (Add-In Card) Topology</a></td><td>Updated MRTS for this topology</td><td>02/27/25 01:10 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#C186CB4B-FF26-45A7-B3CE-72BA022529DB" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology</a></td><td>Updated reference plane guidelines</td><td>07/01/25 05:21 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#C186CB4B-FF26-45A7-B3CE-72BA022529DB" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology</a></td><td>Update MRTS</td><td>02/27/25 09:19 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.2</td><td><a href="content.html#C415C92F-417B-48C0-B9C9-275DF449292E" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (M.2 Connector) Topology</a></td><td>updated topology to external</td><td>07/28/25 06:13 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#C415C92F-417B-48C0-B9C9-275DF449292E" target="contentwin">Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (M.2 Connector) Topology</a></td><td>created a separate M.2 conn topology meant for internal validation only</td><td>07/16/25 01:41 AM</td><td>Nik Zurin, Nik Mohamed Azeim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C4203440-D6CF-41F6-A993-6059CC5AB993" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</a></td><td>Update for WCL</td><td>04/18/24 05:08 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#C5BC3FAA-C1DE-4815-98B6-576315D3A614" target="contentwin">Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</a></td><td>Updated MRTS for this topology</td><td>02/27/25 01:05 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C77DB375-C6D4-47B4-B672-2C8C4CA72072" target="contentwin">High Speed I/O - CNVio2 - CNVio Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:03 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C8880D88-B4AC-4C0F-8999-F25E4775FE0D" target="contentwin">High Speed I/O - Type-C USB - Gen2x1 Type-A Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>updating Lengths </td><td>08/08/24 07:51 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C8880D88-B4AC-4C0F-8999-F25E4775FE0D" target="contentwin">High Speed I/O - Type-C USB - Gen2x1 Type-A Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:40 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#C8CBD2A9-325D-4C08-8E69-F0B54A8E05B5" target="contentwin">High Speed I/O - eDP - eDP Hot Plug Detect Implementation</a></td><td>VCC voltage for HPD is updated</td><td>08/09/24 03:41 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C9020DEC-0287-43ED-BD5C-F1581764C59E" target="contentwin">High Speed I/O - CNVio2 - CNVio Module Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:04 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#CA78A97C-6BC5-48E7-9A58-739F6D513295" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology</a></td><td>Removed duplicate guidelines</td><td>07/01/25 05:17 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#CA78A97C-6BC5-48E7-9A58-739F6D513295" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology</a></td><td>updated notes DP2.1 (HBR3 up to 8.1Gbps per lane)</td><td>05/07/25 04:04 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CA999B26-1B3E-413F-9AB6-B4676A44422F" target="contentwin">Low Speed I/O - LSX - LSX 1-Load to Retimer (Device Down) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:29 PM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS</a></td><td>Clarified reference plane guidelines</td><td>07/01/25 05:24 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS</a></td><td>Added DSL routing configurations</td><td>10/28/24 03:05 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS</a></td><td>update stub requirement</td><td>08/08/24 04:53 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CAF7B019-2043-4A53-A70E-FD05D66EB48E" target="contentwin">High Speed I/O - UFS</a></td><td>Updated description</td><td>04/04/24 08:43 AM</td><td>TAN, Stephen</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#CB3EBB00-B80C-43FB-AE47-F0F2538A2760" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology</a></td><td>Updated reference plane guidelines</td><td>07/01/25 05:20 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#CB3EBB00-B80C-43FB-AE47-F0F2538A2760" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Device Down Topology</a></td><td>Update MRTS</td><td>02/27/25 09:13 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#CE08A58C-F9B8-46A5-9998-249A2827AE65" target="contentwin">Electromagnetic Compatibility - EMC General Considerations - Reference Discontinuity</a></td><td>Update EMC General Considerations chapter in EMC sections</td><td>08/02/24 06:34 AM</td><td>E, Sun Ye</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#CE95610C-A6E4-4B20-AECB-CCFF5716FE17" target="contentwin">High Speed I/O - Type-C USB - Gen2x1 Type-A Topology</a></td><td>Removed duplicate guidelines</td><td>07/01/25 05:19 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CF93D2C8-3E66-4725-82CC-E2CF954EF8F7" target="contentwin">Low Speed I/O - CPU GPIO - CPU GPIO CMOS Buffer Type Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:31 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#CFFE6AB2-5711-485F-8740-C1CD6531B490" target="contentwin">Low Speed I/O - CATERR# - CATERR# Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:30 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CFFE6AB2-5711-485F-8740-C1CD6531B490" target="contentwin">Low Speed I/O - CATERR# - CATERR# Topology - Segment Lengths</a></td><td>Update PDG as per PTL latest implementation.</td><td>04/05/24 05:49 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D00772F4-4EA5-4F20-88C6-E43A233E8352" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>update naming</td><td>10/02/24 03:34 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D00772F4-4EA5-4F20-88C6-E43A233E8352" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>length update</td><td>09/05/24 02:37 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D00772F4-4EA5-4F20-88C6-E43A233E8352" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>Length notes update</td><td>09/05/24 01:11 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D00772F4-4EA5-4F20-88C6-E43A233E8352" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>length notes </td><td>09/05/24 12:50 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D00772F4-4EA5-4F20-88C6-E43A233E8352" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>update length notes</td><td>09/04/24 08:12 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D00772F4-4EA5-4F20-88C6-E43A233E8352" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>note update</td><td>08/06/24 02:35 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D00772F4-4EA5-4F20-88C6-E43A233E8352" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>update note</td><td>08/06/24 02:34 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D00772F4-4EA5-4F20-88C6-E43A233E8352" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>update note</td><td>08/06/24 02:24 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D00772F4-4EA5-4F20-88C6-E43A233E8352" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>update min/max length</td><td>04/18/24 07:23 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D00772F4-4EA5-4F20-88C6-E43A233E8352" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology - Standard Loss (SL), Tx</a></td><td>Update for WCL</td><td>04/18/24 05:54 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#D0948615-2F31-48B4-B42A-0E36605C8349" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>Updated reference plane guidelines</td><td>07/01/25 05:21 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#D0948615-2F31-48B4-B42A-0E36605C8349" target="contentwin">High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</a></td><td>Update MRTS</td><td>02/27/25 09:14 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D21F2876-6464-4720-BD19-51EE276B4924" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology - Standard Loss (SL), Rx,Tx</a></td><td>update tline type</td><td>08/08/24 07:36 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D21F2876-6464-4720-BD19-51EE276B4924" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology - Standard Loss (SL), Rx,Tx</a></td><td>update material</td><td>04/03/24 02:47 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D3BAA5F6-B8A4-420C-B105-CC06774662FD" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Update memory devices shielding in EMC section.</td><td>09/20/24 07:26 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.6</td><td><a href="content.html#D3BAA5F6-B8A4-420C-B105-CC06774662FD" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Update memory devices shielding in EMC section</td><td>09/05/24 05:55 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D3BAA5F6-B8A4-420C-B105-CC06774662FD" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory Devices</a></td><td>Update memory devices shielding in EMC section.</td><td>07/30/24 07:24 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D5CC2660-A73A-44A1-8082-1D18F5A424E8" target="contentwin">Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:26 PM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#D6C9E50E-9523-4564-BBFF-AB6FC31EB30E" target="contentwin">High Speed I/O - CNVio2</a></td><td>Clarified reference plane guidelines</td><td>07/01/25 05:12 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#D6C9E50E-9523-4564-BBFF-AB6FC31EB30E" target="contentwin">High Speed I/O - CNVio2</a></td><td>Added clarification for power rail criteria that meets dual reference for CNVIO2 interface</td><td>06/30/25 03:15 PM</td><td>Kl, Lejo</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D6C9E50E-9523-4564-BBFF-AB6FC31EB30E" target="contentwin">High Speed I/O - CNVio2</a></td><td>resave CNVIo2 section to avoid "copy" reference</td><td>04/18/24 08:35 AM</td><td>Kl, Lejo</td></tr><tr><td /><td>1.0</td><td><a href="content.html#D75FE8C3-204F-40D2-818A-14FADEA2D286" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update max length</td><td>01/21/25 05:45 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D75FE8C3-204F-40D2-818A-14FADEA2D286" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology - Standard Loss (SL), Rx,Tx</a></td><td>remove max length note</td><td>08/08/24 07:33 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D75FE8C3-204F-40D2-818A-14FADEA2D286" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update Max length</td><td>07/30/24 02:01 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D75FE8C3-204F-40D2-818A-14FADEA2D286" target="contentwin">High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology - Standard Loss (SL), Rx,Tx</a></td><td>update material</td><td>04/03/24 02:47 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D8079801-1414-4500-B306-3AF22BA3656C" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDI Active Level Shifter 6G Topology - Mainstream, Standard Loss (SL), Tx, Pre-Channel</a></td><td>DSL routing length is added</td><td>08/08/24 12:02 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D8079801-1414-4500-B306-3AF22BA3656C" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDI Active Level Shifter 6G Topology - Mainstream, Standard Loss (SL), Tx, Pre-Channel</a></td><td>Update for WCL</td><td>04/18/24 05:24 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#D8EE2354-D58C-41BA-8095-B63FBCEE6922" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 50MHz</a></td><td>Update length info with added FET</td><td>10/03/24 01:14 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#D8EE2354-D58C-41BA-8095-B63FBCEE6922" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 50MHz</a></td><td>Update routing length table</td><td>08/08/24 02:50 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#DBF5FE8B-1919-469E-9C39-DA447FF50F74" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:46 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DBF5FE8B-1919-469E-9C39-DA447FF50F74" target="contentwin">Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology - Segment Lengths</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 07:13 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#DCA95F42-2265-4222-8E71-165685B98A57" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1, All</a></td><td>Notes updated</td><td>11/29/24 11:55 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#DCA95F42-2265-4222-8E71-165685B98A57" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1, All</a></td><td>Notes updated</td><td>10/22/24 07:33 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DCA95F42-2265-4222-8E71-165685B98A57" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1, All</a></td><td>Lengths updated</td><td>08/07/24 05:15 PM</td><td>Yogita</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DCA95F42-2265-4222-8E71-165685B98A57" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1, All</a></td><td>Channel Update</td><td>03/26/24 10:56 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DCA95F42-2265-4222-8E71-165685B98A57" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1, All</a></td><td>Channel Update</td><td>03/26/24 10:53 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#DD0DD130-119E-43DE-BEA7-4A5E7B4D48E3" target="contentwin">Low Speed I/O - DMIC - DMIC 2-Load Branch Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:31 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#DD33177C-E988-4324-9E18-2A8323F84CEB" target="contentwin">Low Speed I/O - UART - UART2 1-Load (Device Down) Topology</a></td><td>Updated MRTS</td><td>02/27/25 08:47 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DE50538F-93CE-4B65-A07B-BEA9CE7DB445" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Delete SL</td><td>05/03/24 09:39 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DE50538F-93CE-4B65-A07B-BEA9CE7DB445" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated to Std Loss</td><td>04/04/24 06:47 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Define for DSL total max length</td><td>07/30/24 01:14 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Define for DSL total max length</td><td>07/30/24 01:14 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>refinement to 1.5 inch reduction from previous  2.0 inch</td><td>05/12/24 07:18 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>refinement to 1.5 inch reduction from previous  2.0 inch</td><td>05/12/24 07:18 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Delete SL</td><td>05/03/24 09:42 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Delete SL</td><td>05/03/24 09:42 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>reduce 2inch due to std loss mat</td><td>04/18/24 07:01 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>reduce 2inch due to std loss mat</td><td>04/18/24 07:01 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated to Std Loss</td><td>04/04/24 07:29 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DF0B6ECD-2DA6-4186-843D-4FB85C6AC744" target="contentwin">High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated to Std Loss</td><td>04/04/24 07:29 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#DF51D8D0-C7EB-4ABC-8FB2-58ACDE7E5A73" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology - Standard Loss (SL), Rx,Tx</a></td><td>Updating length guidelines</td><td>08/08/24 08:12 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DF51D8D0-C7EB-4ABC-8FB2-58ACDE7E5A73" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology - Standard Loss (SL), Rx,Tx</a></td><td>SL removed</td><td>04/18/24 06:48 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DF51D8D0-C7EB-4ABC-8FB2-58ACDE7E5A73" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Type-C Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:42 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#E1AA472A-AAF9-44CC-86BB-0CD5376FD921" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink Topology</a></td><td>Update OSSE* to PSE*, USBC* to USB-C* according to external ballmap name </td><td>07/17/25 02:27 AM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#E1AA472A-AAF9-44CC-86BB-0CD5376FD921" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink Topology</a></td><td>Updated Flexi PDG file name in notes</td><td>07/16/25 05:42 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#E1AA472A-AAF9-44CC-86BB-0CD5376FD921" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink Topology</a></td><td>Updated signal list</td><td>05/21/25 05:14 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E1AA472A-AAF9-44CC-86BB-0CD5376FD921" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink Topology</a></td><td>Update PDG according to PTL latest guideline.</td><td>04/05/24 06:44 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#E234101D-6C33-485F-91B0-8011F2D44BE7" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</a></td><td>Updated MRTS for this topology</td><td>02/27/25 12:49 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#E2F9479A-D6AB-4E84-A1C0-F521F1AE3AD1" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Add-In Card) Topology</a></td><td>Update MRTS</td><td>02/27/25 07:38 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E2F9479A-D6AB-4E84-A1C0-F521F1AE3AD1" target="contentwin">Low Speed I/O - SUSCLK - SUSCLK 1-Load (Add-In Card) Topology</a></td><td>Updates max via count to 7</td><td>01/21/25 06:49 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E3362809-82F8-4E01-9A9D-13ACA9659B59" target="contentwin">High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Standard Loss (SL), Rx,Tx</a></td><td>update length</td><td>08/08/24 08:16 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E3362809-82F8-4E01-9A9D-13ACA9659B59" target="contentwin">High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Standard Loss (SL), Rx,Tx</a></td><td>update material</td><td>04/03/24 02:48 AM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#E45104C8-C39E-42CF-B63F-611328D902E8" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Update SPI0_CS1# (for flash2) in pin list</td><td>07/17/25 02:48 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#E45104C8-C39E-42CF-B63F-611328D902E8" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Update MRTS for 4-load topology</td><td>02/27/25 08:19 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#E45104C8-C39E-42CF-B63F-611328D902E8" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Update R1 for 1-load MAF Topology</td><td>02/26/25 06:25 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0</td><td><a href="content.html#E45104C8-C39E-42CF-B63F-611328D902E8" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Updates R3 information</td><td>01/21/25 04:15 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#E45104C8-C39E-42CF-B63F-611328D902E8" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Corrected R1 for SPI0 CLK.</td><td>01/08/25 12:58 PM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#E45104C8-C39E-42CF-B63F-611328D902E8" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Added notes for flash programmer connection. </td><td>11/29/24 09:10 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E45104C8-C39E-42CF-B63F-611328D902E8" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</a></td><td>Added 50MHz MAF consolidated topology</td><td>08/08/24 02:53 PM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS - UFS Gear 4 Device Down Topology - Standard Loss (SL), Rx,Tx</a></td><td>update max length segment note</td><td>07/18/25 02:37 AM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS - UFS Gear 4 Device Down Topology - Standard Loss (SL), Rx,Tx</a></td><td>update length with CMC and segment length</td><td>07/18/25 02:35 AM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS - UFS Gear 4 Device Down Topology - Standard Loss (SL), Rx,Tx</a></td><td>update BO M1 Tline type to DSL</td><td>07/18/25 02:06 AM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS - UFS Gear 4 Device Down Topology - Standard Loss (SL), Rx,Tx</a></td><td>rename segment name</td><td>07/17/25 06:14 PM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS - UFS Gear 4 Device Down Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update Tline type</td><td>05/03/24 09:44 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS - UFS Gear 4 Device Down Topology - Standard Loss (SL), Rx,Tx</a></td><td>Reduce 1inch max len due to Std Loss material</td><td>04/18/24 06:36 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E54BC7AA-460F-4989-AB7C-BFA40A483C47" target="contentwin">High Speed I/O - UFS - UFS Gear 4 Device Down Topology - Standard Loss (SL), Rx,Tx</a></td><td>update material</td><td>04/03/24 02:49 AM</td><td>Chai, Ming Dak</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#E6B176DC-A80E-45E7-A279-B3D0EB37586A" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>Removed duplicate guidelines</td><td>07/01/25 05:27 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#E6B176DC-A80E-45E7-A279-B3D0EB37586A" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>updated notes updated notes DP2.1 (HBR3 up to 8.1Gbps per lane)</td><td>05/07/25 04:08 PM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#E6B176DC-A80E-45E7-A279-B3D0EB37586A" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>updated notes-DP2.1 (HBR3 up to 8.1Gbps)</td><td>05/07/25 03:48 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#E6B176DC-A80E-45E7-A279-B3D0EB37586A" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>Added MRTS</td><td>02/24/25 03:09 PM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#E6B176DC-A80E-45E7-A279-B3D0EB37586A" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>Added guidelines based on retimer team inputs</td><td>01/03/25 08:27 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E7CE5892-EB6E-4D00-B3ED-B636839B4803" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>No SL for WCL</td><td>04/18/24 05:10 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E7CE5892-EB6E-4D00-B3ED-B636839B4803" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Update for WCL</td><td>04/18/24 05:08 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#E8205DB6-B5C4-425F-8DDB-09C39749CFF7" target="contentwin">Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:24 PM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#E8D5CB28-08A2-4C50-A858-5CF86AE29CB6" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink for DDR5 SPD Topology</a></td><td>Update OSSE* to PSE*, USBC* to USB-C* according to external ballmap name</td><td>07/17/25 02:29 AM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#E8D5CB28-08A2-4C50-A858-5CF86AE29CB6" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink for DDR5 SPD Topology</a></td><td>Updated Flexi PDG file name in notes</td><td>07/16/25 05:43 PM</td><td>Mendon P, Muralidhara</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#E8D5CB28-08A2-4C50-A858-5CF86AE29CB6" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink for DDR5 SPD Topology</a></td><td>Updated signal list</td><td>05/21/25 05:14 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E8D5CB28-08A2-4C50-A858-5CF86AE29CB6" target="contentwin">Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink for DDR5 SPD Topology</a></td><td>Update PDG according to PTL latest guideline.</td><td>04/05/24 06:52 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9216D94-D36F-4A6B-8136-BD9D43C49E7C" target="contentwin">Low Speed I/O - I2C - I2C Topology - Pull-up and Pull-down Strength - I2C High Speed Mode (3.4 MHz) - SCL</a></td><td>Update PDG according to PTL PDG latest updates</td><td>04/05/24 06:24 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Define for DSL total max length</td><td>07/30/24 01:13 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>refinement to 1.5 inch reduction from previous  2.0 inch</td><td>05/12/24 07:16 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>refinement to 1.5 inch reduction from previous  2.0 inch</td><td>05/12/24 07:14 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Delete SL</td><td>05/03/24 09:41 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Reduce 2inch max len due to std loss mat</td><td>04/18/24 06:55 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9A78C3E-6470-45F8-A9B9-B7313AD60EB9" target="contentwin">High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated std loss</td><td>04/04/24 07:23 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EA0D070B-BB53-4E17-B6FF-B8CCDDF0D2E3" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology - Standard Loss (SL), Rx,Tx</a></td><td>Updating length guidelines</td><td>08/08/24 08:10 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EA0D070B-BB53-4E17-B6FF-B8CCDDF0D2E3" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology - Standard Loss (SL), Rx,Tx</a></td><td>SL Removed</td><td>04/18/24 06:46 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EA0D070B-BB53-4E17-B6FF-B8CCDDF0D2E3" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology - Standard Loss (SL), Rx,Tx</a></td><td>Update WCL</td><td>04/18/24 05:42 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EB2CE4B1-A109-4C05-A507-C0D14C358AB9" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDI Cost Reduced Level Shifter 6G Topology - Mainstream, Standard Loss (SL), Tx</a></td><td>DSL routing length is updated</td><td>08/08/24 12:26 PM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EB2CE4B1-A109-4C05-A507-C0D14C358AB9" target="contentwin">High Speed I/O - HDMI DDI - HDMI DDI Cost Reduced Level Shifter 6G Topology - Mainstream, Standard Loss (SL), Tx</a></td><td>Update for WCL</td><td>04/18/24 05:27 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#ECFEBCB3-0342-45C2-A343-E962C0046AB1" target="contentwin">High Speed I/O - Type-C USB+DP - Redriver USB+DP</a></td><td>Updated redriver recommendation</td><td>07/22/25 09:21 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#ECFEBCB3-0342-45C2-A343-E962C0046AB1" target="contentwin">High Speed I/O - Type-C USB+DP - Redriver USB+DP</a></td><td>Removed duplicate guidelines</td><td>07/01/25 05:16 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#ECFEBCB3-0342-45C2-A343-E962C0046AB1" target="contentwin">High Speed I/O - Type-C USB+DP - Redriver USB+DP</a></td><td>updated notes DP2.1 (HBR3 up to 8.1Gbps per lane)</td><td>05/07/25 04:05 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ECFEBCB3-0342-45C2-A343-E962C0046AB1" target="contentwin">High Speed I/O - Type-C USB+DP - Redriver USB+DP</a></td><td>Document moved</td><td>04/18/24 05:58 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ECFEBCB3-0342-45C2-A343-E962C0046AB1" target="contentwin">High Speed I/O - Type-C USB+DP - Redriver USB+DP</a></td><td>Document moved</td><td>04/18/24 05:58 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ECFEBCB3-0342-45C2-A343-E962C0046AB1" target="contentwin">High Speed I/O - Type-C USB+DP - Redriver USB+DP</a></td><td>Adding Type-C USB+DP topology </td><td>04/18/24 05:57 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#ED7B9174-A1DB-4AC3-AE56-E9AD9FFD6263" target="contentwin">High Speed I/O - Type-C USB+DP</a></td><td>Updated reference plane guidelines</td><td>07/01/25 05:16 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#EE696DE6-BB2F-41C3-AF12-7E09CA7E3CFE" target="contentwin">High Speed I/O - HDMI DDI</a></td><td>Updated reference plane guidelines</td><td>07/01/25 05:05 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EE696DE6-BB2F-41C3-AF12-7E09CA7E3CFE" target="contentwin">High Speed I/O - HDMI DDI</a></td><td>Update for WCL</td><td>04/18/24 05:18 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EE72F572-07CC-4D79-80F0-F785674E268F" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</a></td><td>Update tline type</td><td>10/03/24 01:24 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>update MRTS</td><td>02/25/25 11:40 PM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>pdg update R</td><td>07/30/24 06:50 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>pdg update</td><td>07/29/24 08:23 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>PDG update R=0</td><td>07/24/24 01:56 AM</td><td>Mahmud, Mohamad Faiz Omar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EE9AB265-4F22-41E9-9E69-490CE893F65F" target="contentwin">Low Speed I/O - ISH-SPI - ISH-SPI 1-Load (Add-In Card) Topology</a></td><td>Update PDG according to PTL PDG latest updates</td><td>04/05/24 06:19 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#EF3BC090-CE7D-434B-A8E3-D69F84CD8E72" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode</a></td><td>Update tline type</td><td>10/03/24 01:24 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#EF8F5A6C-6ACE-4639-929C-DE2C34EEB679" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology</a></td><td>MRTS update</td><td>02/24/25 06:04 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#EF8F5A6C-6ACE-4639-929C-DE2C34EEB679" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology</a></td><td>MRTS update</td><td>02/24/25 06:04 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EF8F5A6C-6ACE-4639-929C-DE2C34EEB679" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology</a></td><td>update diagram</td><td>08/06/24 02:40 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.5</td><td><a href="content.html#EF8F5A6C-6ACE-4639-929C-DE2C34EEB679" target="contentwin">High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology</a></td><td>update note</td><td>08/06/24 02:30 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#EFD93A37-C45A-4A89-B12C-C88AB4F15A79" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>updated notes updated notes DP2.1 (HBR3 up to 8.1Gbps per lane)</td><td>05/07/25 04:08 PM</td><td>C S, Supritha Rao</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#EFD93A37-C45A-4A89-B12C-C88AB4F15A79" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology</a></td><td>updated notes DP2.1 (HBR3 up to 8.1Gbps)</td><td>05/07/25 03:58 PM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F0E3E802-16D3-4529-B2D5-AB2766608834" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL), For DDR5 &amp; LPDDR5x</a></td><td>6-layer PCB Stackup for WCL</td><td>12/13/23 02:02 AM</td><td>Koh, Boon Ping</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F240D242-A0CA-434F-B998-B6DB5B819E80" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Not POR) Type-C TBT+USB+DP 20G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Update for WCL</td><td>04/18/24 05:14 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F2590B45-DBED-40C4-A844-4AD1922B0CC7" target="contentwin">High Speed I/O</a></td><td>Modified title </td><td>04/18/24 07:29 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#F275990C-5022-465A-B337-1C529FBEC8BC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology</a></td><td>Updated reference plane guidelines</td><td>07/01/25 05:20 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#F275990C-5022-465A-B337-1C529FBEC8BC" target="contentwin">High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology</a></td><td>Update MRTS</td><td>02/27/25 09:11 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#F2992AB9-3C6E-4486-9FB4-175EA2E33B93" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology</a></td><td>Add interleave requirement</td><td>10/17/24 06:05 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F2992AB9-3C6E-4486-9FB4-175EA2E33B93" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology</a></td><td>Updated description &amp; MRTS</td><td>04/04/24 06:37 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#F3545C02-C808-4B64-B07B-9DB608CA3988" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology</a></td><td>Edit MRTS</td><td>02/13/25 04:41 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#F3545C02-C808-4B64-B07B-9DB608CA3988" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology</a></td><td>Edit MRTS</td><td>02/13/25 04:40 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F3545C02-C808-4B64-B07B-9DB608CA3988" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology</a></td><td>Refinement in description</td><td>05/12/24 07:11 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F3545C02-C808-4B64-B07B-9DB608CA3988" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology</a></td><td>total breakout length 12.7mm</td><td>05/12/24 07:10 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F3545C02-C808-4B64-B07B-9DB608CA3988" target="contentwin">High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology</a></td><td>Updated description &amp; MRTS</td><td>04/04/24 08:47 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F36DB6F3-78B6-4D2F-8734-5F2ED3533CB6" target="contentwin">Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology - Segment Lengths</a></td><td>remove SL</td><td>10/03/24 07:47 AM</td><td>Ng, Kang Song</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</a></td><td>Delete SATA requirements</td><td>04/24/25 05:58 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</a></td><td>Delete "SATA"</td><td>04/24/25 05:27 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</a></td><td>Add interleave requirement</td><td>10/17/24 06:06 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</a></td><td>U[dated description &amp; MRTS</td><td>04/04/24 06:42 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F51E8D25-06F5-41C4-B859-0059B8043DD7" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Remove SL</td><td>10/03/24 01:16 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F51E8D25-06F5-41C4-B859-0059B8043DD7" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Updated length table</td><td>10/03/24 12:38 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F51E8D25-06F5-41C4-B859-0059B8043DD7" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</a></td><td>Update according to latest PTL guideline.</td><td>04/08/24 08:40 AM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#F555118A-3E31-4657-A89A-E45AD54A90E7" target="contentwin">Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines</a></td><td>Add new Graphic (GFX) Power Planes RFI Design Guidelines in EMC Chapter.</td><td>07/16/25 03:21 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F69E7D7C-C2A9-495F-B77A-4E0224EE1A5A" target="contentwin">High Speed I/O - Type-C USB+DP - Redriver USB+DP - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</a></td><td>updated length guidelines </td><td>08/08/24 07:48 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F69E7D7C-C2A9-495F-B77A-4E0224EE1A5A" target="contentwin">High Speed I/O - Type-C USB+DP - Redriver USB+DP - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</a></td><td>Updating the redriver Lengths </td><td>08/07/24 10:19 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F69E7D7C-C2A9-495F-B77A-4E0224EE1A5A" target="contentwin">High Speed I/O - Type-C USB+DP - Redriver USB+DP - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</a></td><td>Adding Re-driver Topology </td><td>04/18/24 06:20 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#F6D6D0C6-3DAF-45EB-ADD4-F3583562EF1C" target="contentwin">High Speed I/O - Type-C USB</a></td><td>Updated reference plane guidelines</td><td>07/01/25 05:18 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Corrected MRTS for this topology</td><td>02/27/25 12:54 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Updated MRTS for this topology</td><td>02/27/25 12:29 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#F701D825-694D-4FBC-B4F4-1F366CC4AEE6" target="contentwin">Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</a></td><td>Added MRTS to topology</td><td>02/24/25 05:03 AM</td><td>Nor Adil, Azhad Hariz</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F859A129-EED6-4B3A-95F7-5C99CEF71E38" target="contentwin">Electromagnetic Compatibility - EMC Audio - Audio ESD</a></td><td>Update audio esd chapter in emc section</td><td>08/02/24 08:13 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.5</td><td><a href="content.html#F859A129-EED6-4B3A-95F7-5C99CEF71E38" target="contentwin">Electromagnetic Compatibility - EMC Audio - Audio ESD</a></td><td>Update Audio ESD protection chapter in EMC section.</td><td>08/02/24 08:06 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.7</td><td><a href="content.html#F98068C7-8152-44E8-ABD0-F1D22237608D" target="contentwin">Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology - Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</a></td><td>Update tline type</td><td>10/03/24 01:23 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F98323ED-E097-4BD7-A427-7E309278D16D" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO</a></td><td>Remove the Type-4 name</td><td>04/08/24 08:38 AM</td><td>Koh, Boon Ping</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#FB4CAE03-A4CC-4F51-9221-995EE8638791" target="contentwin">High Speed I/O - eDP - eDP Auxiliary Main Link Topology</a></td><td>Clarified reference plane guidelines</td><td>07/01/25 05:01 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FB8F5DD4-623D-42AE-BC31-0F82A333E0F7" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Delete SL</td><td>05/03/24 09:40 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FB8F5DD4-623D-42AE-BC31-0F82A333E0F7" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>1inch reduction max length due to Std Loss</td><td>04/25/24 12:05 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FB8F5DD4-623D-42AE-BC31-0F82A333E0F7" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Updated to Std Loss</td><td>04/04/24 06:59 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#FBB8677A-0FC5-40D0-B4B7-2B40C70692B5" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), RESET, MISC, All</a></td><td>BO2 segment updated</td><td>02/21/25 07:40 AM</td><td>Shanmugam, Sankar</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#FBB8677A-0FC5-40D0-B4B7-2B40C70692B5" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), RESET, MISC, All</a></td><td>Lengths updated</td><td>11/29/24 10:14 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#FBB8677A-0FC5-40D0-B4B7-2B40C70692B5" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), RESET, MISC, All</a></td><td>Lengths updated</td><td>10/22/24 10:10 AM</td><td>Yogita</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FBB8677A-0FC5-40D0-B4B7-2B40C70692B5" target="contentwin">System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), RESET, MISC, All</a></td><td>Length Update</td><td>03/26/24 11:11 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FBB896DE-1717-4839-AE4C-95453227B867" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Lengths update </td><td>08/08/24 07:40 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FBB896DE-1717-4839-AE4C-95453227B867" target="contentwin">High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</a></td><td>Update for WCL</td><td>04/18/24 05:35 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Updated MRTS</td><td>02/24/25 11:25 AM</td><td>Mendon P, Muralidhara</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Update R1 value</td><td>10/03/24 01:21 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Update Data to Data signals trace spacing </td><td>08/08/24 03:11 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D" target="contentwin">Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</a></td><td>Update PDG according to PTL PDG latest updates</td><td>04/05/24 06:31 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#FC5B682D-59A0-4DB9-9055-8EC63C9341B0" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>corrected frequency to 76.8MHz</td><td>11/29/24 09:09 AM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FC5B682D-59A0-4DB9-9055-8EC63C9341B0" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Update length as added FET to channel</td><td>10/03/24 01:03 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FC5B682D-59A0-4DB9-9055-8EC63C9341B0" target="contentwin">Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 76.8MHz</a></td><td>Added 80MHz segment length table</td><td>08/08/24 02:21 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FCC9EEF7-0A6C-458B-A0DF-A770113A57F6" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Standard Loss (SL), Tx</a></td><td>DSL routing length is updated</td><td>08/08/24 11:48 AM</td><td>Kothagundu, Rajani</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FCC9EEF7-0A6C-458B-A0DF-A770113A57F6" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Standard Loss (SL), Tx</a></td><td>Updated for WCL</td><td>04/18/24 07:11 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FCE0837F-03B7-4B8C-B867-97040B0F6F3F" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Updating length guidelines</td><td>08/08/24 08:17 AM</td><td>Rajaboyina, Satya Kishore</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FCE0837F-03B7-4B8C-B867-97040B0F6F3F" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Length correction</td><td>04/18/24 05:33 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FCE0837F-03B7-4B8C-B867-97040B0F6F3F" target="contentwin">High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Update for WCL</td><td>04/18/24 05:32 AM</td><td>Bhat, Prashanth N</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>updated min len</td><td>01/07/25 08:34 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Changed max DSL length</td><td>09/05/24 12:50 PM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.6</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>updated length guidelines</td><td>09/05/24 09:55 AM</td><td>C S, Supritha Rao</td></tr><tr><td /><td>0.5</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Added Max Dual Stripline length</td><td>08/08/24 08:12 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>No SL in WCL</td><td>04/18/24 05:06 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FD223734-A0F4-4723-A0F8-C270640F0360" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</a></td><td>Changed for WCL</td><td>04/18/24 04:57 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FDAFD160-2E74-4564-B404-90B58C0EDA61" target="contentwin">High Speed I/O - Type-C TBT+USB+DP - (Not POR) Type-C TBT+USB+DP 20G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</a></td><td>Update for WCL</td><td>04/18/24 05:14 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7</td><td><a href="content.html#FE7E4783-E815-477A-AEBD-E1804DFF57B2" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology - Segment Lengths</a></td><td>Update tline type</td><td>10/03/24 01:44 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FE7E4783-E815-477A-AEBD-E1804DFF57B2" target="contentwin">Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology - Segment Lengths</a></td><td>Update PDG according to PTL latest guideline</td><td>04/05/24 07:03 AM</td><td>Yong, Wai Ning</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#FF127B40-1B74-40D6-ACBE-731F2B887A2A" target="contentwin">High Speed I/O - PCIe Gen 1-3</a></td><td>Clarified reference plane guidelines</td><td>07/01/25 05:12 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#FF127B40-1B74-40D6-ACBE-731F2B887A2A" target="contentwin">High Speed I/O - PCIe Gen 1-3</a></td><td>Added DSL routing configurations</td><td>10/28/24 03:16 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#FF127B40-1B74-40D6-ACBE-731F2B887A2A" target="contentwin">High Speed I/O - PCIe Gen 1-3</a></td><td>Remove T4 stitching via recommendation as WCL does not have T4 PCB</td><td>10/18/24 06:37 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#FF449F99-201C-4282-BFAC-07BB1A4AE08E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Device Down Topology</a></td><td>Add interleave requirement</td><td>10/17/24 06:07 PM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FF449F99-201C-4282-BFAC-07BB1A4AE08E" target="contentwin">High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 Device Down Topology</a></td><td>Updated description &amp; MRTS</td><td>04/04/24 06:46 AM</td><td>TAN, Stephen</td></tr><tr><td>1.0</td><td>1.1.3</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</a></td><td>remove UFS from BO MS</td><td>07/18/25 02:08 AM</td><td>Chai, Ming Dak</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</a></td><td>Typo corrected</td><td>05/08/25 08:14 AM</td><td>K V, Megha</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</a></td><td>Changed S-non ES spacing for CNVIo3</td><td>05/08/25 08:01 AM</td><td>K V, Megha</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</a></td><td>Defined microstrip MR routing parameters for CNVIo3</td><td>04/28/25 07:08 AM</td><td>K V, Megha</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</a></td><td>update UFS MS Tline spec</td><td>08/09/24 03:20 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</a></td><td>Remove RCOMP spec in table</td><td>04/25/24 10:58 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</a></td><td>Combine tline rule with PCIe4</td><td>04/22/24 10:18 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</a></td><td>Updated Differential CLK to Gen4 only</td><td>04/18/24 07:49 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</a></td><td>Removed DP TCP</td><td>04/18/24 07:30 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</a></td><td>Removed HDMI TCP, Added HDMI DDI</td><td>04/18/24 07:28 AM</td><td>Bhat, Prashanth N</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</a></td><td>Updating the A &amp; K factors</td><td>04/09/24 01:38 AM</td><td>Koh, Boon Ping</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</a></td><td>RCOMP Trace width Change</td><td>03/08/24 07:48 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Notes</a></td><td>Update RCOMP description</td><td>04/19/24 12:55 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K value updated</td><td>06/10/25 11:32 AM</td><td>Yogita</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Trace spacing for channels updated</td><td>04/24/25 09:50 AM</td><td>Yogita</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Trace spacing updated</td><td>02/24/25 08:51 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>BO1 Width updated</td><td>01/02/25 04:44 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Main route updated</td><td>11/14/24 07:55 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K values updated</td><td>10/03/24 11:22 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K for CA/CLK Updated</td><td>10/03/24 10:10 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K value</td><td>08/08/24 02:51 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K value update</td><td>08/08/24 02:43 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>K value updated</td><td>08/08/24 02:41 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>BI section </td><td>08/08/24 02:38 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>Updated BI section for DQ, DQS, WCK for CH-CH spacing</td><td>08/08/24 02:37 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>BI segment updated for DQ, DQS, WCK signals</td><td>08/08/24 02:29 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>BI section for DQ, DQS, WCK spacing got updated</td><td>08/08/24 02:27 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>updated attenuation constant</td><td>04/05/24 10:40 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</a></td><td>LP5_Trace spacing</td><td>03/19/24 12:32 PM</td><td>Shanmugam, Sankar</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>separated the inner/outer sections</td><td>04/25/25 05:16 AM</td><td>Yogita</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Trace width updated</td><td>11/14/24 07:49 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>A updated</td><td>10/03/24 11:14 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>A of DQ updated</td><td>10/03/24 11:05 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Attenuation updated for CLK/CA </td><td>10/03/24 10:03 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>BI Secgment for DQ, DQS and WCK Signals are updated (BI1 and BI2  has been changed to BI)</td><td>08/08/24 02:24 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>minor</td><td>04/05/24 11:14 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>updated attenuation constant</td><td>04/05/24 10:38 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>Minor Update</td><td>04/04/24 05:41 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Width</a></td><td>LP5 Trace Width</td><td>03/19/24 11:42 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>Add desription</td><td>04/19/24 12:47 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Notes" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Notes</a></td><td>Aligned all RCOMP</td><td>04/19/24 12:44 AM</td><td>TAN, Stephen</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Trace width added</td><td>01/02/25 04:43 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>M spacing updated</td><td>10/22/24 10:17 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Trace spacing updated</td><td>10/22/24 09:42 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Spacing updated</td><td>10/22/24 07:19 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>K Values updated</td><td>10/22/24 07:17 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Spacing updated</td><td>10/22/24 07:01 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Spacing updated</td><td>10/22/24 06:59 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>K values updated</td><td>10/03/24 09:32 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Trace spacing updated</td><td>10/03/24 08:51 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Attenuation updated</td><td>10/03/24 08:49 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>K value updated</td><td>10/03/24 07:04 AM</td><td>Yogita</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Trace spacing updated</td><td>08/07/24 05:12 PM</td><td>Yogita</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>Updated attenuation constant</td><td>04/05/24 10:36 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</a></td><td>DDR5 Trace Spacing</td><td>03/19/24 12:43 PM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Zse updated</td><td>10/22/24 07:13 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>A,Zse updated</td><td>10/22/24 07:12 AM</td><td>Yogita</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>BO TW updated</td><td>10/22/24 06:56 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Attenuation updated</td><td>10/03/24 09:29 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>A upated</td><td>10/03/24 08:45 AM</td><td>Yogita</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Attenuation values updated</td><td>10/03/24 06:59 AM</td><td>Yogita</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Minor</td><td>04/05/24 10:31 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>Updated Attenutaion values</td><td>04/05/24 10:28 AM</td><td>Shanmugam, Sankar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Width</a></td><td>DDR5 Trace Width</td><td>03/19/24 11:44 AM</td><td>Shanmugam, Sankar</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Single Ended)</a></td><td>Updating the Zmin=45 and Zmax=55 for Single Ended Main Route of 50ohm</td><td>05/15/25 09:06 AM</td><td>Koh, Boon Ping</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Single Ended)</a></td><td>Remove the XSLX file in the notes</td><td>01/02/25 07:04 AM</td><td>Koh, Boon Ping</td></tr><tr><td /><td>0.7</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Single Ended)</a></td><td>Group I3C with SPI0</td><td>10/03/24 02:08 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.5</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Single Ended)</a></td><td>Update I3C data-any trace spacing to 250um</td><td>08/08/24 03:28 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Single Ended)</a></td><td>Tline Specs (Single Ended) Updates for A &amp; K factors</td><td>04/08/24 01:44 AM</td><td>Koh, Boon Ping</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Single Ended)</a></td><td>remove GPIO RCOMP tline spec</td><td>03/14/24 02:12 PM</td><td>Yong, Wai Ning</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Single Ended)</a></td><td>Update to WCL EIO interfaces and geometries. </td><td>03/14/24 08:21 AM</td><td>Yong, Wai Ning</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>layout diagram update</td><td>05/22/25 01:15 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>updating reference layout diagrams</td><td>04/29/25 02:43 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>adding additional layout diagram emphasizing plane width</td><td>04/29/25 02:39 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>Added content for PTH optimization.</td><td>04/29/25 02:09 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>updating notes and diagrams</td><td>04/21/25 02:36 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>added notes and diagrams</td><td>04/11/25 02:18 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>PIBOM and layout diagram updates</td><td>01/09/25 07:42 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>Cap Updates</td><td>10/18/24 07:10 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>Cap update</td><td>10/18/24 07:08 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>Diagram updates</td><td>10/18/24 01:58 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>Rev0.7</td><td>10/03/24 07:28 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>iPDG Rev0.5</td><td>08/08/24 09:06 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>PDBOM update</td><td>04/05/24 04:35 PM</td><td>Ballestero, Tyrone</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>PIBOM and layout diagram updates</td><td>01/09/25 08:30 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>Diagram and cap config updates</td><td>10/17/24 08:09 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>Rev0.7</td><td>10/03/24 07:24 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>Rev0.6</td><td>09/05/24 10:22 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>iPDG Rev0.5</td><td>08/08/24 09:32 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>iPDG Rev0.5</td><td>08/08/24 08:48 AM</td><td>See, Simon Chun Kit</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~209A8E0C-3E93-48B7-9B87-04585C3FA449~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</a></td><td>notes and snapshots updated</td><td>05/07/25 05:31 AM</td><td>Prerna</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~209A8E0C-3E93-48B7-9B87-04585C3FA449~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</a></td><td>image update</td><td>05/06/25 12:04 PM</td><td>Joshi, Love</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~209A8E0C-3E93-48B7-9B87-04585C3FA449~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</a></td><td>design note update</td><td>05/06/25 11:47 AM</td><td>Joshi, Love</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~209A8E0C-3E93-48B7-9B87-04585C3FA449~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</a></td><td>updated snapshots</td><td>05/06/25 06:57 AM</td><td>Prerna</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~209A8E0C-3E93-48B7-9B87-04585C3FA449~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</a></td><td>design note</td><td>05/06/25 06:34 AM</td><td>Joshi, Love</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~209A8E0C-3E93-48B7-9B87-04585C3FA449~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</a></td><td>design note</td><td>05/06/25 06:18 AM</td><td>Joshi, Love</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~209A8E0C-3E93-48B7-9B87-04585C3FA449~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</a></td><td>UPDATED NOTES AND SNAPSHOTS</td><td>05/06/25 05:24 AM</td><td>Prerna</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~209A8E0C-3E93-48B7-9B87-04585C3FA449~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</a></td><td>updated snapshots</td><td>05/06/25 04:34 AM</td><td>Prerna</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~209A8E0C-3E93-48B7-9B87-04585C3FA449~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</a></td><td>updated notes and snapshots</td><td>05/06/25 04:31 AM</td><td>Prerna</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~209A8E0C-3E93-48B7-9B87-04585C3FA449~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</a></td><td>note</td><td>05/06/25 04:05 AM</td><td>Joshi, Love</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~209A8E0C-3E93-48B7-9B87-04585C3FA449~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings (Internal)</a></td><td>notes updated</td><td>05/07/25 05:30 AM</td><td>Prerna</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~209A8E0C-3E93-48B7-9B87-04585C3FA449~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings (Internal)</a></td><td>image update</td><td>05/06/25 12:03 PM</td><td>Joshi, Love</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~209A8E0C-3E93-48B7-9B87-04585C3FA449~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings (Internal)</a></td><td>design note update</td><td>05/06/25 11:51 AM</td><td>Joshi, Love</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~209A8E0C-3E93-48B7-9B87-04585C3FA449~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings (Internal)</a></td><td>design note</td><td>05/06/25 11:48 AM</td><td>Joshi, Love</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings</a></td><td>updated snapshot</td><td>05/21/25 07:34 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings</a></td><td>updated layout and cap image</td><td>10/18/24 07:42 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings</a></td><td>updated layout image</td><td>10/17/24 05:25 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings</a></td><td>updated cap image</td><td>10/17/24 05:22 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings</a></td><td>updated cap image</td><td>10/17/24 05:22 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings</a></td><td>updated layout image</td><td>10/17/24 05:20 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings</a></td><td>Updated layout and cap images </td><td>10/17/24 05:15 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings</a></td><td>Updated layout and cap images </td><td>10/16/24 03:48 PM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings</a></td><td>updated loop inductance and Rdc value</td><td>10/03/24 08:29 AM</td><td>Prerna</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings</a></td><td>updated snapshots</td><td>09/05/24 09:40 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings</a></td><td>updated design notes</td><td>08/09/24 10:14 AM</td><td>Prerna</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings</a></td><td>Added Decoupling Solution </td><td>04/16/24 07:05 AM</td><td>Prerna</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</a></td><td>updated snapshot</td><td>05/21/25 07:34 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</a></td><td>updated layout and cap image</td><td>10/18/24 07:43 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</a></td><td>updated layout image</td><td>10/17/24 05:26 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</a></td><td>updated cap image</td><td>10/17/24 05:24 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</a></td><td>updated layout image</td><td>10/17/24 05:20 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</a></td><td>Updated layout and cap images </td><td>10/17/24 05:15 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</a></td><td>Updated layout and cap images </td><td>10/16/24 03:49 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</a></td><td>updated cap information</td><td>10/16/24 07:09 AM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</a></td><td>updated loop inductance and Rdc value</td><td>10/03/24 08:28 AM</td><td>Prerna</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</a></td><td>updated snapshot</td><td>09/05/24 09:41 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</a></td><td>updated design notes</td><td>08/09/24 10:16 AM</td><td>Prerna</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</a></td><td>added decoupling solution</td><td>04/16/24 08:30 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</a></td><td>updated layout snapshots</td><td>10/18/24 08:26 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</a></td><td>updated snapshots for layout and cap</td><td>10/18/24 04:37 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</a></td><td>UPDATED CAP IMAGE</td><td>10/16/24 04:35 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</a></td><td>updated layout and cap image </td><td>10/16/24 04:27 PM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</a></td><td>updated loop inductance and Rdc value</td><td>10/03/24 09:08 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</a></td><td>updated cap screenshots</td><td>08/09/24 10:30 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</a></td><td>updated design notes and capacitor snapshots.</td><td>08/09/24 08:44 AM</td><td>Prerna</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</a></td><td>added decoupling solution</td><td>04/16/24 09:25 AM</td><td>Prerna</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</a></td><td>added decoupling solution</td><td>04/16/24 09:21 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</a></td><td>updated layout snapshots</td><td>10/18/24 08:26 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</a></td><td>updated snapshots for layout and cap</td><td>10/18/24 04:37 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</a></td><td>UPDATED CAP IMAGE</td><td>10/16/24 04:35 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</a></td><td>updated layout and cap image </td><td>10/16/24 04:27 PM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</a></td><td>updated loop inductance and Rdc value</td><td>10/03/24 09:07 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</a></td><td>updated snapshots of cap</td><td>08/09/24 10:31 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</a></td><td>updated design notes and cap info</td><td>08/09/24 10:21 AM</td><td>Prerna</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</a></td><td>added decoupling solution</td><td>04/16/24 09:27 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 - Settings</a></td><td>Reference design snapshot updated</td><td>10/16/24 07:45 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 - Settings</a></td><td>Design notes and snapshots added</td><td>10/03/24 02:56 PM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 - Settings</a></td><td>updated PI solution</td><td>08/08/24 04:18 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 - Settings (Internal)</a></td><td>Design notes and snapshots added</td><td>10/03/24 02:57 PM</td><td>Pavithra</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 - Settings (Internal)</a></td><td>Removed socket compensation PH caps</td><td>09/05/24 05:31 AM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 - Settings (Internal)</a></td><td>added notes</td><td>08/08/24 04:22 AM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 - Settings (Internal)</a></td><td>updated decap solution</td><td>08/08/24 04:20 AM</td><td>Pavithra</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>Rev1.0.2</td><td>05/22/25 10:36 AM</td><td>See, Simon Chun Kit</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>Rev1.0.2</td><td>05/22/25 10:35 AM</td><td>See, Simon Chun Kit</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>Rev1.0.2</td><td>05/22/25 10:18 AM</td><td>See, Simon Chun Kit</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>Add content for PTH optimization.</td><td>04/29/25 01:59 AM</td><td>See, Simon Chun Kit</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>Rev0.7.2</td><td>01/09/25 01:33 PM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>Rev0.7.1</td><td>10/18/24 02:43 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>1</td><td>10/03/24 07:52 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>PDBOM update</td><td>04/05/24 04:43 PM</td><td>Ballestero, Tyrone</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings (Internal)</a></td><td>Rev0.7.2</td><td>01/09/25 01:32 PM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings (Internal)</a></td><td>Rev0.7.1</td><td>10/18/24 02:18 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings (Internal)</a></td><td>q</td><td>10/03/24 07:48 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings (Internal)</a></td><td>Rev0.6</td><td>09/05/24 10:56 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings (Internal)</a></td><td>iPDG Rev0.5</td><td>08/08/24 09:18 AM</td><td>See, Simon Chun Kit</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ - Settings</a></td><td>Reference design snapshot updated</td><td>01/08/25 08:39 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ - Settings</a></td><td>Reference Design snapshot updated</td><td>10/16/24 07:43 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ - Settings</a></td><td>Design note and snapshots updated</td><td>10/03/24 02:38 PM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ - Settings</a></td><td>updated decap recommendation</td><td>08/08/24 04:24 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ - Settings (Internal)</a></td><td>Design note and snapshots updated</td><td>10/03/24 02:40 PM</td><td>Pavithra</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ - Settings (Internal)</a></td><td>Removed socket compensation PH caps</td><td>09/05/24 05:32 AM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ - Settings (Internal)</a></td><td>updated Decap recommendation</td><td>08/08/24 04:26 AM</td><td>Pavithra</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>fixing typo in diagram</td><td>05/22/25 01:07 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>Add content for PTH optimization.</td><td>04/29/25 02:04 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>notes and diagram update</td><td>04/21/25 02:37 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>add diagram</td><td>04/21/25 02:33 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>remove note</td><td>04/11/25 02:11 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>1.0.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>adding additional diagram</td><td>04/07/25 08:27 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>PIBOM and layout diagram updates</td><td>01/09/25 07:18 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>Diagram and Cap updates</td><td>10/17/24 08:59 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>Rev0.7</td><td>10/03/24 07:22 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>Rev0.7</td><td>10/03/24 07:20 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>iPDG Rev0.5</td><td>08/08/24 07:25 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>PDBOM update</td><td>04/05/24 04:30 PM</td><td>Ballestero, Tyrone</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>PDBOM update</td><td>04/05/24 04:29 PM</td><td>Ballestero, Tyrone</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>PIBOM and layout diagram updates.</td><td>01/09/25 08:59 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>Diagram updates</td><td>10/17/24 08:00 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>Diagram and Cap updates</td><td>10/17/24 07:10 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>Diagrams and cap stuffing update</td><td>10/17/24 03:46 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>Rev0.7</td><td>10/03/24 07:07 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>Rev0p7</td><td>09/11/24 05:58 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>Rev0.6</td><td>09/05/24 10:05 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>iPDG Rev0.5</td><td>08/08/24 09:35 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>iPDG Rev0.5</td><td>08/08/24 09:30 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>iPDG Rev0.5</td><td>08/08/24 07:21 AM</td><td>See, Simon Chun Kit</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>updated cap value</td><td>01/07/25 09:31 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>updated layout images</td><td>10/18/24 08:34 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>updated cap and layout images</td><td>10/18/24 04:53 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>Renamed layout images</td><td>10/16/24 04:29 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>updated cap image</td><td>10/16/24 04:20 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>Updated layout and cap images</td><td>10/16/24 04:11 PM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>updated loop inductance and Rdc value</td><td>10/03/24 08:52 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>updated cap snapshots</td><td>08/09/24 10:32 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>updated design notes and cap info</td><td>08/09/24 09:21 AM</td><td>Prerna</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>added decoupling solution</td><td>04/16/24 09:45 AM</td><td>Prerna</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</a></td><td>Added decoupling solution</td><td>04/16/24 09:06 AM</td><td>Prerna</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>updated cap value</td><td>01/07/25 09:30 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>updated layout images </td><td>10/18/24 08:34 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>updated snapshots for cap and layout</td><td>10/18/24 04:55 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>updated cap and layout images</td><td>10/18/24 04:54 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>Renamed layout images</td><td>10/16/24 04:29 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>updated cap image</td><td>10/16/24 04:20 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>Updated layout and cap images</td><td>10/16/24 04:10 PM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>updated loop inductance and Rdc value</td><td>10/03/24 08:53 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>updated snapshots for cap</td><td>08/09/24 10:33 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>updated notes and cap screenshots</td><td>08/09/24 10:18 AM</td><td>Prerna</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>added decoupling solution</td><td>04/16/24 09:46 AM</td><td>Prerna</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</a></td><td>added decoupling solution</td><td>04/16/24 09:14 AM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings</a></td><td>Design Note added</td><td>10/03/24 02:03 PM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings</a></td><td>Design notes and snapshots added</td><td>10/03/24 01:59 PM</td><td>Pavithra</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings</a></td><td>Updated decoupling solution</td><td>09/04/24 05:57 AM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings</a></td><td>updated decoupling recommendation</td><td>08/08/24 05:14 AM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings (Internal)</a></td><td>Reference design added</td><td>10/03/24 02:08 PM</td><td>Pavithra</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings (Internal)</a></td><td>Design notes and snapshots added</td><td>10/03/24 02:05 PM</td><td>Pavithra</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings (Internal)</a></td><td>Removed socket compensation PH caps</td><td>09/05/24 05:32 AM</td><td>Pavithra</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings (Internal)</a></td><td>updated decoupling solution</td><td>09/04/24 05:56 AM</td><td>Pavithra</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings (Internal)</a></td><td>updated Decap recommendation</td><td>08/08/24 05:15 AM</td><td>Pavithra</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings</a></td><td>Rev1.0.2</td><td>05/22/25 10:37 AM</td><td>See, Simon Chun Kit</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings</a></td><td>Added content for PTH optimization.</td><td>04/29/25 01:54 AM</td><td>See, Simon Chun Kit</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings</a></td><td>Rev0.7.2</td><td>01/09/25 07:02 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings</a></td><td>Rev0.7.1</td><td>10/18/24 01:21 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings</a></td><td>q</td><td>10/03/24 07:42 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings</a></td><td>iPDG Rev0.5</td><td>08/08/24 06:23 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings</a></td><td>iPDG Rev0.5</td><td>08/08/24 06:23 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings</a></td><td>PDBOM update</td><td>04/05/24 04:40 PM</td><td>Ballestero, Tyrone</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings (Internal)</a></td><td>Rev0.7.2</td><td>01/09/25 01:53 PM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings (Internal)</a></td><td>Rev0.7.1</td><td>10/18/24 01:15 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings (Internal)</a></td><td>Rev0.7.1</td><td>10/18/24 12:48 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings (Internal)</a></td><td>Rev0.7.1</td><td>10/16/24 03:12 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings (Internal)</a></td><td>q</td><td>10/03/24 07:39 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings (Internal)</a></td><td>Rev0.6</td><td>09/05/24 10:27 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings (Internal)</a></td><td>iPDG 0.5</td><td>08/08/24 09:24 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings (Internal)</a></td><td>iPDG Rev0.5</td><td>08/08/24 07:23 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings (Internal)</a></td><td>iPDG Rev0.5</td><td>08/08/24 06:21 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings (Internal)</a></td><td>20240808_1342</td><td>08/08/24 05:42 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings (Internal)</a></td><td>20240808_1328</td><td>08/08/24 05:28 AM</td><td>See, Simon Chun Kit</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated notes</td><td>09/11/25 08:34 AM</td><td>Prerna</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated notes</td><td>09/11/25 08:23 AM</td><td>Prerna</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated notes and snapshots</td><td>09/11/25 08:21 AM</td><td>Prerna</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated labels</td><td>09/03/25 06:41 AM</td><td>Prerna</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated notes and snapshots</td><td>09/03/25 06:25 AM</td><td>Prerna</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated notes and snapshots</td><td>09/03/25 05:57 AM</td><td>Prerna</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated snapshot</td><td>05/21/25 07:31 AM</td><td>Prerna</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>design note update</td><td>05/07/25 04:56 PM</td><td>Joshi, Love</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>design note update</td><td>05/07/25 04:47 AM</td><td>Joshi, Love</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated notes and snapshots</td><td>05/05/25 11:00 AM</td><td>Prerna</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated notes</td><td>05/05/25 10:53 AM</td><td>Prerna</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>design notes</td><td>01/09/25 04:12 PM</td><td>Joshi, Love</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>Design notes</td><td>01/09/25 03:51 PM</td><td>Joshi, Love</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>design notes</td><td>01/09/25 03:10 PM</td><td>Joshi, Love</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated design notes</td><td>01/09/25 09:54 AM</td><td>Prerna</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>placeholder name </td><td>01/09/25 04:07 AM</td><td>Joshi, Love</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated layout image</td><td>10/18/24 08:55 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated design note and layout image</td><td>10/18/24 08:51 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated layout and cap images</td><td>10/17/24 04:50 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated design notes </td><td>10/17/24 03:40 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated image for R&amp;L calculation</td><td>10/16/24 02:47 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated Layout and cap images and sense information</td><td>10/16/24 02:30 PM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated Loop inductance and Rdc value</td><td>10/03/24 05:45 AM</td><td>Prerna</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated snapshots</td><td>09/05/24 09:30 AM</td><td>Prerna</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated brd sense routing notes and snapshots</td><td>09/05/24 09:27 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated cap snapshots</td><td>08/09/24 09:51 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated snapshots for design notes</td><td>08/09/24 08:13 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated cap info and design notes</td><td>08/09/24 07:59 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>updated reference design notes and cap info</td><td>08/09/24 07:57 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>decaps update</td><td>08/09/24 06:30 AM</td><td>Joshi, Love</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>Decaps update</td><td>08/09/24 06:27 AM</td><td>Joshi, Love</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</a></td><td>Updated decap &amp; filter recommendation </td><td>04/15/24 12:47 PM</td><td>Joshi, Love</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated notes</td><td>09/11/25 08:36 AM</td><td>Prerna</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated snapshots &amp; notes</td><td>09/11/25 08:28 AM</td><td>Prerna</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated labels</td><td>09/03/25 06:41 AM</td><td>Prerna</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updates notes and images</td><td>09/03/25 06:27 AM</td><td>Prerna</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated notes and snapshots</td><td>09/03/25 06:03 AM</td><td>Prerna</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated snapshot</td><td>05/21/25 07:30 AM</td><td>Prerna</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>note updated</td><td>05/07/25 12:42 PM</td><td>Joshi, Love</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>change</td><td>05/07/25 12:40 PM</td><td>Joshi, Love</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>notes updated</td><td>05/07/25 05:24 AM</td><td>Prerna</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>design notes</td><td>01/09/25 04:11 PM</td><td>Joshi, Love</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>Design notes</td><td>01/09/25 04:02 PM</td><td>Joshi, Love</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>Caps update</td><td>01/09/25 09:27 AM</td><td>Joshi, Love</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated cap info</td><td>01/07/25 11:09 AM</td><td>Prerna</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated cap info</td><td>01/07/25 10:31 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated layout image</td><td>10/18/24 08:55 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated design note and layout image</td><td>10/18/24 08:51 AM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated layout and cap images</td><td>10/17/24 04:55 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated design notes </td><td>10/17/24 03:40 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated image for R&amp;L calculation</td><td>10/16/24 02:48 PM</td><td>Prerna</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated layout and cap images and sense information</td><td>10/16/24 02:32 PM</td><td>Prerna</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated Loop inductance and Rdc value</td><td>10/03/24 05:47 AM</td><td>Prerna</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated snapshots</td><td>09/05/24 09:28 AM</td><td>Prerna</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated sense routing on brd with snapshots</td><td>09/05/24 08:54 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>updated design notes and cap info</td><td>08/09/24 09:55 AM</td><td>Prerna</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>decaps update</td><td>08/09/24 06:29 AM</td><td>Joshi, Love</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>Updated decap &amp; filter recommendation</td><td>04/16/24 11:23 AM</td><td>Joshi, Love</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>cap update</td><td>05/23/25 04:59 AM</td><td>Joshi, Love</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Image update</td><td>10/18/24 07:38 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Updates the PowerSI images to Allegro images, Updated Inductor location</td><td>10/17/24 12:04 PM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>typo corrected</td><td>10/03/24 04:57 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Added Loop inductance and DCR from VR to BGA</td><td>10/03/24 04:53 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Decoupling solution diagram update</td><td>10/02/24 12:11 PM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Filter inductor update</td><td>10/01/24 10:49 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Image Update</td><td>09/05/24 10:06 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Image Update</td><td>09/05/24 10:04 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Added design notes and routing guidelines</td><td>09/05/24 10:01 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Design note update</td><td>09/05/24 09:36 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Design note update</td><td>09/05/24 09:29 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Image change</td><td>09/05/24 07:29 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</a></td><td>Updated decoupling &amp; filter recommendation</td><td>04/16/24 09:55 AM</td><td>Joshi, Love</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>cap update</td><td>05/23/25 05:02 AM</td><td>Joshi, Love</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Image Update</td><td>10/18/24 07:38 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>updated PowerSI images to Allegro images, Updated Filter inductor pkg size and location </td><td>10/17/24 12:08 PM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Added loop inductance and DCR from VR to BGA</td><td>10/03/24 04:57 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>decoupling solution diagram update</td><td>10/02/24 12:12 PM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Filter inductor update</td><td>10/01/24 10:50 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Image Update</td><td>09/05/24 10:06 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Image update</td><td>09/05/24 10:04 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Added design notes and routing guidelines</td><td>09/05/24 10:01 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Design Note Update</td><td>09/05/24 09:36 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Design Note Update</td><td>09/05/24 09:29 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Decoupling Solution image update</td><td>09/05/24 07:30 AM</td><td>Gupta, Sagar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</a></td><td>Updated decap &amp; filter recommendation </td><td>04/16/24 10:02 AM</td><td>Joshi, Love</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>Update to the images</td><td>10/18/24 05:23 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>all design diagrams snapshots updated</td><td>10/18/24 03:12 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>updated layout design notes and image</td><td>10/17/24 04:56 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>Rpath and loop L has been updated.</td><td>10/03/24 06:05 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>Layout image update</td><td>09/05/24 06:14 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>Typo correction</td><td>09/05/24 06:08 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>Minor correction</td><td>09/05/24 06:06 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>typo</td><td>09/05/24 05:14 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>Sense point description added in reference layout notes</td><td>09/05/24 05:02 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>Typo Update</td><td>08/09/24 08:49 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>BMF update</td><td>08/09/24 08:44 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</a></td><td>PI BOM - update rev 0p2</td><td>04/15/24 04:57 PM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>Update the images</td><td>10/18/24 05:24 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>design diagrams updated with new snaphsots</td><td>10/18/24 03:24 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.7.1</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>updated design note 4. and related image</td><td>10/17/24 04:58 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>Typo correction </td><td>10/03/24 07:30 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.7</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>Rpath and loop L has been updated</td><td>10/03/24 06:03 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>Layout image update</td><td>09/05/24 06:15 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>typo correction</td><td>09/05/24 06:08 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>Minor correction</td><td>09/05/24 06:06 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>typo</td><td>09/05/24 05:14 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.6</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>Sense point description added in reference layout notes</td><td>09/05/24 05:02 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.5</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>BMF update</td><td>08/09/24 08:48 AM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>PI BOM snapshot update</td><td>04/15/24 04:58 PM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>PI BOM - rev 0p2 update</td><td>04/15/24 04:50 PM</td><td>Vedanarayanan, Kaushik</td></tr><tr><td /><td>1.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Removed the UCIe_ANA from the System Configuration</td><td>09/03/25 11:25 PM</td><td>Koh, Boon Ping</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Removed the Placeholder wording from VCCPRIM_UCIE_ANA</td><td>05/07/25 11:18 AM</td><td>Koh, Boon Ping</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Added VCCPRIM_UCIE_ANA_(Placeholder)</td><td>05/06/25 07:24 AM</td><td>Koh, Boon Ping</td></tr><tr><td>0.5</td><td>0.7.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Corrected the System Configuration for the Power Rails</td><td>12/13/24 01:37 AM</td><td>Koh, Boon Ping</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Updated RCOMP</td><td>05/23/25 03:16 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Updated RCOMP</td><td>05/23/25 03:06 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>RCOMP updated</td><td>05/22/25 01:11 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Updated RCOMP</td><td>05/22/25 12:47 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Updated RCOMP</td><td>05/21/25 03:49 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Updated RCOMP details.</td><td>05/21/25 02:10 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Updated guidelines</td><td>05/16/25 12:13 PM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Updated UFS_RCOMP</td><td>05/16/25 07:31 AM</td><td>TAN, Stephen</td></tr><tr><td>0.7</td><td>1.0.2</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Updated RCOMP specifications</td><td>05/16/25 07:29 AM</td><td>TAN, Stephen</td></tr></table><section id="F0E3E802-16D3-4529-B2D5-AB2766608834"><h2>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL), For DDR5 &amp; LPDDR5x</h2><p>Pcb Type: Type-3</p><p>Pcb Thickness: 0.8mm</p><p>Pcb Layer Count: 6</p><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Variant: For DDR5 &amp; LPDDR5x</p><table><caption>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL), For DDR5 &amp; LPDDR5x</caption><tr><th>Routing Layer</th><th>Description</th><th>Tline Type</th><th>Description Memory</th><th>Tline Type Memory</th><th>Thickness (um)</th><th>EDW</th><th>Dielectric Constant</th><th>Loss Tangent</th></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr><tr><td>1</td><td>BO, Main Route, Power</td><td>MS</td><td>BO, Power</td><td>MS</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.9</td><td>0.015</td></tr><tr><td>2</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td /><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>75</td><td /><td>4.125</td><td>0.015</td></tr><tr><td>3</td><td>BO, Main Route, Power, GND</td><td>DSL</td><td>BO, Main Route, Power</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>300</td><td /><td>4.125</td><td>0.015</td></tr><tr><td>4</td><td>BO, Main Route, Power</td><td>DSL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>75</td><td /><td>4.125</td><td>0.015</td></tr><tr><td>5</td><td>GND</td><td>GND/Power</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.9</td><td>0.015</td></tr><tr><td>6</td><td>Main Route, Power, GND</td><td>MS</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential)"><h2>Tline Spec (Differential)</h2><table><caption>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) Tline Spec (Differential)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES (um)</th><th>S - Non-ES (um)</th><th>Z (Default) (ohm)</th><th>A (dB/inch @ 5GHz)</th><th>K, S - ES (%)</th><th>K, S - Non-ES (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 6</td><td>CNVio2, CNVio3, Differential Clock (Gen3 and below support), PCIe Gen 1-3, Type-C USB, Type-C USB+DP, USB2.0</td><td>88</td><td>88</td><td>200</td><td>300</td><td>85</td><td>-1.024541697</td><td>-0.291550089</td><td>0.301238324</td></tr><tr><td>B*</td><td>MS</td><td>1, 6</td><td>Differential Clock (Gen4 support)</td><td>88</td><td>88</td><td>375</td><td>500</td><td>85</td><td>-1.023335528</td><td>-0.206066877</td><td>0.084820033</td></tr><tr><td>B*</td><td>MS</td><td>1, 6</td><td>HDMI DDI, Type-C AUX, eDP</td><td>88</td><td>88</td><td>250</td><td>375</td><td>85</td><td>-1.023944909</td><td>-0.292991563</td><td>0.173723157</td></tr><tr><td>B*</td><td>MS</td><td>1, 6</td><td>PCIe Gen 4</td><td>88</td><td>88</td><td>375</td><td>375</td><td>85</td><td>-1.023335528</td><td>-0.206066877</td><td>0.173723157</td></tr><tr><td>B*</td><td>MS</td><td>1, 6</td><td>Type-C TBT+USB+DP</td><td>88</td><td>88</td><td>500</td><td>500</td><td>85</td><td>-1.022982311</td><td>-0.130382848</td><td>0.084820033</td></tr><tr><td>B*</td><td>MS</td><td>1, 6</td><td>USB3.2</td><td>88</td><td>88</td><td>300</td><td>300</td><td>85</td><td>-1.023888059</td><td>-0.262990743</td><td>0.301238324</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>CNVio2, CNVio3, Differential Clock (Gen3 and below support), PCIe Gen 1-3, Type-C USB, Type-C USB+DP, USB2.0</td><td>88</td><td>88</td><td>200</td><td>300</td><td>80</td><td>-0.897137529</td><td>1.048333201</td><td>0.461119785</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>Differential Clock (Gen4 support)</td><td>88</td><td>88</td><td>375</td><td>500</td><td>80</td><td>-0.896066456</td><td>0.265335089</td><td>0.114256962</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>HDMI DDI, Type-C AUX, eDP</td><td>88</td><td>88</td><td>88</td><td>300</td><td>80</td><td>-0.91264457</td><td>3.261108757</td><td>0.461119785</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>PCIe Gen 4, UFS</td><td>88</td><td>88</td><td>375</td><td>375</td><td>80</td><td>-0.896066456</td><td>0.265335089</td><td>0.265335089</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>Type-C TBT+USB+DP</td><td>88</td><td>88</td><td>375</td><td>375</td><td>80</td><td>-0.896066456</td><td>0.265335089</td><td>0.265335089</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>USB3.2</td><td>88</td><td>88</td><td>300</td><td>300</td><td>80</td><td>-0.895570587</td><td>0.461119785</td><td>0.461119785</td></tr><tr><td>M*</td><td>MS</td><td>1, 6</td><td>CNVio2, HDMI DDI, PCIe Gen 1-3, Type-C AUX, Type-C USB, Type-C USB+DP, USB2.0, eDP</td><td>110</td><td>100</td><td>300</td><td>300</td><td>80</td><td>-0.977758675</td><td>-0.334314682</td><td>0.335417128</td></tr><tr><td>M*</td><td>MS</td><td>1, 6</td><td>Differential Clock (Gen3 and below support)</td><td>110</td><td>100</td><td>300</td><td>375</td><td>80</td><td>-0.977758675</td><td>-0.334314682</td><td>0.201338156</td></tr><tr><td>M*</td><td>MS</td><td>1, 6</td><td>Differential Clock (Gen4 support)</td><td>110</td><td>100</td><td>500</td><td>760</td><td>80</td><td>-0.978193246</td><td>-0.165895465</td><td>0.037688077</td></tr><tr><td>M*</td><td>MS</td><td>1, 6</td><td>DP TCP, PCIe Gen 4, Type-C TBT+USB+DP</td><td>110</td><td>100</td><td>500</td><td>500</td><td>80</td><td>-0.978193246</td><td>-0.165895465</td><td>0.103876239</td></tr><tr><td>M*</td><td>MS</td><td>1, 6</td><td>CNVio3</td><td>110</td><td>100</td><td>500</td><td>600</td><td>80</td><td>-0.978193246</td><td>-0.165895465</td><td>0.067834849</td></tr><tr><td>M*</td><td>MS</td><td>1, 6</td><td>UFS, USB3.2</td><td>110</td><td>100</td><td>750</td><td>500</td><td>80</td><td>-0.975396551</td><td>-0.073708516</td><td>0.103876239</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>Differential Clock, HDMI DDI, PCIe Gen 1-3, Type-C AUX, Type-C USB, Type-C USB+DP, USB2.0, eDP</td><td>100</td><td>105</td><td>300</td><td>300</td><td>80</td><td>-0.86351358</td><td>0.507161395</td><td>0.507161395</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>Differential Clock (Gen3 and below support)</td><td>100</td><td>105</td><td>300</td><td>375</td><td>80</td><td>-0.86351358</td><td>0.507161395</td><td>0.294843633</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>Differential Clock (Gen4 support)</td><td>100</td><td>105</td><td>500</td><td>760</td><td>80</td><td>-0.863367781</td><td>0.12755662</td><td>0.024409695</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>USB3.2</td><td>100</td><td>105</td><td>450</td><td>500</td><td>80</td><td>-0.863396974</td><td>0.177706255</td><td>0.12755662</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>CNVio3</td><td>105</td><td>115</td><td>375</td><td>750</td><td>80</td><td>-0.851386817</td><td>0.309658433</td><td>0.027235146</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>PCIe Gen 4, Type-C TBT+USB+DP, UFS</td><td>105</td><td>115</td><td>375</td><td>375</td><td>80</td><td>-0.851386817</td><td>0.309658433</td><td>0.309658433</td></tr></table><table><caption>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) Tline Spec (Differential) Notes</caption><tr><th>Note</th></tr><tr><td>For CNVio3 signal, use S-ES spacing for CNVIo3 Tx-Rx spacing. For spacing between CNVio3 and non-CNVIo3 signals use S-non ES value and also refer to "CNVio Signal Routing Sequence and CLK-to-CLK Spacing Recommendation" Diagram in CNVio3 Section.</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Single Ended)"><h2>Tline Spec (Single Ended)</h2><table><caption>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) Tline Spec (Single Ended)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Data - Any (um)</th><th>Clock - Any (um)</th><th>Z (Default) (ohm)</th><th>Z (Min) (ohm)</th><th>Z (Max) (ohm)</th><th>A (dB/inch @ 1GHz)</th><th>K, Data - Any (%)</th><th>K, Clock - Any (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 6</td><td>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</td><td>88</td><td>88</td><td>175</td><td>50</td><td /><td /><td>-0.27586</td><td>-2.81134</td><td>-3.10418</td></tr><tr><td>B*</td><td>MS</td><td>1, 6</td><td>CPU Sideband</td><td>88</td><td>88</td><td>88</td><td>50</td><td /><td /><td>-0.27586</td><td>-2.81134</td><td>-2.81134</td></tr><tr><td>B*</td><td>MS</td><td>1, 6</td><td>SUSCLK, UFS Reference Clock</td><td>88</td><td>175</td><td>175</td><td>50</td><td /><td /><td>-0.25972</td><td>-3.10418</td><td>-3.10418</td></tr><tr><td>B*</td><td>MS</td><td>1, 6</td><td>XTAL, RTC</td><td>88</td><td>200</td><td>1270</td><td>50</td><td /><td /><td>-0.25882</td><td>-2.99222</td><td>-0.15296</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>CLINK, CNVi BRI and RGI, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMBus 2.0/SMLink, SPI0 Flash, SVID, SoundWire, THC-SPI, UART, eSPI</td><td>88</td><td>88</td><td>175</td><td>50</td><td /><td /><td>-0.2525</td><td>9.328894</td><td>4.298828</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>CPU Sideband</td><td>88</td><td>88</td><td>88</td><td>50</td><td /><td /><td>-0.2525</td><td>9.328894</td><td>9.328894</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>SUSCLK, UFS Reference Clock</td><td>88</td><td>175</td><td>175</td><td>50</td><td /><td /><td>-0.23655</td><td>4.298828</td><td>4.298828</td></tr><tr><td>B*</td><td>DSL</td><td>3, 4</td><td>XTAL, RTC</td><td>88</td><td>200</td><td>1270</td><td>50</td><td /><td /><td>-0.23541</td><td>3.51996</td><td>0.007486</td></tr><tr><td>M*</td><td>MS</td><td>1, 6</td><td>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART, eSPI</td><td>95</td><td>125</td><td>375</td><td>50</td><td>45</td><td>55</td><td>-0.26282</td><td>-3.19574</td><td>-1.86964</td></tr><tr><td>M*</td><td>MS</td><td>1, 6</td><td>CNVi BRI and RGI</td><td>95</td><td>250</td><td>250</td><td>50</td><td>45</td><td>55</td><td>-0.25587</td><td>-2.70758</td><td>-2.70758</td></tr><tr><td>M*</td><td>MS</td><td>1, 6</td><td>CPU Sideband</td><td>95</td><td>125</td><td>125</td><td>50</td><td>45</td><td>55</td><td>-0.26282</td><td>-3.19574</td><td>-3.19574</td></tr><tr><td>M*</td><td>MS</td><td>1, 6</td><td>SUSCLK, UFS Reference Clock</td><td>95</td><td>375</td><td>375</td><td>50</td><td>45</td><td>55</td><td>-0.2548</td><td>-1.86964</td><td>-1.86964</td></tr><tr><td>M*</td><td>MS</td><td>1, 6</td><td>I3C, SPI0 Flash</td><td>95</td><td>250</td><td>375</td><td>50</td><td>45</td><td>55</td><td>-0.25587</td><td>-2.70758</td><td>-1.86964</td></tr><tr><td>M*</td><td>MS</td><td>1, 6</td><td>XTAL, RTC</td><td>95</td><td>200</td><td>1775</td><td>50</td><td>45</td><td>55</td><td>-0.25687</td><td>-3.03512</td><td>-0.0649</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>CLINK, CPU GPIO, DMIC, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, SMBus 2.0/SMLink, SVID, SoundWire, THC-SPI, UART, eSPI</td><td>88</td><td>125</td><td>375</td><td>50</td><td>45</td><td>55</td><td>-0.24184</td><td>6.596136</td><td>0.997361</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>CNVi BRI and RGI</td><td>88</td><td>250</td><td>250</td><td>50</td><td>45</td><td>55</td><td>-0.23433</td><td>2.409141</td><td>2.409141</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>CPU Sideband</td><td>88</td><td>125</td><td>125</td><td>50</td><td>45</td><td>55</td><td>-0.24184</td><td>6.596136</td><td>6.596136</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>SUSCLK, UFS Reference Clock</td><td>88</td><td>375</td><td>375</td><td>50</td><td>45</td><td>55</td><td>-0.23314</td><td>0.997361</td><td>0.997361</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>I3C, SPI0 Flash</td><td>88</td><td>250</td><td>375</td><td>50</td><td>45</td><td>55</td><td>-0.23433</td><td>2.409141</td><td>0.997361</td></tr><tr><td>M*</td><td>DSL</td><td>3, 4</td><td>XTAL, RTC</td><td>88</td><td>200</td><td>1775</td><td>50</td><td>45</td><td>55</td><td>-0.23541</td><td>3.51996</td><td>0.003886</td></tr></table><table><caption>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) Tline Spec (Single Ended) Notes</caption><tr><th>Note</th></tr><tr><td>Based on Tline Spec (Single Ended) table recommendation, the CLK - Any (um) spacing requirement shall be applicable for:
1) CLK to DATA signals on similar signaling group 
2) CLK to DATA signals from other signaling group
3) CLK to CLK signals from other signaling group 
For CLK to pseudo static signals, the spacing between the CLK to others can be relaxed and used the DATA - Any (um) spacing requirement. 
Example of pseudo static signal: RESET, ALERT, Chip Select (CS), Request (REQ), INTERRUPT, INIT.</td></tr></table></section><section id="308098B5-A72F-41A2-A87F-4210B2EBDBFA"><h2>DDR5</h2><p>Interface: DDR5</p></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Notes"><h2>Notes</h2><table><caption>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) DDR5 Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400 um. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Width"><h2>Trace Width</h2><p>Topology: SODIMM 1DPC Type-3</p><p>Channel: CH-0, CH-1</p><table><caption>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) DDR5 SODIMM 1DPC Type-3 CH-0, CH-1 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>88</td><td>88</td><td /><td>86</td><td /><td>-0.475</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>CLK</td><td>All</td><td>88</td><td>88</td><td /><td>81</td><td /><td>-0.427</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>CLK</td><td>All</td><td>110</td><td>90</td><td /><td>75</td><td /><td>-0.414</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>88</td><td>88</td><td /><td>86</td><td /><td>-0.475</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>88</td><td /><td>51</td><td /><td>-0.469</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>CA/CS</td><td>All</td><td>88</td><td /><td>49</td><td /><td>-0.415</td><td /></tr><tr><td>M</td><td>SL</td><td>3</td><td>CA/CS</td><td>All</td><td>140</td><td /><td>40</td><td /><td>-0.373</td><td /></tr><tr><td>BI</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>88</td><td /><td>51</td><td /><td>-0.441</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>All</td><td>88</td><td /><td>51</td><td /><td>-0.469</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>DQ</td><td>All</td><td>88</td><td /><td>37.8</td><td /><td>-0.475</td><td /></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>DQ</td><td>All</td><td>88</td><td /><td>37.9</td><td /><td>-0.47</td><td /></tr><tr><td>M</td><td>SL</td><td>5</td><td>DQ</td><td>All</td><td>88</td><td /><td>37.5</td><td /><td>-0.463</td><td /></tr><tr><td>BI</td><td>MS</td><td>1</td><td>DQ</td><td>All</td><td>88</td><td /><td>51.9</td><td /><td>-0.444</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQS</td><td>All</td><td>88</td><td>88</td><td /><td>85</td><td /><td>-0.475</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>DQS</td><td>All</td><td>88</td><td>88</td><td /><td>70</td><td /><td>-0.481</td></tr><tr><td>BO3</td><td>SL</td><td>5</td><td>DQS</td><td>All</td><td>88</td><td>88</td><td /><td>70</td><td /><td>-0.481</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>DQS</td><td>All</td><td>90</td><td>100</td><td /><td>70</td><td /><td>-0.476</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>DQS</td><td>All</td><td>88</td><td>88</td><td /><td>85</td><td /><td>-0.475</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~308098B5-A72F-41A2-A87F-4210B2EBDBFA~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: SODIMM 1DPC Type-3</p><p>Channel: CH-0, CH-1</p><table><caption>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) DDR5 SODIMM 1DPC Type-3 CH-0, CH-1 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>DQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>K, CA/CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, DQS pair to DQ of same byte (%)</th></tr><tr><td>BO1</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>150</td><td>-2.938</td><td>1.165</td><td>-2.938</td><td>-2.948</td><td>1.165</td></tr><tr><td>BO2</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>500</td><td>8.87</td><td>7.572</td><td>3.675</td><td>3.671</td><td>3.531</td></tr><tr><td>BO3</td><td /><td /><td>120</td><td>120</td><td>120</td><td>500</td><td /><td /><td>2.002</td><td>2.005</td><td>1.92</td></tr><tr><td>M</td><td>250</td><td>500</td><td>300</td><td>500</td><td>300</td><td>500</td><td>1.799</td><td>0.454</td><td>0.07</td><td>0.006</td><td>0.063</td></tr><tr><td>BI</td><td>395</td><td>250</td><td>395</td><td>500</td><td>500</td><td>500</td><td>-1.708</td><td>-0.863</td><td>-1.711</td><td>-1.23</td><td>-0.474</td></tr></table><p>Topology: SODIMM 1DPC Type-3</p><p>Channel: CH-0, CH-1</p><table><caption>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) DDR5 SODIMM 1DPC Type-3 CH-0, CH-1 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA/CS to CA/CS (um)</th><th>DQ to DQ (um)</th></tr><tr><td>BO1</td><td>500</td><td>250</td></tr><tr><td>BO2</td><td>500</td><td>250</td></tr><tr><td>BO3</td><td /><td>250</td></tr><tr><td>M</td><td>350</td><td>500</td></tr><tr><td>BI</td><td>500</td><td>500</td></tr></table></section><section id="2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E"><h2>LPDDR5/x</h2><p>Interface: LPDDR5/x</p></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Notes"><h2>Notes</h2><table><caption>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) LPDDR5/x Notes</caption><tr><th>Note</th></tr><tr><td>RCOMP to other nets spacing requirement is minimum 400 um. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Width"><h2>Trace Width</h2><p>Topology: MD x32 Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) LPDDR5/x MD x32 Type-3 CH-0, CH-1, CH-2, CH-3 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>88</td><td>88</td><td /><td>86</td><td /><td>-0.475</td></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>CLK</td><td>All</td><td>88</td><td>88</td><td /><td>81</td><td /><td>-0.427</td></tr><tr><td>M</td><td>SL</td><td>3</td><td>CLK</td><td>All</td><td>110</td><td>90</td><td /><td>75</td><td /><td>-0.414</td></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>CLK</td><td>All</td><td>88</td><td>88</td><td /><td>81</td><td /><td>-0.427</td></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CLK</td><td>All</td><td>88</td><td>88</td><td /><td>86</td><td /><td>-0.475</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>88</td><td /><td>51</td><td /><td>-0.469</td><td /></tr><tr><td>BO2</td><td>SL</td><td>3</td><td>CA/CS</td><td>All</td><td>88</td><td /><td>49</td><td /><td>-0.415</td><td /></tr><tr><td>M</td><td>SL</td><td>3</td><td>CA/CS</td><td>All</td><td>140</td><td /><td>40</td><td /><td>-0.378</td><td /></tr><tr><td>BI1</td><td>SL</td><td>3</td><td>CA/CS</td><td>All</td><td>88</td><td /><td>49</td><td /><td>-0.415</td><td /></tr><tr><td>BI2</td><td>MS</td><td>1</td><td>CA/CS</td><td>All</td><td>88</td><td /><td>51</td><td /><td>-0.443</td><td /></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: CH-0</p><table><caption>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) LPDDR5/x MD x32 Type-3 CH-0 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>88</td><td /><td>51</td><td /><td>-0.467</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>DQ</td><td>Outer</td><td>88</td><td /><td>37</td><td /><td>-0.473</td><td /></tr><tr><td>M</td><td>SL</td><td>5</td><td>DQ</td><td>Outer</td><td>105</td><td /><td>35</td><td /><td>-0.457</td><td /></tr><tr><td>BI</td><td>MS</td><td>1</td><td>DQ</td><td>Outer</td><td>88</td><td /><td>51</td><td /><td>-0.465</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>88</td><td>88</td><td /><td>85</td><td /><td>-0.478</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>RDQS</td><td>Outer</td><td>88</td><td>88</td><td /><td>70</td><td /><td>-0.481</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>RDQS</td><td>Outer</td><td>90</td><td>100</td><td /><td>70</td><td /><td>-0.473</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>RDQS</td><td>Outer</td><td>88</td><td>88</td><td /><td>85</td><td /><td>-0.472</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>88</td><td>88</td><td /><td>85</td><td /><td>-0.478</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>WCK</td><td>Outer</td><td>88</td><td>88</td><td /><td>70</td><td /><td>-0.481</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>WCK</td><td>Outer</td><td>100</td><td>89</td><td /><td>65</td><td /><td>-0.473</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>WCK</td><td>Outer</td><td>88</td><td>88</td><td /><td>85</td><td /><td>-0.472</td></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) LPDDR5/x MD x32 Type-3 CH-1, CH-2, CH-3 Trace Width Specs</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>Signals</th><th>Pin group/Location</th><th>Trace Width (um)</th><th>Intra-pair (um)</th><th>Z SE (Default) (ohm)</th><th>Z Diff (Default) (ohm)</th><th>A SE (dB/inch @ 2GHz)</th><th>A Diff (dB/inch @ 2GHz)</th></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>88</td><td /><td>51</td><td /><td>-0.467</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>88</td><td /><td>37</td><td /><td>-0.473</td><td /></tr><tr><td>M</td><td>SL</td><td>5</td><td>DQ</td><td>Inner</td><td>105</td><td /><td>35</td><td /><td>-0.457</td><td /></tr><tr><td>BI</td><td>MS</td><td>1</td><td>DQ</td><td>Inner</td><td>88</td><td /><td>51</td><td /><td>-0.465</td><td /></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>88</td><td>88</td><td /><td>85</td><td /><td>-0.478</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>88</td><td>88</td><td /><td>70</td><td /><td>-0.481</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>RDQS</td><td>Inner</td><td>90</td><td>100</td><td /><td>70</td><td /><td>-0.473</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>RDQS</td><td>Inner</td><td>88</td><td>88</td><td /><td>85</td><td /><td>-0.472</td></tr><tr><td>BO1</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>88</td><td>88</td><td /><td>85</td><td /><td>-0.478</td></tr><tr><td>BO2</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>88</td><td>88</td><td /><td>70</td><td /><td>-0.481</td></tr><tr><td>M</td><td>SL</td><td>5</td><td>WCK</td><td>Inner</td><td>100</td><td>89</td><td /><td>65</td><td /><td>-0.473</td></tr><tr><td>BI</td><td>MS</td><td>1</td><td>WCK</td><td>Inner</td><td>88</td><td>88</td><td /><td>85</td><td /><td>-0.472</td></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Memory)~2EE7678D-8A95-4B09-B4FD-AE99E8CC0D7E~Trace Spacing"><h2>Trace Spacing</h2><p>Topology: MD x32 Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) LPDDR5/x MD x32 Type-3 CH-0, CH-1, CH-2, CH-3 Trace Spacing Specs</caption><tr><th>Trace</th><th>CA to CA (um)</th><th>CS to CA/CS (um)</th><th>CLK to CA/CS (um)</th><th>DQ to DQ of same byte (um)</th><th>Byte to Byte (um)</th><th>RDQS pair to DQ of same byte (um)</th><th>DQ to CA/CS (um)</th><th>WCK pair to DQ of same byte (um)</th><th>WCK pair to DQS pair of same byte (um)</th><th>K, CA to CA (%)</th><th>K, CS to CA/CS (%)</th><th>K, CLK to CA/CS (%)</th><th>K, DQ to DQ of same byte (%)</th><th>K, Byte to Byte (%)</th><th>K, RDQS pair to DQ of same byte (%)</th><th>K, WCK pair to DQ of same byte (%)</th><th>K, WCK pair to DQS pair of same byte (%)</th></tr><tr><td>BO1</td><td>88</td><td>88</td><td>88</td><td>88</td><td>98</td><td>88</td><td>190</td><td>88</td><td>88</td><td>-2.938</td><td>-2.938</td><td>1.165</td><td>-2.975</td><td>-2.938</td><td>1.174</td><td>1.173</td><td>0.321</td></tr><tr><td>BO2</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>88</td><td>300</td><td>88</td><td>88</td><td>8.87</td><td>8.87</td><td>7.572</td><td>3.678</td><td>3.67</td><td>3.528</td><td>3.528</td><td>1.705</td></tr><tr><td>M</td><td>200</td><td>250</td><td>500</td><td>250</td><td>300</td><td>300</td><td>500</td><td>300</td><td>300</td><td>2.748</td><td>2.748</td><td>0.205</td><td>0.169</td><td>0.066</td><td>0.063</td><td>0.059</td><td>0.029</td></tr><tr><td>BI1</td><td>88</td><td>88</td><td>88</td><td /><td /><td /><td>500</td><td /><td /><td>8.87</td><td>8.87</td><td>7.572</td><td /><td /><td /><td /><td /></tr><tr><td>BI2</td><td>400</td><td>400</td><td>400</td><td /><td /><td /><td>400</td><td /><td /><td>-1.677</td><td>-1.677</td><td>-0.648</td><td /><td /><td /><td /><td /></tr><tr><td>BI</td><td /><td /><td /><td>500</td><td>500</td><td>500</td><td /><td>500</td><td>500</td><td /><td /><td /><td>-1.273</td><td>-1.224</td><td>-0.466</td><td>-0.472</td><td>-0.131</td></tr></table><p>Topology: MD x32 Type-3</p><p>Channel: CH-0, CH-1, CH-2, CH-3</p><table><caption>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) LPDDR5/x MD x32 Type-3 CH-0, CH-1, CH-2, CH-3 Channel to Channel Trace Spacing Specs</caption><tr><th>Trace</th><th>CA to CA (um)</th><th>CS to CA/CS (um)</th><th>DQ to DQ (um)</th><th>DQS to DQS (um)</th><th>DQS to CA/CS (um)</th></tr><tr><td>BO1</td><td>250</td><td>250</td><td>88</td><td>300</td><td>300</td></tr><tr><td>BO2</td><td>200</td><td>200</td><td>88</td><td>300</td><td>300</td></tr><tr><td>M</td><td>500</td><td>500</td><td>500</td><td>500</td><td>500</td></tr><tr><td>BI1</td><td>160</td><td>160</td><td /><td /><td>500</td></tr><tr><td>BI2</td><td>500</td><td>500</td><td /><td /><td>500</td></tr><tr><td>BI</td><td /><td /><td>500</td><td>500</td><td /></tr></table></section><section id="PCB Stack-up~F0E3E802-16D3-4529-B2D5-AB2766608834~Tline Spec (Differential, Internal)"><h2>Tline Spec (Differential, Internal)</h2><table><caption>Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) Tline Spec (Differential, Internal)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES</th><th>S - Non-ES</th><th>Z (Default)</th></tr><tr><td>M*</td><td>SL</td><td>12</td><td>PCIe Gen 5</td><td>94</td><td>90</td><td>500</td><td>500</td><td>80</td></tr></table></section><section id="D6C9E50E-9523-4564-BBFF-AB6FC31EB30E"><h2>CNVio2</h2><table><caption>CNVio2 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm
Total length mismatch: 0.381 mm</td></tr><tr><td>Length matching between Data and CLK lanes</td><td>&lt; 1.27 mm</td></tr><tr><td>Impedance of differential channel</td><td>For a differential channel transmission line impedance of 80 - 85 .</td></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt). IO power rails with less than 5A max current can be considered for dual reference implementation.
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split within 6 mm of a signal running across the plane split.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void reference plane for all component pads, for example AC caps as well as connector pads to optimize the impedance matching in the channel.</td></tr><tr><td>Discrete component part size for mainstream stackup</td><td>It is recommended to use 0402 or smaller component sizes.</td></tr><tr><td>Max via stub length</td><td>&lt; 900 um</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#: 726825</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void reference plane for all component pads, for example AC caps as well as connector pads to optimize the impedance matching in the channel.</td></tr><tr><td>Voiding recommendation for thin stackup</td><td>It is recommended to void reference plane for all component pads, for example AC caps as well as connector pads to optimize the impedance matching in the channel.</td></tr><tr><td>Discrete component part size for mainstream stackup</td><td>It is recomended to use 0402 or smaller component sizes.</td></tr><tr><td>Discrete component part size for thin stackup</td><td>It is required to use 0201 component size.</td></tr></table><table><caption>CNVio2 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.381</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>1.27</td></tr></table></section><section id="0A8B27E5-7F2E-4DCC-848C-F7F17B7CA07C"><h2>CNVio Device Down Topology</h2><div><div>CNVio Device Down Topology Diagram</div><image src="assets/images/2D3E7031-EF91-43E2-98C9-2060BFC4373C.png" class="contentImage" /></div><table><caption>CNVio Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal Name/List</td><td>CNV_WR_CLKN, CNV_WR_CLKP, CNV_WR_D0N, CNV_WR_D0P, CNV_WR_D1N, CNV_WR_D1P, CNV_WT_CLKN, CNV_WT_CLKP, CNV_WT_D0N, CNV_WT_D0P, CNV_WT_D1N, CNV_WT_D1P</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CNVIO Device</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CNVIO Device</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="C77DB375-C6D4-47B4-B672-2C8C4CA72072"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio Device Down Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL</td><td /><td>BO+M1+M2+M3 &lt;= 219 mm</td></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr></table><p>Max Length Total (mm): 219</p><p>Max Length Total Note: Max Length = BO + M1 + M2 + M3</p></section><section id="23FE9471-2ECA-45A9-B66B-E9C070EA0FB0"><h2>CNVio M.2 Topology</h2><div><div>CNVio M.2 Topology Diagram</div><image src="assets/images/2C873923-2A73-456C-8FC9-93D31F516E9E.png" class="contentImage" /></div><table><caption>CNVio M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal Name/List</td><td>CNV_WR_CLKN, CNV_WR_CLKP, CNV_WR_D0N, CNV_WR_D0P, CNV_WR_D1N, CNV_WR_D1P, CNV_WT_CLKN, CNV_WT_CLKP, CNV_WT_D0N, CNV_WT_D0P, CNV_WT_D1N, CNV_WT_D1P</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="83649837-EF6F-4AB2-B7A8-A57CA75E98FF"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio M.2 Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL</td><td /><td>BO+M1+M2+M3 &lt;= 219 mm</td></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr></table><p>Max Length Total (mm): 219</p><p>Max Length Total Note: Max Length = BO + M1 + M2 + M3</p></section><section id="8CD93A1D-B53F-4B7E-8B05-24514BEB19A4"><h2>CNVio Module Down Topology</h2><div><div>CNVio Module Down Topology Diagram</div><image src="assets/images/2FA02BA4-F21A-445C-99D0-72159439E181.png" class="contentImage" /></div><table><caption>CNVio Module Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal Name/List</td><td>CNV_WR_CLKN, CNV_WR_CLKP, CNV_WR_D0N, CNV_WR_D0P, CNV_WR_D1N, CNV_WR_D1P, CNV_WT_CLKN, CNV_WT_CLKP, CNV_WT_D0N, CNV_WT_D0P, CNV_WT_D1N, CNV_WT_D1P</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CNVIO Module</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CNVIO Module</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="C9020DEC-0287-43ED-BD5C-F1581764C59E"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio Module Down Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL</td><td /><td>BO+M1+M2+M3 &lt;= 219 mm</td></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr></table><p>Max Length Total (mm): 219</p><p>Max Length Total Note: Max Length = BO + M1 + M2 + M3</p></section><section id="6C36C07B-639C-43E5-94E3-FC7D23CF2E8E"><h2>CNVio3</h2><p>Description: Serial Time Encoded Protocol (STEP) is a non-NRZ, non-PAM signaling architecture, which is referred to as CNVIO3 in product design guidelines. CNVIO3 (STEP) uses pulse width modulation and operates at a lower fundamental frequency than NRZ for similar data rates. It is a DC coupled asynchronous bus having high bandwidth, low power and small exit latency from low power states.  The current version of CNVIO3 has a data transfer rate of 12gbps to support the Intel WIFI7 integrated solution. CNVIO3 runs over same traces as CNVIO2 clock lanes (1 Tx clock and 1 Rx Clock). CNVIO3 along with rest of CNVIO2 interface operates as combo solution, allowing customers to use legacy WIFI6 products, or new WIFI7 modules.  Reflections and crosstalk are the primary performance limiters and hence CNVIO3 requires a very clean channels.</p><div><div>CNVio Signal Routing Sequence and CLK-to-CLK Spacing Recommendation</div><image src="assets/images/6BE6523D-0B12-4ABA-92FE-EA85C858B348.png" class="contentImage" /></div><div><div>CNVio CLK Breakout and Break-in Guideline</div><image src="assets/images/6D37448E-FAC3-48EA-8008-D8ABF826BD3F.png" class="contentImage" /></div><div><div>Module Down Pad Dimension and Voiding Requirements</div><image src="assets/images/2C1B4605-17AA-4BCB-A041-84786F26E604.png" class="contentImage" /></div><div><div>M.2 Connector Pad Voiding Recommendation</div><image src="assets/images/3D2F69D4-FC7A-41DC-95FB-D93F084A3DD1.png" class="contentImage" /></div><div><div>CNVIo skip layer routing recommedation for DSL</div><image src="assets/images/36FF11A6-256E-4258-ADF1-92672B3BCB28.png" class="contentImage" /></div><table><caption>CNVio3 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.178 mm
Total length mismatch: 0.127 mm</td></tr><tr><td>Single ended equivalent impedance of differential channel</td><td>For a differential channel transmission line impedance of 80 - 85 , the equivalent required single ended transmission line impedance should be 45 - 50 .</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>Void reference plane for all component pads such as AC cap, connector and module pads to optimize the impedance matching in the channel.
Recommended voiding depth:
-For M.2 connector pads:   &gt;= 230 um to the closest ground reference layer
-For module pads:  &gt;= 150 um to the closet ground reference layer</td></tr><tr><td>Number of vias allowed </td><td>Max 2 vias.</td></tr><tr><td>Max via stub length</td><td>Max via stub length is 0.215 mm.</td></tr><tr><td>Reference plane</td><td>Continuous GND is required for microstrip line. 
Dual continuous GND is required for DSL.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>CNVio signal sequence and CLK-to-CLK-spacing</td><td>It is recommended to route CNVio CLK in between the data lanes.When not possible, extra CLK-to-CLK spacing is required. Refer to CNVio Signal Routing Sequence and CLK Spacing Guideline.</td></tr><tr><td>CNVio CLK BI routing guide</td><td>CNVio CLK break-in (BI) at the device requires the same impedance as main route.  No neckdown into pin field.  Refer to CNVio CLK BI at Device Guideline for more details.</td></tr><tr><td>Module pad dimension</td><td>Module pad dimension is 0.4mm x 0.6mm.  Refer to the Module Down Pad Dimension and Voiding Requirements diagram. 
</td></tr><tr><td>WiFi Speed</td><td>For designs supporting both WiFi6 and WiFi7, the CLK signals must follow the CNVio (For Future Compatibility) guideline.  Data signals also need to follow CNVio (For Future Compatibility) guideline as much as possible for consistency.  CLK and Data of the same direction must be routed on the same layer and length matching requirement between CLK and Data must also be met.</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#: 726825</td></tr><tr><td>Routing in DSL Configuration</td><td>If DSL configuration is used (If CNVIo traces are routed in layer 4, then layer2 and layer 5 are ground reference layers, layer 3 is the skip layer) 
a. Route CNVio data pairs in betwen CNVio TX clk and RX clk 
b. For any parallel/orthogonal routing in the skip layer above DSL routing, the parallel/orthogonal routing on the skip layer needs to be atleast 9mm away from the CNVIO clk traces. Refer to CNVio Skip layer routing recommendation for DSL.
</td></tr><tr><td>Supported configurations</td><td>MS with no vias, MS with vias (max 2 vias), DSL (max 2 vias)</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.178 mm
Total length mismatch: 0.127 mm</td></tr><tr><td>Single ended equivalent impedance of differential channel</td><td>For a differential channel transmission line impedance of 80 - 85 , the equivalent required single ended transmission line impedance should be 45 - 50 .</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void reference plane for all component pads, for example connector pads to optimize the impedance matching in the channel.
Recommend to provide a void of 230 um until the ground reference layer for connector pads.</td></tr><tr><td>Discrete component part size for mainstream stackup</td><td>It is recommended to use 0402 or smaller component sizes.</td></tr><tr><td>Number of vias allowed </td><td>Max 2 vias</td></tr><tr><td>Max via stub length</td><td>Max via stub length is 0.215 mm.</td></tr><tr><td>Reference plane</td><td>Continuous GND is recommended for microstrip line.
Dual continuous GND is recommended for strip line.
</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>CNVio signal sequence and CLK-to-CLK-spacing</td><td>It is recommended to route CNVio CLK in between the data lanes.When not possible, extra CLK-to-CLK spacing is required. Refer to CNVio Signal Routing Sequence and CLK Spacing Guideline.</td></tr><tr><td>CNVio CLK BI routing guide</td><td>CNVio CLK break-in (BI) at the device requires the same impedance as main route.  No neckdown into pin field.  Refer to CNVio CLK BI at Device Guideline for more details.</td></tr></table><table><caption>CNVio3 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.178</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>1.27</td></tr></table></section><section id="5D0DB3BA-26C1-41F8-BA31-821DB4952D93"><h2>CNVio3 Device Down Topology (Internal Topology)</h2><div><div>CNVio3 Device Down Topology Diagram</div><image src="assets/images/82D50750-2509-4F31-AC7A-84AEB6593947.png" class="contentImage" /></div><table><caption>CNVio3 Device Down Topology (Internal Topology) Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias</td></tr></table></section><section id="934BB690-362D-471A-B2B5-C660B929D95E"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio3 Device Down Topology (Internal Topology) Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>20</td><td /></tr><tr><td>M1</td><td>DSL</td><td /><td>Length TBD</td></tr><tr><td>M2</td><td>MS</td><td>17</td><td /></tr></table><p>Max Length Total Note: Length TBD</p></section><section id="5CF190AC-E6F4-4921-90C9-9B13EC3C360C"><h2>CNVio3 Module Down Topology</h2><div><div>CNVio3 Module Down Topology Diagram</div><image src="assets/images/DAE3BF2E-5F14-4378-9541-226D1AE15888.png" class="contentImage" /></div><div><div>Module Pad Dimension and Voiding Requirements</div><image src="assets/images/956635A4-3B35-4452-9373-2ED53598843C.png" class="contentImage" /></div><table><caption>CNVio3 Module Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias</td></tr><tr><td>Module pad dimension</td><td> Module pad dimension is 0.4mm x 0.6mm.  Refer to the Module Pad Dimension and Voiding Requirements diagram. </td></tr><tr><td>Signal names/list</td><td>CNV_WR_CLKN, CNV_WR_CLKP, CNV_WT_CLKN, CNV_WT_CLKP</td></tr><tr><td>Maximum Via stub allowed</td><td>215um</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>1216 Module</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>1216 Module</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="3BCBDEC6-A729-44A9-AEBB-DD371CBF2968"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio3 Module Down Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>20</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td /><td>BO + M1 + M2 &lt;= 203 mm</td></tr><tr><td>M2</td><td>MS</td><td>17</td><td /></tr></table><p>Max Length Total (mm): 203</p></section><section id="7C0818B6-D920-4D68-B8C1-A016227E3907"><h2>CNVio3 M.2 Topology</h2><div><div>CNVio3 M.2 Topology Diagram</div><image src="assets/images/7095868C-0139-4733-9162-C6F6DA48F846.png" class="contentImage" /></div><div><div>Ground_Plane_Voiding_Under_M.2_Connector pads</div><image src="assets/images/ADD2D0EF-2B65-4CC0-9818-EE8227634BF7.png" class="contentImage" /></div><div><div>M.2_Connector_Pin_18_GND</div><image src="assets/images/3735AB6F-4A55-4A28-8570-7A0EA17C6B65.png" class="contentImage" /></div><table><caption>CNVio3 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias</td></tr><tr><td>Signal names/list</td><td>CNV_WR_CLKN, CNV_WR_CLKP, CNV_WT_CLKN, CNV_WT_CLKP</td></tr><tr><td>Maximum via stub allowed for Type-3 PTH via</td><td>215um</td></tr><tr><td>M.2 Connector pin 18</td><td>Pin 18 of the M.2 connector must be grounded on the motherboard side to prevent common mode coupling from the BRI signal onto CNVio3 signals, possibly resulting in functional failure of the CNVio3 bus.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="2A98C206-0B16-49DA-B355-36E19762466F"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio3 M.2 Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>20</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td /><td>BO + M1 + M2 &lt;= 203 mm</td></tr><tr><td>M2</td><td>MS</td><td>17</td><td /></tr></table><p>Max Length Total (mm): 203</p></section><section id="9C1BB3C1-7911-483D-ABC2-DF41143512D4"><h2>Differential Clock</h2><table><caption>Differential Clock General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing in DSL configuration </td><td>if DSL configuration is used (for ex: Differential Clock is in layer 4 and there are signals routed in L3, this is assumed to be DSL configuration). 
Avoid power or ground planes in layer 3 above Differential Clock signals.
Prefer low speed/GPIO signals in layer 3 above Differential Clock signals. </td></tr><tr><td>Parallel routing in DSL configuration </td><td>If signals are routed in same direction (less than 30 degrees between routing in layers 4 and layer 3), please refer to General Dual Stripline Routing Recommendations. </td></tr><tr><td>Criss-crossing signals in DSL configuration</td><td>For differential clock, recommended maximum number of criss-crossing signals is 15. If same signal criss-crossing twice, it is counted as 2 criss-crossings.</td></tr></table><table><caption>Differential Clock Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="73E4696B-3C3B-4CB3-898C-50EF7E417180"><h2>PCIe Gen1-3 Add-in Card Clock Topology</h2><div><div>PCIe Gen1-3 Add-in Card Clock Topology Diagram</div><image src="assets/images/A7025287-2C57-4006-938A-D4DC3DD7D338.png" class="contentImage" /></div><table><caption>PCIe Gen1-3 Add-in Card Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="D00772F4-4EA5-4F20-88C6-E43A233E8352"><h2>Standard Loss (SL), Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen1-3 Add-in Card Clock Topology Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr><tr><td>Mcard</td><td>MS</td><td>76.2</td><td>Assumes an add-in card of 50.4 to 76.2 mm.</td></tr></table><p>Min Length Total (mm): 76.2</p><p>Min Length Total Note: M_MB_TOTAL= BO + M1 + M2 + M3</p><p>Max Length Total (mm): 263</p><p>Max Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3: 76.2 mm to 186.8 mm(MS routing) 221.8(DSL routing) (Assuming 76.2 mm add-in card length) M_TOTAL =  263 mm (MS routing) 298 mm (DSL routing)</p></section><section id="EF8F5A6C-6ACE-4639-929C-DE2C34EEB679"><h2>PCIe Gen1-3 Device Down Clock Topology</h2><div><div>PCIe Gen1-3 Device Down Clock Topology Diagram</div><image src="assets/images/ED2FCEAB-D487-4CEC-B50C-DFF7CC760E5A.png" class="contentImage" /></div><table><caption>PCIe Gen1-3 Device Down Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>EndDevice</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="C081959B-E858-412C-9688-00FD089174A6"><h2>Standard Loss (SL), Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen1-3 Device Down Clock Topology Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td></tr></table><p>Min Length Total (mm): 89</p><p>Max Length Total (mm): 263</p><p>Max Length Total Note: 263 mm (MS routing) 298 mm (DSL routing)</p></section><section id="96B23D09-EA06-44ED-B4A5-88EC56254CA3"><h2>PCIe Gen4 Add-in Card Clock Topology</h2><div><div>PCIe Gen4 Add-in Card Clock Topology Diagram</div><image src="assets/images/7FDC2B84-4DB7-4E66-A60B-A74F609AE766.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/8533FA38-AA49-4A94-B70B-61FE31313832.png" class="contentImage" /></div><table><caption>PCIe Gen4 Add-in Card Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen4 devices require 0.76 mm (30 mils) isolation to adjacent high speed IOs. Isolation to other Differential Clocks, USB2 and low-speed IOs can be maintained at 0.5 mm (20 mils).</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added (follow standard GND ring/ shield guidelines for XTAL) with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="40710E2F-4930-4446-9CBB-820B12BB0A40"><h2>Standard Loss (SL), Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 Add-in Card Clock Topology Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr><tr><td>Mcard</td><td>MS</td><td>76.2</td><td>Assumes an add-in card of 50.4 to 76.2 mm.</td></tr></table><p>Min Length Total (mm): 76.2</p><p>Min Length Total Note: M_MB_TOTAL= BO + M1 + M2 + M3</p><p>Max Length Total (mm): 263</p><p>Max Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3: 76.2 mm to 186.8 mm(MS routing) 221.8(DSL routing) (Assuming 76.2 mm add-in card length) M_TOTAL = 263 mm (MS routing) 298 mm (DSL routing)</p></section><section id="7D39ACD3-19E0-4954-97C3-B820775583DE"><h2>PCIe Gen4 Device Down Clock Topology</h2><div><div>PCIe Gen4 Device Down Clock Topology Diagram</div><image src="assets/images/23764174-D1D2-42E4-9060-DBBE2B686704.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/CF6E1A6D-389D-4C22-A099-F454899F6225.png" class="contentImage" /></div><table><caption>PCIe Gen4 Device Down Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen4 devices require 0.76 mm (30 mils) isolation to adjacent high speed IOs. Isolation to other Differential Clocks, USB2 and low-speed IOs can be maintained at 0.5 mm (20 mils).</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added (follow standard GND ring/ shield guidelines for XTAL) with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>EndDevice</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="6CB9F1E0-F211-4D83-87C0-08DE14B0069C"><h2>Standard Loss (SL), Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 Device Down Clock Topology Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td></tr></table><p>Min Length Total (mm): 89</p><p>Max Length Total (mm): 263</p><p>Max Length Total Note: 263 mm (MS routing) 298 mm (DSL routing)</p></section><section id="D59E2264-9D63-47C4-B628-0EBD37822D90"><h2>Type-C AUX</h2><table><caption>Type-C AUX Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="065BE582-3B18-4EDB-AC7D-FF774E229A9E"><h2>DP AUX Redriver Topology</h2><div><div>DP AUX Redriver Topology Diagram</div><image src="assets/images/0C3D3946-9CB4-4DF1-B99A-0F5685A7E6A8.jpg" class="contentImage" /></div><table><caption>DP AUX Redriver Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD</td><td>Optional</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Redriver</td><td>Consult redriver datasheet for Aux interconnect requirement.  Some devices will monitor Aux traffic so require an Aux connection.  </td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification.</td></tr></table></section><section id="26E964E4-425E-4D11-9D38-B1FBEBFE8C92"><h2>Mainstream, Standard Loss (SL), Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>DP AUX Redriver Topology Mainstream, Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>M1+M2+M3</td><td>DSL, MS, SL</td><td>450</td><td /></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>25</td><td /></tr><tr><td>MS</td><td>MS, DSL, SL</td><td>100</td><td>If required by redriver.</td></tr></table><p>Max Length Total (mm): 450</p><p>Max Length Total Note: BO+M1+M2+M3+M4</p></section><section id="252ECFF4-D619-4EC6-A487-BEE7915F05BF"><h2>DP AUX Retimer Topology</h2><div><div>DP AUX Retimer Topology Diagram</div><image src="assets/images/9FDCB9D7-50CE-4DE0-8A04-06CF5B810A4D.jpg" class="contentImage" /></div><table><caption>DP AUX Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD</td><td>Optional</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Retimer</td><td>Consult retimer datasheet for exact Aux channel implementation requirements.</td></tr><tr><td>Optional edge rate control</td><td>An edge rate reduction mechanism may be needed to comply with DisplayPort maximum Aux slew rate specification dependent on the retimer's Aux implementation.</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.
</td></tr></table></section><section id="65A59785-9792-444F-A391-27F2A01B2BD3"><h2>Mainstream, Standard Loss (SL), Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>DP AUX Retimer Topology Mainstream, Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>M3+M4</td><td>DSL, MS, SL</td><td>127</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="EF23344A-9C60-4C51-99ED-2532E42D5468"><h2>Type-C AUX MUX With Retimer (Internal) Topology</h2><div><div>Type-C AUX MUX With Retimer Topology Diagram</div><image src="assets/images/1747972A-0A76-415F-BD65-3FDBCAC958A6.jpg" class="contentImage" /></div><table><caption>Type-C AUX MUX With Retimer (Internal) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD/ EOS</td><td>Refer to EMC chapter for parts recommendation. Optional.</td></tr><tr><td>Retimer</td><td>Maple Ridge</td></tr><tr><td>MUX</td><td>Passive mux, HD3SS214 or equivalent.</td></tr></table></section><section id="7652F244-163F-4F93-B64A-718D5F129574"><h2>Mainstream, Standard Loss (SL), Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>Type-C AUX MUX With Retimer (Internal) Topology Mainstream, Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>M3+M4</td><td>DSL, MS, SL</td><td>127</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="D9BFEEDF-EEDF-45AF-BC57-536AFC907B80"><h2>Type-C AUX No Retimer Topology</h2><div><div>Type-C AUX No Retimer Topology Diagram</div><image src="assets/images/C1FDEF29-C3E6-45B4-AB20-365BED3CD05A.jpg" class="contentImage" /></div><table><caption>Type-C AUX No Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD/ EOS</td><td>Refer to EMC chapter for parts recommendation. Optional.</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>3.3 V GPIO </td><td>AUX termination set based on USB Type-C plug orientation requirements. Nominal 3.3 V or 0 V.     </td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification.</td></tr></table></section><section id="38529EA0-E838-4342-BBAB-998950D0E5CD"><h2>Mainstream, Standard Loss (SL), Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>Type-C AUX No Retimer Topology Mainstream, Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td>450</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>25</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="4E6BD16F-523F-449D-AA70-B5F0EF4C78C1"><h2>Type-C AUX No Retimer Internal Cable Topology</h2><div><div>Type-C AUX No Retimer Internal Cable Topology Diagram</div><image src="assets/images/5CFD8593-0178-4204-B769-0179D68FF1D8.png" class="contentImage" /></div><table><caption>Type-C AUX No Retimer Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>500 mm cable assembly</td><td>75 - 100  including tolerance. Insertion loss  -1.0 dB @ 1 MHz.</td></tr><tr><td>ESD/ EOS</td><td>Refer to EMC chapter for parts recommendation. Optional.</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>3.3 V GPIO </td><td>AUX termination set based on USB Type-C plug orientation requirements. Nominal 3.3 V or 0 V.     </td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification.</td></tr></table></section><section id="9FCFB511-EB37-40E0-9BD0-1B2241C492A1"><h2>Mainstream, Standard Loss (SL), Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>Type-C AUX No Retimer Internal Cable Topology Mainstream, Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2+M3+M4</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>M5</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>500</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="62606DDF-8424-4AE7-B8D2-DE7AF7D14EFA"><h2>Type-C AUX With Retimer Topology</h2><div><div>Type-C AUX With Retimer Topology Diagram</div><image src="assets/images/50DAA9EA-0C0D-47F6-A6AB-9B8F3EACAD52.jpg" class="contentImage" /></div><table><caption>Type-C AUX With Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD / EOS</td><td>Refer to EMC chapter for parts recommendation. Optional.</td></tr><tr><td>Retimer</td><td>Hayden Bridge, Gothic Bridge</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended. Cs cap is optional.</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>DP Connector</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>12</td></tr><tr><td>100k</td><td /><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>GND</td><td>1</td><td>Ground</td><td>13</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>14</td></tr><tr><td>Cs</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>GND</td><td>2</td><td>Ground</td><td>15</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>DP Connector</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>12</td></tr><tr><td>100k</td><td /><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>DP-PWR</td><td /><td>Rail</td><td>13</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>14</td></tr><tr><td>Cs</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>GND</td><td /><td>Ground</td><td>15</td><td>-1</td></tr></table></section><section id="2635002B-1317-4707-8E9A-11074D47F736"><h2>Mainstream, Standard Loss (SL), Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>Type-C AUX With Retimer Topology Mainstream, Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>M3+M4</td><td>DSL, MS, SL</td><td>127</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="93A2175C-B729-4CBF-89B7-92B03CD1FD50"><h2>Type-C AUX With Retimer Internal Cable Topology</h2><div><div>Type-C AUX With Retimer Internal Cable Topology Diagram</div><image src="assets/images/F7DEF9B1-764E-4F15-876C-097621183C93.jpg" class="contentImage" /></div><table><caption>Type-C AUX With Retimer Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>500 mm cable assembly</td><td>75 - 100  including tolerance. Insertion loss  -1.0 dB @ 1 MHz.</td></tr><tr><td>ESD / EOS</td><td>Refer to EMC chapter for parts recommendation. Optional.</td></tr><tr><td>Retimer</td><td>Hayden Bridge, Gothic Bridge</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended. Cs cap is optional.</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td>Device</td><td>10</td><td>-1</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>11</td></tr><tr><td>Cs</td><td>Capacitor</td><td>11</td><td>12</td></tr><tr><td>GND</td><td>Ground</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td>Device</td><td>10</td><td>-1</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>11</td></tr><tr><td>Cs</td><td>Capacitor</td><td>11</td><td>12</td></tr><tr><td>GND</td><td>Ground</td><td>12</td><td>-1</td></tr></table></section><section id="75B671E4-DD7A-441B-9971-C43B6C4A9E0E"><h2>Mainstream, Standard Loss (SL), Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>Type-C AUX With Retimer Internal Cable Topology Mainstream, Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2+M3</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>M4+M5</td><td>DSL, MS, SL</td><td>127</td></tr><tr><td>Cable</td><td>Cable</td><td>500</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="3BD22A2B-EC27-4DBE-8EF3-9DCFA0ECB5E4"><h2>DP AUX Dual Mode Protection Circuit</h2><div><div>DP AUX Dual Mode Protection Circuit</div><image src="assets/images/07784CE4-A85C-4BC5-83C8-6988B6BF0DF2.png" class="contentImage" /></div><table><caption>DP AUX Dual Mode Protection Circuit Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Power rails</td><td>Power rails which will turn off in S3-S5 sleep states.</td></tr><tr><td>Inverter voltage rails</td><td>Powered from suspend rails.</td></tr><tr><td>VCC-A</td><td>1.8 V</td></tr><tr><td>VCC-C</td><td>3.3 V</td></tr><tr><td>U1</td><td>I2C Voltage Level Translator, TCA9406 or equivalent.</td></tr><tr><td>Pass gate FET</td><td>Ensure the body diode of the FETs are connected as shown in the figure.</td></tr><tr><td>Pass gate FET alternative</td><td>Devices such as a TTL compatible FET multiplexer/ demultiplexer.</td></tr><tr><td>R1 resistor</td><td>Optional, 2.7 k  5%.</td></tr><tr><td>Rterm</td><td>10 k for TCA9406. Rterm value is part dependent.</td></tr><tr><td>R2 resistor value</td><td>2.7 k  5%. This is with the assumption of Rterm = 10 k for U1, to achieve 2.2 k of effective parallel resistance.  </td></tr><tr><td>Effective parallel resistance of Rterm and R2</td><td>2.2 k  10%.</td></tr><tr><td>Inverter leakage current</td><td>Minimize leakage current of inverter closest to DP connector to maintain input voltage level due to 1 Mohm pulldown resistor.</td></tr><tr><td>C1 cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification .</td></tr></table></section><section id="10AF85B9-DC8F-4C2A-A090-9222953D319F"><h2>DP Hot Plug Detect Implementation</h2><div><div>DP Hot Plug Detect Implementation Diagram</div><image src="assets/images/A5C0FDA2-12ED-4F28-8C2D-1268EC86564A.jpg" class="contentImage" /></div><table><caption>DP Hot Plug Detect Implementation Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Recommend 45  nominal trace impedance with reasonable noise isolation.</td></tr><tr><td>VCC</td><td>1.8 V</td></tr><tr><td>R1</td><td>100 k  5%</td></tr><tr><td>R2</td><td>100 k  5%</td></tr><tr><td>Q1</td><td>BSS138p or equivalent, 0.85 V &lt; VGS threshold &lt; 1.95 V, input capacitance &lt; 1 nF.</td></tr><tr><td>Connectivity</td><td>Ensure to follow the vendor data sheet for any additional HPD connectivity requirements.</td></tr><tr><td>ESD</td><td>Optional, 3.3 V tolerant.</td></tr></table></section><section id="A15A0651-F5F2-47ED-831A-63C7D3872660"><h2>Barlow Ridge Type-C and DP Aux Topology</h2><div><div>Barlow Ridge Type-C AUX Topology Diagram</div><image src="assets/images/307AF843-B9E7-4FD9-B5C0-617427AC0131.jpg" class="contentImage" /></div><div><div>Barlow Ridge DP AUX Topology Diagram</div><image src="assets/images/4F7377EC-8F13-4730-A828-513554CBA773.jpg" class="contentImage" /></div><table><caption>Barlow Ridge Type-C and DP Aux Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD</td><td>Refer to EMC chapter for parts recommendation. Optional.</td></tr><tr><td>EOS</td><td>Refer to Barlow Ridge Design Guide for parts recommendation (#736855).</td></tr><tr><td>Cs cap value</td><td>Edge rate control, 47 pF nominal. Optional.</td></tr><tr><td>C1, C2 cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Type-C AC coupling and termination </td><td>For Type-C ports Barlow Ridge integrates the aux pull-up, pull-down and AC coupling capacitor.  For DP port aux channel discrete parts are required as shown in the topology diagram. </td></tr></table></section><section id="74316F0E-1E4F-46CD-ABE8-019FDF07CB67"><h2>Mainstream, Standard Loss (SL), Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>Barlow Ridge Type-C and DP Aux Topology Mainstream, Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>450</td></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>127</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="10DC5904-A4AC-44EB-AEB8-C116B9E21298"><h2>eDP</h2><table><caption>eDP General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias, and pin pads for CMCs, ESDs and connectors to optimize the impedance matching in the channel.  Voiding of 0402 or smaller AC capacitors pads is not necessary.</td></tr><tr><td>Reference Plane</td><td>Microstrip: Must be continuous ground
Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.
Dual Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr></table><table><caption>eDP Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr></table></section><section id="FB4CAE03-A4CC-4F51-9221-995EE8638791"><h2>eDP Auxiliary Main Link Topology</h2><div><div>eDP Auxilary Main Link Topology Diagram</div><image src="assets/images/74C5287E-548B-4753-9F42-FB5D7B736942.png" class="contentImage" /></div><table><caption>eDP Auxiliary Main Link Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Relaxation: Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>AC cap value</td><td> 75 nF to 200 nF including tolerance.</td></tr><tr><td>Cable assembly</td><td>75 - 100  including tolerance. Insertion loss  -1.0 dB @ 1 MHz.</td></tr></table></section><section id="57C3F3BC-9A32-44AB-9080-B64774930CA1"><h2>Mainstream, Standard Loss (SL), Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP Auxiliary Main Link Topology Mainstream, Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>25</td></tr><tr><td>M1+M2+M3</td><td>MS, DSL</td><td>450</td></tr><tr><td>Cable</td><td>Cable</td><td>500</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="3CE5C9EB-E677-45FE-BFCE-D07010443320"><h2>eDP HBR3 Main Link CTLE Topology</h2><div><div>eDP HBR3 Main Link CTLE Topology Diagram</div><image src="assets/images/AD2C5F2D-12E2-4747-A89C-1BF1ABCFA115.jpg" class="contentImage" /></div><table><caption>eDP HBR3 Main Link CTLE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection).Optional. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>Cable length: 355 mm for micro-coax with the following assumptions
25 mm assembly insertion loss &gt;= -0.62 dB @ 4.05 Ghz
355 mm cable assembly insertion loss &gt;= -5.1 dB @ 4.05 Ghz
80 - 100 ohms characteristic impedance including tolerance</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE only.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>eDP HBR2 max length</td><td>Refer to eDP HBR3 Main Link CTLE+DFE Topology recommendation for HBR2 Main Link Topology max length.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Length of 10mm can be increased from T3 8L stackup to 10L stackup for CTLE </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td /><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="FCC9EEF7-0A6C-458B-A0DF-A770113A57F6"><h2>Mainstream, Standard Loss (SL), Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 Main Link CTLE Topology Mainstream, Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>13</td></tr><tr><td>M1</td><td>MS, DSL</td><td>174</td></tr><tr><td>M2+M3+M4</td><td>MS, DSL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 174</p><p>Max Length Total Note: 1) Max length not including cable. 2) Refer to eDP HBR3 Main Link CTLE+DFE Topology recommendation for HBR2 max length. 3) Length of 17mm can be increased with 90% DSL routing</p></section><section id="4F5B513D-ABF5-4B14-A835-F2660EE40FAC"><h2>eDP HBR3 Main Link CTLE+DFE Topology</h2><div><div>eDP HBR3 Main Link CTLE+DFE Topology Diagram</div><image src="assets/images/F1FB5754-3CBB-4837-9993-3531B682A40C.jpg" class="contentImage" /></div><table><caption>eDP HBR3 Main Link CTLE+DFE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection).Optional. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>Cable length: 355 mm for micro-coax with the following assumptions
25 mm assembly insertion loss &gt;= -0.62 dB @ 4.05 Ghz
355 mm cable assembly insertion loss &gt;= -5.1 dB @ 4.05 Ghz
80 - 100 ohms characteristic impedance including tolerance</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE + DFE.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>eDP HBR2 max length</td><td>This recommendation is applicable to eDP HBR2 Main Link topology for panels comply to the VESA eDP HBR2 standard equalization.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Length of 10mm can be increased from T3 8L stackup to 10L stackup for CTLE+DFE</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td /><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="2E51C6F5-AA1B-4B07-88FB-B080E88813CE"><h2>Mainstream, Standard Loss (SL), Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 Main Link CTLE+DFE Topology Mainstream, Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>13</td></tr><tr><td>M1</td><td>MS, DSL</td><td>260</td></tr><tr><td>M2+M3+M4</td><td>MS, DSL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 260</p><p>Max Length Total Note: 1) Max length not including cable. 2) This recommendation is applicable to eDP HBR2 data rate for panels comply to the VESA eDP HBR2 standard equalization. 3) Max length of 25mm can be increased with 90% DSL routing</p></section><section id="C8CBD2A9-325D-4C08-8E69-F0B54A8E05B5"><h2>eDP Hot Plug Detect Implementation</h2><div><div>eDP Hot Plug Detect Implementation Diagram</div><image src="assets/images/0294FFF5-1B4E-4DA1-AD0D-4DBE73C33ADE.jpg" class="contentImage" /></div><table><caption>eDP Hot Plug Detect Implementation Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Recommend 45  nominal trace impedance with reasonable noise isolation.</td></tr><tr><td>VCC</td><td>1.25 V</td></tr><tr><td>R1</td><td>100 k  5%</td></tr><tr><td>R2</td><td>100 k  5%</td></tr><tr><td>Q1</td><td>For panel implementing eDP HPD: 
BSS138p or equivalent (0.85 V &lt; VGS threshold &lt; 1.95 V, input capacitance &lt; 1 nF)

For panel implementing eDP LVHPD: 
RU1J002YN or equivalent (0.35 V &lt; VGS &lt; 0.8 V, input capacitance &lt; 1 nF)</td></tr><tr><td>Connectivity</td><td>Follow the vendor data sheet for any additional HPD connectivity requirements.</td></tr></table></section><section id="EE696DE6-BB2F-41C3-AF12-7E09CA7E3CFE"><h2>HDMI DDI</h2><table><caption>HDMI DDI General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between pair to pair (inter pair)</td><td>Within 13 mm (HDMI 2.1); 25 mm (HDMI 1.4).</td></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs and connectors to optimize the impedance matching in the channel.  Voiding of 0402 or smaller AC capacitors pads is not necessary.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left no connected at the BGA ball.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission lines should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>Fiberweave notes</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Reference plane guidelines for ALS and CRLS topologies</td><td>Microstrip: Must be continuous ground
Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.
Dual Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr></table><table><caption>HDMI DDI Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>13</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="63A43473-DEA4-45A0-9070-E758CD04ABB9"><h2>HDMI Hot Plug Detect Implementation</h2><div><div>HDMI Hot Plug Detect Implementation Diagram</div><image src="assets/images/A7FCE975-13B7-4A04-A78A-F731AC6F55DD.jpg" class="contentImage" /></div><table><caption>HDMI Hot Plug Detect Implementation Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Recommend 45  nominal trace impedance with reasonable noise isolation.</td></tr><tr><td>VCC</td><td>1.8 V</td></tr><tr><td>R1</td><td>100 k 5%</td></tr><tr><td>R2</td><td>100 k 5%</td></tr><tr><td>Q1</td><td>BSS138p or equivalent, 0.85 V &lt; VGS threshold &lt; 1.95 V, input capacitance &lt; 1 nF.</td></tr><tr><td>Connectivity</td><td>Ensure to follow the vendor data sheet for any additional HPD connectivity requirements.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection).Optional, 5 V tolerant.</td></tr></table></section><section id="35E54A14-E0E1-4903-9DD6-BDF6F337E482"><h2>HDMI DDC Topology</h2><div><div>HDMI DDC Direct Connect Topology Diagram</div><image src="assets/images/6DEAF996-804B-4B5A-89C8-F03271D2D558.jpg" class="contentImage" /></div><div><div>HDMI  DDC Buffered Topology Diagram</div><image src="assets/images/499B766D-6237-41F5-915D-17F9D1F8B6B3.jpg" class="contentImage" /></div><table><caption>HDMI DDC Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Total length from driver to HDMI connector is limited by spec capacitance limit of 50 pF including trace capacitance and discrete. Please refer to I2C section for calculation details.</td></tr><tr><td>Power rails</td><td>Power rails which will turn off in S3-S5 sleep states.</td></tr><tr><td>VCC-A</td><td>1.8 V</td></tr><tr><td>VCC-B</td><td>5 V</td></tr><tr><td>VCC-C</td><td>3.3 V</td></tr><tr><td>U1 </td><td>I2C Voltage Level Translator, TCA9509 or equivalent.</td></tr><tr><td>R1 resistor</td><td>10 k  5%</td></tr><tr><td>R2 resistor</td><td>1.5 k  5%</td></tr><tr><td>Back drive current protection</td><td>Max capacitance for back drive current protection Schottky diode is 10 pF.  Must use diode of Schottky type to minimize voltage drop.</td></tr><tr><td>I2C guidance</td><td>DDC signals follow I2C guidelines.</td></tr><tr><td>Alternative implementations </td><td>Depending on the Active Level Shifter implemented the DDC implementation may vary.  Please refer to the vendors requirements for any changes in implementation.</td></tr><tr><td>Active level shifter part</td><td>Follow Active Level Shifter datasheet recommendation as SDA/SCL signals may be optional depending on the part requirements. Component may be removed from the topology diagram if SDA/SCL connections are not required.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection). </td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification .</td></tr></table></section><section id="0AED488B-7AE3-442A-BB55-311164B7CD9E"><h2>Mainstream, Standard Loss (SL), Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>HDMI DDC Topology Mainstream, Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>13</td></tr><tr><td>M1</td><td>MS, DSL</td><td>254</td></tr><tr><td>M2</td><td>MS, DSL</td><td>254</td></tr><tr><td>M3</td><td>MS, DSL</td><td>254</td></tr><tr><td>M4+M5</td><td>MS, DSL</td><td>38</td></tr><tr><td>Cable</td><td>Cable</td><td>254</td></tr></table><p>Max Length Total (mm): 254</p><table><caption>HDMI DDC Topology Mainstream, Standard Loss (SL), Tx Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>MS</td><td>DSL, MS, SL</td><td>25</td></tr></table></section><section id="B386F3AB-1CB6-498F-B416-9ACC0B767D82"><h2>HDMI DDI Active Level Shifter 6G Topology</h2><div><div>HDMI DDI Active Level Shifter 6G Topology Diagram</div><image src="assets/images/95CE8AEC-A917-49C2-9754-4AA5554053B9.jpg" class="contentImage" /></div><table><caption>HDMI DDI Active Level Shifter 6G Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>CMC</td><td>refer to vendor guidelines for CMC and ESD and Max IL should be &lt;1.15 dB @1.5 GHz and RL&lt;-17 dB </td></tr><tr><td>ESD</td><td>For recommended part numbers, please refer to the EMC Component Selection section (I/O-to-GND capacitance  0.35 pF). Optional if retimer has integrated ESD that meets discharge requirements.</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (tolerance 75 nF to 200 nF).</td></tr><tr><td>ALS</td><td>Pericom PI3HDX1204B1, Pericom PI3HDX1204C or equivalent. Refer to "Pre-Channel" section for length recommendations.</td></tr><tr><td>Max supported HDMI 1.4b TMDS data rate</td><td>3.4 Gbps</td></tr><tr><td>Max supported HDMI 2.1 TMDS data rate</td><td>6.0 Gbps</td></tr><tr><td>Retimer sideband communication</td><td>Any port configured to support HDMI must implement sideband communications via the DDC (I2C) channel associated with that HDMI port as defined in the Video BIOS Table (VBT).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Tx</td><td>1</td><td>Post-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Re-driver</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>HDMI CONNECTOR</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="42C638C8-19A0-47A6-BB2C-D38C3A4B4313"><h2>Mainstream, Standard Loss (SL), Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>HDMI DDI Active Level Shifter 6G Topology Mainstream, Standard Loss (SL), Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>MS, DSL</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="D8079801-1414-4500-B306-3AF22BA3656C"><h2>Mainstream, Standard Loss (SL), Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>HDMI DDI Active Level Shifter 6G Topology Mainstream, Standard Loss (SL), Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>13</td></tr><tr><td>M1+M2</td><td>MS, DSL</td><td>200</td></tr></table><p>Max Length Total (mm): 200</p><p>Max Length Total Note: Max length of 19mm can be increased with 90% of DSL routing</p></section><section id="45BA564F-E522-4F23-B3DB-2A8DEF7F91AE"><h2>HDMI DDI Cost Reduced Level Shifter 6G Topology</h2><div><div>HDMI DDI Cost Reduced Level Shifter 6G Topology Diagram</div><image src="assets/images/F8D6B665-9890-4DA7-80FC-DED3BAA5025F.png" class="contentImage" /></div><table><caption>HDMI DDI Cost Reduced Level Shifter 6G Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection).Optional. Populating will not reduce the supported length.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection).Populating will not reduce the supported length.
</td></tr><tr><td>AC cap value</td><td>85 nF to 253 nF including tolerance.</td></tr><tr><td>Rt</td><td>470  +/- 5%</td></tr><tr><td>Rs</td><td>0  (Placeholder for potential through connection differential impedance tuning)</td></tr><tr><td>Max nFET Ron</td><td>10 </td></tr><tr><td>Max supported HDMI 1.4b TMDS data rate</td><td>3.4 Gbps</td></tr><tr><td>Max supported HDMI 2.1 TMDS data rate</td><td>6.0 Gbps</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>AC Cap value</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>AC Cap value</td><td>1</td><td>Capacitor</td><td>4</td><td>6</td></tr><tr><td>AC Cap value</td><td>2</td><td>Capacitor</td><td>19</td><td>20</td></tr><tr><td>AC Cap value</td><td>2</td><td>Capacitor</td><td>19</td><td>21</td></tr><tr><td>BO</td><td>1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>2</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>CMC</td><td>1</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>CMC</td><td>2</td><td>Device</td><td>25</td><td>26</td></tr><tr><td>Connector</td><td /><td>Device</td><td>15</td><td>-1</td></tr><tr><td>ESD</td><td>1</td><td>Device</td><td>13</td><td>14</td></tr><tr><td>ESD</td><td>2</td><td>Device</td><td>29</td><td>30</td></tr><tr><td>GND</td><td /><td>Rail</td><td>32</td><td>-1</td></tr><tr><td>M1</td><td>1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>2</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>9</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>20</td><td>25</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>26</td><td>27</td></tr><tr><td>M5</td><td>1</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>M5</td><td>2</td><td>Trace</td><td>28</td><td>29</td></tr><tr><td>M6</td><td>1</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>M6</td><td>2</td><td>Trace</td><td>30</td><td>15</td></tr><tr><td>Max nFET Ron</td><td /><td>Device</td><td>8</td><td>24</td></tr><tr><td>Max nFET Ron</td><td /><td>Device</td><td>8</td><td>32</td></tr><tr><td>MS</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>MS</td><td>2</td><td>Trace</td><td>22</td><td>8</td></tr><tr><td>PullUp</td><td /><td>Rail</td><td>24</td><td>-1</td></tr><tr><td>Rs</td><td>1</td><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>RS</td><td>2</td><td>Resistor</td><td>27</td><td>28</td></tr><tr><td>Rt</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>Rt</td><td>2</td><td>Resistor</td><td>21</td><td>22</td></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>16</td></tr></table></section><section id="EB2CE4B1-A109-4C05-A507-C0D14C358AB9"><h2>Mainstream, Standard Loss (SL), Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>HDMI DDI Cost Reduced Level Shifter 6G Topology Mainstream, Standard Loss (SL), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>13</td></tr><tr><td>M1+M2</td><td>MS, DSL</td><td>81</td></tr><tr><td>M3+M4+M5+M6</td><td>MS, DSL</td><td>25</td></tr></table><p>Max Length Total (mm): 81</p><p>Max Length Total Note: Max length of 7mm can be increased with 90% of DSL routing </p><table><caption>HDMI DDI Cost Reduced Level Shifter 6G Topology Mainstream, Standard Loss (SL), Tx Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>MS</td><td>MS, DSL</td><td>13</td></tr></table></section><section id="FF127B40-1B74-40D6-ACBE-731F2B887A2A"><h2>PCIe Gen 1-3</h2><div><div>Recommended GND Stitching Via Placement</div><image src="assets/images/332CC0CF-1EEA-4613-BE03-9A19C71A07E5.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe Side HSIO Routing</div><image src="assets/images/6EFF8289-2870-466C-92F4-F10E4B9755C6.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/6BABA60A-349A-4C4A-B5E8-7591A36AE0F1.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation AC Cap Voiding </div><image src="assets/images/C6FD5B2D-245C-4F72-8415-8ECC7FE4D311.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Voiding Recommendation</div><image src="assets/images/1AD53336-8C77-48D8-8820-812EF42C661F.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Toe and Heel GND Via Recommendation</div><image src="assets/images/BF9138AD-F7A6-4EB1-AADE-3B7001272140.png" class="contentImage" /></div><table><caption>PCIe Gen 1-3 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt). IO power rails with less than 5A max current can be considered for dual reference implementation.
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split within 6 mm of a signal running across the plane split.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 discrete component part size for mainstream stackup</td><td>It is recommended to use 0402 or smaller component sizes.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Interleave requirement</td><td>Refer to topology section for details.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 max via stub length</td><td>&lt; 900 um</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential Oval Anti Pad required for all layers.</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required</td></tr><tr><td>Routing in DSL configuration</td><td>If DSL configuration is used (for ex: PCIE1-3 is in layer 4 and there are signals routed in L3, this is assumed to be DSL configuration).
Avoid power or ground planes in layer 3 above PCIE1-3 signals.
Prefer low speed/GPIO signals in layer 3 above PCIE1-3 signals.</td></tr><tr><td>Parallel routing in DSL configuration</td><td>If signals are routed in same direction (less than 30 degrees between routing in layers 4 and layer 3), please refer to General Dual Stripline Routing Recommendations. </td></tr><tr><td>Cris-crossing signals in DSL configuration</td><td>For PCIE1-3 signals, recommended maximum number of cris-crossing signals is 15. If same signal cris-crossing twice, it is counted as 2 cris-crossings.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>0 Ohm resistor for PCIe1, PCIe2, PCIe3</td><td>0402 or smaller size . Component pads reference plane needs to be voided.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 discrete component part size for thin stackup</td><td>It is required to use 0201.</td></tr><tr><td>Voiding recommendation for thin stackup</td><td>It is required to void unused (non-functional) pads reference plane for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr></table><table><caption>PCIe Gen 1-3 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="66A6DC17-6C30-475F-A2DD-AF0C6E70E634"><h2>PCIe Gen1 Device Down Topology</h2><div><div>PCIe Gen1 Device Down Topology Diagram</div><image src="assets/images/A30AD9F2-65CA-485F-9514-F2DE18930A08.png" class="contentImage" /></div><table><caption>PCIe Gen1 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>AC capacitor value</td><td>Gen1: 75 nF - 265 nF 
Gen1 nominal = 100 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The maximum total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td><td>GEN1 (not counting microvia under package)</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>TX, RX</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="8C5CB015-273B-4DBA-8CC1-1879DBD383C0"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen1 Device Down Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>DSL</td><td /><td>Max length : BO+M1+M2+M3 &lt; 356 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 356</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 356 mm</p></section><section id="F2992AB9-3C6E-4486-9FB4-175EA2E33B93"><h2>PCIe Gen1 Internal Cable Topology</h2><div><div>PCIe Gen1 Internal Cable Topology Diagram</div><image src="assets/images/B3F83A5D-CDCA-441B-B59E-E53660258C1B.png" class="contentImage" /></div><table><caption>PCIe Gen1 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen1: 75 nF - 265 nF
Gen1 nominal = 100 nF</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>GEN1 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>1</td><td>Total Channel</td><td>GEN1 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Daughter card/Add-in card</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Flex Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Flex Cable</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="90073288-A5AD-4FB6-814A-09C6C0F3F8BF"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen1 Internal Cable Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>15.2</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 178</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Cable Loss up to 2.5 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3.5</td></tr><tr><td>3.5</td><td>88.9</td><td>3</td></tr><tr><td>4.5</td><td>114.3</td><td>2.5</td></tr><tr><td>5.5</td><td>139.7</td><td>2</td></tr><tr><td>6.5</td><td>165.1</td><td>1.5</td></tr><tr><td>7</td><td>177.8</td><td>1</td></tr><tr /></table></section><section id="F3DCD289-A1B8-4ABE-A7EC-31C92083E0FA"><h2>PCIe Gen1 M.2 Topology</h2><div><div>PCIe Gen1 M.2 Topology Diagram</div><image src="assets/images/BBA000F7-A2DE-443C-863D-82A90ADEBA77.png" class="contentImage" /></div><table><caption>PCIe Gen1 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen1: 75 nF - 265 nF 
Gen1 nominal = 100 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed. 
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>GEN1 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Express card/M.2/Add-in card</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="5B2ECDE1-F0F8-4544-9303-39758B2B9116"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen1 M.2 Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>15.2</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL</td><td /><td>Max length : BO+M1+M2+M3 &lt; 330 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 330</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 330 mm</p></section><section id="FF449F99-201C-4282-BFAC-07BB1A4AE08E"><h2>PCIe Gen2 Device Down Topology</h2><div><div>PCIe Gen2 Device Down Topology Diagram</div><image src="assets/images/0A134116-C293-4C6B-BA60-D148AF90BD1E.png" class="contentImage" /></div><table><caption>PCIe Gen2 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>AC capacitor value</td><td>Gen2: 75 nF - 265 nF 
Gen2 nominal = 100 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>GEN2 (not counting microvia under package).</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>TX, RX</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="DE50538F-93CE-4B65-A07B-BEA9CE7DB445"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen2 Device Down Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>DSL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 279 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 279</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 279 mm</p></section><section id="A7075297-F26D-4918-8E91-EB572AA62914"><h2>PCIe Gen2 Internal Cable Topology</h2><div><div>PCIe Gen2 Internal Cable Topology Diagram</div><image src="assets/images/33289708-90A4-460F-AAF0-4039E7540251.png" class="contentImage" /></div><table><caption>PCIe Gen2 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen2: 75 nF - 265 nF 
Gen2 nominal = 100 nF</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>GEN2 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>1</td><td>Total Channel</td><td>GEN2 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Daughter card/Add-in card</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Flex Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Flex Cable</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="8AF196E5-96FE-4A9B-8E4F-2EA0D21024F3"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen2 Internal Cable Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>15.2</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 178</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Cable Loss up to 2.5 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3.5</td></tr><tr><td>3.5</td><td>88.9</td><td>3</td></tr><tr><td>4.5</td><td>114.3</td><td>2.5</td></tr><tr><td>5.5</td><td>139.7</td><td>2</td></tr><tr><td>6.5</td><td>165.1</td><td>1.5</td></tr><tr><td>7</td><td>177.8</td><td>1</td></tr><tr /></table></section><section id="B7F95F6C-4C4F-4761-BC16-75FFDE8AE4DE"><h2>PCIe Gen2 M.2 Topology</h2><div><div>PCIe Gen2 M.2 Topology Diagram</div><image src="assets/images/EAC5FB54-9B77-4205-8B03-A9E48F07254C.png" class="contentImage" /></div><table><caption>PCIe Gen2 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen2: 75 nF - 265 nF 
Gen2 nominal = 100 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed. 
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>GEN2 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Express card/M.2/Add-in card</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="271A0F24-3D36-4924-A535-5F783E6BC549"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen2 M.2 Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>15.2</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 229 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 229</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 229 mm</p></section><section id="B61119BE-0F06-4579-B99A-33A184678230"><h2>PCIe Gen3 Device Down Topology</h2><div><div>PCIe Gen3 Device Down Topology Diagram</div><image src="assets/images/524E07E3-F334-47ED-8078-FEAD38AB4777.png" class="contentImage" /></div><table><caption>PCIe Gen3 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>AC capacitor value</td><td>Gen3: 176 nF - 265 nF
Gen3 nominal = 220 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td><td>GEN3 (not counting microvia under package).</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>TX, RX</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="FB8F5DD4-623D-42AE-BC31-0F82A333E0F7"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen3 Device Down Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>DSL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 330 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 330</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 330 mm</p></section><section id="A4691249-C206-4D02-8AEA-C5162E4F7A17"><h2>PCIe Gen3 Internal Cable Topology</h2><div><div>PCIe Gen3 Internal Cable Topology Diagram</div><image src="assets/images/18C95D47-5248-465D-B9D9-9B3B2F8CD141.png" class="contentImage" /></div><table><caption>PCIe Gen3 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen3: 176 nF - 265 nF
Gen3 nominal = 220 nF</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>GEN3 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>1</td><td>Total Channel</td><td>GEN3 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Daughter card/Add-in card</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Flex Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Flex Cable</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="31C2FB09-FBEF-4540-9C9A-9B67DEBD8297"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen3 Internal Cable Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>15.2</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 101.6</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Cable Loss up to 4 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3</td></tr><tr><td>4</td><td>101.6</td><td>2</td></tr><tr><td>5</td><td>127</td><td>1</td></tr><tr /></table></section><section id="007FF158-FCA0-4246-85B6-F2801D1A932E"><h2>PCIe Gen3 M.2 Topology</h2><div><div>PCIe Gen3 M.2 Topology Diagram</div><image src="assets/images/D78A8062-B59A-4F23-9F8D-5C8260B8F5F0.png" class="contentImage" /></div><table><caption>PCIe Gen3 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen3: 176 nF - 265 nF
Gen3 nominal = 220 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed. 
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td><td>GEN3 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td><td>GEN3 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Express card/M.2/Add-in card</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="B1F85FD2-9850-4109-B389-900607BE2604"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen3 M.2 Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>15.2</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 229 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 229</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 229 mm</p></section><section id="46F72DAE-22B1-4870-98A2-69FFDA687F84"><h2>(Internal Validation) PCIe Gen3 CEM Topology</h2><div><div>PCIe Gen3 CEM Topology Diagram</div><image src="assets/images/DC0CBA8B-5A50-4D32-BFE5-18D19036590F.png" class="contentImage" /></div><div><div>PCIE3 CEM Connector Antipad Optimization</div><image src="assets/images/3B9C7A8A-F28D-49EE-81B1-0923492693C4.png" class="contentImage" /></div><div><div>PCIE3 CEM Connector Sideband Optimization</div><image src="assets/images/785D1B3C-920D-422B-9C7D-A265210396A9.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Connector Voiding</div><image src="assets/images/5A64315A-78C5-4C12-9F50-B0945E1593C1.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 1 </div><image src="assets/images/8DEA10FD-DC8D-4512-9BE7-8C11065519D0.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 2</div><image src="assets/images/B3EAA944-D9B5-4F45-83CF-CBADCD73D902.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/7386955B-B287-4D9C-B19F-2251309AB6DA.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation_ Toe Side HSIO Routing</div><image src="assets/images/FFA0843C-7B8D-4BB9-8FD8-2CCADA1ED615.png" class="contentImage" /></div><table><caption>(Internal Validation) PCIe Gen3 CEM Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>AC cap Value</td><td>Gen3: 176 nF - 265 nF
Gen3 nominal = 220 nF
See AC capacitor general guidelines for M.2 SSD storage routing on SATA/ PCIe multiplexed ports figure.</td></tr><tr><td>CEM connector Vss pad to via distance</td><td>Each CEM connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 0.5 mm (19 mils) max.</td></tr><tr><td>Add-in card</td><td>Assuming ~76 mm of PCB routing with spec reference package.</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The maximum total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td><td>GEN3 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td><td>GEN3 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Express card/M.2/Add-in card</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CEM Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CEM Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="4D566AE3-2110-47F5-AD24-466A945ED199"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) PCIe Gen3 CEM Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 203 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 203</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 203 mm</p></section><section id="4562219A-6AFF-46FE-BCDA-F23EB355928A"><h2>PCIe Gen 4</h2><div><div>Type-4 PCB Via Stitching Recommendation</div><image src="assets/images/5E85DDBC-3CA6-4D2A-AAB1-7661BF1F7347.png" class="contentImage" /></div><div><div>Recommended GND Stitching Via Placement</div><image src="assets/images/4F8FBB6E-2297-44BF-A941-71C8830782B8.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/E7CB4E85-9778-4593-A3F1-14F099CB8E79.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation AC Cap Voiding </div><image src="assets/images/20227AF9-C956-4D3C-A9DB-1882189F3D6C.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Voiding Recommendation</div><image src="assets/images/74DF973D-68F1-4255-8A44-A4801355AA2D.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Toe and Heel GND Via Recommendation</div><image src="assets/images/AA8EC959-1779-4980-9372-EEADDF4EF3D3.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe Side HSIO Routing</div><image src="assets/images/7CA8C300-F143-4672-97CA-8C3DCD91C837.png" class="contentImage" /></div><table><caption>PCIe Gen 4 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt). IO power rails with less than 5A max current can be considered for dual reference implementation.
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split within 6 mm of a signal running across the plane split.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads reference plane for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe4 AC capacitor size for mainstream stackup</td><td>It is required to use 0402. 
If routing near maximum length it is recommended to use 0201 component size.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Interleaved requirement</td><td>Refer to topology section for details.</td></tr><tr><td>PCIe4 max via stub length</td><td>&lt; 250 um</td></tr><tr><td>Via stub length relaxation</td><td>PTH via stub length can be relaxed, refer to "MTL-UH PCIe Gen4 Stub Length Requirement Relaxation White Paper" #723631 for details.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential Oval Anti Pad required for all layers. For PCIe4, see topology specific notes for additional guidance.</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required</td></tr><tr><td>Fiberweave for PCIe4</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>PCIe4 redriver</td><td>Routing length can be extended beyond the PDG guidelines by using redriver. Refer to document #575423 for details.</td></tr><tr><td>Routing in DSL configuration</td><td>If DSL configuration is used (for ex: PCIE4 is in layer 4 and there are signals routed in L3, this is assumed to be DSL configuration).
Avoid power or ground planes in layer 3 above PCIE4 signals.
Prefer low speed/GPIO signals in layer 3 above PCIE4 signals.</td></tr><tr><td>Parallel routing in DSL configuration</td><td>If signals are routed in same direction (less than 30 degrees between routing in layers 4 and layer 3), please refer to General Dual Stripline Routing Recommendations. </td></tr><tr><td>Cris-crossing signals in DSL configuration</td><td>For PCIE4 signals, recommended maximum number of cris-crossing signals is 15. If same signal cris-crossing twice, it is counted as 2 cris-crossings.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>0 Ohm resistor for PCIe1, PCIe2, PCIe3</td><td>0402 or smaller size . Component pads need to be voided.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 discrete component part size for thin stackup</td><td>It is required to use 0201.</td></tr><tr><td>Voiding recommendation for thin stackup</td><td>It is required to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Backdrill for PCB PTH</td><td>Signals can transition between any PCB layers as long as the maximum via / PTH stub length is &lt; 250 um. Use backdrill to reduce stub length to meet &lt; 250 um requirement.</td></tr></table><table><caption>PCIe Gen 4 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="B1C07EDB-111E-44CD-AB95-DE333F39923A"><h2>PCIe Gen4 Device Down Topology</h2><div><div>PCIe Gen4 Device Down Topology Diagram</div><image src="assets/images/7D77F166-3E46-45F5-8332-9D99D59E4C42.png" class="contentImage" /></div><table><caption>PCIe Gen4 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended for Gen4 (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.
</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Device / End Point package insertion loss</td><td>Device / End Point needs to be within the 3 dB specification as per the PCIe Base Spec Rev 4.0 Version 1.0. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>TX, RX</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="E9A78C3E-6470-45F8-A9B9-B7313AD60EB9"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 Device Down Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1+M2+M3</td><td>MS, DSL</td><td /><td>Max length is BO+M1+M2+M3+M4 &lt; 267 mm</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 267</p><p>Max Length Total Note: Max length is BO+M1+M2+M3+M4 &lt; 267 mm (Applies only to std loss stack-up and devices which support PCIe Gen4 max insertion loss). IF DSL, +0.25inch </p></section><section id="8E83D255-A2BC-411B-B25F-BE6730DBC9C5"><h2>PCIe Gen4 M.2 Topology</h2><div><div>PCIe Gen4 M.2 Topology Diagram</div><image src="assets/images/D2AC21B7-CFD9-435E-A97D-02B6FF46D81F.png" class="contentImage" /></div><table><caption>PCIe Gen4 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended for Gen3 and Gen4 (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-Interleaved routes in different layers. </td></tr><tr><td>M.2 connector Vss pad to via distance</td><td>Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 0.5 mm (19 mils) max.</td></tr><tr><td>Add-in card</td><td>Assuming ~50 mm of PCB routing and 2 vias with spec reference package. The total length matching RX-RX/TX-TX lane to lane (25mm max) include the budget within the module.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Backdrilled via</td><td>Allow for exit backdrill via of 250 um with 180 um entry stub. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="9B9F873C-0B81-449F-A220-D4616C945EC6"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 M.2 Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 165 mm</td></tr><tr><td>M3</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 165</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 165 mm; IF DSL, +0.25inch </p></section><section id="8822BD21-23B1-4C3C-9C05-8EBB0B0746F6"><h2>PCIe Gen4 M.2 MUX Topology</h2><div><div>PCIE GEN4 M.2 MUX TOpology Diagram</div><image src="assets/images/CE1EB00F-D47E-4324-B279-E4D9FD825B52.png" class="contentImage" /></div><table><caption>PCIe Gen4 M.2 MUX Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended for Gen3 and Gen4 (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-Interleaved routes in different layers. </td></tr><tr><td>M.2 connector Vss pad to via distance</td><td>Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 0.5mm (19 mils) max.</td></tr><tr><td>Add-in card</td><td>Assuming ~50 mm of PCB routing and 2 vias with spec reference package. The total length matching RX-RX/TX-TX lane to lane (25mm max) include the budget within the module.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Backdrilled via</td><td>Allow for exit backdrill via of 250 um with 180 um entry stub. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>MUX</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>MUX</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="38079974-BD18-4816-A5B3-6ECC70990E5D"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 M.2 MUX Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td /><td>Max length is BO+M1+M2+M3+M4 &lt; 108 mm</td></tr><tr><td>M2+M3+M4</td><td>MS</td><td>25.4</td><td /></tr></table><p>Max Length Total (mm): 108</p><p>Max Length Total Note: Max length is BO+M1+M2+M3+M4 &lt; 108 mm; IF DSL, +0.25inch </p></section><section id="7188E5B8-1A02-4520-8383-D59EBA3FEE74"><h2>(Internal Validation) PCIe Gen4 CEM Topology</h2><div><div>PCIe Gen4 CEM Topology Diagram</div><image src="assets/images/6384303C-FB01-4CBA-881F-D268CA7C5939.png" class="contentImage" /></div><div><div>PCIE4 CEM Connector Antipad Optimization</div><image src="assets/images/9E4577E7-5B42-41B2-920D-29F31A68564D.png" class="contentImage" /></div><div><div>PCIE4 CEM Connector Sideband Optimization</div><image src="assets/images/1B9778BA-905D-4A26-A6B0-9C14857D362D.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Connector Voiding</div><image src="assets/images/60C6E8E2-61A2-4117-BC47-51D042013EC8.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 1 </div><image src="assets/images/71D461A5-8AAD-4471-B4E1-C2DACC566D34.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 2</div><image src="assets/images/D7D9FF67-1616-4608-8B94-4B47AE21356D.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/81C234A7-0038-4D57-99BE-9F520E220968.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation_ Toe Side HSIO Routing</div><image src="assets/images/8813E9AE-81F5-4AEF-8240-6CAA4D572DE9.png" class="contentImage" /></div><table><caption>(Internal Validation) PCIe Gen4 CEM Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap Value</td><td>Nominal 220 nF recommended for Gen4 (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-Interleaved routes in different layers. </td></tr><tr><td>M.2 connector Vss pad to via distance</td><td>Each CEM connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 0.5mm (19 mils) max.</td></tr><tr><td>Add-in card</td><td>Assuming ~76 mm of PCB routing and 2 vias with spec reference package. The total length matching RX-RX/TX-TX lane to lane (25mm max) include the budget within the module.
</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Backdrilled via</td><td>Allow for exit backdrill via of 250 um with 180 um entry stub. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CEM Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CEM Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="DF0B6ECD-2DA6-4186-843D-4FB85C6AC744"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) PCIe Gen4 CEM Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 140 mm</td></tr><tr><td>M3</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 140</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 140 mm; IF DSL, +0.25inch </p></section><section id="65007FDF-3554-48B8-92EB-C5CDC57276E0"><h2>Type-C TBT+USB+DP</h2><table><caption>Type-C TBT+USB+DP General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Optimal routing</td><td>For optimal performance it is recommended to begin layout with TBT routing, use arc routing and maintain 3H spacing to vias/ void/ splits. It's also recommended that return loss specification of routing from retimer to Type-C connector is met. It is listed in section 5.5.1.1. of Type-C specification (Document #557111).</td></tr><tr><td>Discrete component part size for mainstream stackup</td><td>Recommend 0201 components.  It is OK to use 0402 component between CPU and retimer when NOT routing near maximum length. Strongly recommend 0201 components between retimer and Type-C connector, 0402 components may result in return loss spec violation.</td></tr><tr><td>Recommended short protection circuit</td><td>It is recommended to include this circuit to comply with USB ECN \"RX AC Coupling Capacitor Option\" to provide ESD/ EOS protection and set RX bias at the Type-C connector. See notes on each topology for Intel's recommendation on DC rating of the Crx. The customer should consider short event to VBUS that can be up to 50 V.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left unconnected at the BGA ball.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission lines should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>Routing in DSL configuration</td><td>If DSL configuration is used (for ex: Type-C is in layer 4 and there are signals routed in L3, this is assumed to be DSL configuration.)
Avoid power or ground planes in layer 3 above Type-C signals. 
Prefer low speed/GPIO signals in layer 3 above Type-C signals. </td></tr><tr><td>Parallel routing in DSL configuration</td><td>If signals are routed in same direction (less than 30 degrees between routing in layer 4 and layer 3), maintain offset of at least 350 um. (refer to dual stripline routing recommendations for definition of offset)</td></tr><tr><td>Cris-crossing signals in DSL configuration</td><td>For Type-C signals, recommended maximum number of cris-crossing signals is 15. 
If same signal cris-crosses twice, it is counted as 2 cris-crossings. </td></tr><tr><td>Reference plane </td><td>Microstrip: Must be continuous ground
Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.
Dual Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>TCP0_dfx_dmonobs_n/p_lv[1:0]</td><td>Do not include in external PDG. Route as 50  single ended impedance traces.  Provide good noise isolation (12 mil minimum). Connect to SMA/ SMP.</td></tr><tr><td>TCP0_dfx_amon_obs_lv</td><td>Do not include in external PDG. Route as 50  single ended impedance traces.  Provide good noise isolation (12 mil minimum). Connect to SMA/ SMP.</td></tr></table><table><caption>Type-C TBT+USB+DP Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="E6B176DC-A80E-45E7-A279-B3D0EB37586A"><h2>Type-C TBT+USB+DP 40G Retimer Topology</h2><div><div>Type-C TBT+USB+DP 40G Retimer Topology Diagram</div><image src="assets/images/4D7DBA02-4FF6-4319-B186-F25D14AA41B6.png" class="contentImage" /></div><table><caption>Type-C TBT+USB+DP 40G Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>2 before retimer, 2 after retimer.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via between CPU and retimer. Retimer post-channel cannot have via stub.</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>ESD</td><td>On-Semi ESDL2012 or ESDL2013.
Alternative option: Semtech RClamp1011ZC.</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 25 V.

For the pre-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 6.3 V.</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.</td></tr><tr><td>Rb resistor value</td><td>220 k  5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>1   10%
- Form factor: 0201 recommended.
</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>Hayden Bridge</td></tr><tr><td>Total insertion loss budget from CPU pins to retimer pins</td><td>17 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 10 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 4.0, USB3.2 Gen2x2, USB4.0 Gen3 and DP2.1 (HBR3 up to 8.1Gbps per lane).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>CIO Topology component placement</td><td>ESD Diode, AC cap/Crx cap, Rb resistor and Rc resistor should be placed as close as possible to USBC connector up to 10mm radius.</td></tr><tr><td>AC return current path capacitors</td><td>10nF to 22nF including tolerance. 
For 20v VBUS: 25v DC rated; 
For 28v VBUS: 35v DC rated; 
For 35v VBUS: 50v DC rated; 
For 48v VBUS: 63v DC rated.
Please prefer 0201 form factor if possible. Should be placed as close as possible to type-C VBUS and GND pads.
</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap 1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>11</td></tr><tr><td>Rc</td><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>M4</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap 2</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap 2</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx, Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap 1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>11</td></tr><tr><td>Rc</td><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>M4</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="AC73201F-8636-4D94-A49C-636A2F014D6D"><h2>Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>Type-C TBT+USB+DP 40G Retimer Topology Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>MS</td><td>35</td></tr></table><p>Max Length Total (mm): 35</p></section><section id="FD223734-A0F4-4723-A0F8-C270640F0360"><h2>Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>Type-C TBT+USB+DP 40G Retimer Topology Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>8</td></tr><tr><td>M1+M2</td><td>MS, DSL</td><td>185</td></tr></table><p>Min Length Total (mm): 60</p><p>Min Length Total Note: Min length should be atleast 120mm (M1+M2 = 120mm), if more than 90% is routed as Dual stripline.</p><p>Max Length Total (mm): 185</p><p>Max Length Total Note: Max length can be increased up to 218 mm (M1+M2 = 218 mm), if more than 90% is routed as Dual stripline.</p></section><section id="EFD93A37-C45A-4A89-B12C-C88AB4F15A79"><h2>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology</h2><div><div>Type-C TBT+USB+DP 40G Retimer Topology Diagram</div><image src="assets/images/C5891000-8E9D-41F2-A91C-069D71411524.png" class="contentImage" /></div><table><caption>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>2 before retimer, 2 after retimer.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via between CPU and retimer. Retimer post-channel cannot have via stub.</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>ESD</td><td>On-Semi ESDL2012 or ESDL2013.
Alternative option: Semtech RClamp1011ZC.</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 25 V.


When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.


For the pre-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 6.3 V.
</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.


When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 k  5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2   10%
- Form factor: 0201 recommended.


When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7   5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24   5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02   5%.

</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>Hayden Bridge</td></tr><tr><td>Total insertion loss budget from CPU pins to retimer pins</td><td>17 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 10 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 4.0, USB3.2 Gen2x2, USB4.0 Gen3 and DP2.1 (HBR3 up to 8.1Gbps per lane).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table></section><section id="09436665-AEC2-471A-A3D0-FA1109B34921"><h2>Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>MS</td><td>25</td></tr></table><p>Max Length Total (mm): 25</p></section><section id="E7CE5892-EB6E-4D00-B3ED-B636839B4803"><h2>Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>8</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL</td><td>0</td><td>Length with TYPL assumption for Internal RVP only</td></tr></table><p>Max Length Total Note: Max length TBD</p></section><section id="7EA1D432-51DE-4059-844F-77587BD37487"><h2>(Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology</h2><div><div>Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology Diagram</div><image src="assets/images/2B66214E-126E-424A-A573-AAEA1BF79803.png" class="contentImage" /></div><table><caption>(Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>2 before retimer on main board, 2 after retimer on modular card.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via between CPU and retimer. Retimer post-channel cannot have via stub.</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>ESD</td><td>On-Semi ESDL2012 or ESDL2013.
Alternative option: Semtech RClamp1011ZC.</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 25 V.


When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.


For the pre-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 6.3 V.
</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.


When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 k  5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2   10%
- Form factor: 0201 recommended.


When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7   5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24   5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02   5%.

</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>Hayden Bridge</td></tr><tr><td>Total insertion loss budget from CPU pins to retimer pins</td><td>16.5 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 10 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 4.0, USB3.2 Gen2x2, USB4.0 Gen3 and DP2.1 (HBR3 up to 8.1Gbps per lane).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>M.2 Connector</td><td>Equivalent performance with M.2 Gen5 spec connector or better.</td></tr></table></section><section id="C4203440-D6CF-41F6-A993-6059CC5AB993"><h2>Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>MS</td><td>25</td></tr></table><p>Max Length Total (mm): 25</p></section><section id="9A558352-6CC3-473C-80CE-0FC7718C71B6"><h2>Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>8</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>160</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>15</td><td /></tr></table><p>Max Length Total (mm): 175</p><p>Max Length Total Note: Max length can be increased up to 205 mm (M1 = 190 mm), if more than 90% of the routed as Dual stripline.</p></section><section id="B7EF7942-A6ED-40A0-BBA2-47E31B855606"><h2>(Not POR) Type-C TBT+USB+DP 20G Retimer Topology</h2><div><div>Type-C TBT+USB+DP 20G Retimer Topology Diagram</div><image src="assets/images/9322C112-AC0F-4EF9-834A-F1C232C7AFC0.png" class="contentImage" /></div><table><caption>(Not POR) Type-C TBT+USB+DP 20G Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>2 before retimer, 2 after retimer.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via between CPU and retimer. Retimer post-channel cannot have via stub.</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>ESD</td><td>On-Semi ESDL2012 or ESDL2013.
Alternative option: Semtech RClamp1011ZC.</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 25 V.


When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.


For the pre-channel cap
- Form factor: 0201 recommended.
- Rated voltage: 6.3 V.</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.


When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 k  5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2   10%
- Form factor: 0201 recommended.


When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7   5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24   5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02   5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommended having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>Hayden Bridge</td></tr><tr><td>Total insertion loss budget from CPU pins to retimer pins</td><td>15.5 dB @ 5 GHz. Inclusive of HVM variation.</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 5 GHz. Inclusive of HVM variation.  Not inclusive of the connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 3.0, USB 4.0 Gen2, USB3.2 Gen2x2 and DP2.1 (HBR3 up to 8.1Gbps per lane).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table></section><section id="FDAFD160-2E74-4564-B404-90B58C0EDA61"><h2>Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Not POR) Type-C TBT+USB+DP 20G Retimer Topology Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>MS</td><td>80</td></tr></table><p>Max Length Total (mm): 80</p></section><section id="F240D242-A0CA-434F-B998-B6DB5B819E80"><h2>Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Not POR) Type-C TBT+USB+DP 20G Retimer Topology Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>8</td></tr><tr><td>M1+M2</td><td>MS, DSL</td><td>302</td></tr></table><p>Max Length Total (mm): 302</p></section><section id="ED7B9174-A1DB-4AC3-AE56-E9AD9FFD6263"><h2>Type-C USB+DP</h2><table><caption>Type-C USB+DP General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Discrete component part size for mainstream stackup</td><td>0402, if routing near maximum length it is recommended to use 0201 component size.</td></tr><tr><td>Recommended short protection circuit</td><td>It is recommended to include this circuit to comply with USB ECN \"RX AC Coupling Capacitor Option\" to provide ESD/ EOS protection and set RX bias at the Type-C connector. Intel's recommendation on DC rating of the Crx is 25 V (Extended Power Range not implemented)/50 V (Extended Power Range implemented). The customer should consider short event to VBUS that can be up to 20 V.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs, AC cap and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left as no connect at the BGA ball.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Reference plane guidelines</td><td>Microstrip: Must be continuous ground
Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.
Dual Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr></table><table><caption>Type-C USB+DP Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="4F7E826C-AD02-47DD-B1FB-54FB575507C3"><h2>(Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology</h2><div><div>Type-C USB+DP Main Link with M.2 Modular Topology Diagram</div><image src="assets/images/FE1EF264-3348-46BB-B6BF-6A278AB58B2A.jpg" class="contentImage" /></div><table><caption>(Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s)</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s)</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Rb resistor value</td><td>220 k  5%, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen 2x2 (10 Gbps per lane) and updated notes DP2.1 (HBR3 up to 8.1Gbps per lane)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>M.2 Connector</td><td>Equivalent performance with M.2 Gen5 spec connector or better.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M.2 connector</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>ESD</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>AC_CAP1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>Rb</td><td>Resistor</td><td>11</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>12</td></tr><tr><td>AC_CAP1</td><td>Capacitor</td><td>9</td><td>11</td></tr><tr><td>TYPEC CONNECTOR</td><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX,RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M.2 connector</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>ESD</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Crx</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>Rb</td><td>Resistor</td><td>11</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>12</td></tr><tr><td>Crx</td><td>Capacitor</td><td>9</td><td>11</td></tr><tr><td>TYPEC CONNECTOR</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="06710D2D-0308-4583-9C9D-AFD9D1A6F692"><h2>Mainstream, Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal RVP) Type-C USB+DP Main Link with M.2 Modular Topology Mainstream, Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>100</td></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>15</td></tr></table><p>Max Length Total (mm): 105</p></section><section id="0CBB7CBA-E8AF-41AC-A92E-E103194B4E1A"><h2>(Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology</h2><div><div>Type-C USB+DP Main Link with M.2 Modular Topology Diagram</div><image src="assets/images/A43AFE79-3AF5-4F82-A4CA-48385C849BA8.jpg" class="contentImage" /></div><table><caption>(Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s)</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s)</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Rb resistor value</td><td>220 k  5%, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen 2x2 (10 Gbps per lane) and DP2.1 (HBR3 up to 8.1Gbps per lane)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>M.2 Connector</td><td>Equivalent performance with M.2 Gen5 spec connector or better.</td></tr></table></section><section id="895914B0-0597-451C-BE9B-4E394F57FD20"><h2>Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>DSL</td><td>25</td></tr></table><p>Max Length Total (mm): 25</p></section><section id="FCE0837F-03B7-4B8C-B867-97040B0F6F3F"><h2>Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL</td><td>8</td></tr><tr><td>M1+M2</td><td>DSL</td><td>192</td></tr></table><p>Max Length Total (mm): 192</p></section><section id="ECFEBCB3-0342-45C2-A343-E962C0046AB1"><h2>Redriver USB+DP</h2><div><div>Type-C USB+DP - Redrier topology</div><image src="assets/images/F58B3699-10CA-4865-B3AA-00ABC6F94249.png" class="contentImage" /></div><table><caption>Redriver USB+DP Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers) before redriver, 2 after redriver</td></tr><tr><td>Maximum via stub length</td><td>375um per via between SOC and redriver. Redriver post-channel cannot have via stub.</td></tr><tr><td>CMC</td><td>For CMC refer to EMC section.  Populating will not reduce the supported length</td></tr><tr><td>ESD</td><td>For ESD refer to EMC section. </td></tr><tr><td>AC Cap Value</td><td>75nF to 265nF including tolerance, 25V for cap closest to Type-C connector</td></tr><tr><td>Crx Cap Value</td><td>297nF to 363nF including tolerance, 25V</td></tr><tr><td>Rb Resistor Value</td><td>220k 5%, 25V</td></tr><tr><td>TX Bleed Resistor Placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC Cap and Type-C connector on the SSTX pairs</td></tr><tr><td>Redriver</td><td>Redriver selection is open to customer choice, Intel does not recommend specific Redriver</td></tr><tr><td>Supported Interfaces</td><td>USB3.2 Gen2, and DP2.1 (HBR3 up to 8.1Gbps per lane)</td></tr></table></section><section id="F69E7D7C-C2A9-495F-B77A-4E0224EE1A5A"><h2>Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>Redriver USB+DP Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5+M6</td><td>MS, DSL, SL</td><td>0</td></tr></table><p>Max Length Total Note: Max lengths recommendation will depend on Vendor re-driver part number.  Refer  to vendor recommended re-driver part number</p></section><section id="7CC4A93F-F984-4BEC-9F22-C7F0B368021B"><h2>Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>Redriver USB+DP Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>0</td></tr><tr><td>M1+M2</td><td>DSL</td><td>0</td></tr></table><p>Max Length Total Note: For max lengths follow the vendor Re-driver recommendation . Lengths will be varied based on Re-driver part </p></section><section id="53A823AF-31A0-4917-8A8E-D434FDA5EF0F"><h2>Type-C USB+DP Main Link Internal Cable Topology</h2><div><div>Type-C USB+DP Main Link Internal Cable Topology Diagram</div><image src="assets/images/6D782BC0-BE3E-406C-A81A-D1D7D07EA412.jpg" class="contentImage" /></div><table><caption>Type-C USB+DP Main Link Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance, 25 V(Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Rb resistor value</td><td>220 k  5%, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>203 mm cable assembly</td><td>76-94  including tolerance. Insertion loss  -2.5 dB @ 2.5 GHz,  -3.3 dB @ 5.0 GHz.  Crosstalk  -33 dB @ 5-10 GHz.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen 2x2 (10 Gbps per lane) and DP2.1 (HBR3 up to 8.1Gbps per lane)</td></tr><tr><td>Length trade-off for mainstream stackup</td><td>If 60 mm &lt; BO+M[1:6]  85 mm then Mcable  127 mm.</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table></section><section id="FBB896DE-1717-4839-AE4C-95453227B867"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>Type-C USB+DP Main Link Internal Cable Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS</td><td>8</td></tr><tr><td>M1+M2</td><td>MS</td><td>47</td></tr><tr><td>M3+M4+M5+M6</td><td>MS</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>203</td></tr></table><p>Max Length Total (mm): 47</p><p>Max Length Total Note: For DSL max Length is 53mm . ( max Length is excluding Cable length )</p></section><section id="CA78A97C-6BC5-48E7-9A58-739F6D513295"><h2>Type-C USB+DP Main Link Topology</h2><div><div>Type-C USB+DP Main Link Topology Diagram</div><image src="assets/images/D1050182-8A60-4A41-9EED-042AD8843027.jpg" class="contentImage" /></div><table><caption>Type-C USB+DP Main Link Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s)</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s)</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>Rb resistor value</td><td>220 k  5%, 25 V (Extended Power Range not implemented)/ 50 V (Extended Power Range implemented).</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen 2x2 (10 Gbps per lane) and DP2.1 (HBR3 up to 8.1Gbps per lane)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table></section><section id="AD3C12EC-2011-4878-B1D8-8DCED842FD85"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>Type-C USB+DP Main Link Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS</td><td>8</td></tr><tr><td>M1+M2</td><td>MS</td><td>86</td></tr><tr><td>M3+M4+M5</td><td>MS</td><td>25</td></tr></table><p>Max Length Total (mm): 86</p><p>Max Length Total Note: For DSL max length is 100 mm </p></section><section id="F6D6D0C6-3DAF-45EB-ADD4-F3583562EF1C"><h2>Type-C USB</h2><table><caption>Type-C USB General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Discrete component part size for mainstream stackup</td><td>0402, if routing near maximum length it is recommended to use 0201 component size.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs, AC cap and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left no connected at the BGA ball.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Reference plane</td><td>Microstrip: Must be continuous ground
Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.
Dual Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr></table><table><caption>Type-C USB Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="B4F2370D-B6B9-45A9-900B-84FBDEC13D9C"><h2>Gen1x1 Type-A Topology</h2><div><div>Gen1x1 Type-A Topology Diagram</div><image src="assets/images/8E9E21E2-BC68-40E7-BB32-15701F7EB0B6.png" class="contentImage" /></div><table><caption>Gen1x1 Type-A Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>3 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>375 um per via.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen1 (5 Gbps)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table></section><section id="8842935F-0602-4FD3-A8B1-5CD00E1B2A52"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>Gen1x1 Type-A Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>8</td></tr><tr><td>M1+M2</td><td>MS, DSL</td><td>212</td></tr><tr><td>M3+M4+M5</td><td>MS, DSL</td><td>25</td></tr></table><p>Max Length Total (mm): 212</p></section><section id="CE95610C-A6E4-4B20-AECB-CCFF5716FE17"><h2>Gen2x1 Type-A Topology</h2><div><div>Gen2x1 Type-A Topology Diagram</div><image src="assets/images/530C1239-44EA-45F1-91DE-7FA693759D5C.png" class="contentImage" /></div><table><caption>Gen2x1 Type-A Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen2 (10 Gbps)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table></section><section id="C8880D88-B4AC-4C0F-8999-F25E4775FE0D"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>Gen2x1 Type-A Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS</td><td>8</td></tr><tr><td>M1+M2</td><td>MS</td><td>86</td></tr><tr><td>M3+M4+M5</td><td>MS</td><td>25</td></tr></table><p>Max Length Total (mm): 86</p><p>Max Length Total Note: For DSL max Length is 95mm</p></section><section id="55F9089F-1F5E-43CC-B6AF-781F44617595"><h2>Gen2x1 Type-A Redriver Topology</h2><div><div>Requirement for Third Party Active Component</div><image src="assets/images/72E69068-4546-4980-9483-C6279F38CFF2.png" class="contentImage" /></div><div><div>Gen2x1 Type-A Redriver Topology Diagram</div><image src="assets/images/EEC2F14D-81B7-4E71-8F13-3317D213B304.png" class="contentImage" /></div><table><caption>Gen2x1 Type-A Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr></table></section><section id="23245BB4-D03E-48E8-831C-4329466CC815"><h2>Mainstream, Standard Loss (SL), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>Gen2x1 Type-A Redriver Topology Mainstream, Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL</td><td>0</td><td>Note1*</td></tr><tr><td>M2+M3</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M4+M5+M6+M7</td><td>MS</td><td>0</td><td>Note1*</td></tr></table><p>Max Length Total Note: Max lengths recommendation will depend on Vendor re-driver part number.  Refer  to vendor recommended re-driver part number</p></section><section id="2D7E1C75-4836-4B45-ABAD-708EF3B1B931"><h2>USB2.0</h2><table><caption>USB2.0 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Refer to USB 2.0 DCR ECN for D+ and D- maximum series DC resistance (DCR) specification.</td><td /></tr><tr><td>Reference plane</td><td>Microstrip: Must be continuous ground
Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground.
Dual Stripline: Ground on both sides strongly preferred. If necessary, one side can be a IO rail power plane with Iccmax &lt; 5A that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr></table><table><caption>USB2.0 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.381</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="F275990C-5022-465A-B337-1C529FBEC8BC"><h2>USB2.0 Back Panel or External Topology</h2><div><div>USB2.0 Back Panel or External Topology Diagram</div><image src="assets/images/2376035C-4438-4388-A53F-2427CC538DE1.png" class="contentImage" /></div><table><caption>USB2.0 Back Panel or External Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Minimum total length</td><td>76 mm</td></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX,RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Choke</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>11</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>13</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>11</td></tr><tr><td>GND</td><td>Ground</td><td>12</td><td>-1</td></tr><tr><td>Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="A3C0D6A4-E43D-44BD-A806-61D1DD9B6F8F"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Back Panel or External Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>3.8</td></tr><tr><td>M5</td><td>MS</td><td>12.7</td></tr></table><p>Max Length Total (mm): 304.8</p><p>Max Length Total Note: Max Length for DSL is 325 mm </p></section><section id="CB3EBB00-B80C-43FB-AE47-F0F2538A2760"><h2>USB2.0 Device Down Topology</h2><div><div>USB2.0 Device Down Topology Diagram</div><image src="assets/images/A2F92A66-07F5-497F-A51E-20C5472B5C50.png" class="contentImage" /></div><table><caption>USB2.0 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Minimum total length</td><td>76 mm</td></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX,RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>VIA3</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CHOKE</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Device</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="78C06601-412C-4DC2-A4A1-AF32027F04E7"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Device Down Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td></tr></table><p>Max Length Total (mm): 304.8</p><p>Max Length Total Note: Max Length for DSL is 325 mm</p></section><section id="D0948615-2F31-48B4-B42A-0E36605C8349"><h2>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</h2><div><div>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology Diagram </div><image src="assets/images/24F4EB0E-F68C-4182-9864-4F0A0E6F1843.png" class="contentImage" /></div><table><caption>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Minimum total length</td><td>76 mm</td></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Component R/C vs. channel length trade-off table</td><td>See Component Restrictions table.</td></tr><tr><td>Typical component R/C</td><td>On-state resistance and capacitance of 6 Ohm and 6 pF. 
Insertion loss &gt;= -0.6 dB; Return loss &lt;= -13 dB.</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>VIA3</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>MUX</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CHOKE </td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td>13</td></tr><tr><td>GND</td><td>Ground</td><td>14</td><td>-1</td></tr><tr><td>ESD</td><td>Device</td><td>13</td><td>14</td></tr><tr><td>M7</td><td>Trace</td><td>12</td><td>15</td></tr><tr><td>EXTERNAL CONNECTER</td><td>Device</td><td>15</td><td>-1</td></tr></table></section><section id="77E1D7EB-E142-44FC-AE23-4A11A6038C5D"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>MS</td><td /><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td><td /></tr><tr><td>M6</td><td>MS</td><td>3.8</td><td /></tr><tr><td>M7</td><td>MS</td><td>12.7</td><td /></tr><tr><td>M5+M6+M7 (M8_charger_len)</td><td>MS</td><td>76.2</td><td>Minimum length: 50.8 mm</td></tr></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: See Component Restriction Table for component R/C vs. channel length trade-off recommendation. Max Length for DSL is 270mm </p><table><tr><th>Motherboard total trace length (mm)</th><th>Max charger module on-state resistance, Ron</th><th>Max charger module on-state capacitance, Con </th><th>Equivalent charger module insertion loss at 240 MHz</th></tr><tr><td>305</td><td>4 </td><td>4 pF</td><td>-0.45 to -0.46 dB</td></tr><tr><td>280</td><td>5 </td><td>5 pF</td><td>-0.57 to -0.58 dB</td></tr><tr><td>254</td><td>6 </td><td>6 pF</td><td>-0.74 to -0.75 dB</td></tr><tr><td>203</td><td>7 </td><td>7 pF</td><td>-0.88 to -0.89 dB</td></tr><tr><td /><td /><td /><td /></tr><tr /></table></section><section id="19916A6E-548F-451D-865F-0E3AF7BD3690"><h2>USB2.0 Flex or Internal Cable Topology</h2><div><div>USB2.0 Flex or Internal Cable Topology Diagram </div><image src="assets/images/6B27B5D4-91D0-4F4F-A7D9-65767CC5AD6E.png" class="contentImage" /></div><table><caption>USB2.0 Flex or Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Minimum total length</td><td>76 mm</td></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm.
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Cable loss vs. channel length trade-off table</td><td>See USB2 with Internal Cable Routing Length versus Cable Loss Restrictions figure</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX,RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>16</td></tr><tr><td>CONNECTOR1</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>CABLE</td><td>Cable</td><td>17</td><td>18</td></tr><tr><td>CONNECXTOR2</td><td>Device</td><td>18</td><td>19</td></tr><tr><td>M4</td><td>Trace</td><td>19</td><td>20</td></tr><tr><td>Choke</td><td>Device</td><td>20</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td>21</td></tr><tr><td>EXT CONNECTOR</td><td>Device</td><td>21</td><td>-1</td></tr></table></section><section id="33DA77E5-6238-4D8E-9818-E374645685C1"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Flex or Internal Cable Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS</td><td /></tr><tr><td>M3</td><td>MS</td><td>12.7</td></tr><tr><td>M4</td><td>MS</td><td /></tr><tr><td>M5</td><td>MS</td><td>3.8</td></tr><tr><td>M6</td><td>MS</td><td>12.7</td></tr></table><p>Max Length Total (mm): 152.4</p><p>Max Length Total Note: Motherboard max length = 152.4 mm  (Refer to Cable Insertion Loss Table) ; Daughter card max length: 50.8 mm. Motherboard max length for DSL is  165mm</p><table><tr><th>Motherboard total trace length (mm)</th><th>Max daughter card trace length (mm)</th><th>Internal cable assembly insertion loss up to 2.5 GHz (dB)</th></tr><tr><td>152</td><td>50.8</td><td>2</td></tr><tr><td>127</td><td>50.8</td><td>2.5</td></tr><tr><td>102</td><td>50.8</td><td>3.5</td></tr><tr><td>76</td><td>50.8</td><td>4</td></tr><tr /></table></section><section id="C186CB4B-FF26-45A7-B3CE-72BA022529DB"><h2>USB2.0 Flex or Internal Cable without Daughter Card Topology</h2><div><div>USB2.0 Flex or Internal Cable without Daughter Card Topology Diagram </div><image src="assets/images/598A4581-9277-45C1-9A73-44F3544B10CD.png" class="contentImage" /></div><table><caption>USB2.0 Flex or Internal Cable without Daughter Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Minimum total length</td><td>76 mm</td></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Cable loss vs. channel length trade-off table</td><td>See USB2 with Internal Cable Motherboard Routing Length versus Cable Loss Restrictions figure.</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX,RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Choke</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Connector</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>CABLE</td><td>Cable</td><td>13</td><td>14</td></tr><tr><td>EXT CONNECTOR</td><td>Device</td><td>14</td><td>-1</td></tr></table></section><section id="EA0D070B-BB53-4E17-B6FF-B8CCDDF0D2E3"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Flex or Internal Cable without Daughter Card Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>3.8</td></tr><tr><td>M5</td><td>MS</td><td>12.7</td></tr></table><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: See Motherboard Routing Length versus Cable Loss Restrictions Table for cable loss vs. motherboard max length trade-off.  Max length for DSL is 190mm</p><table><tr><th>Motherboard total trace length (mm)</th><th>Internal cable assembly insertion loss up to 2.5 GHz (dB)</th></tr><tr><td>178</td><td>2</td></tr><tr><td>152</td><td>2.5</td></tr><tr><td>127</td><td>3.5</td></tr><tr><td>102</td><td>4</td></tr><tr><td>76</td><td>4.5</td></tr><tr /></table></section><section id="94FABCE1-71A1-4B9E-8469-72CFBB4CC4FC"><h2>USB2.0 M.2 Topology</h2><div><div>USB2.0 M.2 Topology Diagram</div><image src="assets/images/24C3C32F-F72C-4575-A497-AC1C071F498C.png" class="contentImage" /></div><table><caption>USB2.0 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Minimum total length</td><td>76 mm</td></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX,RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Choke</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="33077697-531F-4707-BBAC-2B7B955367CC"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 M.2 Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td></tr></table><p>Max Length Total (mm): 304.8</p><p>Max Length Total Note: Max Length for DSL is 325mm </p></section><section id="123590FD-64D6-4174-B014-8CFCB01592AE"><h2>USB2.0 Type-C Topology</h2><div><div>USB2.0 Type-C Topology Diagram</div><image src="assets/images/B0A6F7C0-03E0-41C4-9A5B-9D2B2E9F3647.png" class="contentImage" /></div><table><caption>USB2.0 Type-C Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Minimum total length</td><td>76 mm</td></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 4 vias (including one implemented to accommodate stub).</td></tr><tr><td>Max stub length</td><td>3.6 mm</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX,RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>17</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>14</td></tr><tr><td>VIA3</td><td>Via</td><td>14</td><td>16</td></tr><tr><td>M7</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>TYPEC CONNECTOR</td><td>Device</td><td>17</td><td>-1</td></tr></table></section><section id="DF51D8D0-C7EB-4ABC-8FB2-58ACDE7E5A73"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Type-C Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>3.8</td></tr><tr><td>M5</td><td>MS</td><td>14</td></tr><tr><td>M6</td><td>MS</td><td>3.6</td></tr><tr><td>M7</td><td>MS</td><td>3.6</td></tr></table><p>Max Length Total (mm): 304.8</p><p>Max Length Total Note: Max Length for DSL is 325 mm </p></section><section id="A23D9C59-C2A9-4976-BC63-A8C031A6843C"><h2>USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</h2><div><div>USB2.0 Type-C Port with BC1.2 Charger Module/ MUX / Power Switch Topology Diagram </div><image src="assets/images/B48144B1-9961-4C65-8301-BFF816C53939.png" class="contentImage" /></div><table><caption>USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Minimum total length</td><td>76 mm</td></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381mm .</td></tr><tr><td>Number of vias allowed</td><td>Max 4 vias (including one implemented to accommodate stub).</td></tr><tr><td>Max stub length</td><td>3.6 mm</td></tr><tr><td>Component R/C vs. channel length trade-off table</td><td>See Module Component Restrictions figure.</td></tr><tr><td>Typical component R/C</td><td>On-state resistance and capacitance of 6 Ohm and 6 pF; 
Insertion Loss &gt;= -0.6 dB ; Return Loss &lt;= -13 dB.</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>CHOKE </td><td>Device</td><td>10</td><td>11</td></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>MUX</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>VIA3</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>VIA4</td><td>Via</td><td>14</td><td>17</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>15</td></tr><tr><td>M7</td><td>Trace</td><td>15</td><td>18</td></tr><tr><td>M8</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>TYPE-C CONNECTER</td><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="06C772A2-0601-4335-8040-A4B423FCB493"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>MS</td><td /><td /></tr><tr><td>M3 or M5</td><td>MS</td><td>3.8</td><td /></tr><tr><td>M6</td><td>MS</td><td>14</td><td /></tr><tr><td>M7</td><td>MS</td><td>3.6</td><td /></tr><tr><td>M8</td><td>MS</td><td>3.6</td><td /></tr><tr><td>M4+M5+M6+M7 or M4+M5+M6+M8 (M9_charger_len)</td><td>MS</td><td>76.2</td><td>Minimum Length: 50.8 mm</td></tr></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: See Component Restriction Table for component R/C vs. channel length trade-off recommendation. Max length for DSL is 270mm</p><table><tr><th>Motherboard total trace length (mm)</th><th>Max charger module on-state resistance, Ron</th><th>Max charger module on-state capacitance, Con </th><th>Equivalent charger module insertion loss at 240 MHz</th></tr><tr><td>305</td><td>4 </td><td>4 pF</td><td>-0.45 to -0.46 dB</td></tr><tr><td>280</td><td>5 </td><td>5 pF</td><td>-0.57 to -0.58 dB</td></tr><tr><td>254</td><td>6 </td><td>6 pF</td><td>-0.74 to -0.75 dB</td></tr><tr><td>203</td><td>7 </td><td>7 pF</td><td>-0.88 to -0.89 dB</td></tr><tr><td /><td /><td /><td /></tr><tr /></table></section><section id="0674C56A-628D-4B48-B123-38DC3EB05DAF"><h2>USB3.2</h2><p>Description: This PHY only supports configuration with standard Type-A connector.</p><div><div>USB3.2 Stub Requirement</div><image src="assets/images/B7B6C787-414D-4AD2-82DC-7E596D56B2DA.png" class="contentImage" /></div><div><div>USB3.2 Component Routing Requirement</div><image src="assets/images/1FD32965-FF11-4C31-8F60-82D432895BB1.png" class="contentImage" /></div><div><div>USB3.2 Component Pad Voiding Requirement</div><image src="assets/images/583AA800-8CFE-4C6D-AFC1-D3298053201A.png" class="contentImage" /></div><div><div>USB3.2 Receptacle Ground Void Dimension Recommendations</div><image src="assets/images/203A7A25-998A-46B3-9825-68D786360FA6.png" class="contentImage" /></div><div><div>USB3.2 Signals to PTH Transition Requirement</div><image src="assets/images/A55F7110-7A5C-45E3-95B0-C8D648531674.png" class="contentImage" /></div><table><caption>USB3.2 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch &lt; 0.254 mm. Total length mismatch &lt; 0.127 mm.</td></tr><tr><td>Stub requirement</td><td>Channel and via stub requirement must meet &lt; 381 um for both Tx and Rx signal pairs.</td></tr><tr><td>Tx AC cap value for USB3.2 Gen1 &amp; Gen2</td><td>AC capacitor value: 100 nF nominal (75 nF - 265 nF range).</td></tr><tr><td>Short circuit protection for Type-C topology (if applicable)</td><td>Crx cap value: 297 nF to 363 nF including tolerance, 25 V. Rb resistor value: 220 k  5%.</td></tr><tr><td>Component size requirement ( CMC, ESD, AC cap, Resistor)</td><td>Strongly recommended to use 0201 components for better impedance control. </td></tr><tr><td>Component voiding</td><td>All component pads must be voided on L2 and with GND reference on L3. Suggest having pad voiding size of 50.8 um (2 mils) overcut. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Component routing</td><td>Signal pair to entry/ exist from components pad symmetrically. Maintain differential routing to meet trace target impedance whenever possible.</td></tr><tr><td>Signal PTH/ via transition</td><td>Differential pair voiding needed for each signal pair transition with recommended antipad size of 0.75 mm. Suggest having two symmetrical GND stitching vias for each signal pair transition.</td></tr><tr><td>Cable and connector recommendation</td><td>Strongly recommended to use SMT connectors. For PTH connectors (assuming connector is on the top), USB3.2 signals need to be routed from the bottom of the board such that there is no stub on for connector entry.
Intel strongly recommends selecting cables and connectors which meet electrical requirements specified in both USB-IF Cable and Connector Specification dated June 2017 and Universal Serial Bus 3.1 Legacy Connectors and Cable Assemblies Compliance dated April 2018. 
The USB-IF does not certify legacy or USB Type-C(tm) Gen2 stacked connectors. The USB-IF does certify legacy or USB Type-C(tm) Gen1 stacked connectors. Refer USB-IF for more details.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential oval antipad required for all layers. Suggest using differential signal antipad with 2 mm size.</td></tr><tr><td>Repeater pad voiding</td><td>A differential void on L2 that is larger than the repeater with 50.8 um (2 mils) overcut is recommended. GND referencing is needed on L3. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Routing scheme</td><td>Non-interleaved breakout (B0) is required to mitigate near-end crosstalk.
The main route (MR) supports both interleaved routing and non-interleaved routing for maximum flexibility on stripline (SL).
For microstrip (MS), interleaved routing scheme is recommended.</td></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt). IO power rails with less than 5A max current can be considered for dual reference implementation.
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split within 6 mm of a signal running across the plane split.</td></tr><tr><td>Cris-crossing signals in DSL configuration</td><td>For USB32 signals, recommended maximum number of cris-crossing signals is 15. 
If same signal cris-crosses twice, it is counted as 2 cris-crossings.
</td></tr></table><table><caption>USB3.2 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="85CAD554-9061-4C4D-B6B6-101696B97FAC"><h2>USB3.2 Gen1x1 External Topology</h2><div><div>USB3.2 Gen1x1 External Topology Diagram</div><image src="assets/images/7233F4A0-C56A-41A4-981C-D551DC9CA045.JPG" class="contentImage" /></div><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Additional top-to-bottom via allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td>Inductor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Via3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2+M3+M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Via3</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="68CA3DDB-DA04-4A04-97D0-784D05AF5A00"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 External Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL</td><td>216</td></tr><tr><td>M2+M3+M4+M5</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: The maximum length can be increased to 279 mm if M1 is routed with DSL</p></section><section id="4B97806A-FD30-4EE0-9F94-B7993026CA30"><h2>USB3.2 Gen1x1 Internal Cable Topology</h2><div><div>USB3.2 Gen1x1 Internal Cable Topology Diagram</div><image src="assets/images/95243408-6D0A-4C71-BA9D-1974BBFD0CFB.JPG" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 Internal Cable Topology Notes</caption><tr><th>Note</th></tr><tr><td>This assumes internal cable assembly insertion loss of ~2 dB @ 2.5 GHz, ~3 dB @ 5.0 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Additional top-to-bottom via allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Assembly</td><td>Cable</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CMC</td><td>Inductor</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>Via3</td><td>Via</td><td>13</td><td>14</td></tr><tr><td>M6</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>15</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Assembly</td><td>Cable</td><td>6</td><td>7</td></tr><tr><td>M3+M4+M5</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>Via3</td><td>Via</td><td>9</td><td>10</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="282A6747-5ED7-4A99-ABA7-8ACE83881745"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 Internal Cable Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL</td><td>96.8</td></tr><tr><td>M2</td><td>MS</td><td>5</td></tr><tr><td>M3+M4+M5+M6</td><td>MS</td><td>50.8</td></tr></table><p>Max Length Total (mm): 165.1</p><p>Max Length Total Note: The maximum length can be increased to 177 mm if M1 is routed with DSL</p></section><section id="52C7E305-3D42-41A9-BFA7-CC940E356568"><h2>USB3.2 Gen1x1 M.2 Topology</h2><div><div>USB3.2 Gen1x1 M.2 Topology Diagram</div><image src="assets/images/B0DE49C8-EBBB-4ED0-9969-7AB98CD3FF7C.JPG" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>ESD Component</td><td>For M.2 topology, ESD is optional assuming ESD control is taken care during assembly process.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Additional top-to-bottom via allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td>Inductor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Via3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2+M3+M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Via3</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="01644E70-8AB9-4F7B-9AE5-2066B8BEBA3F"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 M.2 Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL</td><td>216</td></tr><tr><td>M2+M3+M4+M5</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: The maximum length can be increased to 279 mm if M1 is routed with DSL</p></section><section id="975E634D-33E9-4968-9DA7-670BA628DE11"><h2>USB3.2 Gen2x1 External Topology</h2><div><div>USB3.2 Gen2x1 External Topology Diagram</div><image src="assets/images/4D521F99-F876-4B65-8C7E-E041C673EC2B.JPG" class="contentImage" /></div><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Additional top-to-bottom via allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td>Inductor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Via3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2+M3+M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Via3</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="D75FE8C3-204F-40D2-818A-14FADEA2D286"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen2x1 External Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL</td><td>63</td></tr><tr><td>M2+M3+M4+M5</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 101</p></section><section id="1970445B-8CD8-490A-B253-527E1BC93726"><h2>USB3.2 Gen2x1 External With Retimer Topology</h2><div><div>USB3.2 Gen2x1 External With Retimer Topology Diagram</div><image src="assets/images/89B0F10D-469A-4D9E-8045-930D1F54E7E9.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/F572BFE1-66BE-4ECB-A415-45CD62819226.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1 External With Retimer Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>0</td><td>Pre-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr><tr><td>Rx, Tx</td><td>0</td><td>Post-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via3</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Re-timer</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Via4</td><td>Via</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Via5</td><td>Via</td><td>14</td><td>15</td></tr><tr><td>M7</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>16</td><td>17</td></tr><tr><td>M8</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>CMC</td><td>Inductor</td><td>18</td><td>19</td></tr><tr><td>M9</td><td>Trace</td><td>19</td><td>20</td></tr><tr><td>ESD</td><td>Device</td><td>20</td><td>21</td></tr><tr><td>Via6</td><td>Via</td><td>21</td><td>22</td></tr><tr><td>M10</td><td>Trace</td><td>22</td><td>23</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>23</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via3</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Re-timer</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Via4</td><td>Via</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Via5</td><td>Via</td><td>14</td><td>15</td></tr><tr><td>M11</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>ESD</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>Via6</td><td>Via</td><td>17</td><td>18</td></tr><tr><td>M12</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>19</td><td>-1</td></tr></table></section><section id="D21F2876-6464-4720-BD19-51EE276B4924"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen2x1 External With Retimer Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>0</td><td>Note1*</td></tr><tr><td>M1+M2</td><td>MS, DSL</td><td>0</td><td>Note1*</td></tr><tr><td>M3+M4</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M5+M6</td><td>MS, DSL</td><td>0</td><td>Note1*</td></tr><tr><td>M7+M8+M9+M10 / M11+M12</td><td>MS</td><td>0</td><td>Note1*</td></tr></table><p>Max Length Total Note: Note1*</p></section><section id="88B682DA-5968-460B-B487-DD470DA05972"><h2>USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</h2><div><div>USB3.2 Gen2x1, Gen1x1 External With Redriver Topology Diagram</div><image src="assets/images/2713D7CF-0847-4B25-B87F-090D37123EA9.JPG" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/4EE9B0DC-4056-432B-83AB-63F8DD394927.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1, Gen1x1 External With Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>0</td><td>Pre-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr><tr><td>Rx, Tx</td><td>0</td><td>Post-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Re-driver</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Post-Cap</td><td>Capacitor</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>CMC</td><td>Inductor</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>ESD</td><td>Device</td><td>14</td><td>15</td></tr><tr><td>Via3</td><td>Via</td><td>15</td><td>16</td></tr><tr><td>M7</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>17</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Re-driver</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M8</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Via3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M9</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="86FBC99D-149F-4A1E-A201-C21F1560E273"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen2x1, Gen1x1 External With Redriver Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL</td><td>0</td><td>Note1*</td></tr><tr><td>M2+M3</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M4+M5+M6+M7 / M8+M9</td><td>MS</td><td>0</td><td>Note1*</td></tr></table><p>Max Length Total Note: Note1*</p></section><section id="4DBA4475-F507-406A-B9AD-A5BFC98D209C"><h2>USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology</h2><div><div>USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology Diagram</div><image src="assets/images/4A2B89FA-78B4-4DE8-BE9A-8CDDE737175E.JPG" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/AB02EEEE-23E1-4CCD-8B62-83CF6109F10A.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>This assumes internal cable insertion loss of ~3 dB @ 5 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>0</td><td>Pre-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr><tr><td>Rx, Tx</td><td>0</td><td>Post-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Assembly</td><td>Cable</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Re-driver</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Post-Cap</td><td>Capacitor</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>CMC</td><td>Inductor</td><td>14</td><td>15</td></tr><tr><td>M7</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>ESD</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>Via3</td><td>Via</td><td>17</td><td>18</td></tr><tr><td>M8</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>19</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Assembly</td><td>Cable</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Re-driver</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M9</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>Via3</td><td>Via</td><td>13</td><td>14</td></tr><tr><td>M10</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>15</td><td>-1</td></tr></table></section><section id="113FA166-BDCD-4376-9FE3-482E3C5FBC5D"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL</td><td>0</td><td>Note1*</td></tr><tr><td>M2</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M3+M4</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M5+M6+M7+M8 / M9+M10</td><td>MS</td><td>0</td><td>Note1*</td></tr></table></section><section id="8605B25E-1F4F-4FC6-AF41-062045FFC725"><h2>(Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</h2><div><div>USB3.2 Gen2x1, Gen1x1 Type-A External With Redriver Topology Diagram</div><image src="assets/images/45DBCD1A-CF11-4642-A165-AC70E6F8E920.JPG" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/6B546675-EA42-46C9-BE6C-5B45133FB102.png" class="contentImage" /></div><table><caption>(Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr><tr><td>(Internal Validation Only) Please refer to "Diodes PI3EQX100xE2 USB3.x Gen2 Linear Redriver Application Information.pdf" for details on redriver requirements. </td></tr></table></section><section id="E3362809-82F8-4E01-9A9D-13ACA9659B59"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.5</td><td>*Internal RVP validation only for Gen2x1:</td></tr><tr><td>M1</td><td>MS, DSL</td><td>162.5</td><td /></tr><tr><td>M2+M3</td><td>MS</td><td>12.5</td><td>*Total Pre Channel Length 7.5 inches. BO+M1+M2+M3 IL @ 5 GHz &lt; 12 dB and IL @ 5 GHz &gt; 6 dB</td></tr><tr><td>M4+M5+M6+M7 / M8+M9</td><td>MS</td><td>50.8</td><td>*Total Post Channel Length 2 inches. Recommended Routing Length 1.5 inches.</td></tr></table><p>Max Length Total (mm): 241.3</p><p>Max Length Total Note: Note1*</p></section><section id="8978416F-DAD5-47AB-B477-AF90EBE522EE"><h2>(Internal Use) USB3.2 Gen2x1 Internal Cable Topology</h2><div><div>USB3.2 Gen2x1 Internal Cable Topology Diagram</div><image src="assets/images/09DD71AE-8B3E-4814-8139-5D83D89171D6.png" class="contentImage" /></div><table><caption>(Internal Use) USB3.2 Gen2x1 Internal Cable Topology Notes</caption><tr><th>Note</th></tr><tr><td>This assumes internal cable assembly with low insertion loss of ~1 dB @ 5.0 GHz. Refer to "USB3.2 Front Panel Internal Cable and Connector White Paper" for more details.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table></section><section id="797C4EF8-A8B1-4C24-9DA7-1FAD7F653D84"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Use) USB3.2 Gen2x1 Internal Cable Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td /></tr><tr><td>M2</td><td>MS</td><td /></tr><tr><td>M3+M4+M5+M6/M7+M8</td><td>MS</td><td /></tr></table></section><section id="7BD8039E-4413-4A1F-B3CD-69642CD6C4CB"><h2>(Internal Use) USB3.2 Gen1x1 Traditional Docking Topology</h2><div><div>USB3.2 Gen1x1 Traditional Docking Topology Diagram</div><image src="assets/images/1EA497E9-74C0-40E1-BB37-799399E991FC.JPG" class="contentImage" /></div></section><section id="67A176F0-06EB-45A7-82A7-0AFCC7B5F13B"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Use) USB3.2 Gen1x1 Traditional Docking Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1+M2+M3+M4</td><td>MS, DSL, SL</td><td>177.1</td></tr><tr><td>M5+M6</td><td>MS, DSL, SL</td><td>90</td></tr><tr><td>M7+M8</td><td>MS</td><td>12.5</td></tr></table><p>Max Length Total (mm): 292.1</p></section><section id="CAF7B019-2043-4A53-A70E-FD05D66EB48E"><h2>UFS</h2><table><caption>UFS General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stub requirement</td><td>Channel and via stub requirement must meet &lt; 11mils for both Tx and Rx signal pairs.</td></tr><tr><td>Component size requirement ( CMC)</td><td>Strongly recommended to use 0201 components for better impedance control. </td></tr><tr><td>Component voiding</td><td>All component pads must be voided on L2 and with GND reference on L3. Suggest having pad voiding size of 50.8 um (2 mils) overcut. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Component routing</td><td>Signal pair to entry/ exist from components pad symmetrically. Maintain differential routing to meet trace target impedance whenever possible.</td></tr><tr><td>Signal PTH/ via transition</td><td>Differential pair voiding needed for each signal pair transition with recommended antipad size of 0.75 mm. Suggest having two symmetrical GND stitching vias for each signal pair transition.</td></tr><tr><td>Routing scheme</td><td>Non-interleaved breakout (B0) is required to mitigate near-end crosstalk.
The main route (MR) supports both interleaved routing and non-interleaved routing for maximum flexibility on stripline (SL).
For microstrip (MS), interleaved routing scheme is recommended.</td></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt). IO power rails with less than 5A max current can be considered for dual reference implementation.
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split within 6 mm of a signal running across the plane split.</td></tr><tr><td>Routing in DSL configuration</td><td>If DSL configuration is used (for ex: UFS is in layer 4 and there are signals routed in L3, this is assumed to be DSL configuration).
Avoid power or ground planes in layer 3 above UFS signals.
Prefer low speed/GPIO signals in layer 3 above UFS signals.</td></tr><tr><td>Parallel routing in DSL configuration</td><td>If signals are routed in same direction (less than 30 degrees between routing in layers 4 and layer 3), please refer to General Dual Stripline Routing Recommendations. </td></tr><tr><td>Cris-crossing signals in DSL configuration</td><td>For UFS signals, recommended maximum number of cris-crossing signals is 15. If same signal cris-crossing twice, it is counted as 2 cris-crossings.</td></tr></table><table><caption>UFS Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>12.7</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>12.7</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="17A9B9A7-B388-4C35-9882-56AA2182A8C4"><h2>UFS Gear 4 Device Down Topology</h2><div><div>UFS Gear 4 Device Down Topology Diagram</div><image src="assets/images/AA1FE2E4-52A7-4010-8263-9630A3926232.JPG" class="contentImage" /></div><table><caption>UFS Gear 4 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Common mode choke</td><td>Optional. However, if the surface routing near the connector exceeds 25mm, a CMC is required. For more information, refer to the EMC section.</td></tr><tr><td>Reference plane</td><td>Continuous ground recommended.</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed.</td></tr><tr><td>Minimum length </td><td>Minimum length of 63.5 mm.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Total Channel</td><td /></tr><tr><td>Rx, Tx</td><td>1</td><td /><td>Additional via transitions between top and bottom layers are allowed to facilitate device access.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CMC</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Rx</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2+M3</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Tx</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="E54BC7AA-460F-4989-AB7C-BFA40A483C47"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>UFS Gear 4 Device Down Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 114.3mm with CMC, &lt; 127mm without CMC</td></tr><tr><td>M2+M3</td><td>MS, DSL</td><td>25</td><td /></tr></table><p>Max Length Total (mm): 114.3</p><p>Max Length Total Note: The maximum length can be increased to 127mm without using CMC</p></section><section id="6B8F6E34-F995-460E-9100-27032CFCAB4E"><h2>UFS Gear 4 M.2 Topology</h2><div><div>UFS Gear 4 M.2 Topology Diagram</div><image src="assets/images/C06708C0-AD7B-49D1-8464-4E24B81D22BA.JPG" class="contentImage" /></div><table><caption>UFS Gear 4 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Common mode choke</td><td>Optional. However, if the surface routing near the connector exceeds 25mm, a CMC is required. For more information, refer to the EMC section.</td></tr><tr><td>Reference plane</td><td>Continuous ground recommended</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed. </td></tr><tr><td>Minimum length </td><td>Minimum length of 63.5 mm.</td></tr><tr><td>Add in card</td><td>This assumes add in card insertion loss of ~0.6dB @ 5.83 GHz</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Total Channel</td><td>Max via count allow</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CMC</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="A09666D9-E605-4FAA-8B14-A6B71DB403D9"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>UFS Gear 4 M.2 Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 101.6mm with CMC, &lt; 114.3mm without CMC</td></tr><tr><td>M2+M3</td><td>MS, DSL</td><td>25</td><td /></tr></table><p>Max Length Total (mm): 101.6</p><p>Max Length Total Note: The maximum length can be increased to 114.3mm without using CMC; Max length not including add in card, only motherboard length</p></section><section id="A48CE3FC-5D15-4FD6-9957-971AB0E986FB"><h2>UFS Gear 4 M.2 MUX Topology</h2><div><div>UFS Gear 4 M.2 MUX Topology Diagram</div><image src="assets/images/5E826C2A-A1F9-4187-B386-E2E2E0A122F7.JPG" class="contentImage" /></div><table><caption>UFS Gear 4 M.2 MUX Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Common mode choke</td><td>Optional. However, if the surface routing near the connector exceeds 25mm, a CMC is required. For more information, refer to the EMC section.</td></tr><tr><td>Reference plane</td><td>Continuous ground recommended</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed. </td></tr><tr><td>Minimum length </td><td>Minimum length of 63.5 mm.</td></tr><tr><td>Add in card</td><td>This assumes add in card insertion loss of ~0.6dB @ 5.83 GHz</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Total Channel</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>2</td><td /><td>Additional via transition allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CMC</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>MUX</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2+M3</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>MUX</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M5</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="29778385-9AE2-4692-951C-C4570977DF80"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>UFS Gear 4 M.2 MUX Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL</td><td /><td>Max length is BO+M1+M2+M3+M4 &lt; 88.9 mm with CMC, &lt; 101.6mm without CMC</td></tr><tr><td>M2+M3+M4+M5</td><td>MS, DSL</td><td>25</td><td /></tr></table><p>Max Length Total (mm): 88.9</p><p>Max Length Total Note: The maximum length can be increased to 101.6 mm without using CMC; Max length not including add in card, only motherboard length</p></section><section id="F3545C02-C808-4B64-B07B-9DB608CA3988"><h2>(Internal Validation) UFS Add-in-card Topology</h2><div><div>UFS Add-in-card Topology Diagram</div><image src="assets/images/42C7A9F7-504D-47B8-AF3C-25FB2566FB01.png" class="contentImage" /></div><table><caption>(Internal Validation) UFS Add-in-card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Common mode choke</td><td>Unstuffed by default (internal RVP EMC concern only).</td></tr><tr><td>Reference plane</td><td>Continuous ground recommended</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed.</td></tr><tr><td>Minimum length </td><td>Minimum length of 63.5 mm.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Choke</td><td>Inductor</td><td>4</td><td>5</td></tr><tr><td>BI</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AIC Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>BI</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AIC Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="A306945A-AA26-4EE1-9C08-795A99A11115"><h2>Standard Loss (SL), Rx,Tx</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) UFS Add-in-card Topology Standard Loss (SL), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td /><td>Max length is BO+M1+M2+BI &lt; 101.6 mm</td></tr><tr><td>M2</td><td>MS, DSL</td><td>22.7</td><td /></tr><tr><td>BI</td><td>MS, DSL</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 101.6</p><p>Max Length Total Note: Max length not including add in card, only motherboard length (additional 12.7 mm). </p></section><section id="BE5CB91D-ACE6-4709-96BD-7A0D7D16964B"><h2>CATERR#</h2></section><section id="FA0AA45E-A042-40E1-9ED7-AB8C98CE6988"><h2>CATERR# Topology</h2><div><div>CATERR# Topology Diagram</div><image src="assets/images/5AE8F353-DD81-4C85-824E-B12B4D544362.jpg" class="contentImage" /></div><table><caption>CATERR# Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Rpu</td><td>2.2 k  20%.
Total length can be extended up to 1524 mm. Refer to "CATERR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr><tr><td>Signal name/ list</td><td>CATERR#</td></tr></table></section><section id="CFFE6AB2-5711-485F-8740-C1CD6531B490"><h2>Segment Lengths</h2><table><caption>CATERR# Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>B0 + M1 + M2</td><td>MS, DSL</td><td>1016</td><td>Max length for BO &lt; 127 mm. Total length can be extended up to 1524 mm. Refer to "CATERR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr></table><p>Max Length Total (mm): 1016</p><table><tr><th>Max Total Board Routing Length (mm)</th><th>Max # of Connected Devices</th><th>Max Rpu</th></tr><tr><td>254</td><td>3</td><td>5.6 k  10%</td></tr><tr><td>254</td><td>5</td><td>4.7 k  10%</td></tr><tr><td>381</td><td>5</td><td>3.9 k  10%</td></tr><tr><td>508</td><td>5</td><td>3.3 k  10%</td></tr><tr><td>762</td><td>5</td><td>2.7 k  10%</td></tr><tr><td>1016</td><td>5</td><td>2.2 k  10%</td></tr><tr><td>1270</td><td>5</td><td>1.8 k  10%</td></tr><tr><td>1524</td><td>5</td><td>1.5 k  10%</td></tr><tr /></table></section><section id="96E34C31-FEF0-4CC5-B123-4F622FE9101D"><h2>CLINK</h2></section><section id="5939CA50-3375-4DC2-8FFB-E7702E015434"><h2>CLINK 1-Load (Add-In Card) Topology</h2><div><div>CLINK 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/748213FF-F7F4-49A8-B869-6BE3F816A640.jpg" class="contentImage" /></div><table><caption>CLINK 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum trace DC resistance </td><td>13 </td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>CL_CLK, CL_DATA, CL_RST#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>5</td><td>Total Channel</td></tr><tr><td>Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="5028E084-489E-4F54-BCCA-E7F16CCDF4E5"><h2>Segment Lengths</h2><table><caption>CLINK 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>241.3</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>38.1</td><td /></tr></table><p>Max Length Total (mm): 292.1</p></section><section id="F1B2A8FE-C1F6-4A14-85DE-54766BC55F05"><h2>CNVi BRI and RGI</h2></section><section id="5C146794-666B-4814-87DF-B95C9F384327"><h2>CNVi BRI and RGI 1-Load Topology</h2><div><div>CNVi BRI and RGI 1-Load M.2 Connector Topology Diagram</div><image src="assets/images/C617FC29-DE72-41BF-A116-F1DE666D361B.jpg" class="contentImage" /></div><div><div>CNVi BRI and RGI 1-Load Module Down Topology Diagram</div><image src="assets/images/23497F74-621D-4A00-B09D-DB2794FF551A.jpg" class="contentImage" /></div><table><caption>CNVi BRI and RGI 1-Load Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Max frequency</td><td>40 MHz</td></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended for microstrip line.
(2) Dual continuous GND is recommended for strip line.
(3) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(4) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>R1</td><td>[1] 24   5% for max total length  76.2 mm. 
[2] 30   5% for max total length &lt; 76.2 mm. 

To be placed 12.7 mm (can be extended to 25.4 mm) from the CPU for CNV_BRI_DT and CNV_RGI_DT signal.</td></tr><tr><td>R2</td><td>[1] 30   5% for max total length  76.2 mm 
[2] 36   5% for max total length &lt; 76.2 mm

To be placed 12.7 mm from the connector for CNV_BRI_RSP and CNV_RGI_RSP signal.</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Signal name/ list</td><td>CNV_BRI_DT, CNV_RGI_DT, CNV_BRI_RSP, CNV_RGI_RSP.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>4</td><td>Total Channel</td></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M5</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M4</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="72798BCF-B910-472D-8F86-C59D96915EDF"><h2>Segment Lengths</h2><table><caption>CNVi BRI and RGI 1-Load Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M2</td><td>MS, DSL</td><td>228.3</td></tr><tr><td>M3</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL</td><td>228.3</td></tr><tr><td>M5</td><td>MS, DSL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 253.7</p></section><section id="3BBCBCA1-214A-4112-A3B5-6AF0CA942BCA"><h2>CPU GPIO</h2></section><section id="BB35F7CC-E7BE-49B2-82C3-C39BE9C0A029"><h2>CPU GPIO CMOS Buffer Type Topology</h2><div><div>CPU GPIO 1-Load Topology Diagram</div><image src="assets/images/0765D936-8772-477E-9DFA-B6D43BF04964.jpg" class="contentImage" /></div><div><div>CPU GPIO Multi-Load Branch Topology Diagram</div><image src="assets/images/A00E896E-23F4-4B67-823C-019B383530DC.jpg" class="contentImage" /></div><div><div>Formula for Strapping or Pull-up Resistor Calculation</div><image src="assets/images/47292EE3-95C8-44A4-9D5A-77302724E1E8.png" class="contentImage" /></div><div><div>Example of Strapping or Pull-up Resistor Calculation</div><image src="assets/images/7023EBB5-D872-42C4-9DCC-FA2C4E5406AA.png" class="contentImage" /></div><table><caption>CPU GPIO CMOS Buffer Type Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Total trace length</td><td>Total trace length options as below: 
[1] Total trace length BO + M1 + BI =&lt; 177.8 mm, or
[2] Total trace length BO + M2 + BI =&lt; 177.8 mm, or
[3] Total trace length BO + Mn + BI =&lt; 177.8 mm.</td></tr><tr><td>Strapping resistor, R_strap</td><td>20 k on need basis, for strapping purposes.
Resistor can be either pull-up or pull-down depending on strapping design.</td></tr><tr><td>Number of vias allowed</td><td>No restriction.</td></tr><tr><td>Reference plane</td><td>No restriction.</td></tr><tr><td>Note 1</td><td>R_strap resistor is optional depending on signal needs and can be anywhere along M1, M2, Mn lane.
Refer to EDS or device datasheet for the requirement.</td></tr><tr><td>Note 2</td><td>Main route of Mn can start anywhere along M1 as long as the total length of each branch from CPU to device is less than 177.8 mm.</td></tr><tr><td>Note 3</td><td>R_strap resistor value depends on power sequence/ strapping's timing and DC voltage level requirement (refer below for calculation details).</td></tr><tr><td>Note 4</td><td>Level shifter may be needed depending on actual device implementation. Generally no length restriction after level shifter.</td></tr><tr><td>Note 5</td><td>For CPU input-only signal, if device output is open drain buffer type, then proper pull-up resistor, Rpu is needed and refer to "Rise Time and R_strap or Rpu Calculation" section for details.</td></tr><tr><td>Note 6</td><td>Noise sensitive GPIO pin should be properly shielded/ with sufficient trace spacing (e.g.: 3x of trace width).
This is to prevent undesirable random system reset.
Examples of signal: PMU_PLTRST_B, FORCEPR#.</td></tr><tr><td>Rise time and R_strap or Rpu calculation</td><td /></tr><tr><td>R_strap or Rpu formula</td><td>Refer image [Formula for Strapping or Pull-up Resistor].</td></tr><tr><td>Bus capacitance rule of thumb, Cb</td><td>Device = 10 pF per device.
Board trace = 3.3 pF per 25.4 mm of trace length.</td></tr><tr><td>Example</td><td>[1] Total bus length = 10 inches  --&gt; 10 x 3.3 pF = 33 pF.
[2] Branch topology with two devices  --&gt;  2 x 10 pF = 20 pF.
[3] With a rise time requirement (tr) = 1 us.
Refer image [Example for Strapping or Pull-up Resistor Calculation].</td></tr></table></section><section id="CF93D2C8-3E66-4725-82CC-E2CF954EF8F7"><h2>Segment Lengths</h2><table><caption>CPU GPIO CMOS Buffer Type Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>177.6</td></tr><tr><td>BI</td><td>MS, DSL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 203</p></section><section id="F09AFCA5-A02C-4B5E-B3ED-5766D0491858"><h2>[For Internal Reference] GPIO Open Drain Buffer Type Topology</h2><p>Description: Note: For internal reference only! Do not publish in external PDG!</p><div><div>Formula for Strapping or Pull-up Resistor Calculation</div><image src="assets/images/0841714F-E8AB-49AA-8313-1370EEECF9CC.jpg" class="contentImage" /></div><div><div>Example for Strapping or Pull-up Resistor Calculation</div><image src="assets/images/1B2D836D-6167-4688-9F41-EFB7611792DE.jpg" class="contentImage" /></div><table><caption>[For Internal Reference] GPIO Open Drain Buffer Type Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Note 1</td><td>No length/ topology restriction.</td></tr><tr><td>Note 2</td><td>Pull-up resistor, Rpu can be calculated based on rise time requirement (refer to "Rise time and R_strap or Rpu calculation" section for details).
Rise time requirement may varies depending on device requirement (if any), refer to device data sheet.</td></tr><tr><td>Note 3</td><td>Intel input buffer does not have any rise/ fall time requirement.
For device TX open drain signal, refer to device's design guide or Intel reference schematic for pull-up resistor value.</td></tr><tr><td>Rise time and R_strap or Rpu calculation</td><td /></tr><tr><td>R_strap or Rpu formula</td><td>Refer image [Formula for Strapping or Pull-up Resistor].</td></tr><tr><td>Bus capacitance rule of thumb, Cb</td><td>Device = 10 pF per device.
Board trace = 3.3 pF per 25.4 mm of trace length.</td></tr><tr><td>Example</td><td>[1] Total bus length = 10 inches  --&gt; 10 x 3.3 pF = 33 pF.
[2] Branch topology with two devices  --&gt;  2 x 10 pF = 20 pF.
[3] With a rise time requirement (tr) = 1 us.
Refer image [Example for Strapping or Pull-up Resistor Calculation].</td></tr></table></section><section id="93952DF2-D77D-4807-AD81-F1DE4C99EDEA"><h2>DMIC</h2></section><section id="42C1139C-0546-4119-B564-C7ADD1317A1C"><h2>DMIC 2-Load Branch Topology</h2><div><div>DMIC 2-Load Branch CLK Topology Diagram</div><image src="assets/images/AB8D21AF-35E2-4F0B-B611-F9D89BD8C862.jpg" class="contentImage" /></div><div><div>DMIC 2-Load Branch DATA Topology Diagram</div><image src="assets/images/5AB734C4-1157-490C-BBB6-711ED51871E8.jpg" class="contentImage" /></div><table><caption>DMIC 2-Load Branch Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1 &amp; C1</td><td>[1] EMI RC filter placeholder: Stuff R1 with 0  and unstuff C1 by default. Refer to EMC section for details.  
[2] To be placed only for DMIC_CLK.
[3] C1 is recommended to be placed close to R1. C1 is recommended to be placed 12.7 mm from the CPU, but can be extended to 25.4 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum. If M1 is routed on MS, EMI RC filter should be placed at the beginning of the MS routing.</td></tr><tr><td>R2</td><td>50 .
[1] R2 is recommended to be placed immediate after the branches.
[2] If the branches not immediately split after connector, please follow rule [1].</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between branch</td><td>Branch 1 and branch 2 need to be length matched within 2.54 mm.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>N/A</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D: 40 .
[2] GPP_S: 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>DMIC_CLK_A[0:1], DMIC_DATA[0:1].</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>5</td></tr><tr><td>C1</td><td>Capacitor</td><td>4</td><td>6</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr><tr><td>GND</td><td>Ground</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="DD0DD130-119E-43DE-BEA7-4A5E7B4D48E3"><h2>Segment Lengths</h2><table><caption>DMIC 2-Load Branch Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>254</td></tr><tr><td>M2</td><td>MS, DSL</td><td>127</td></tr><tr><td>M_cable</td><td>Cable</td><td>508</td></tr></table><p>Max Length Total (mm): 901.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 901.7 mm;  2) Total topology length = 1028.7 mm.</p></section><section id="9F4B24B0-ACFA-4D9F-B759-5E2B5A34A1D1"><h2>DMIC 2-Load Daisy Topology</h2><div><div>DMIC 2-Load Daisy CLK Topology Diagram</div><image src="assets/images/7FA85C7A-CABB-4B12-8ECE-F9096410A867.jpg" class="contentImage" /></div><div><div>DMIC 2-Load Daisy DATA Topology Diagram</div><image src="assets/images/90369AEF-1A2E-445F-9F53-63EF7BE10DE7.jpg" class="contentImage" /></div><table><caption>DMIC 2-Load Daisy Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1 &amp; C1</td><td>[1] EMI RC filter placeholder: Stuff R1 with 0  and unstuff C1 by default. Refer to EMC section for details.  
[2] To be placed only for DMIC_CLK.
[3] C1 is recommended to be placed close to R1. C1 is recommended to be placed 12.7 mm from the CPU, but can be extended to 25.4 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum. If M1 is routed on MS, EMI RC filter should be placed at the beginning of the MS routing.</td></tr><tr><td>R2</td><td>50 .
R2 is recommended to be placed immediate after the branches from connector.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>N/A</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D: 40 .
[2] GPP_S: 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>DMIC_CLK_A[0:1], DMIC_DATA[0:1].</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>C1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>GND</td><td>Ground</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="995F09D8-BAEE-427A-BA9B-66F6CCC801C8"><h2>Segment Lengths</h2><table><caption>DMIC 2-Load Daisy Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>254</td></tr><tr><td>M2</td><td>MS, DSL</td><td>10</td></tr><tr><td>M_cable_1</td><td>Cable</td><td>524</td></tr><tr><td>M_cable_2</td><td>Cable</td><td>101</td></tr></table><p>Max Length Total (mm): 901.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 901.7 mm;  2) Total topology length = 911.7 mm.</p></section><section id="46F5E08E-4745-451D-9D8A-7A2EE9A014DC"><h2>eSPI</h2></section><section id="562C49F8-D054-4DBF-89E1-922F7A8EC4DD"><h2>eSPI 1-Load (Device Down) Topology</h2><div><div>eSPI 1-Load (Device Down) Topology Diagram</div><image src="assets/images/EB2B1E41-9AC3-4863-97AE-B687D3335DDA.jpg" class="contentImage" /></div><table><caption>eSPI 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>50 MHz</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI base specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>27   5%.
To be placed 25.4 mm from the CPU on ESPI_CLK and ESPI_IO[0:3].
</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2 &gt; 25.4 mm</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS0#, ESPI_RESET#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>DEVICE</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="17DC1F45-D5B1-40E7-BD24-08016FD5773C"><h2>Segment Lengths</h2><table><caption>eSPI 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M2</td><td>MS, DSL</td><td>190.5</td></tr></table><p>Max Length Total (mm): 215.9</p></section><section id="7DFFF73A-CAB7-4713-8506-F43B3C420A86"><h2>[For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</h2><div><div>eSPI 2-Load (Device Down) Topology Diagram</div><image src="assets/images/54BB27CD-3E83-4A5A-84B7-AEEF9A0096B6.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] eSPI 2-Load Branch (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Device 1: EC at 50 MHz.
Device 2: SIO/ TPM at 33 MHz.</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI base specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>0  for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R2</td><td>18  5% for ESPI_CLK and 0  placeholder for ESPI_IO[0:3].</td></tr><tr><td>R3</td><td>18  5% for ESPI_CLK and 0  placeholder for ESPI_IO[0:3].</td></tr><tr><td>M5 segment</td><td>It is recommended to have MS routing.</td></tr><tr><td>Minimum length, total</td><td>50.8 mm</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS[0:1]#, ESPI_ALERT[0:1]#, ESPI_RESET#.</td></tr><tr><td>DATA routing requirements (For 50MHz at 190.5mm maximum length)</td><td>DATA must be routed in between DATA &amp; Pseudo Static Signals, by following this approach, TS can be 125um.
Min. Length for MS/DSL routing need to meet 50.8mm.</td></tr><tr><td>CLK routing requirements (For 50MHz at 190.5mm maximum length)</td><td>CLK can be routed in between DATA &amp; Pseudo Static Signals, by following this approach, TS can be 375um.
Min. Length for MS/DSL routing need to meet 50.8mm.
</td></tr><tr><td>Topology maximum length</td><td>This topology approach was designed to meet route length of the eSPI for 50MHz path at 190.5mm and 33MHz path at 215.9mm that was requested and agreed between SI and RVP Team</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Rx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>8</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R2</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>DEVICE 1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>R3</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>DEVICE 2</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="CD149464-29D8-4A7E-ADBD-B2063705A58C"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] eSPI 2-Load Branch (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, SL</td><td>50.8</td></tr><tr><td>M2</td><td>MS, SL</td><td>63.5</td></tr><tr><td>M3</td><td>MS, SL</td><td>63.5</td></tr><tr><td>M4</td><td>MS, SL</td><td>12.7</td></tr><tr><td>M5</td><td>SL</td><td>139.7</td></tr></table><p>Max Length Total (mm): 190.5</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 190.5 mm;  2) Total topology length = 342.9 mm</p></section><section id="4B0B260E-E2C8-42DD-8734-4648926F7FD3"><h2>[For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</h2><div><div>eSPI 2-Load (AIC) Topology Diagram</div><image src="assets/images/389D479B-F480-4502-8919-F2DBB302E890.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Device 1: EC at 50 MHz.
Device 2: SIO/ TPM at 33 MHz.</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI base specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>0  for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R2</td><td>18  5% for ESPI_CLK and 0  placeholder for ESPI_IO[0:3].</td></tr><tr><td>R3</td><td>18  5% for ESPI_CLK and 0  placeholder for ESPI_IO[0:3].</td></tr><tr><td>M5 segment</td><td>It is recommended to have MS routing.</td></tr><tr><td>Minimum length, total</td><td>50.8 mm</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS[0:1]#, ESPI_ALERT[0:1]#, ESPI_RESET#.</td></tr><tr><td>Topology maximum length</td><td>This topology approach was designed to meet route length of the eSPI for 50MHz path at 190.5mm and 33MHz path at 215.9mm that was requested and agreed between SI and RVP Team</td></tr><tr><td>DATA routing requirements (For 50MHz at 190.5mm maximum length)</td><td>DATA must be routed in between DATA &amp; Pseudo Static Signals, by following this approach, TS can be 125um.
Min. Length for MS/DSL routing need to meet 50.8mm.</td></tr><tr><td>CLK routing requirements (For 50MHz at 190.5mm maximum length)</td><td>CLK can be routed in between DATA &amp; Pseudo Static Signals, by following this approach, TS can be 375um.
Min. Length for MS/DSL routing need to meet 50.8mm.
</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Rx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>8</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R2</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>DEVICE 1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>R3</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>11</td><td>12</td></tr><tr><td>DEVICE 2</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="5419BFCD-3028-47CB-BB54-CB9456D96CD0"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, SL</td><td>50.8</td></tr><tr><td>M2</td><td>MS, SL</td><td>63.5</td></tr><tr><td>M3</td><td>MS, SL</td><td>63.5</td></tr><tr><td>M4</td><td>MS, SL</td><td>12.7</td></tr><tr><td>M5</td><td>SL</td><td>139.7</td></tr></table><p>Max Length Total (mm): 190.5</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 190.5 mm;  2) Total topology length = 342.9 mm.</p></section><section id="5952814C-701D-42E6-B650-C13419B47127"><h2>GSPI</h2></section><section id="BC27A538-A8F5-4C26-A79C-82E50419824B"><h2>GSPI 1-Load (Add-In Card) Topology</h2><div><div>GSPI 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/B1BCFE2D-92DC-4D3C-B50B-0933F3592CBF.jpg" class="contentImage" /></div><table><caption>GSPI 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>25 MHz</td></tr><tr><td>R1</td><td>15   5%.
To be placed on GSPI[0:1]_MOSI, GSPI0A_MOSI, GSPI[0:1]_MISO, and GSPI0A_MISO</td></tr><tr><td>M2 length extension</td><td>Can support up to 190.5mm but the bus frequency needs to reduce to 20MHz.
</td></tr><tr><td>Minimum length</td><td>BO + M1 + M2: 38.1 mm.</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 9 ns.
Data input hold time &lt; 5 ns.
0 ns &lt; CLK to DATA output valid time &lt; 14 ns.</td></tr><tr><td>Device driver strength characteristics </td><td>Impedance: 50  to 100 .
0.85 ns &lt; rise/ fall time measured at 20%-80% &lt; 1.9 ns based on 10 pF test load.
1.6 pF  input capacitance, Cin  1.75 pF.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>50 .</td></tr><tr><td>Signal name/ list</td><td>GSPI[0:1]_CLK, GSPI[0:1]_MISO, GSPI[0:1]_MOSI, GSPI[0:1]_CS0#, GSPI0A_CLK, GSPI0A_MOSI, GSPI0A_MISO, GSPI0A_CS0#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Cable</td><td>5</td><td>-1</td></tr></table></section><section id="93C492F3-F547-4B52-AB49-7C52D46302F9"><h2>Segment Lengths</h2><table><caption>GSPI 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>88.9</td><td>Can extend up to 190.5mm with maximum 20MHz bus frequency.</td></tr></table><p>Max Length Total (mm): 114.3</p><p>Max Length Total Note: Total length can extend to 215.9mm with maximum 20MHz bus frequency. </p></section><section id="007E723F-071E-4856-88F7-9E3B50FFCB25"><h2>GSPI 1-Load (for Touch Panel) Topology</h2><div><div>GSPI 1-Load (for Touch Panel) Topology Diagram</div><image src="assets/images/2AE6F3A2-51A6-4ACC-901F-43D86947F1B6.jpg" class="contentImage" /></div><table><caption>GSPI 1-Load (for Touch Panel) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>12 MHz</td></tr><tr><td>R1</td><td>10   5%.
To be placed 12.7 mm from the connector on GSPI[0:1]_CLK, GSPI[0:1]_MOSI, GSPI[0:1]_MISO, GSPI0A_CLK, GSPI0A_MOSI, GSPI0A_MISO.</td></tr><tr><td>M_cable</td><td>Recommended to use shielded cable.</td></tr><tr><td>Minimum length</td><td>M1: 25.4 mm.
M2: 2.54 mm.
M_cable: 25.4 mm.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>40 .</td></tr><tr><td>Signal name/ list</td><td>GSPI[0:1]_CLK, GSPI[0:1]_MISO, GSPI[0:1]_MOSI, GSPI[0:1]_CS0#, GSPI0A_CLK, GSPI0A_MOSI, GSPI0A_MISO, GSPI0A_CS0#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Cable</td><td>5</td><td>-1</td></tr></table></section><section id="F36DB6F3-78B6-4D2F-8734-5F2ED3533CB6"><h2>Segment Lengths</h2><table><caption>GSPI 1-Load (for Touch Panel) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>228.6</td></tr><tr><td>M2</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M_cable</td><td>Cable</td><td>457.2</td></tr></table><p>Max Length Total (mm): 711.2</p></section><section id="25ECA2B6-B77F-4C86-8CAC-4A927E8AA5E0"><h2>HDA</h2></section><section id="5396A5EA-CE58-4045-A413-95399BABB32A"><h2>HDA 1-Load (Device Down) Topology</h2><div><div>HDA 1-Load (Device Down) Topology Diagram</div><image src="assets/images/85D07409-1BD8-4578-8324-459ACDD57C03.jpg" class="contentImage" /></div><table><caption>HDA 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>20   5%.
Recommended to be placed 12.7 mm from the CPU.</td></tr><tr><td>R2</td><td>33   10%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Dual stripline (DSL)</td><td>No parallelism between CLK and DATA signals, as well as DATA and DATA signals.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>40 . </td></tr><tr><td>Signal name/ list</td><td>HDA_SDO, HDA_SDI0, HDA_BCLK, HDA_SYNC, HDA_RST#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Device</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M3</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="9D914BF2-6C0F-4921-A614-1475847843B0"><h2>Segment Lengths</h2><table><caption>HDA 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>355</td></tr><tr><td>M2</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M3</td><td>MS, DSL</td><td>342.3</td></tr></table><p>Max Length Total (mm): 367.7</p></section><section id="670343DE-857B-4283-A864-05C870A9D9ED"><h2>[For Internal Validation] HDA 1-Load (Add-In Card) Topology</h2><div><div>[For Internal Validation] HDA 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/F2D0F8AC-F247-4569-8F26-F37E39AF9471.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] HDA 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>20   5%.
Recommended to be placed 12.7 mm from CPU, but can be extended to 38.1 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>33   10%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Dual stripline (DSL)</td><td>No parallelism between CLK and DATA signals, as well as DATA and DATA signals.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>33 . </td></tr><tr><td>Signal name/ list</td><td>HDA_SDO, HDA_SDI0, HDA_BCLK, HDA_SYNC, HDA_RST#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Cable Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Cable Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="B919F519-4EC5-455B-A06C-D06D32087D6F"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] HDA 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>284.6</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M3</td><td>MS, DSL</td><td /><td>M3 is dependent on the AIC. For ALC274 AIC &lt; 38.1 mm; Gen3 AIC &lt; 355.6 mm; Gen4 AIC &lt; 177.8 mm.</td></tr><tr><td>M_Cable</td><td>Cable</td><td>203.2</td><td /></tr></table><p>Max Length Total (mm): 551.3</p><p>Max Length Total Note: 1) Total max length to ALC274 AIC = 551.3 mm; 2) Total max length to Gen3 AIC = 868.8 mm; 3) Total max length to Gen4 AIC = 691 mm.</p></section><section id="77B45FC1-2C3E-4CA5-A6C8-45D101EA8446"><h2>ISH-SPI</h2></section><section id="EE9AB265-4F22-41E9-9E69-490CE893F65F"><h2>ISH-SPI 1-Load (Add-In Card) Topology</h2><div><div>ISH-SPI 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/3342E464-B0D7-408B-95B6-D196C7B5B0F5.jpg" class="contentImage" /></div><table><caption>ISH-SPI 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>25 MHz</td></tr><tr><td>R1</td><td>[1] 0  (placeholder).
To be placed on ISH_SPI_CLK, ISH_SPI_MOSI.</td></tr><tr><td>Minimum length</td><td>56 mm</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 5 ns.
Data input hold time &lt; 5 ns.
1 ns &lt; CLK to DATA output valid time &lt; 15 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>50 . </td></tr><tr><td>Signal name/ list</td><td>ISH_SPI_CLK, ISH_SPI_MISO, ISH_SPI_MOSI, ISH_SPI_CS#, ISH_SPIA_CLK, ISH_SPIA_MISO, ISH_SPIA_MOSI, ISH_SPIA_CS#.</td></tr><tr><td>DATA routing requirements</td><td>MISO signal routed in between MOSI &amp; CS# with Trace Spacing=125um</td></tr><tr><td>CLK routing requirement</td><td>CLK signal routed in between CS# and other DATA signal with Trace Spacing=375um.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>DEVICE</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="9920FEA9-098F-479C-8BD1-FE30E2D21FFF"><h2>Segment Lengths</h2><table><caption>ISH-SPI 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>M2</td><td>MS, DSL</td><td>215.9</td></tr></table><p>Max Length Total (mm): 254</p></section><section id="A1462881-9F0A-441D-ABB1-021058F35EA0"><h2>I2C</h2><table><caption>I2C General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Note 1</td><td>Multiple options for pull-up/ pull-down and current assist strengths are provided for a particular total bus capacitance. Choose the optimal value for system based on design considerations like power, BOM and cost.</td></tr><tr><td>Note 2</td><td>Trace capacitance per inch is approximately CL = 85r / Zo pF, r - dielectric constant of material, Zo - trace impedance.</td></tr><tr><td>Note 3</td><td>Bus capacitance calculation assumptions:
[1] Device capacitance = 5 pF to 10 pF per I2C device.
[2] Motherboard board trace capacitance = 2 pF to 5 pF per inch of trace length.
[3] CPU pin capacitance = 8 pF to 10 pF.</td></tr></table></section><section id="338E9A97-F95C-4E7B-9529-26BCE46FC175"><h2>I2C Topology</h2><table><caption>I2C Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30  to 70 .</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between SCL and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals  100 MHz.</td></tr><tr><td>Trace spacing between SDA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (SDA, SCL)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td> 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20  per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "830097_WCL_I2C_SMBUS_SMLINK_EIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.</td></tr><tr><td>Signal name/ list</td><td>I2C[0:5]_SDA, I2C[0:5]_SCL, a_I2C[2:5]_SDA, a_I2C[2:5]_SCL, ISH_I2C[0:2]_SDA, ISH_I2C[0:2]_SCL, a_ISH_I2C2_SDA, a_ISH_I2C2_SCL, THC_I2C[0:1]_SCL, THC_I2C[0:1]_SDA</td></tr></table></section><section id="81353575-AFF4-404E-A422-BB852877A0C7"><h2>I2C Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>I2C Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>8.2 k</td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>4.7 k</td><td>100 </td></tr><tr><td>Up to 200 pF</td><td>2.2 k</td><td>100 </td></tr><tr><td>Up to 300 pF</td><td>1.5 k</td><td>100 </td></tr><tr><td>Up to 400 pF</td><td>1.2 k</td><td>100 </td></tr></table></section><section id="D1271F2B-664E-496C-BC4C-608958C28549"><h2>I2C Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>I2C Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>3.3 k</td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>1.5 k</td><td>100 </td></tr><tr><td>70 pF to 200 pF</td><td>820 </td><td>100 </td></tr><tr><td>70 pF to 400 pF</td><td>620 </td><td>100 </td></tr></table></section><section id="A056E8B6-F8C3-4A1A-BD7B-FD891949B84B"><h2>I2C Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>I2C Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>1.2 k</td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>680 </td><td>100 </td></tr><tr><td>60 pF to 300 pF</td><td>300 </td><td>50 </td></tr></table></section><section id="937866DF-6AF0-413D-AE46-0B779E54BBFA"><h2>I2C High Speed Mode (1.7 MHz) - SCL</h2><p>Frequency: 1.7 MHz</p><table><caption>I2C High Speed Mode (1.7 MHz) - SCL Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>1.5 k</td><td>100 </td><td>None</td></tr><tr><td>45 pF to 80 pF</td><td>1 k</td><td>100 </td><td>None</td></tr><tr><td>75 pF to 165 pF</td><td>470 </td><td>100 </td><td>None</td></tr><tr><td>130 pF to 200 pF</td><td>470 </td><td>50 </td><td>001</td></tr><tr><td>185 pF to 240 pF</td><td>470 </td><td>50 </td><td>010</td></tr></table></section><section id="1CA5B357-F21D-404C-A227-ED85C631A0DC"><h2>I2C High Speed Mode (1.7 MHz) - SDA</h2><p>Frequency: 1.7 MHz</p><table><caption>I2C High Speed Mode (1.7 MHz) - SDA Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>1.8 k</td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>1.2 k</td><td>100 </td></tr><tr><td>85 pF to 240 pF</td><td>430 </td><td>50 </td></tr></table></section><section id="E9216D94-D36F-4A6B-8136-BD9D43C49E7C"><h2>I2C High Speed Mode (3.4 MHz) - SCL</h2><p>Frequency: 3.4 MHz</p><table><caption>I2C High Speed Mode (3.4 MHz) - SCL Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>750 </td><td>100 </td><td>None</td></tr><tr><td>45 pF to 75 pF</td><td>510 </td><td>100 </td><td>None</td></tr><tr><td>70 pF to 95 pF</td><td>620 </td><td>100 </td><td>001</td></tr><tr><td>90 pF to 100 pF</td><td>910 </td><td>100 </td><td>010</td></tr></table></section><section id="0DB41EEB-7C48-4FC4-88FB-28D801D3A2C8"><h2>I2C High Speed Mode (3.4 MHz) - SDA</h2><p>Frequency: 3.4 MHz</p><table><caption>I2C High Speed Mode (3.4 MHz) - SDA Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>1.5 k</td><td>100 </td><td>None</td></tr><tr><td>45 pF to 75 pF</td><td>1 k</td><td>100 </td><td>None</td></tr><tr><td>60 pF to 100 pF</td><td>680 </td><td>100 </td><td>None</td></tr></table></section><section id="782F5319-2D5D-48F3-A27F-CE8172D19344"><h2>I2C for DDR5 SPD Topology</h2><table><caption>I2C for DDR5 SPD Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30  to 70 .</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between SCL and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals  100 MHz.</td></tr><tr><td>Trace spacing between SDA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (SDA, SCL)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td> 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Max stub length to device</td><td>127 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20  per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "830097_WCL_I2C_SMBUS_SMLINK_EIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.
</td></tr><tr><td>Max SPD device input capacitance</td><td>5 pF</td></tr><tr><td>General recommendations for DDR5 SPD</td><td>[1] It is recommended to have a dedicated bus for DDR5 SPD usage. 
[2] If dedicated bus is not possible, it is recommended to use a voltage translator to shift the signal down to 1V to match the SPD device.</td></tr><tr><td>Signal name/ list</td><td>I2C[0:5]_SDA, I2C[0:5]_SCL, a_I2C[2:5]_SDA, a_I2C[2:5]_SCL, ISH_I2C[0:2]_SDA, ISH_I2C[0:2]_SCL, a_ISH_I2C2_SDA, a_ISH_I2C2_SCL, THC_I2C[0:1]_SCL, THC_I2C[0:1]_SDA
</td></tr></table></section><section id="0EE9299E-CA48-4B83-B29A-A854C10C04E9"><h2>I2C Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>I2C Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>8.2 k</td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>4.7 k</td><td>100 </td></tr><tr><td>Up to 200 pF</td><td>2.7 k</td><td>100 </td></tr><tr><td>Up to 300 pF</td><td>1.8 k</td><td>100 </td></tr><tr><td>Up to 400 pF</td><td>1.5 k</td><td>50 </td></tr></table></section><section id="DCB0ED5D-6388-4707-AB3E-06A6B5A771D3"><h2>I2C Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>I2C Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>3.9 k</td><td>100 </td></tr><tr><td>45 pF to 100 pF</td><td>2.7 k</td><td>100 </td></tr><tr><td>85 pF to 250 pF</td><td>1.2 k</td><td>50 </td></tr></table></section><section id="17FC82B8-22E6-4900-9282-77DAC270FC3A"><h2>I2C Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>I2C Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>2.2 k</td><td>100 </td></tr><tr><td>Up to 115 pF</td><td>1 k</td><td>50 </td></tr></table></section><section id="DB3C1AAB-E8E3-498A-88B6-F326FA9585E0"><h2>I2S</h2><table><caption>I2S General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Host/ device mode terminology</td><td>Host Mode refers to the mode where the clock is driven by Intel CPU.
Device Mode refers to the mode where the clock is driven by external device.</td></tr></table></section><section id="F701D825-694D-4FBC-B4F4-1F366CC4AEE6"><h2>I2S Host Mode: 1-Load (Device Down) Topology</h2><div><div>I2S Host Mode: 1-Load (Device Down) Topology Diagram</div><image src="assets/images/1FE64252-2DEE-477A-A889-2CC0C8A4CECB.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0  placeholder.
Recommended to be placed 25.4 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>22 .
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns. 
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2: 50.8 mm.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 .
[2] GPP_S (I2S1/ I2S2): 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>RX</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>TX</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="2F32E581-DCF5-4C28-AB98-313D78B520B8"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>368.3</td></tr><tr><td>M2</td><td>MS, DSL</td><td>355.6</td></tr><tr><td>M3</td><td>MS, DSL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 381</p></section><section id="BA075356-C43B-47E0-B127-0C8D0E6860B5"><h2>I2S Host Mode: 1-Load (Add-In Card) Topology</h2><div><div>I2S Host Mode: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/251E132C-1735-451A-B3D5-982A44E564C1.jpg" class="contentImage" /></div><div><div>I2S Signal Ganging with CNVi GPIO Topology Diagram</div><image src="assets/images/883F71FE-AE60-4CFE-A0C4-A89BEFD50C89.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0  placeholder.
Recommended to be placed 25.4 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>22 .
Recommended to be placed 12.7 mm from connector/ header.</td></tr><tr><td>R3 (applicable to I2S to discrete CNV module topology only)</td><td>1k .
Used for ganging I2S signals with CNVi GPIO signals.
Required on the CNVi GPIO signals, to be placed &lt;2" from the ganging point. </td></tr><tr><td>Additional guidelines for I2S to discrete CNV module topology</td><td>[1] For I2S topology connecting to discrete connectivity module, there is a requirement to share/ gang I2S signals with CNVi GPIO signals (RF_RESET_B and CLKREQ) onto the same physical line:
     - I2S_SFRM with RF_RESET_B
     - I2S_TXD with CLKREQ
[2] A 1k  resistor (R3) is required on the CNVi GPIO signals, to be placed &lt;2" from the ganging point. 
[3] Location of the ganging is not restricted and can be implemented anywhere along the bus.
[4] Refer to "I2S signal ganging with CNVi GPIO" diagram for guidance on the implementation. Note that the I2S series resistors (R1 and R2) are still needed and considered in a separate topology diagram.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns. 
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2: 50.8 mm.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 .
[2] GPP_S (I2S1/ I2S2): 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Cable</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Cable</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>PCH</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>PCH</td><td>Device</td><td>0</td><td>6</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Connector</td><td>Cable</td><td>3</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>6</td><td>5</td></tr><tr><td>R3</td><td>Resistor</td><td>5</td><td>2</td></tr></table></section><section id="8FA5E6CD-9853-465F-B2CA-4FB305465D76"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>342.9</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>330.2</td><td /></tr><tr><td>M3</td><td>MS, DSL</td><td>25.4</td><td /></tr><tr><td>M4</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL</td><td /><td>Denotes length of the ganging CNVI GPIO signal for I2S discrete connectivity topology. There is no max length restriction for this segment.</td></tr></table><p>Max Length Total (mm): 381</p></section><section id="83297899-44AE-4C5D-97CD-9515D9DF98E9"><h2>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</h2><div><div>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology Diagram</div><image src="assets/images/5B9E9EE3-C6CF-47E5-A54A-A2839B59D90A.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>[1] 0  for max total length &gt; 406.4 mm.
[2] 10   5% for max total length &lt;= 406.4mm. 

Recommended to be placed 25.4 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>22 .
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns. 
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2: 50.8 mm.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 .
[2] GPP_S (I2S1/ I2S2): 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Cable</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Cable</td><td>4</td><td>-1</td></tr></table></section><section id="8CA2BACC-64E3-4C2C-AEAD-37969D1A9DF1"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>342.9</td></tr><tr><td>M2</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>M3</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M_Cable</td><td>Cable</td><td>152.4</td></tr></table><p>Max Length Total (mm): 533.4</p></section><section id="E234101D-6C33-485F-91B0-8011F2D44BE7"><h2>I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</h2><div><div>I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology Diagram</div><image src="assets/images/8FAFDF41-6277-4AB9-AE6E-49E4F9AB2530.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>[1] GPP_D (I2S0): 47   10%.
[2] GPP_S (I2S1/ I2S2): 0  placeholder.
Recommended to be placed 25.4 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>22 .
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns.
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 .
[2] GPP_S (I2S1/ I2S2): 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Cable</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Cable</td><td>3</td><td>-1</td></tr></table></section><section id="1B5962F6-716E-4F90-8A96-D2522D7A875E"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL</td><td>279.4</td></tr><tr><td>M2</td><td>MS, DSL</td><td>38.1</td></tr><tr><td>M3</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>M4</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M_Cable</td><td>Cable</td><td>25.4</td></tr></table><p>Max Length Total (mm): 368.3</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 368.3 mm; 2)Total topology length = 406.4 mm.</p></section><section id="BC9F3A1C-154E-4FB7-A012-1E5906A5F30E"><h2>I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology</h2><div><div>I2S Host Mode: 4-load Daisy Chain (Cable and Add-In Card) Topology Diagram</div><image src="assets/images/8A7A57F1-6853-4127-AC5A-5E750F0305C1.png" class="contentImage" /></div><table><caption>I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>[1] GPP_D (I2S0): 56   10%.
[2] GPP_S (I2S1/ I2S2): 0  placeholder.
Recommended to be placed 25.4 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>27   10%.
Recommended to be placed 12.7 mm from the device.</td></tr><tr><td>Max frequency</td><td>6.144 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns.
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 .
[2] GPP_S (I2S1/ I2S2): 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Cable</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Cable</td><td>3</td><td>-1</td></tr></table></section><section id="B31FD5C7-ED80-4E4F-9EBF-5D86D9839DDB"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL</td><td>279.4</td></tr><tr><td>M2</td><td>MS, DSL</td><td>38.1</td></tr><tr><td>M3</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>M4</td><td>MS, DSL</td><td>50.8</td></tr><tr><td>M5</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>BI</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>M_Cable</td><td>Cable</td><td>25.4</td></tr></table><p>Max Length Total (mm): 495.3</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 495.3 mm; 2) Total topology length = 571.5 mm. </p></section><section id="830BFB53-0AC0-433E-8E29-BACB7D089A43"><h2>I2S Device Mode: 1-Load (Device Down) Topology</h2><div><div>I2S Device Mode: 1-Load (Device Down) Topology Diagram</div><image src="assets/images/F67B78ED-83AB-4574-BE21-811DE606A1F9.jpg" class="contentImage" /></div><table><caption>I2S Device Mode: 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0  placeholder.
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>22 .
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns.
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Minimum length</td><td>BO + M1 + M2: 50.8 mm.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 .
[2] GPP_S (I2S1/ I2S2): 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>RX</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>TX</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="3912AEAF-6044-4260-B33F-B94AD9C8BCF6"><h2>Segment Lengths</h2><table><caption>I2S Device Mode: 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>190.5</td></tr><tr><td>M2</td><td>MS, DSL</td><td>177.8</td></tr><tr><td>M3</td><td>MS, DSL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 203.2</p></section><section id="C5BC3FAA-C1DE-4815-98B6-576315D3A614"><h2>I2S Device Mode: 1-Load (Add-In Card) Topology</h2><div><div>I2S Device Mode: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/DB3EC6B1-4E41-42EE-B9D3-A22A4E1F974F.jpg" class="contentImage" /></div><table><caption>I2S Device Mode: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0  placeholder.
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>22 .
Recommended to be placed 12.7 mm from connector/ header.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns.
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2: 50.8 mm.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 .
[2] GPP_S (I2S1/ I2S2): 50 , slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Cable</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Cable</td><td>5</td><td>-1</td></tr></table></section><section id="9979D283-B6FE-4306-BEFB-3A92922A746A"><h2>Segment Lengths</h2><table><caption>I2S Device Mode: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>190.5</td></tr><tr><td>M2</td><td>MS, DSL</td><td>177.8</td></tr><tr><td>M3</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL</td><td>25.4</td></tr></table><p>Max Length Total (mm): 228.6</p></section><section id="C0DEECE9-C663-42AE-935E-AF74FDDC0749"><h2>I2S MCLK: 1-Load (Add-In Card) Topology</h2><div><div>I2S MCLK: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/18BE53A3-CF23-4B49-81BE-1795338704DB.jpg" class="contentImage" /></div><table><caption>I2S MCLK: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>33 . 
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Minimum length</td><td>38.1 mm</td></tr><tr><td>Trace spacing between CLK and other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>I2S_MCLK1_OUT</td></tr><tr><td>CPU buffer driver strength</td><td>50 .</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Cable</td><td>4</td><td>-1</td></tr></table></section><section id="6DF1D426-224C-447C-AE4C-3B9F2C846D46"><h2>Segment Lengths</h2><table><caption>I2S MCLK: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td /><td>M1 + M2 &lt; 368.3</td></tr><tr><td>M2</td><td>MS, DSL</td><td /><td>M1 + M2 &lt; 368.3</td></tr></table><p>Max Length Total (mm): 381</p></section><section id="D9EBF5F1-61F6-49B0-9490-46718B9E43F3"><h2>I3C</h2></section><section id="FBDAB0C9-3BD2-40A9-86AA-605DE2958C8D"><h2>I3C 1-Island (Device Down) Topology</h2><div><div>I3C 1-Island (Device Down) Topology Diagram</div><image src="assets/images/9E59755E-C36B-4755-BE4C-301D5A47375E.png" class="contentImage" /></div><table><caption>I3C 1-Island (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Mixed bus topology</td><td>This topology supports usages with a mix of I2C and I3C devices. For mixed I2C and I3C bus, routing should follow I3C PDG.</td></tr><tr><td>Reduced max length</td><td>Actual max length for I3C can go up to 1016 mm. Reduced max length is due to legacy I2C Fast Mode Plus (FM+) requirement.</td></tr><tr><td>Island terminology</td><td>'Island refers to 1 to 3 devices connected and placed near to each other, where the max capacitance per island is 20 pF. For multiple devices within an island, the max stub length to each device is 25.4 mm.</td></tr><tr><td>Max frequency</td><td>2 MHz</td></tr><tr><td>Rpu</td><td>1 k.</td></tr><tr><td>R1</td><td>33   5%
Placed within 25.4 mm distance from CPU.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>40 . </td></tr><tr><td>Max device buffer driver strength</td><td>90 </td></tr><tr><td>Signal name/ list</td><td>I3C[0:2]_SDA, I3C[0:2]_SCL, I3C1A_SDA, I3C1A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>Island</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="EF3BC090-CE7D-434B-A8E3-D69F84CD8E72"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode</h2><table><caption>I3C 1-Island (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL</td><td>990.6</td></tr></table><p>Max Length Total (mm): 1016</p></section><section id="EE72F572-07CC-4D79-80F0-F785674E268F"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</h2><table><caption>I3C 1-Island (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL</td><td>406.4</td></tr></table><p>Max Length Total (mm): 431.8</p></section><section id="BB64CB9A-8424-49AE-9DF5-6399F82E44EB"><h2>I3C 2-Island Daisy Chain (Device Down) Topology</h2><div><div>I3C 2-Island Daisy Chain (Device Down) Topology Diagram</div><image src="assets/images/72FE1F43-A277-4250-997F-7FDB75D08BC8.png" class="contentImage" /></div><table><caption>I3C 2-Island Daisy Chain (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Mixed bus topology</td><td>This topology supports usages with a mix of I2C and I3C devices. For mixed I2C and I3C bus, the routing needs to follow the I3C PDG.</td></tr><tr><td>Reduced max length</td><td>Actual max length for I3C can go up to 762 mm. Reduced max length is due to legacy I2C Fast Mode Plus (FM+) requirement.</td></tr><tr><td>Island terminology</td><td>'Island refers to 1 to 3 devices connected and placed near to each other, where the max capacitance per island is 20 pF. For multiple devices within an island, the max stub length to each device is 25.4 mm.</td></tr><tr><td>Max frequency</td><td>2 MHz</td></tr><tr><td>Rpu</td><td>1 k.</td></tr><tr><td>R1</td><td>33   5%.
Placed within 25.4 mm distance from CPU.</td></tr><tr><td>R2</td><td>20 .
Placed within 25.4 mm distance to device.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Max device buffer driver strength</td><td>90 </td></tr><tr><td>Signal name/ list</td><td>I3C[0:2]_SDA, I3C[0:2]_SCL, I3C1A_SDA, I3C1A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL.
</td></tr><tr><td>CPU buffer driver strength</td><td>40 . </td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td /><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>3</td><td>6</td></tr><tr><td>M1</td><td /><td>Trace</td><td>3</td><td>7</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>6</td><td>8</td></tr><tr><td>BI</td><td>1</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Island1</td><td /><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>7</td><td>10</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>BI</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Island2</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="B74D00C7-E0AC-4694-839B-29812AD73220"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode</h2><table><caption>I3C 2-Island Daisy Chain (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL</td><td>381</td></tr><tr><td>M2</td><td>MS, DSL</td><td>381</td></tr><tr><td>BI</td><td>MS, DSL</td><td>25.4</td></tr></table><p>Max Length Total (mm): 762</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 762 mm;  2) Total topology length = 787.4 mm.</p></section><section id="F98068C7-8152-44E8-ABD0-F1D22237608D"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</h2><table><caption>I3C 2-Island Daisy Chain (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL</td><td>190.5</td></tr><tr><td>M2</td><td>MS, DSL</td><td>190.5</td></tr><tr><td>BI</td><td>MS, DSL</td><td>25.4</td></tr></table><p>Max Length Total (mm): 431.8</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 431.8 mm;  2) Total topology length = 457.2 mm.</p></section><section id="2E0125E2-C270-409E-BFF1-280E7A26467C"><h2>I3C 1-Load 10MHz (Device Down) Topology</h2><div><div>I3C 1-Load 10MHz (Device Down) Topology Diagram</div><image src="assets/images/747785DD-C92A-4115-8695-C6CD04DAE3CC.png" class="contentImage" /></div><table><caption>I3C 1-Load 10MHz (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>[1] 39   5% for max total length &lt; 127 mm.
[2] 33   5% for max total length  127mm. 

Placed within 25.4 mm distance from CPU. </td></tr><tr><td>Rpu</td><td>1 k.</td></tr><tr><td>Max frequency</td><td>10 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>40 . </td></tr><tr><td>Max device buffer driver strength</td><td>90 </td></tr><tr><td>Signal name/ list</td><td>I3C[0:2]_SDA, I3C[0:2]_SCL, I3C1A_SDA, I3C1A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="E8205DB6-B5C4-425F-8DDB-09C39749CFF7"><h2>Segment Lengths</h2><table><caption>I3C 1-Load 10MHz (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL</td><td>355.6</td></tr></table><p>Max Length Total (mm): 381</p></section><section id="6E1FBD9A-66D8-44FB-8EC1-BEE29CF06D06"><h2>[Internal validation only] I3C 1-Load 10MHz (Add-In Card) Topology</h2><div><div>I3C 1-Load 10MHz (Add-In Card) Topology Diagram</div><image src="assets/images/3D8DCF3E-6D5E-454F-B33F-396434C112EA.png" class="contentImage" /></div><table><caption>[Internal validation only] I3C 1-Load 10MHz (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>7</td></tr><tr><td>R1</td><td>33 . 
Placed within 25.4 mm distance from CPU.</td></tr><tr><td>Rpu</td><td>1 k.</td></tr><tr><td>Max frequency</td><td>10 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Max device buffer driver strength</td><td>90 </td></tr><tr><td>Signal name/ list</td><td>I3C[0:2]_SDA, I3C[0:2]_SCL, A_I3C1_SDA, A_I3C1_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>AIC Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="0D074E03-EB9E-4349-82DC-9DE1B8CDDD1D"><h2>Segment Lengths</h2><table><caption>[Internal validation only] I3C 1-Load 10MHz (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL</td><td>254</td></tr><tr><td>M2</td><td>MS, DSL</td><td>76.2</td></tr></table><p>Max Length Total (mm): 355.6</p></section><section id="7FC6C2E2-0088-4113-BD11-D0D7D306E1C7"><h2>[Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</h2><div><div>I3C 1-Load 10MHz (Cable and Add-In Card) Topology Diagram</div><image src="assets/images/3A26B375-9D34-4792-938E-3C456903C88E.png" class="contentImage" /></div><table><caption>[Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>7</td></tr><tr><td>R1</td><td>33 . 
Placed within 25.4 mm distance from CPU.</td></tr><tr><td>Rpu</td><td>1 k.</td></tr><tr><td>Max frequency</td><td>10 MHz</td></tr><tr><td>M_Cable electrical characteristic target</td><td>[1] 50   5 . (including cable manufacturing tolerance).
[2] Max insertion loss: &gt; -0.75dB @ 200MHz.
[3] Max return loss: &lt; -13dB @ 200MHz.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Max device buffer driver strength</td><td>90 </td></tr><tr><td>Signal name/ list</td><td>I3C[0:2]_SDA, I3C[0:2]_SCL, A_I3C1_SDA, A_I3C1_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL.</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td /><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>3</td><td>6</td></tr><tr><td>Cable Connector</td><td>1</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="3459D377-4177-4C21-9F72-EDB2879C6035"><h2>Segment Lengths</h2><table><caption>[Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL</td><td>101.6</td></tr><tr><td>M2</td><td>MS, DSL</td><td>50.8</td></tr><tr><td>M_Cable</td><td>Cable</td><td>177.8</td></tr></table><p>Max Length Total (mm): 355.6</p></section><section id="0F372AE0-7CB2-448D-8BDA-8837F14DFD0D"><h2>LSX</h2></section><section id="14842102-20A2-4DB5-9A0E-F56327882DD4"><h2>LSX 1-Load to Retimer (Device Down) Topology</h2><div><div>LSX 1-Load to Retimer (Device Down) Topology Diagram</div><image src="assets/images/266A33F4-7813-4B06-AF3D-D40795E5C858.jpg" class="contentImage" /></div><table><caption>LSX 1-Load to Retimer (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Trace spacing between DATA and DATA/ others signals</td><td>0.125 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Signal name/ list</td><td>TBT_LSX[0:3]_TXD, TBT_LSX[0:3]_RXD.</td></tr><tr><td>CPU buffer driver strength</td><td>50 . </td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Retimer</td><td>Device</td><td>3</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Retimer</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="CA999B26-1B3E-413F-9AB6-B4676A44422F"><h2>Segment Lengths</h2><table><caption>LSX 1-Load to Retimer (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL</td><td>622.3</td></tr></table><p>Max Length Total (mm): 647.7</p></section><section id="BE3D6615-F029-4128-AD39-A68D342BD5C2"><h2>FORCEPR#</h2></section><section id="1F07A279-3334-489D-8959-872027998894"><h2>FORCEPR# Topology</h2><div><div>FORCEPR# Topology Diagram</div><image src="assets/images/5C999B42-E6E1-472D-9F84-F8C2EF8CFFCF.jpg" class="contentImage" /></div><table><caption>FORCEPR# Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R-1, R-2, R-n</td><td>75   R-n + Dev-n drive strength  200 .
[1] Drive strength of each device should be controlled within 75  to 200 , use an additional resistor if the device drive strength is too strong.
[2] Optionally, if the device drive strength is  75  (weak), R-n is not needed.
[3] Recommended to be placed &lt; 127 mm from respective device.</td></tr><tr><td>Rpu</td><td>2.2 k  20%.
Total length can be extended up to 1524 mm. Refer to "FORCEPR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr><tr><td>Signal name/ list</td><td>FORCEPR#</td></tr></table></section><section id="282850FF-2C90-49C9-8A58-22DC24C8FFE2"><h2>Segment Lengths</h2><table><caption>FORCEPR# Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>B0 + M1 + M2</td><td>MS, DSL</td><td>889</td><td>Max length for BO &lt; 127 mm and M2 &lt; 127 mm. Total length can be extended up to 1524 mm. Refer to "FORCEPR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr></table><p>Max Length Total (mm): 889</p><table><tr><th>Max Total Board Routing Length (mm)</th><th>Max # of Connected Devices</th><th>Max Rpu</th></tr><tr><td>254</td><td>4</td><td>5.6 k  10%</td></tr><tr><td>254</td><td>5</td><td>4.7 k  10%</td></tr><tr><td>381</td><td>5</td><td>3.9 k  10%</td></tr><tr><td>508</td><td>5</td><td>3.3 k  10%</td></tr><tr><td>762</td><td>5</td><td>2.7 k  10%</td></tr><tr><td>889</td><td>5</td><td>2.2 k  10%</td></tr><tr><td>1143</td><td>7</td><td>1.8 k  10%</td></tr><tr><td>1524</td><td>7</td><td>1.5 k  10%</td></tr><tr /></table></section><section id="FF0E90B0-FBFE-4B36-AA32-ADAA2B8D9611"><h2>RTC</h2></section><section id="9DD482D3-599E-45C5-96AA-70D9CF82D3DA"><h2>RTC (Real Time Clock) Topology</h2><div><div>32.768 kHz RTC Crystal Topology Diagram</div><image src="assets/images/A4FAE3C4-A978-4E3C-82D9-F7325E1D7985.png" class="contentImage" /></div><table><caption>RTC (Real Time Clock) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between RTC_X1 and RTC_X2</td><td>Total length mismatch: 1.27 mm</td></tr><tr><td>GND shielding</td><td>GND shielding to adjacent signals (especially high speed IO) is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND only; do not reference to power planes. 
If routed as stripline or dual stripline, both top and bottom reference/ adjacent planes MUST be solid continuous ground.</td></tr><tr><td>External capacitor values</td><td>External capacitors C1 and C2 must be matched (C1 = C2).
Capacitor values should be tuned accordingly with respect to load capacitance for RTC crystal 
If the crystal load capacitance reduces (per component datasheet information), then C1/C2 should be reduced accordingly as well. 
For example, if the Cload is close to 10pF, then a more optimized C1/C2 value would be closer to 8pF (instead of 13pF)
Due to vendor variation in crystal characteristic, layout variation and PCB trace, calculation is recommended to determine the C1/C2 value. </td></tr><tr><td>Main route (MR)</td><td>Main route (MR) is recommended to be limited to SL/ DSL to limit coupling and impact from EMI/ RFI sources.</td></tr><tr><td>Rs resistors</td><td>Resistors Rs1 and Rs2 are used as EMI/ RFI CMC placeholder (which can be stuffed as 0 Ohm placeholders). They can be omitted if the platform has no EMI/ RFI issue. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>recommended to minimize number of vias</td></tr></table></section><section id="8E0D5AC2-9C62-4AAA-96BF-67D99376B15B"><h2>Segment Lengths</h2><table><caption>RTC (Real Time Clock) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>MR</td><td>DSL</td><td /></tr></table><p>Max Length Total (mm): 20.3</p><p>Max Length Total Note: Max length of 20.3 mm is based on 0402 resistor and capacitor sizes assumption. Max length can be 25.4 mm if component sizes are reduced from 0402 to 0201.</p></section><section id="7209B02B-8A01-46F2-9342-FC69334388F8"><h2>SMBus 2.0/SMLink</h2><table><caption>SMBus 2.0/SMLink General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Note 1</td><td>Multiple options for pull-up/ pull-down and current assist strengths are provided for a particular total bus capacitance. Choose the optimal value for system based on design considerations like power, BOM and cost.</td></tr><tr><td>Note 2</td><td>Trace capacitance per inch is approximately CL = 85r / Zo pF, r - dielectric constant of material, Zo - trace impedance.</td></tr><tr><td>Note 3</td><td>Bus capacitance calculation assumptions:
[1] Device capacitance = 5 pF to 10 pF per SMBus 2.0/ SMLink device.
[2] Motherboard board trace capacitance = 2 pF to 5 pF per inch of trace length.
[3] CPU pin capacitance = 8 pF to 10 pF.</td></tr></table></section><section id="E1AA472A-AAF9-44CC-86BB-0CD5376FD921"><h2>SMBus 2.0/ SMLink Topology</h2><table><caption>SMBus 2.0/ SMLink Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30  to 70 .</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between CLK and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals  100 MHz.</td></tr><tr><td>Trace spacing between DATA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (DATA, CLK)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between DATA and CLK signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td> 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20  per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "830097_WCL_I2C_SMBUS_SMLINK_EIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.
</td></tr><tr><td>Signal name/ list</td><td>SMBCLK, SMBDATA, SMBALERT#, SML[0:1]CLK, SML[0:1]DATA, SML[0:1]ALERT#, USB-C_SMLCLK, USB-C_SMLDATA, SML0BCLK, SML0BDATA, SML0BALERT#,  PSE_SMLCLK, PSE_SMLDATA, PSE_SMLALERT#</td></tr></table></section><section id="31E03A88-A33D-4619-8199-25C9CB208EB9"><h2>SMBus 2.0/ SMLink Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>SMBus 2.0/ SMLink Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>5.6 k</td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>2.7 k</td><td>100 </td></tr><tr><td>Up to 200 pF</td><td>1.5 k</td><td>100 </td></tr><tr><td>Up to 300 pF</td><td>1 k</td><td>100 </td></tr><tr><td>Up to 400 pF</td><td>820 </td><td>100 </td></tr></table></section><section id="DB03AC89-A797-48D0-A1B8-25D65122D3BC"><h2>SMBus 2.0/ SMLink Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>SMBus 2.0/ SMLink Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>1.8 k</td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>1.5 k</td><td>100 </td></tr><tr><td>75pF to 200 pF</td><td>560 </td><td>100 </td></tr><tr><td>85 pF to 300 pF</td><td>430 </td><td>50 </td></tr></table></section><section id="73FA5723-F9ED-4339-AC79-6690DF55E150"><h2>SMBus 2.0/ SMLink Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>SMBus 2.0/ SMLink Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>820 </td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>470 </td><td>100 </td></tr><tr><td>Up to 200 pF</td><td>270 </td><td>50 </td></tr></table></section><section id="E8D5CB28-08A2-4C50-A858-5CF86AE29CB6"><h2>SMBus 2.0/ SMLink for DDR5 SPD Topology</h2><table><caption>SMBus 2.0/ SMLink for DDR5 SPD Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30  to 70 .</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between CLK and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals  100 MHz.</td></tr><tr><td>Trace spacing between DATA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (DATA, CLK)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between DATA and CLK signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td> 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Max stub length to device</td><td>127 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20  per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "830097_WCL_I2C_SMBUS_SMLINK_EIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.
</td></tr><tr><td>Max SPD device input capacitance</td><td>5 pF</td></tr><tr><td>General recommendations for DDR5 SPD</td><td>[1] It is recommended to have a dedicated bus for DDR5 SPD usage. 
[2] If dedicated bus is not possible, it is recommended to use a voltage translator to shift the signal down to 1V to match the SPD device.</td></tr><tr><td>Signal name/ list</td><td>SMBCLK, SMBDATA, SMBALERT#, SML[0:1]CLK, SML[0:1]DATA, SML[0:1]ALERT#, USB-C_SMLCLK, USB-C_SMLDATA, SML0BCLK, SML0BDATA, SML0BALERT#,  PSE_SMLCLK, PSE_SMLDATA, PSE_SMLALERT#</td></tr></table></section><section id="93F852F3-97F4-4985-81BE-A1902C0DE3C9"><h2>SMBus 2.0/ SMLink Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>SMBus 2.0/ SMLink Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>8.2 k</td><td>100 </td></tr><tr><td>Up to 100 pF</td><td>4.7 k</td><td>100 </td></tr><tr><td>Up to 200 pF</td><td>2.7 k</td><td>100 </td></tr><tr><td>Up to 300 pF</td><td>1.8 k</td><td>100 </td></tr><tr><td>Up to 400 pF</td><td>1.5 k</td><td>50 </td></tr></table></section><section id="4D1D05F7-EC1C-4523-82E5-208EFE02CF6A"><h2>SMBus 2.0/ SMLink Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>SMBus 2.0/ SMLink Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>3.9 k</td><td>100 </td></tr><tr><td>45 pF to 100 pF</td><td>2.7 k</td><td>100 </td></tr><tr><td>85 pF to 250 pF</td><td>1.2 </td><td>50 </td></tr></table></section><section id="1A066304-62EB-4E0F-B475-CFCBD97B70DB"><h2>SMBus 2.0/ SMLink Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>SMBus 2.0/ SMLink Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>2.2 k</td><td>100 </td></tr><tr><td>Up to 115 pF</td><td>1 k</td><td>50 </td></tr></table></section><section id="74B01FB9-4B5F-4768-8F55-70D579D61ADD"><h2>SoundWire</h2></section><section id="1EE01F6A-A5F4-414B-91E7-61D85BC13CA6"><h2>SoundWire Large System: 1-Load (Add-In Card) Topology</h2><div><div>SoundWire Large System: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/6DB2FA3F-5FEF-4D62-8B9A-AF0F9709AC49.png" class="contentImage" /></div><table><caption>SoundWire Large System: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable characteristic impedance target</td><td>50   10%.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Single-lane: Port #0, Port #1, Port #2, Port #3.
Multi-lane: Port #2 (up to 3 data lane), Port #3 (up to 4 data lane).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 600 mm:
[1] CLDS  = 4 Clock Period
[2] DODS/DODSE/DODSE2 = 7 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 9 Clock Period

For total length  600 mm:  
[1] CLDS  = 6 Clock Period
[2] DODS/DODSE/DODSE2 = 7 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 9 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 56   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>Single-lane: SNDW[0:3]_CLK, SNDW[0:3]_DATA0.
Multi-lane: SNDW[2:3]_CLK, SNDW2_DATA[0:2], SNDW3_DATA[0:3], SNDW2A_DATA1.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONN</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="7064462C-5DCC-43F9-BB25-12CD7A2AD1E3"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1+M2</td><td>MS, DSL</td><td>300</td></tr><tr><td>M3</td><td>MS, DSL</td><td>150</td></tr><tr><td>M_Cable</td><td>Cable</td><td>350</td></tr></table><p>Min Length Total (mm): 98.1</p><p>Max Length Total (mm): 812.7</p></section><section id="0105B275-D95D-4F52-A7C4-04F8FDAE196B"><h2>SoundWire Large System: 2-Load Star Topology</h2><div><div>SoundWire Large System: 2-Load Star Topology Diagram</div><image src="assets/images/98A57039-4A6D-4A65-B18B-CEC1E3141DC7.png" class="contentImage" /></div><table><caption>SoundWire Large System: 2-Load Star Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable_1/ M_Cable_2 characteristic impedance target</td><td>50   10%.</td></tr><tr><td>R1</td><td>0  placeholder. 
To be placed 10 mm to 15 mm from the branch.</td></tr><tr><td>R2</td><td>0  placeholder. 
To be placed 5 mm to 10 mm after the branch.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max length, total</td><td>This refers to the length from CPU to the end device of each branch.

Option1:
[1] B0 + M1 + M2_1 + M3_1 + M_Cable1; 
or
[2] B0 + M1 + M2_2 + M3_2 + M_Cable2.

Option2:
[1] B0 + M1 + M2_1 + M3_1 + M4_1; 
or
[2] B0 + M1 + M2_2 + M3_2 + M4_2.</td></tr><tr><td>Length matching between branch (Option1: M_cable1 &amp; M_Cable2 or Option2: M4_1 &amp; M5_2)</td><td>10 mm</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 850. 9 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length  850.9 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 56   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA0.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CONN</td><td>1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>CONN</td><td>2</td><td>Device</td><td>11</td><td>-1</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>8</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Device 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>9</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Device 2</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="3C942B54-1F66-4B3E-B590-A490380C7EAC"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 2-Load Star Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>170</td></tr><tr><td>M2_1/M2_2</td><td>MS</td><td>5</td></tr><tr><td>M3_1/M3_2</td><td>MS</td><td>10</td></tr><tr><td>M4_1/M4_2</td><td>MS, DSL</td><td>550</td></tr><tr><td>M_Cable_1/M_Cable_2</td><td>Cable</td><td>550</td></tr></table><p>Min Length Total (mm): 165.1</p><p>Max Length Total (mm): 747.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 747.7 mm;  2) Total topology length = 1312.7 mm. </p></section><section id="B363E1FD-F71C-4D94-BE51-67851CE8F7DD"><h2>SoundWire Large System: 4-Load Star (Device Down) Topology</h2><div><div>SoundWire Large System: 4-Load Star (Device Down) Topology Diagram</div><image src="assets/images/749A26FD-42CD-4AE2-A84C-0A2EC3A63E1B.png" class="contentImage" /></div><table><caption>SoundWire Large System: 4-Load Star (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable_1/ M_Cable_2 characteristic impedance target</td><td>50   10%.</td></tr><tr><td>R1</td><td>0  placeholder. 
To be placed 10 mm to 15 mm from the first branch from CPU.</td></tr><tr><td>R2</td><td>0  placeholder. 
To be placed 5 mm to 10 mm from the device.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max length, total</td><td>This refers to the length from CPU to the end device of each branch.
[1] B0 + M1 + M2 + M3_1 + M4_1_1 + M5_1_1; 
or
[2] B0 + M1 + M2 + M3_1 + M4_1_2 + M5_1_2; 
or
[3] B0 + M1 + M2 + M3_2 + M4_2_1 + M5_2_1; 
or
[4] B0 + M1 + M2 + M3_2 + M4_2_2 + M5_2_2. </td></tr><tr><td>Length matching between branch (M3_1 &amp; M3_2)</td><td>10 mm</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 571.5 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length  571.5 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 91   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA0.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>6</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>7</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>8</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>9</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>1</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Device 1</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>8</td><td>12</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>M5</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Device 2</td><td /><td>Device</td><td>14</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>6</td><td>15</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>6</td><td>16</td></tr><tr><td>M4</td><td>3</td><td>Trace</td><td>15</td><td>17</td></tr><tr><td>R2</td><td>3</td><td>Resistor</td><td>17</td><td>18</td></tr><tr><td>M5</td><td>3</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Device 3</td><td /><td>Device</td><td>19</td><td>-1</td></tr><tr><td>M4</td><td>4</td><td>Trace</td><td>16</td><td>20</td></tr><tr><td>R2</td><td>4</td><td>Resistor</td><td>20</td><td>21</td></tr><tr><td>M5</td><td>4</td><td>Trace</td><td>21</td><td>22</td></tr><tr><td>Device 4</td><td /><td>Device</td><td>22</td><td>-1</td></tr></table></section><section id="338DF135-EAAF-4FBC-89F4-279F1A7BAD0F"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 4-Load Star (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>80</td></tr><tr><td>M2</td><td>MS, DSL</td><td>10</td></tr><tr><td>M3_1/M3_2</td><td>MS, DSL</td><td>400</td></tr><tr><td>M4_1_1/M4_1_2/M4_2_1/M4_2_2</td><td>MS, DSL</td><td>20</td></tr><tr><td>M5_1_1/M5_1_2/M5_2_1/M5_2_2</td><td>MS, DSL</td><td>10</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 532.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 532.7 mm;  2) Total topology length = 1022.7 mm.</p></section><section id="2F0B6E96-A418-4987-80B4-A748DE83CDB6"><h2>SoundWire Large System: 2-Load Dumbbell Topology</h2><div><div>SoundWire Large System: 2-Load Dumbbell Topology</div><image src="assets/images/18AAAC46-B4D8-4DD5-BB99-D84FBDF22F29.png" class="contentImage" /></div><table><caption>SoundWire Large System: 2-Load Dumbbell Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable_[1:2] characteristic impedance target</td><td>50   10%.</td></tr><tr><td>R1</td><td>Option 1:
10   10%. To be placed on SNDW_CLK only, and 10 mm from the branching.

Option 2:
22   10%. To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>R2</td><td>Option 1:
10   10%. To be placed on SNDW_CLK only, and 10 mm from the branching.

Option 2:
22   10%. To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 1003.3 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length  1003.3 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 68   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA0.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M6</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Device 1</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>1</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CONN</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="FE7E4783-E815-477A-AEBD-E1804DFF57B2"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 2-Load Dumbbell Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>187.3</td></tr><tr><td>M2_1</td><td>MS, DSL</td><td>10</td></tr><tr><td>M2_2</td><td>MS, DSL</td><td>10</td></tr><tr><td>M3</td><td>MS, DSL</td><td>200</td></tr><tr><td>M4</td><td>MS, DSL</td><td>40</td></tr><tr><td>M5</td><td>MS, DSL</td><td>100</td></tr><tr><td>M6</td><td>MS, DSL</td><td>300</td></tr><tr><td>M7</td><td>MS, DSL</td><td>100</td></tr><tr><td>M_Cable1</td><td>Cable</td><td>500</td></tr></table><p>Min Length Total (mm): 152.4</p><p>Max Length Total (mm): 850</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 850 mm;  2) Total topology length = 1160 mm. </p></section><section id="05371D3A-0AC8-4ACA-BA04-0D16D108A889"><h2>SoundWire Large System: 3 to 4-Load Dumbbell Topology</h2><div><div>SoundWire Large System: 3 to 4-Load Dumbbell Topology Diagram</div><image src="assets/images/B8A4889C-81B8-4FC3-A882-B9C8BF31F32E.png" class="contentImage" /></div><table><caption>SoundWire Large System: 3 to 4-Load Dumbbell Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable_[1:2] characteristic impedance target</td><td>50   10%.</td></tr><tr><td>R1</td><td>15   10%. 
To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>R2</td><td>15   10%.
To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>Multiload support</td><td>This topology supports up to 4 devices. For 3-Load topology, only device 2/ 3/ 4 can be removed.</td></tr><tr><td>Length Extension</td><td>Total length for 3-Load topology can be extended up to 520 mm by increase segment length: 

[1] M4 + M_cable1 = 300 mm
[2] M5 = 300 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 508 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length  508 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 91   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA0.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>1</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CONN</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M10</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Device 1</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>4</td></tr><tr><td>M2_2</td><td>Trace</td><td>3</td><td>5</td></tr><tr><td>R2</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M5</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M5</td><td>Trace</td><td>6</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Device 2</td><td>Device</td><td>14</td><td>-1</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>15</td></tr><tr><td>M8_2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Device 3</td><td>Trace</td><td>16</td><td>-1</td></tr><tr><td>M8_1</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Device 4</td><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M2_1</td><td>Trace</td><td>4</td><td>10</td></tr><tr><td>R1</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>CONN</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="B58ADA5D-E29E-412A-9011-0E0D11EEAA0A"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 3 to 4-Load Dumbbell Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>137.3</td></tr><tr><td>M2_1</td><td>MS, DSL</td><td>10</td></tr><tr><td>M2_2</td><td>MS, DSL</td><td>10</td></tr><tr><td>M3</td><td>MS, DSL</td><td>150</td></tr><tr><td>M5</td><td>MS, DSL</td><td>200</td></tr><tr><td>M6</td><td>MS, DSL</td><td>50</td></tr><tr><td>M7</td><td>MS, DSL</td><td>30</td></tr><tr><td>M8_1</td><td>MS, DSL</td><td>30</td></tr><tr><td>M8_2</td><td>MS, DSL</td><td>30</td></tr><tr><td>M9</td><td>MS, DSL</td><td>100</td></tr><tr><td>M10</td><td>MS, DSL</td><td>250</td></tr><tr><td>M4 + M_Cable1</td><td>MS, DSL</td><td>200</td></tr><tr><td>M_Cable2</td><td>Cable</td><td>50</td></tr><tr><td>M_Cable3</td><td>Cable</td><td>30</td></tr><tr><td>M_Cable4_1</td><td>Cable</td><td>30</td></tr><tr><td>M_Cable4_2</td><td>Cable</td><td>30</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 420</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 420 mm;  2) Total topology length = 760 mm.</p></section><section id="1A1CED98-022F-45FF-A798-8E330CB8C931"><h2>SoundWire Large System: 1 to 4-Load Daisy Chain Topology</h2><div><div>SoundWire Large System: 1 to 4-Load Daisy Chain Topology</div><image src="assets/images/8C506EB6-CF7E-48ED-B90D-43D86B439836.png" class="contentImage" /></div><table><caption>SoundWire Large System: 1 to 4-Load Daisy Chain Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable_[1:4] characteristic impedance target</td><td>50   10%.</td></tr><tr><td>R1</td><td>0  placeholder. 
To be placed on SNDW_CLK only, and maximum 10 mm from the connector.</td></tr><tr><td>Multiload support</td><td>This topology supports up to 4 devices where device placements are interchangable.</td></tr><tr><td>M_Cable_1 maximum length</td><td>250 mm</td></tr><tr><td>Max allowable cable length between nearest device and furthest device from CPU</td><td>300 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>[1] CLDS = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 01.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 56   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA0.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONN</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="0BD08E52-0760-4331-AF80-C3CD9921D9C4"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 1 to 4-Load Daisy Chain Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>170</td></tr><tr><td>M2</td><td>MS</td><td>10</td></tr><tr><td>M_Cable_1 + M_Cable_2 + M_Cable_3 + M_Cable_4</td><td>Cable</td><td>400</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 592.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 592.7 mm;  2) Total topology length = 592.7 mm. </p></section><section id="04262289-B488-407F-A34F-01C2DB9A1417"><h2>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</h2><div><div>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology Diagram</div><image src="assets/images/790421D8-16A1-4BBC-BD0F-AE38925DCC08.JPG" class="contentImage" /></div><table><caption>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable characteristic impedance target</td><td>50   10%.</td></tr><tr><td>R1</td><td>0  placeholder. 
To be placed on SNDW_CLK only, and maximum 10 mm from the connector.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 850.9 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length  850.9 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 01.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 56   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA0.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONN</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="37AD6BDD-39BF-4BE2-8A2B-09491EF3E59B"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>170</td></tr><tr><td>M2</td><td>MS, DSL</td><td>10</td></tr><tr><td>M3</td><td>MS, DSL</td><td>200</td></tr><tr><td>M4</td><td>MS, DSL</td><td>50</td></tr><tr><td>M5</td><td>MS, DSL</td><td>30</td></tr><tr><td>M6</td><td>MS, DSL</td><td>30</td></tr><tr><td>M7</td><td>MS, DSL</td><td>30</td></tr><tr><td>M_Cable_1</td><td>Cable</td><td>500</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 952.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 952.7 mm;  2) Total topology length = 1032.7 mm.</p></section><section id="03A594FE-598F-4244-ADD5-7BE4EB34E29A"><h2>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</h2><div><div>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology Diagram</div><image src="assets/images/A114E26C-98F5-4486-A44B-8AF4C61833A7.png" class="contentImage" /></div><table><caption>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Multiload support</td><td>This topology supports up to 4 devices where device placements are interchangable.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>SoundWire ports supported</td><td>1 to 4-Load topology:
Single-lane: Port #0, Port #1, Port #2, Port #3.

1-Load topology:
Multi-lane: Port #2 (up to 3 data lane), Port #3 (up to 4 data lane).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>[1] CLDS = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 56   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>Single-lane: SNDW[0:3]_CLK, SNDW[0:3]_DATA0.
Multi-lane: SNDW[2:3]_CLK, SNDW2_DATA[0:2], SNDW3_DATA[0:3], SNDW2A_DATA1.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M4</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>BI</td><td>1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Device 1</td><td /><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>8</td></tr><tr><td>BI</td><td>4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Device 4</td><td /><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>10</td></tr><tr><td>BI</td><td>3</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Device 3</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M3</td><td /><td>Trace</td><td>4</td><td>12</td></tr><tr><td>BI</td><td>2</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Device 2</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="DBF5FE8B-1919-469E-9C39-DA447FF50F74"><h2>Segment Lengths</h2><table><caption>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>40</td></tr><tr><td>M2</td><td>MS, DSL</td><td>60</td></tr><tr><td>M3</td><td>MS, DSL</td><td>130</td></tr><tr><td>M4</td><td>MS, DSL</td><td>40</td></tr><tr><td>BI</td><td>MS, DSL</td><td>10</td></tr></table><p>Min Length Total (mm): 62.7</p><p>Max Length Total (mm): 292.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 292.7 mm;  2) Total topology length = 322.7 mm.</p></section><section id="BCC42A0D-E157-4100-BDA1-38CE36203978"><h2>[Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology</h2><div><div>SoundWire Large System: 4-Load Star (AIC) Topology</div><image src="assets/images/F96A7B6D-7967-4C67-8014-EF9C243117C3.png" class="contentImage" /></div><table><caption>[Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable_1/ M_Cable_2 characteristic impedance target</td><td>50   10%.</td></tr><tr><td>R1</td><td>0  placeholder. 
To be placed 10 mm to 15 mm from the first branch from CPU.</td></tr><tr><td>R2</td><td>0  placeholder. 
To be placed 5 mm to 10 mm from the device.</td></tr><tr><td>Number of vias allowed</td><td>4</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max length, total</td><td>This refers to the length from CPU to the end device of each branch.
[1] B0 + M1 + M2 + M3_1 + M_Cable_1 + M4_1_1 + M5_1_1; 
or
[2] B0 + M1 + M2 + M3_1 + M_Cable_1 + M4_1_2 + M5_1_2; 
or
[3] B0 + M1 + M2 + M3_2 + M_Cable_2 + M4_2_1 + M5_2_1; 
or
[4] B0 + M1 + M2 + M3_2 + M_Cable_2 + M4_2_2 + M5_2_2. </td></tr><tr><td>Length matching between branch (M3_1 &amp; M3_2)</td><td>10 mm</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 571.5 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length  571.5 mm: 
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#: 609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 , slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20   30% 
2) Device series resistor of 91   5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>6</td></tr><tr><td>M3_1</td><td>1</td><td>Trace</td><td>5</td><td>7</td></tr><tr><td>M3_1</td><td>2</td><td>Trace</td><td>6</td><td>8</td></tr><tr><td>CONN</td><td>1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>CONN</td><td>2</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="85D01DD8-F182-4255-9FF4-369698BE3C6A"><h2>Segment Lengths</h2><table><caption>[Internal Validation]SoundWire Large System: 4-Load Star (AIC) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>80</td></tr><tr><td>M2</td><td>MS, DSL</td><td>10</td></tr><tr><td>M_Cable_3</td><td>MS, DSL</td><td>10</td></tr><tr><td>M4_1_1/M4_1_2/M4_2_1/M4_2_2</td><td>MS, DSL</td><td>20</td></tr><tr><td>M5_1_1/M5_1_2/M5_2_1/M5_2_2</td><td>MS, DSL</td><td>10</td></tr><tr><td>M_Cable_1/M_Cable_2</td><td>Cable</td><td>370</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 512.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 512.7 mm;  2) Total topology length = 982.7 mm.</p></section><section id="C49FD283-2FDD-430B-84D9-F493CE8803BF"><h2>[For Internal Validation] Additional Guidelines - SoundWire* Interface Design Guidelines</h2><p>Description: In the topology section the device buffer strength target recommendations are different depending on the Topology and its configuration. If devices used do not have buffer strengths that match the target recommendations and do not have the ability to adjust the buffer strengths through software you can adjust the impedance via an external resistor (R1) in series near the device, between the device and processor. To determine R1 the formula is: R1=Device Buffer Impedance Target - Actual Device Buffer Impedance.</p><div><div>[For Internal Validation] SoundWire* Device Drive Impedance Adjustment Diagram</div><image src="assets/images/3F64BBE3-5335-42B9-9809-713EFF9E8C1E.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] Additional Guidelines - SoundWire* Interface Design Guidelines Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M1</td><td>10 mm</td></tr><tr><td>R1</td><td>R1 = Device Drive Impedance Target - Device Buffer Strength.

For example: 
Device Drive Impedance Target = 80 .
Device Buffer Strength = 45 .
Then R1 = 80  - 45  = 35 .</td></tr></table></section><section id="F87EFF87-165A-4A83-9CEF-BD9F7999DC9B"><h2>SPI0 Flash</h2></section><section id="2B674D37-1B9A-4F9C-A1A9-55758DC8E938"><h2>SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</h2><div><div>SPI0 Flash 100MHz and 76.8MHz 1 Load Branch (Device Down) MAF Topology Diagram</div><image src="assets/images/9CC04B84-9970-4F22-A3A8-E76D76CEFD7F.png" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 2 Load Branch (Device Down) MAF with Flash and TPM Topology Diagram</div><image src="assets/images/4F0488AA-D6F7-487E-8EB1-C4FF4998F259.png" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 2 Load Branch (Device Down) MAF with Flash and Debug Tool Topology Diagram</div><image src="assets/images/9A8AC9D2-402C-4747-910A-24D2C6968901.png" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 3 Load Branch (Device Down) MAF Topology Diagram</div><image src="assets/images/3C3B3D5A-6CA0-44F3-9127-7A919785142D.png" class="contentImage" /></div><table><caption>SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 100 MHz.
TPM and Debug Tool:  &lt; 14.3 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </td></tr><tr><td>R1</td><td>20   5%.
To be placed within 12.7 mm from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>430   5%. 
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to Flash 1</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2 + M3 = 30.48 mm</td></tr><tr><td>Routing scheme</td><td>Interleave 1 CS with every 2 DATA lanes is recommended. 
Recommend to route DATA and CLK on same layer.</td></tr><tr><td>Flash device electrical characteristics recommendation for 100MHz and 76.8MHz support</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  2 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  1.75 ns.
[6] Data input hold time  2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R1</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Flash1</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>TPM</td><td>Device</td><td>10</td><td>-1</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>FET/MUX</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="30E20567-26B9-47E8-B30E-B906931D5221"><h2>Segment Lengths for 100MHz</h2><table><caption>SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology Segment Lengths for 100MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>96.52</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>5.08</td><td /></tr><tr><td>M3</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M4</td><td>MS, DSL</td><td>5.08</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M5</td><td>MS, DSL</td><td>76.2</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M6</td><td>MS, DSL</td><td>76.2</td><td>This length only applicable for TPM and Debug Tool branch</td></tr></table><p>Max Length Total (mm): 127</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 127 mm;  2) Total topology length for: 1-load topology = 127 mm; 2-load topology = 208.28 mm; 3-load topology = 284.48 mm</p></section><section id="A0EC41F1-A436-457A-9A60-D42ECE7FF869"><h2>Segment Lengths for Maximum 76.8MHz</h2><table><caption>SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology Segment Lengths for Maximum 76.8MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>101.6</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>25.4</td><td /></tr><tr><td>M3</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M4</td><td>MS, DSL</td><td>5.08</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M5</td><td>MS, DSL</td><td>76.2</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M6</td><td>MS, DSL</td><td>76.2</td><td>This length only applicable for TPM and Debug Tool branch</td></tr></table><p>Max Length Total (mm): 152.4</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 152.4 mm;  2) Total topology length for: 1-load topology = 152.4 mm; 2-load topology = 233.68 mm; 3-load topology = 309.88 mm</p></section><section id="41EDA98E-552C-4C87-97D8-1A9456D8D20E"><h2>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</h2><div><div>SPI0 Flash 100MHz and 76.8MHz 2 Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/3F8AB4B2-2D19-41F9-8E55-4B6400F1E834.png" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 3 Load Branch (Device Down) with G3 Flash Sharing of Flash and TPM Topology Diagram</div><image src="assets/images/52913410-7449-48DF-AEC5-BBFBA0C5EC9A.png" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 3 Load Branch (Device Down) with G3 Flash Sharing of Flash and Debug Tool Topology Diagram</div><image src="assets/images/8D917408-AF60-4607-AD4F-AE1D512917F1.png" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 4 Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/50D35A1C-1DBC-4DFB-8437-A27B4158190F.png" class="contentImage" /></div><table><caption>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 100 MHz.
TPM and Debug Tool:  &lt; 14.3 MHz.
EC: 50MHz.</td></tr><tr><td>R1 (100 MHz)</td><td>5   5%.
To be placed within 12.7 mm from flash device on SPI0_CLK.
10   5%.
To be placed within 12.7 mm from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R1 (76.8 MHz)</td><td>10   5%.
To be placed within 12.7 mm from flash device on SPI0_CLK.
15   5%.
To be placed within 12.7 mm from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>430   5%. 
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to Flash 1</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2 + M3 = 30.48mm</td></tr><tr><td>Routing scheme</td><td>Interleave 1 CS with every 2 DATA lanes is recommended. 
Recommend to route DATA and CLK on same layer.</td></tr><tr><td>Flash device electrical characteristics recommendation for 100MHz support</td><td>[1] Driver strength spec: 45  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  2 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  1.75 ns.
[6] Data input hold time  2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 76.8MHz support</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  2 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  1.75 ns.
[6] Data input hold time  2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 .
Cin &lt; 6 pF.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET Switch</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>6</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>8</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Flash</td><td /><td>Device</td><td>10</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>6</td><td>11</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>11</td><td>13</td></tr><tr><td>M8</td><td /><td>Trace</td><td>12</td><td>14</td></tr><tr><td>TPM</td><td /><td>Device</td><td>14</td><td>-1</td></tr><tr><td>M9</td><td /><td>Trace</td><td>13</td><td>15</td></tr><tr><td>FET</td><td /><td>Device</td><td>15</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>7</td><td>16</td></tr><tr><td>FET Switch</td><td>2</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>M6</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>EC</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="38D97B12-4E87-4DA7-905B-4BF7A52C4E6C"><h2>Segment Lengths for 100MHz</h2><table><caption>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology Segment Lengths for 100MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>58.42</td><td /></tr><tr><td>M3</td><td>MS, DSL</td><td>5.08</td><td /></tr><tr><td>M4</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL</td><td>5.08</td><td /></tr><tr><td>M6</td><td>MS, DSL</td><td>127</td><td /></tr><tr><td>M7</td><td>MS, DSL</td><td>5.08</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M8</td><td>MS, DSL</td><td>76.2</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M9</td><td>MS, DSL</td><td>76.2</td><td>This length only applicable for TPM and Debug Tool branch</td></tr></table><p>Max Length Total (mm): 101.6</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 101.6 mm;  2) Total topology length for: 2-load topology = 233.68 mm; 3-load topology = 314.96 mm; 4-load topology = 391.16 mm</p></section><section id="FC5B682D-59A0-4DB9-9055-8EC63C9341B0"><h2>Segment Lengths for Maximum 76.8MHz</h2><table><caption>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology Segment Lengths for Maximum 76.8MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>38.1</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>58.42</td><td /></tr><tr><td>M3</td><td>MS, DSL</td><td>5.08</td><td /></tr><tr><td>M4</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL</td><td>5.08</td><td /></tr><tr><td>M6</td><td>MS, DSL</td><td>127</td><td /></tr><tr><td>M7</td><td>MS, DSL</td><td>5.08</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M8</td><td>MS, DSL</td><td>76.2</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M9</td><td>MS, DSL</td><td>76.2</td><td>This length only applicable for TPM and Debug Tool branch</td></tr></table><p>Max Length Total (mm): 127</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 127 mm;  2) Total topology length for: 2-load topology = 259.08 mm; 3-load topology = 340.36 mm; 4-load topology = 416.56 mm</p></section><section id="E45104C8-C39E-42CF-B63F-611328D902E8"><h2>SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</h2><div><div>SPI0 50MHz 1-Load MAF (Device Down) Topology Diagram</div><image src="assets/images/93696766-7229-4C9B-8F37-78E484EEC248.png" class="contentImage" /></div><div><div>SPI0 50MHz 2-Load Branch MAF (Device Down) with 2 Flash Topology Diagram</div><image src="assets/images/5C3FA3B7-E3C2-4588-A5E9-73CBA8630090.png" class="contentImage" /></div><div><div>SPI0 50MHz 2-Load Branch MAF (Device Down) with Flash and TPM Topology Diagram</div><image src="assets/images/3942FAEA-4C75-4175-94CC-860B3F502542.png" class="contentImage" /></div><div><div>SPI0 50MHz 3-Load Branch MAF (Device Down) Topology Diagram</div><image src="assets/images/C294754F-FB7B-4FC0-8E71-3D7B4A0CD14A.png" class="contentImage" /></div><div><div>SPI0 50MHz 4-Load Branch MAF (Device Down) Topology Diagram</div><image src="assets/images/686BFB7B-CC4A-4662-B711-405FB4DC648D.png" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </td></tr><tr><td>R1 (For 1-Load MAF Topology)</td><td>30   5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R1 (For 2-Load, 3-Load and 4-Load MAF Topology)</td><td>30   5%.
To be placed within 5.08 mm from the branch on SPI0_CLK.
18   5%.
To be placed within 5.08 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>51   5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3</td><td>18   5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to flash 1 or flash 2</td><td>Length from CPU to flash 1 or flash 2: 
= BO + M1 + M2 + M3</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Minimum length, total</td><td>Min length between CPU to the closest end device = 30.48 mm.</td></tr><tr><td>Stuffing resistor</td><td>If one of devices is unstuffed (rework), treat it as 4-Load topology thus place stuffing resistor as close as possible to the branch to avoid long stub length.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm </td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash1), SPI0_CS1# (for flash2), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>11</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>15</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Flash1</td><td /><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Flash2</td><td /><td>Device</td><td>10</td><td>-1</td></tr><tr><td>M2</td><td>3</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>M4</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>TPM</td><td /><td>Device</td><td>14</td><td>-1</td></tr><tr><td>M2</td><td>4</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>M5</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>FET</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="938BD882-E0D0-46F6-A4D9-816A0F2C0956"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>124.46</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>2.54</td><td /></tr><tr><td>M3</td><td>MS, DSL</td><td>38.1</td><td /></tr><tr><td>M4</td><td>MS, DSL</td><td>50.8</td><td>This length only applicable for TPM branch</td></tr><tr><td>M5</td><td>MS, DSL</td><td>38.1</td><td>This length only applicable for Debug Tool branch</td></tr></table><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 177.8 mm;  2) Total topology length for: 1-load topology = 177.8 mm; 2-load topology = 218.44 mm; 3-load topology = 271.78 mm; 4-load topology = 312.4 mm</p></section><section id="5D14D9A7-8219-4B1D-9486-840B7BE2AAC4"><h2>SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</h2><div><div>SPI0 Flash 50MHz 2-Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/0083ACE9-1BBE-442F-AE79-F10C99D1A38F.png" class="contentImage" /></div><div><div>SPI0 Flash 50MHz 3-Load Branch (Device Down) with G3 Flash Sharing of 2 Flash Topology Diagram</div><image src="assets/images/9E926468-242A-47F4-97EA-19F911EF0FDC.png" class="contentImage" /></div><div><div>SPI0 Flash 50MHz 3-Load Branch (Device Down) with G3 Flash Sharing of Flash and TPM Topology Diagram</div><image src="assets/images/0C823CFB-619F-4058-A51B-DECC2C3537D5.png" class="contentImage" /></div><div><div>SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/3CF1FE8A-25FD-4577-9734-81980C3C6415.png" class="contentImage" /></div><div><div>SPI0 Flash 50MHz 5 Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/C18949D5-5CAF-49E7-BD22-75C97996CD1B.png" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
EC: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>R1</td><td>30   5%.
To be placed within 5.08 mm from the branch on SPI0_CLK.
18   5%.
To be placed within 5.08 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>51   5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3</td><td>18   5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to flash 1 or flash 2</td><td>Length from CPU to flash 1 or flash 2: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Minimum length, total</td><td>Min length between CPU to the closest end device = 30.48 mm.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Stuffing resistor</td><td>If one of devices is unstuffed (rework), treat it as 4-Load topology thus place stuffing resistor as close as possible to the branch to avoid long stub length.</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 .
Cin &lt; 6 pF.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm </td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash1), SPI0_CS1# (for flash2), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET Switch</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>21</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash2</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>3</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M5</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M3</td><td>4</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M6</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>FET</td><td /><td>Device</td><td>20</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>21</td><td>22</td></tr><tr><td>FET Switch</td><td>2</td><td>Device</td><td>22</td><td>23</td></tr><tr><td>M7</td><td /><td>Trace</td><td>23</td><td>24</td></tr><tr><td>EC</td><td /><td>Device</td><td>24</td><td>-1</td></tr></table></section><section id="D8EE2354-D58C-41BA-8095-B63FBCEE6922"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>109.22</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>2.54</td><td /></tr><tr><td>M3</td><td>MS, DSL</td><td>2.54</td><td /></tr><tr><td>M4</td><td>MS, DSL</td><td>38.1</td><td /></tr><tr><td>M5</td><td>MS, DSL</td><td>50.8</td><td>This length only applicable for TPM branch</td></tr><tr><td>M6</td><td>MS, DSL</td><td>38.1</td><td>This length only applicable for Debug Tool branch</td></tr><tr><td>M7</td><td>MS, DSL</td><td>127</td><td /></tr></table><p>Max Length Total (mm): 165.1</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 165.1 mm;  2) Total topology length for: 2-load topology = 394.64 mm; 3-load topology with flash and TPM = 347.98 mm; 3-load topology with 2 flash = 335.28 mm; 4-load topology = 388.60 mm; 5-load topology = 429.26 mm</p></section><section id="314F49D9-8421-4F9A-89EB-020A02640384"><h2>SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</h2><div><div>SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology Diagram</div><image src="assets/images/4CA09BC5-417A-4EFD-A57D-6BA9664E0973.png" class="contentImage" /></div><div><div>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology Diagram</div><image src="assets/images/D8FCBAB2-76E4-4BDD-8D62-954D81C8B701.png" class="contentImage" /></div><div><div>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology Diagram</div><image src="assets/images/988F6B0D-2730-4193-8431-8CF0196E2A05.png" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
EC: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </td></tr><tr><td>R1</td><td>[1] DATA: 10   5%. 
To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 0  placeholder. 
To be placed within 12.7 mm from the branch on SPI0_CLK.</td></tr><tr><td>R2</td><td>[1] DATA: 10   5%. 
To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 0  placeholder. 
To be placed within 12.7 mm from the branch on SPI0_CLK.</td></tr><tr><td>R3</td><td>[1] DATA: 10   5%. 
To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 51   5%. 
To be placed within 12.7 mm from the branch on SPI0_CLK.</td></tr><tr><td>R4</td><td>51   5%.
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Minimum length, total</td><td>50.8 mm.
Min length between CPU to the closest end device = 50.8 mm.
</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash1), SPI0_CS1# (for flash2), SPI0_CS2# (for TPM).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R4</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>TPM</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>EC</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table></section><section id="F51E8D25-06F5-41C4-B859-0059B8043DD7"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>76.2</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M3</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M4</td><td>MS, DSL</td><td>50.8</td><td /></tr><tr><td>M5</td><td>MS, DSL</td><td>76.2</td><td>This length only applicable for TPM branch only</td></tr><tr><td>M6</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M7</td><td>MS, DSL</td><td>88.9</td><td /></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 50.8 mm; 2) Min length on M2, M3 and M6 shall not be &lt; 12.7 mm.</p><p>Max Length Total (mm): 165.1</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 165.1 mm;  2) Total topology length for: 2-load topology = 266.7 mm; 3-load with flash only topology = 330.2 mm; 3-load with flash and TPM topology = 355.6 mm.</p></section><section id="9AF02417-3766-4AD6-A4C5-270950DB7FD4"><h2>SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</h2><div><div>SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology Diagram</div><image src="assets/images/902243A2-7B90-4C62-B266-0B80CFF8CDB4.png" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
TPM &amp; EC: 33 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </td></tr><tr><td>EC and CPU branch requirement</td><td>Delta between BO + M1 + M2 and M6 + M7 shall not exceed 25.4 mm.</td></tr><tr><td>Flash branch requirement, M3 + M4</td><td>SPI branches of segment M3 + M4 need length matching within 2.54mm.</td></tr><tr><td>R1</td><td>[1] DATA: 10   5%.
To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 15   5%.
To be placed within 12.7 mm from the branch on SPI0_CLK.</td></tr><tr><td>R2</td><td>68   5%. 
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3</td><td>[1] DATA: 10   5%.
To be placed within 12.7 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 15   5%.
To be placed within 12.7 mm from the branch on SPI0_CLK.</td></tr><tr><td>R4</td><td>68   5%. 
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Minimum length, total</td><td>50.8 mm.
Min length between CPU to the closest end device = 50.8 mm.
</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout  14 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  3 ns.
[6] Data input hold time  3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash1), SPI0_CS1# (for flash2), SPI0_CS2# (for TPM).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R4</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash2</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>3</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R5</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M5</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M6</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M7</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>EC</td><td /><td>Device</td><td>20</td><td>-1</td></tr></table></section><section id="434E322F-0761-4E99-A576-D53DC479E82F"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>63.5</td></tr><tr><td>M2</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M3</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL</td><td>50.8</td></tr><tr><td>M5</td><td>MS, DSL</td><td>76.2</td></tr><tr><td>M6</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M7</td><td>MS, DSL</td><td>76.2</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 50.8 mm; 2) Min length on M2, M3 and M6 shall not be &lt; 12.7 mm.</p><p>Max Length Total (mm): 152.4</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 152.4 mm;  2) Total topology length = 393.7mm.</p></section><section id="4F10DAC2-51F7-4434-B3EE-1E6F0B7E48EB"><h2>[For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</h2><div><div>SPI0 Flash 100MHz 4 Load Branch (Device Down) with G3 Isolation FET Topology</div><image src="assets/images/3382DC87-CE8C-486A-BF87-F51C32063696.png" class="contentImage" /></div><table><caption>[For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 100 MHz.
TPM and Debug Tool:  &lt; 14.3 MHz.
EC: 50MHz.</td></tr><tr><td>R1</td><td>[1] 15   5%.
To be placed within 25.4 mm from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[1] 10   5%.
To be placed within 25.4 mm from flash device on SPI0_CLK.</td></tr><tr><td>R2</td><td>430   5%. 
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to Flash 1</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2 + M3 + M4 = 30.48mm</td></tr><tr><td>Routing scheme</td><td>Interleave 1 CS with every 2 DATA lanes is recommended. 
Recommend to route DATA and CLK on same layer.</td></tr><tr><td>Flash device electrical characteristics recommendation for 100MHz support: Option 1</td><td>[1] Driver strength spec: 40  or stronger across worse case corners.
[2] 0.4 ns  rise/ fall time measured at 30% to 70%  1.7 ns based on 30 pF test load. 
[3] Output capacitance, Cout  16 pF (including RPMC die).
[4] Input capacitance, Cin  12 pF (including RPMC die).
[5] Data input setup time  1.75 ns.
[6] Data input hold time  2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 .
Cin &lt; 6 pF.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table></section><section id="0DFFF4E7-B4F6-4759-A7B9-C1273E8BEF00"><h2>Segment Lengths for Maximum 100MHz</h2><table><caption>[For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology Segment Lengths for Maximum 100MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>45.72</td></tr><tr><td>M2</td><td>MS, DSL</td><td>2.54</td></tr><tr><td>M3</td><td>MS, DSL</td><td>2.54</td></tr><tr><td>M4</td><td>MS, DSL</td><td>25.4</td></tr><tr><td>M5</td><td>MS, DSL</td><td>127</td></tr><tr><td>M6</td><td>MS, DSL</td><td>76.2</td></tr><tr><td>M7</td><td>MS, DSL</td><td>127</td></tr></table><p>Max Length Total (mm): 424.2</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 88.9 mm;  2) Total topology length = 424.2 mm; </p></section><section id="BD6CC927-F136-4B03-AA56-3E8388427728"><h2>SUSCLK</h2></section><section id="E2F9479A-D6AB-4E84-A1C0-F521F1AE3AD1"><h2>SUSCLK 1-Load (Add-In Card) Topology</h2><div><div>SUSCLK 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/C695E313-ED7A-4F13-BDFC-D396993333FE.png" class="contentImage" /></div><table><caption>SUSCLK 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0  placeholder is recommended, but not mandatory. If failing device overshoot/ undershoot, a 33  resistor can be stuffed. If possible work with device vendor to determine necessity of R1.
Must be placed within 50.8 mm from CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="A034E9F2-1390-4B79-939E-D87C97916ACF"><h2>Segment Lengths</h2><table><caption>SUSCLK 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>38.1</td></tr><tr><td>M2</td><td>MS, DSL</td><td>177.8</td></tr><tr><td>M3</td><td>MS, DSL</td><td>50.8</td></tr></table><p>Max Length Total (mm): 279.4</p></section><section id="B85749CB-FAE9-402B-920A-0F77E1026353"><h2>SUSCLK 1-Load (Device Down) Topology</h2><div><div>SUSCLK 1-Load (Device Down) Topology Diagram</div><image src="assets/images/ADF29829-6FB6-4363-B9C0-675DC9D3E54A.png" class="contentImage" /></div><table><caption>SUSCLK 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0  placeholder is recommended, but not mandatory. If failing device overshoot/ undershoot, a 33  resistor can be stuffed. If possible work with device vendor to determine necessity of R1.
Must be placed within 50.8 mm from CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="55593423-F6B3-4EBD-91E3-2BFE834ED042"><h2>Segment Lengths</h2><table><caption>SUSCLK 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>38.1</td></tr><tr><td>M2</td><td>MS, DSL</td><td>228.6</td></tr></table><p>Max Length Total (mm): 279.4</p></section><section id="6E525338-4D82-4689-8912-7339FC681E7F"><h2>SUSCLK 2-Load Topology</h2><div><div>SUSCLK 2-Load Topology Diagram</div><image src="assets/images/F8732680-7472-4CAE-A6CE-04CD47A8A4DF.png" class="contentImage" /></div><table><caption>SUSCLK 2-Load Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Branch length</td><td>Branch 1 = M2 = 228.6 mm.
Branch 2 = M3 = 228.6 mm.</td></tr><tr><td>Length matching between branches</td><td>Length matching is not required between branches.</td></tr><tr><td>R1</td><td>33 .
Must be placed within 50.8 mm from CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>8</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td /><td>Device</td><td>5</td><td>-1</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Device</td><td /><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="5B040E3B-48B5-4F1E-86EA-9C52ACF53E5D"><h2>Segment Lengths</h2><table><caption>SUSCLK 2-Load Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>38.1</td></tr><tr><td>M2</td><td>MS, DSL</td><td>228.6</td></tr><tr><td>M3</td><td>MS, DSL</td><td>228.6</td></tr></table><p>Max Length Total (mm): 279.4</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 279.4 mm;  2) Total topology length = 508 mm.</p></section><section id="A8D1EF7C-67D7-46E9-B429-DE53A0E1BBB5"><h2>SUSCLK 3-Load Topology</h2><div><div>SUSCLK 3-Load Topology Diagram</div><image src="assets/images/BD2E22CB-0F42-4A0D-9B8D-92669F5F1473.png" class="contentImage" /></div><table><caption>SUSCLK 3-Load Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Branch length</td><td>Branch 1 = M2 = 228.6 mm.
Branch 2 = M3 = 228.6 mm.
Branch 3 = M4 = 228.6 mm.</td></tr><tr><td>Length matching between branches</td><td>Length matching is not required between branches. </td></tr><tr><td>R1</td><td>33 .
Must be placed within 50.8 mm from CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>8</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>11</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector1</td><td /><td>Device</td><td>5</td><td>-1</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Connector2</td><td /><td>Device</td><td>10</td><td>-1</td></tr><tr><td>R1</td><td>3</td><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>M4</td><td /><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Device3</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="7D357FA1-3963-4136-9633-2124C2058003"><h2>Segment Lengths</h2><table><caption>SUSCLK 3-Load Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>38.1</td></tr><tr><td>M2</td><td>MS, DSL</td><td>228.6</td></tr><tr><td>M3</td><td>MS, DSL</td><td>228.6</td></tr><tr><td>M4</td><td>MS, DSL</td><td>228.6</td></tr></table><p>Max Length Total (mm): 279.4</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 279.4 mm;  2) Total topology length = 736.6 mm.</p></section><section id="C32E5431-7196-4E92-AF42-C362B7C09870"><h2>SVID</h2></section><section id="ABEBBCD5-3628-4222-ADF8-E1B47086E4E0"><h2>SVID 1-Load (Device Down) Topology</h2><div><div>SVID 1-Load (Device Down) Topology Diagram</div><image src="assets/images/BD8658FA-B3B8-43A1-B256-A8901C6D7FBB.png" class="contentImage" /></div><table><caption>SVID 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>VIDSOUT platform resistors</td><td>Rpu1 = 160 , Rpu2 = 160 , R1 = 10 , R2 = 15 .</td></tr><tr><td>VIDSCK platform resistors</td><td>Rpu1 = Empty, Rpu2 = 82 , R1 = 0  / Short pad, R2 = 15 .</td></tr><tr><td>VIDSALERT# platform resistors</td><td>Rpu1 = 100 , Rpu2 = Empty, R1 = 0  / Short pad, R2 = 0  / Short pad.</td></tr><tr><td>Platform resistor tolerance</td><td> 5%</td></tr><tr><td>Resistor Placement Recommendation (Rpu1, R1, Rpu2, R2)</td><td>The Rpu1 &amp; R1 resistor should be place close to CPU and Rpu2 &amp; R2 resistor should be place close to IMVP controller.</td></tr><tr><td>Clarification about Rpu1/ Rpu2/ R1/ R2  = Empty/ 0 / Short Pad</td><td>[1] Rpu1 or Rpu2 = Empty; The specific side of the trace related to Rpu1 = Empty or Rpu2 = Empty does not need a pull-up resistor to the 1.05V power rail (VDD2H).
[2] R1 or R2 = 0 / Short Pad; The signal does not need a series resistor for the specific part on the trace which is being represented by R1 or R2. Be aware, the trace still needs to remain connected end to end.
* It is strongly recommended to refer for the implementation on RVP.</td></tr><tr><td>Gen5 VRTT tool validation </td><td>Stuff VIDSOUT R1 with 0   if VIDSOUT signal swing fails VIL with Gen5 VRTT tool. </td></tr><tr><td>Maximum trace DC resistance </td><td>7 </td></tr><tr><td>Signal PTH/ via transition</td><td>Suggest having a GND stitching vias for each signal transition. The GND stitching vias to the signal vias need to be within 5.08 mm from one another.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Essential guidelines for routing near switching voltage regulator circuit</td><td>It is strongly recommended to meet routing near switching voltage regulator guidelines for SVID signals. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#: 726825)</td></tr><tr><td>Route ordering</td><td>When routing at minimum spacing route ALERT between DATA and CLK.</td></tr><tr><td>Length matching between VIDSOUT and VIDSCK</td><td> 2.54 mm</td></tr><tr><td>Signal name/ list</td><td>VIDSOUT, VIDSCK, VIDALERT#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Rx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>5</td></tr><tr><td>Rpu1</td><td /><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>VDD2H</td><td>1</td><td>Rail</td><td>6</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>7</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>8</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>7</td><td>10</td></tr><tr><td>Rpu2</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>VDD2H</td><td>2</td><td>Rail</td><td>9</td><td>-1</td></tr><tr><td>M3</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>IMVP</td><td /><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="D5CC2660-A73A-44A1-8082-1D18F5A424E8"><h2>Segment Lengths</h2><table><caption>SVID 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>24</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>52</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>153.8</td><td /></tr><tr><td>M3</td><td>MS, DSL</td><td>75</td><td /></tr></table><p>Max Length Total (mm): 304.8</p></section><section id="F292D491-E2D8-4668-B443-800CF1A91E8A"><h2>THC-SPI</h2></section><section id="9C577E2A-7732-445A-8BB2-4FD71D91D82B"><h2>THC-SPI 1-Load (for Touch Panel) Topology</h2><div><div>THC-SPI 1-Load (for Touch Panel) Topology Diagram</div><image src="assets/images/C4C170B1-ACF8-45D3-B838-CABCBE6E65D5.jpg" class="contentImage" /></div><table><caption>THC-SPI 1-Load (for Touch Panel) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>42.67MHz (Please contact Intel for higher frequency enabling)</td></tr><tr><td>R1</td><td>22   5%, M_cable length &gt;7"
39   5%, M_cable length &lt;7"

To be placed 12.7 mm from the connector on THC0_SPI1_CLK, THC0_SPI1_IO[0:3], THC1_SPI2_CLK, THC1_SPI2_IO[0:3].</td></tr><tr><td>M_cable</td><td>Recommended to use shielded cable.</td></tr><tr><td>M_cable electrical characteristics</td><td>-0.075 dB/inch &lt; Insertion loss &lt; -0.052 dB/inch
-32.8 dB &lt; Return loss &lt; -46.2 dB
-45.4 dB &lt; Crosstalk &lt; -47.2 dB
42  &lt; Impedance &lt; 62 </td></tr><tr><td>Minimum length, total </td><td>129.5 mm</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Devices Electrical Assumptions</td><td>Please refer to "SPI Interface and Electrical Assumptions for the Touch Device" chapter in Intel Touch Host Controller Integration Guide for further detials. (Touch Integration Guide Doc#:778513)</td></tr><tr><td>CPU buffer driver strength</td><td>40 . </td></tr><tr><td>Signal name/ list</td><td>THC0_SPI1_CLK, THC0_SPI1_IO[0:3], THC0_SPI1_CS#, THC0_RST#, THC0_INT#, THC1_SPI2_CLK, THC1_SPI2_IO[0:3], THC1_SPI2_CS#, THC1_RST#, THC1_INT#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr><tr><td>Rx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="042CCB52-B193-4015-984C-8224D75529BF"><h2>Segment Lengths</h2><table><caption>THC-SPI 1-Load (for Touch Panel) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>228.6</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M_cable</td><td>Cable</td><td>304.8</td><td>For different frequency option, refer to "THC 1-Load (for Touch Panel) Topology M_cable and CPU Duty Cycle Guideline Table".</td></tr></table><p>Max Length Total (mm): 558.8</p><table><tr><th>Max Frequency (MHz)</th><th>M_cable Max Length (mm)</th><th>Low time ratio (%)</th></tr><tr><td>42.67</td><td>304.8</td><td>50</td></tr><tr><td>32</td><td>457.2</td><td>50</td></tr><tr><td>25.6</td><td>762</td><td>50</td></tr><tr><td>16</td><td>1219.2</td><td>50</td></tr><tr /></table></section><section id="4E22BDA0-47C4-44E8-A8D5-CD1B8C4171D9"><h2>THERMTRIP#</h2></section><section id="45340D29-921E-41A3-B0C0-51E778AD83E0"><h2>THERMTRIP# Topology</h2><div><div>THERMTRIP# Topology Diagram</div><image src="assets/images/078B85F2-E5D7-4252-ACFB-15CC236C8AF3.jpg" class="contentImage" /></div><table><caption>THERMTRIP# Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Rpu</td><td>2.2 k  20%.
Total length can be extended up to 1524 mm. Refer to "THERMTRIP# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr><tr><td>Signal name/ list</td><td>THERMTRIP#</td></tr></table></section><section id="57AF8D40-DC54-442A-854D-F8B5A163481B"><h2>Segment Lengths</h2><table><caption>THERMTRIP# Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>B0 + M1 + M2</td><td>MS, DSL</td><td>1016</td><td>Max length for BO &lt; 127 mm. Total length can be extended up to 1524 mm. Refer to "THERMTRIP# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr></table><p>Max Length Total (mm): 1016</p><table><tr><th>Max Total Board Routing Length (mm)</th><th>Max # of Connected Devices</th><th>Max Rpu</th></tr><tr><td>254</td><td>3</td><td>5.6 k  10%</td></tr><tr><td>254</td><td>5</td><td>4.7 k  10%</td></tr><tr><td>381</td><td>5</td><td>3.9 k  10%</td></tr><tr><td>508</td><td>5</td><td>3.3 k  10%</td></tr><tr><td>762</td><td>5</td><td>2.7 k  10%</td></tr><tr><td>1016</td><td>5</td><td>2.2 k  10%</td></tr><tr><td>1270</td><td>5</td><td>1.8 k  10%</td></tr><tr><td>1524</td><td>5</td><td>1.5 k  10%</td></tr><tr /></table></section><section id="1284D2A6-6129-44EB-9A92-C2CC4AA7BA31"><h2>UART</h2></section><section id="8D88852B-9BE0-4F9A-9678-33AA5DBB96F9"><h2>UART0/ UART1 1-Load (Device Down) Topology</h2><div><div>UART0/ UART1 1-Load (Device Down) Topology Diagram</div><image src="assets/images/FB759273-052F-47BB-BA74-3482FDEF304B.jpg" class="contentImage" /></div><table><caption>UART0/ UART1 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Trace spacing between DATA and DATA/ others signals</td><td>0.125 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Signal name/ list</td><td>UART[0:1]_RXD, UART[0:1]_TXD, UART0_RTS#, UART0_CTS#, A_UART1_RXD, A_UART1_TXD, ISH_UART[0:1]_RXD, ISH_UART[0:1]_TXD, ISH_UART0_RTS#, ISH_UART0_CTS#, A_ISH_UART1_RXD, A_ISH_UART1_TXD, CNV_MFUART2_RXD, CNV_MFUART2_TXD.</td></tr><tr><td>CPU buffer driver strength</td><td>50 . </td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>DEVICE</td><td>Device</td><td>3</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>DEVICE</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="53673B87-28CB-4763-A97A-EFF066513C4A"><h2>Segment Lengths</h2><table><caption>UART0/ UART1 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>622.3</td></tr></table><p>Max Length Total (mm): 635</p></section><section id="DD33177C-E988-4324-9E18-2A8323F84CEB"><h2>UART2 1-Load (Device Down) Topology</h2><div><div>UART2 1-Load (Device Down) Topology Diagram</div><image src="assets/images/522F99B2-D573-45A7-9D86-6DBF828CE95D.jpg" class="contentImage" /></div><table><caption>UART2 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>13 . 
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required.</td></tr><tr><td>R2</td><td>0  placeholder. 
If failing device overshoot/ undershoot, a 13  resistor can be stuffed. If possible work with device vendor to determine necessity of R2.</td></tr><tr><td>Trace spacing between DATA and DATA/ others signals</td><td>0.125 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Signal name/ list</td><td>UART2_RXD, UART2_TXD, UART2_RTS#, UART2_CTS#.</td></tr><tr><td>CPU buffer driver strength</td><td>33 . </td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>RX</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>TX</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="1E832F16-6492-4C21-A456-4BE0B7375577"><h2>Segment Lengths</h2><table><caption>UART2 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>622.3</td></tr><tr><td>M2</td><td>MS, DSL</td><td>609.6</td></tr><tr><td>M3</td><td>MS, DSL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 635</p></section><section id="41418F2E-5AF0-45C3-A7FD-A9036188EE04"><h2>UFS Reference Clock</h2></section><section id="44AC8B49-3480-40FE-BBC6-2C3B289931C1"><h2>UFS Reference Clock 1-load (Device Down) Topology</h2><div><div>UFS Reference Clock Device Down Topology Diagram</div><image src="assets/images/B5E8AF80-2FDE-42F2-B9A7-32F53D4FBECA.jpg" class="contentImage" /></div><table><caption>UFS Reference Clock 1-load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Resistors (for step down from 1.8 V to 1.2 V) </td><td>R1 = 22 Ohm
R2 = 100 Ohm
To be placed within 25.4mm from device/connector</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Minimum length</td><td>38.1 mm</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>GND</td><td>Ground</td><td>7</td><td>-1</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>6</td></tr></table></section><section id="BAF0B542-4BF3-4198-B555-788074C2D0AB"><h2>Segment Lengths</h2><table><caption>UFS Reference Clock 1-load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>165.1</td></tr><tr><td>M2</td><td>MS, DSL</td><td>25.4</td></tr></table><p>Max Length Total (mm): 203.2</p></section><section id="C415C92F-417B-48C0-B9C9-275DF449292E"><h2>UFS Reference Clock 1-load (M.2 Connector) Topology</h2><div><div>UFS Reference Clock M.2 Connector Topology Diagram</div><image src="assets/images/D156914C-49D9-4CC3-9A37-77682FEEA22D.png" class="contentImage" /></div><table><caption>UFS Reference Clock 1-load (M.2 Connector) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Resistors (for step down from 1.8 V to 1.2 V) </td><td>R1 = 22 Ohm
R2 = 100 Ohm
To be placed within 25.4mm from device/connector</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Minimum length</td><td>38.1 mm</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Device</td><td>5</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>GND</td><td>Ground</td><td>7</td><td>-1</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>6</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>8</td></tr><tr><td>C</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>GND1</td><td>Ground</td><td>9</td><td>-1</td></tr></table></section><section id="98E25F51-F3E1-453D-AB8C-E2C426DE9B5E"><h2>Segment Lengths</h2><table><caption>UFS Reference Clock 1-load (M.2 Connector) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL</td><td>165.1</td></tr><tr><td>M2</td><td>MS, DSL</td><td>25.4</td></tr></table><p>Max Length Total (mm): 203.2</p></section><section id="3B83B9F1-EA41-43DA-B16E-DA0837E39A23"><h2>XTAL</h2></section><section id="9EB7D4CD-01F8-4DF1-99BB-FD7FBE180FB8"><h2>Crystal Oscillator Topology</h2><div><div>Crystal Oscillator (38.4 MHz) Topology Diagram</div><image src="assets/images/136EFDAD-75DC-46EC-A356-DDCF05E9E0F1.png" class="contentImage" /></div><table><caption>Crystal Oscillator Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between XTAL_IN and XTAL_OUT</td><td>Total length mismatch: 1.27 mm.</td></tr><tr><td>GND shielding</td><td>GND shielding to adjacent signals (especially high speed IO) is recommended.</td></tr><tr><td>Main route (MR)</td><td>Main route (MR) is recommended to be limited to SL/ DSL to limit coupling and impact from EMI/ RFI sources.</td></tr><tr><td>Reference plane</td><td>Continuous GND only; do not reference to power planes. 
If routed as stripline or dual stripline, both top and bottom reference/ adjacent planes MUST be solid continuous ground. 
Avoid routing directly parallel (under/ over/shadow) to high current power planes. If unavoidable route signal orthogonal to power plane.</td></tr><tr><td>External capacitor value</td><td>External capacitors C1 and C2 must be matched (C1 = C2).Capacitor values should be tuned accordingly with respect to load capacitance for crystal. 
If the crystal load capacitance reduces (per component datasheet information), then C1/C2 should be reduced accordingly as well. 
Due to vendor variation in crystal characteristic, layout variation and PCB trace, calculation is recommended to determine the C1/C2 value.</td></tr><tr><td>Rs resistors</td><td>Resistors Rs1 and Rs2 are required for potential stuffing options for RFI/ EMI purposes.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>recommended to minimize number of vias</td></tr></table></section><section id="03C8F96D-B56A-4F38-82B0-70090BD1FDD2"><h2>Segment Lengths</h2><table><caption>Crystal Oscillator Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td></tr><tr><td>MR</td><td>DSL</td><td /></tr></table><p>Max Length Total (mm): 25.4</p><p>Max Length Total Note: Recommended 0201 component sizes</p></section><section id="B694F966-FBF1-449D-B12A-43CCDE5A98CA"><h2>EIO Flexi-PDG for I2C, SMBus/SMLink</h2><p>Description: EIO Flexi-PDG for I2C, SMBus/SMLink.</p></section><section id="B3F6F0DD-22C8-4104-97B6-174520AAEFF7"><h2>VDD2PWRGOOD</h2></section><section id="13249694-586B-421A-A005-0A369C5FE2EF"><h2>VDD2PWRGOOD Topology</h2><div><div>VDD2PWRGOOD Topology Diagram</div><image src="assets/images/B53BAC60-398F-4F76-8DF4-F0DC6240129F.png" class="contentImage" /></div><table><caption>VDD2PWRGOOD Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing restriction</td><td>Route the signal far away from the noisy source/signal. Follow the small routing length as possible. </td></tr><tr><td>R</td><td>0  (placeholder).</td></tr><tr><td>Signal name/ list</td><td>VDD2PWRGOOD_IN, VDD2PWRGOOD_OUT</td></tr></table></section><section id="1B8CF8B5-F4BB-478E-B3F7-AE8FD4974FAB"><h2>EPD_ON</h2></section><section id="2A3A8EF3-4BA2-4E7A-90CD-E15C9B9FC434"><h2>EPD_ON Topology</h2><div><div>EPD_ON Topology Diagram</div><image src="assets/images/7C665080-4D4F-4E99-B9A1-30D48BDD1E72.png" class="contentImage" /></div><table><caption>EPD_ON Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing restriction</td><td>Route the signal far away from the noisy source/signal. Follow the small routing length as possible. 
It is strongly recommended to meet routing near switching voltage regulator guidelines for SVID signals. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#: 726825)</td></tr><tr><td>Signal name/ list</td><td>EPD_ON_OUT, EPD_ON_CPU_IN</td></tr></table></section><section id="05F004C8-F492-474C-903E-0728E09DB0C1"><h2>DDR5</h2><p>Description: DDR5 SODIMM</p></section><section id="BFF3EFA1-3165-420F-B117-A14AB9388D70"><h2>SODIMM 1DPC Type-3</h2><p>Pcb Type &amp; Thickness: Type-3, 0.8mm</p><div><div>DDR5 SODIMM Type-3 6L Signals Topologies</div><image src="assets/images/2D3FD08F-B0C4-4D26-87E5-E778EDF0CD80.png" class="contentImage" /></div><div><div>DDR5 SODIMM Block Diagram</div><image src="assets/images/0E19F43F-F99A-43F2-84B6-9FF4BD165D8C.png" class="contentImage" /></div><div><div>DDR5 SODIMM 1DPC Top-Pin Bottom-Pin Definition and Compensation</div><image src="assets/images/42167343-5762-4B32-8F5C-8E0C20035426.png" class="contentImage" /></div><table><caption>SODIMM 1DPC Type-3 Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>PCB stackup</td><td>Type-3 stackup with minimum of 6 layer.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Number of vias allowed</td><td>Max 2 transition vias.</td></tr><tr><td>Ground stitching</td><td>For VSS stitching using microvia, target a minimum S:G ratio of 1:1 at signal layer transition.  
For VSS stitching using PTH, target a minimum S:G ratio of 2:1 at signal layer transition.
VSS via stitching pattern to be copied exactly from RVP / clip files.</td></tr><tr><td>Max MS BO/ BI length</td><td>Refer to RFI/ EMC guidelines for the max microstrip BO/ BI length requirement.</td></tr><tr><td>Serpentine routing</td><td>Use 3x of dielectric height for serpentine routing spacing.</td></tr><tr><td>Bit/ Byte swapping rule</td><td>Bit swapping is allowed within each Byte for all memory technologies. 
DDR5: Byte Swapping is allowed within each x32 channel.
</td></tr><tr><td>Diff pair length matching</td><td>Match diff pair P-N within 0.2 mm at each layer.</td></tr><tr><td>MS BO and BI segment, PTH pattern</td><td>Keep DDR MS BO and BI as close as possible to reference board.</td></tr><tr><td>DDR to Non-DDR trace spacing</td><td>Minimum 500 um.</td></tr><tr><td>Unused signals</td><td>DDR signals on CPU which are not applicable for DDR5 can be left unconnected (example ALERT).</td></tr><tr><td>Rtt/ Ctt for RESET</td><td>Keep R1 empty; R2 = 0 Ohm; C1 = 0.1 uF (no stuff).</td></tr><tr><td>RCOMP value</td><td>100 Ohm</td></tr></table><table><caption>Max number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>CA/CS, CLK, DQ, DQS</td><td>2</td></tr><tr><td>RCOMP</td><td>1</td></tr></table><p>Signal Group: CA/CS, CLK</p><p>Pin group/Location: All</p><p>Channels: CH-0, CH-1</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>BI</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: DQ, DQS</p><p>Pin group/Location: All</p><p>Channels: CH-0, CH-1</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>BO3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>VIA2</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>BI</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table><p>Signal Group: RCOMP</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>M</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Resistor</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>GND</td><td>Ground</td><td>4</td><td>-1</td></tr></table><p>Signal Group: RESET</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>VDD2</td><td>Rail</td><td>7</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>C1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>GND</td><td>Ground</td><td>10</td><td>-1</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>BI</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="System Memory~05F004C8-F492-474C-903E-0728E09DB0C1~BFF3EFA1-3165-420F-B117-A14AB9388D70~Length Matching"><h2>Length Matching</h2><table><caption>SODIMM 1DPC Type-3 Length Matching</caption><tr><th>Signal Group</th><th>Plus/Minus</th><th>Reference Group</th><th>Within/Group</th><th>Up to memory/connector</th><th>Length/Delay</th><th>Min/Max/Range</th><th>Min</th><th>Max</th></tr><tr><td>CLK_P</td><td>-</td><td>DQS</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-38</td><td>63.5</td></tr><tr><td>DQ</td><td>-</td><td>DQS</td><td>Byte (x8)</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-0.5</td><td>0.5</td></tr><tr><td>DQS</td><td>-</td><td>DQS</td><td>Pair (P-N)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>0.125</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_N</td><td>Pair (P-N)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>0.125</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_P</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>0.25</td></tr><tr><td>CLK_P</td><td>-</td><td>CS</td><td>Rank</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-2.5</td><td>0</td></tr><tr><td>CS</td><td>-</td><td>CS</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>1.25</td></tr><tr><td>CLK_P</td><td>-</td><td>CA</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Range</td><td>-6</td><td>6</td></tr><tr><td>CA</td><td>-</td><td>CA</td><td>Channel (x32)</td><td>Same Connector</td><td>Length (mm)</td><td>Max</td><td /><td>1.25</td></tr></table></section><section id="DCA95F42-2265-4222-8E71-165685B98A57"><h2>Standard Loss (SL), CA/CS, CH-0/CH-1, All</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: CA/CS</p><p>Channels: CH-0, CH-1</p><p>Pin group/Location: All</p><table><caption>SODIMM 1DPC Type-3 Standard Loss (SL), CA/CS, CH-0/CH-1, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>6.5</td><td>Total BO1+BO2 length should be less than or equal to 14.5mm max.</td></tr><tr><td>BO2</td><td>SL</td><td>10</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>MS</td><td>2</td><td /></tr></table><p>Max Length Total (mm): 100</p><p>Max Length Total Note: Max length is inclusive of package length.</p></section><section id="66145E27-582A-4AAF-92C9-86A267D82B18"><h2>Standard Loss (SL), CLK, CH-0/CH-1, All</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-1</p><p>Pin group/Location: All</p><table><caption>SODIMM 1DPC Type-3 Standard Loss (SL), CLK, CH-0/CH-1, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>6.5</td></tr><tr><td>BO2</td><td>SL</td><td>3.5</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>3</td></tr></table><p>Max Length Total (mm): 100</p><p>Max Length Total Note: Max length is inclusive of package length.</p></section><section id="66AC0560-898C-4A11-ADF1-999EDAF1AC1F"><h2>Standard Loss (SL), DQ, CH-0/CH-1, Inner</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: DQ</p><p>Channels: CH-0, CH-1</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Type-3 Standard Loss (SL), DQ, CH-0/CH-1, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>2</td><td>Total BO1+BO2+BO3 should be less than or equal to 14mm max</td></tr><tr><td>BO2</td><td>SL</td><td>8.5</td><td /></tr><tr><td>BO3</td><td>SL</td><td>6.2</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>MS</td><td>2</td><td /></tr></table><p>Max Length Total (mm): 100</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="65F93F21-41A7-4144-BE5F-F8814DB5427F"><h2>Standard Loss (SL), DQ, CH-1, Outer</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: DQ</p><p>Channels: CH-1</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Type-3 Standard Loss (SL), DQ, CH-1, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>3.7</td></tr><tr><td>BO2</td><td>SL</td><td>4.3</td></tr><tr><td>BO3</td><td>SL</td><td>6.2</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>2</td></tr></table><p>Max Length Total (mm): 100</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="8DD11CFF-A3C6-4E68-8AC7-12D10C613154"><h2>Standard Loss (SL), DQS, CH-0/CH-1, Inner</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: DQS</p><p>Channels: CH-0, CH-1</p><p>Pin group/Location: Inner</p><table><caption>SODIMM 1DPC Type-3 Standard Loss (SL), DQS, CH-0/CH-1, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td>BO1+BO2+BO3 should be less than or equal to 13mm.</td></tr><tr><td>BO2</td><td>SL</td><td>8.8</td><td /></tr><tr><td>BO3</td><td>SL</td><td>5.7</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>MS</td><td>3</td><td /></tr></table><p>Max Length Total (mm): 100</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="BEB3E9AB-82AD-4ABA-944E-A58B8E83AE22"><h2>Standard Loss (SL), DQS, CH-1, Outer</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: DQS</p><p>Channels: CH-1</p><p>Pin group/Location: Outer</p><table><caption>SODIMM 1DPC Type-3 Standard Loss (SL), DQS, CH-1, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>4</td></tr><tr><td>BO2</td><td>SL</td><td>0</td></tr><tr><td>BO3</td><td>SL</td><td>3.5</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>3</td></tr></table><p>Max Length Total (mm): 100</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="4BEA14B0-F168-467F-8B52-6A41EEE4FD91"><h2>Standard Loss (SL), RCOMP, MISC, All</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: RCOMP</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>SODIMM 1DPC Type-3 Standard Loss (SL), RCOMP, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M</td><td>MS, SL</td><td>9</td><td>RCOMP (trace width 88um)</td></tr></table><p>Max Length Total (mm): 9</p></section><section id="FBB8677A-0FC5-40D0-B4B7-2B40C70692B5"><h2>Standard Loss (SL), RESET, MISC, All</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: RESET</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>SODIMM 1DPC Type-3 Standard Loss (SL), RESET, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO1</td><td>MS</td><td>3.5</td></tr><tr><td>M</td><td>SL</td><td /></tr><tr><td>BI</td><td>MS</td><td>4</td></tr><tr><td>BO2</td><td>SL</td><td>9</td></tr></table><p>Max Length Total (mm): 150</p><p>Max Length Total Note: This max length is package + MB length</p></section><section id="B2B8A509-F831-4A1A-8A10-9E395B2EE0B2"><h2>LPDDR5/x</h2></section><section id="A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9"><h2>MD x32 Type-3</h2><p>Pcb Type &amp; Thickness: Type-3, 0.8mm</p><div><div>LPDDR5_x x32 Type-3 PCB DQ, DQS, CA, CS, CLK Topology Diagram</div><image src="assets/images/A3132C59-97BF-41CC-98DB-3EDF4823911C.png" class="contentImage" /></div><div><div>LPDDR5 x32 Type3 RESET, RCOMP Topology</div><image src="assets/images/4157C107-CAB2-4959-B67D-3A4BF6E4970F.png" class="contentImage" /></div><div><div>LPDDR5 x32 Memory Down Placement and Block Diagram</div><image src="assets/images/43EA5A44-B4E4-4C83-9CA8-1CE8FEAEB5A8.png" class="contentImage" /></div><table><caption>MD x32 Type-3 Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>PCB stackup</td><td>Type-3 stackup with minimum of 6 layers.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>GND stitching</td><td>For VSS stitching using microvia, target a minimum S:G ratio of 1:1 at signal layer transition.  
For VSS stitching using PTH, target a minimum S:G ratio of 2:1 at signal layer transition.
VSS via stitching pattern to be copied exactly from RVP/ clip files.</td></tr><tr><td>Max MS BO/ BI length</td><td>Refer to RFI/ EMC guidelines for the maximum microstrip BO/ BI length requirement.</td></tr><tr><td>Serpentine routing</td><td>Use 3x of dielectric height for serpentine routing spacing.</td></tr><tr><td>Bit/ Byte swapping rule</td><td>Bit swapping is allowed within each Byte for all memory technologies. 
Byte swapping is allowed within a 16-bit channel.
LPDDR5: x16 sub-channels can be swizzled within their x64 MC.
When swapping channel DQ, the CA/CS signals must be swapped as well.</td></tr><tr><td>Unused signals</td><td>Leave unused DDR signals (PARITY, extra CA) floating (no connect). ALERT is also unused and can be left floating (no connect) at CPU side.</td></tr><tr><td>Rtt/ Ctt for RESET</td><td>Keep R1 empty; R2 = 0 Ohm; C1 = 0.1 uF (no stuff).</td></tr><tr><td>RCOMP value</td><td>100 Ohm</td></tr></table><table><caption>Max number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>CA/CS, CLK, DQ, RDQS, WCK</td><td>2</td></tr><tr><td>RCOMP</td><td>1</td></tr></table><p>Signal Group: CA/CS, CLK</p><p>Pin group/Location: All</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>BI1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via2</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>BI2</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>DRAM</td><td>Device</td><td>8</td><td>-1</td></tr></table><p>Signal Group: DQ, DQS, WCK</p><p>Pin group/Location: All</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>BI2</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>DRAM</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: RCOMP</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>M</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Resistor</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>GND</td><td>Ground</td><td>4</td><td>-1</td></tr></table><p>Signal Group: RESET</p><p>Pin group/Location: All</p><p>Channels: MISC</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>BO2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>VIA</td><td>Via</td><td>5</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>VDD2</td><td>Rail</td><td>7</td><td>-1</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>8</td><td>11</td></tr><tr><td>C1</td><td>Capacitor</td><td>9</td><td>10</td></tr><tr><td>GND</td><td>Ground</td><td>10</td><td>-1</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>Via2</td><td>Via</td><td>11</td><td>14</td></tr><tr><td>BI1_1</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>DRAM0</td><td>Device</td><td>13</td><td>-1</td></tr><tr><td>BI2_1</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>Via3</td><td>Via</td><td>15</td><td>16</td></tr><tr><td>BI1_2</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>DRAM1</td><td>Device</td><td>17</td><td>-1</td></tr></table></section><section id="System Memory~B2B8A509-F831-4A1A-8A10-9E395B2EE0B2~A60E00F8-FCDD-4571-ACC2-7D1C2D0C97B9~Length Matching"><h2>Length Matching</h2><table><caption>MD x32 Type-3 Length Matching</caption><tr><th>Signal Group</th><th>Plus/Minus</th><th>Reference Group</th><th>Within/Group</th><th>Up to memory/connector</th><th>Length/Delay</th><th>Min/Max/Range</th><th>Min</th><th>Max</th></tr><tr><td>DQ</td><td>-</td><td>WCK</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12</td><td>14</td></tr><tr><td>DQ</td><td>-</td><td>RDQS</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-3</td><td>3</td></tr><tr><td>WCK</td><td>-</td><td>CLK_P</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>10</td></tr><tr><td>DQ</td><td>-</td><td>DQ</td><td>Byte (x8)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>4</td></tr><tr><td>CLK_P</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-5</td><td>5</td></tr><tr><td>CA</td><td>-</td><td>CA</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>7.5</td></tr><tr><td>CLK_P</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Range</td><td>-12.5</td><td>12.5</td></tr><tr><td>CS</td><td>-</td><td>CS</td><td>Channel (x16)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>10</td></tr><tr><td>RDQS_P</td><td>-</td><td>RDQS_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>WCK_P</td><td>-</td><td>WCK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr><tr><td>CLK_P</td><td>-</td><td>CLK_N</td><td>Pair (P-N)</td><td>Same DRAM</td><td>Length (mm)</td><td>Max</td><td /><td>0.1</td></tr></table></section><section id="4B521411-2764-44AB-8275-A83AA2442458"><h2>Standard Loss (SL), CA/CS, CH-0/CH-1/CH-2/CH-3, All</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: CA/CS</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><p>Pin group/Location: All</p><table><caption>MD x32 Type-3 Standard Loss (SL), CA/CS, CH-0/CH-1/CH-2/CH-3, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>6.5</td><td>Total BO1+BO2 length should be less than or equal to 12mm max.</td></tr><tr><td>BO2</td><td>SL</td><td>7.2</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>13</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.5</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="8932FDA9-73C7-44E3-AC9E-FE912B8F131A"><h2>Standard Loss (SL), CLK, CH-0/CH-1/CH-2/CH-3, All</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: CLK</p><p>Channels: CH-0, CH-1, CH-2, CH-3</p><p>Pin group/Location: All</p><table><caption>MD x32 Type-3 Standard Loss (SL), CLK, CH-0/CH-1/CH-2/CH-3, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>5.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>SL</td><td>10</td><td /></tr><tr><td>BI2</td><td>MS</td><td>0.5</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Max length is package + motherboard.</p></section><section id="876A6F7E-5D68-491D-AA02-AF69A6BBE1F1"><h2>Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: DQ</p><p>Channels: CH-1, CH-2, CH-3</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>1.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>13</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>MS</td><td>0.5</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="B6E9E75C-5ED3-4E18-A0D9-29CF10389A03"><h2>Standard Loss (SL), DQ, CH-0, Outer</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: DQ</p><p>Channels: CH-0</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Standard Loss (SL), DQ, CH-0, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>5.4</td><td>BO1+BO2 should be less than or equal to 10mm max.</td></tr><tr><td>BO2</td><td>SL</td><td>9.5</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>MS</td><td>0.5</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="A5A1E411-179B-45C4-B34F-DD658B4C5472"><h2>Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: RDQS</p><p>Channels: CH-1, CH-2, CH-3</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>12</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>MS</td><td>0.5</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="B89AF5E7-5F9B-4C14-973A-EE0FF55C2B23"><h2>Standard Loss (SL), RDQS, CH-0, Outer</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: RDQS</p><p>Channels: CH-0</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Standard Loss (SL), RDQS, CH-0, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>4</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>MS</td><td>0.5</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="73BB5C1E-20F9-41A0-82DE-B7D0E58CEF95"><h2>Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: WCK</p><p>Channels: CH-1, CH-2, CH-3</p><p>Pin group/Location: Inner</p><table><caption>MD x32 Type-3 Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>0.5</td><td /></tr><tr><td>BO2</td><td>SL</td><td>12</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>MS</td><td>0.5</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Refers to Inner Row bytes and inclusive of package length.</p></section><section id="95E7C16E-A850-4B36-B1FA-5F630762AAD9"><h2>Standard Loss (SL), WCK, CH-0, Outer</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: WCK</p><p>Channels: CH-0</p><p>Pin group/Location: Outer</p><table><caption>MD x32 Type-3 Standard Loss (SL), WCK, CH-0, Outer Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>6</td><td /></tr><tr><td>BO2</td><td>SL</td><td>5</td><td /></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI</td><td>MS</td><td>0.5</td><td /></tr></table><p>Max Length Total (mm): 70</p><p>Max Length Total Note: Refers to Outer Row bytes and inclusive of package length.</p></section><section id="B2797D3C-E12A-467B-A79D-05A97EC77555"><h2>Standard Loss (SL), RCOMP, MISC, All</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: RCOMP</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>MD x32 Type-3 Standard Loss (SL), RCOMP, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M</td><td>MS, SL</td><td>9</td><td>RCOMP (trace width 88um)</td></tr></table><p>Max Length Total (mm): 9</p></section><section id="B0E25762-8F9A-474F-A6BA-7FF657953E63"><h2>Standard Loss (SL), RESET, MISC, All</h2><p>Category: None</p><p>Material: Standard Loss (SL)</p><p>Signal Group: RESET</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>MD x32 Type-3 Standard Loss (SL), RESET, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS</td><td>13</td><td /></tr><tr><td>BO2</td><td>SL</td><td /><td>21 - BO1</td></tr><tr><td>M</td><td>SL</td><td /><td /></tr><tr><td>BI1</td><td>MS</td><td /><td /></tr><tr><td>BI2</td><td>SL</td><td /><td /></tr></table><p>Max Length Total (mm): 200</p></section><section id="C9430F6F-F0CC-459D-84EE-43AE99E9F356"><h2>EMC General Considerations</h2></section><section id="5ECC8D37-A344-44B8-BBE2-697B45CC7CD0"><h2>Ground Ring</h2><p>PCB ground (GND) rings on all layers with GND PTH vias are recommended along the edge of the board. Multiple mounting holes should be used connecting the PCB GND to chassis ground. It can significantly reduce the PCB edge coupled noise.</p><div><div>Guidelines for PCB GND Ring and GND Stitching Vias</div><image src="assets/images/E12310CD-4A3F-4FA9-A1F1-B4B809AD2612.png" class="contentImage" /></div><p>Multiple GND stitching vias are required on all mechanical mounting pads including for internal device modules (e.g. SSD, WiFi module) and I/O connectors (e.g. USB) throughout the platform.</p><div><div>Ground Ring with Ground Vias</div><image src="assets/images/6BBCCF98-064B-46D3-8449-9741B1C8FC85.png" class="contentImage" /></div></section><section id="A0AFAE3F-1072-402C-B292-57C7B4333136"><h2>Connector Decoupling</h2><p>Place a decoupling capacitor (0.1 uF, 0402 or smaller) on the power pins of all internal and external connectors to reduce power noise. These connectors include HDMI, eDP, USB, Type C, FPC connectors, M.2, PCIe edge connector, etc.</p><div><div>Decoupling Capacitors Placement on Connector Power Pins</div><image src="assets/images/C8E00090-2E0D-4371-AD1A-41217385E2B2.jpg" class="contentImage" /></div></section><section id="278F40D2-BB7B-41E8-B471-9782AFF5E359"><h2>Crossing Splits in Reference Plane</h2><p>Crossing a split in the reference plane increases emissions from signal traces.  Avoid crossing plane splits by moving the traces or reshape the reference plane.</p><div><div>Avoid Signal Traces Routings Across Split Planes</div><image src="assets/images/6C9C561D-F89D-4E9E-AE9A-B629764108C7.jpg" class="contentImage" /></div></section><section id="CE08A58C-F9B8-46A5-9998-249A2827AE65"><h2>Reference Discontinuity</h2><p>Changing reference plane from GND to power plane, or from power plane A to power plane B, may significantly increase noise emission. It is recommended to have stitching capacitors (0.1 uF, 0402 or smaller) to bridge the two reference planes and provide current return path. The stitching capacitor must be placed as close as possible to the signal trace. </p><div><div>Reduce Signal Referencing Discontinuities Impact</div><image src="assets/images/8F45CD4E-22B1-48D2-BF69-89EEB195CC50.png" class="contentImage" /></div></section><section id="9126B7EF-FEF1-4317-B81C-EC449F3C2AFD"><h2>Crystal RF Immunity</h2><p>The crystal oscillator that provides the input clock to the CPU has been identified to be very sensitive to RF power from nearby radios.  Radiated power from internal WWAN and WLAN antennas as well as from external WWAN/ WLAN devices placed near the platform can couple to the crystal and corrupt the clock signal causing issues such as screen flickering and system hang. Similarly the crystal used with the Thunderbolt retimer is very sensitive to RF power, and noise from nearby antennas can result in connection loss with the device plugged into the Thunderbolt port. Refer to retimer collaterals (document number: #572046) for XTAL specifications. The following RF Immunity Guidelines apply to both the 38.4 MHz crystal, RTC (real-time clock) crystal as well as the Thunderbolt/ retimer crystal.</p><ul><li><p>Follow crystal routing guidelines very carefully. (Refer to XTAL design guidelines section).</p></li><li><p>Implement a ground ring surrounding crystal and related components. Refer to below figure. Do not connect external load caps to GND ring, but rather directly to GND plane on adjacent layer.</p></li><li><p>Use a shielded crystal component.</p></li><li><p>Ensure that external high speed IO ( USB3.x/2/1.x) and internal high speed IO (PCIe) traces are not routed in close proximity to the crystal components and traces (XTAL_IN/OUT).</p></li><li><p>Place crystal far away from antennas and potential RF power coupling paths such as unshielded/ungrounded cables. Exact distance needed depends on platform design. Platforms without board shield may have higher risk.</p></li><li><p>Chassis shielding and design plays a critical role in RF immunity. Refer to the EMC Mechanical Considerations section and collateral #602554.</p></li></ul><p>The following RF guideline apply to RTC (real-time) crystal</p><ul><li><p>Design a footprint for the RF capacitor on the power plane (+Vcc1p5_RTC) for RTC. The capacitance of the stuffed RF capacitor should be tuned with respect to the potential unintended RF power. The footprint should be as close as possible to CPU side.</p></li></ul><div><div>RF capacitor placement recommendation for RTC crystal</div><image src="assets/images/160FBE5C-6C09-4D0A-95AB-157455240957.png" class="contentImage" /></div></section><section id="47EA7D2E-67CB-4C2A-BD8D-0C6F6F6E5E5F"><h2>XTAL Ground Ring Requirements</h2><p>Adding a ground ring surrounding the crystal component, related components and routing can help reduce RF immunity risk.</p><div><div>Guidelines for XTAL Ground Ring Implementation and Components for RF Immunity</div><image src="assets/images/F728B888-0753-447B-83DD-16BA20C9CF46.png" class="contentImage" /></div></section><section id="6CAB02E0-C146-4F8A-9C0B-45845806AA83"><h2>Memory RFI Mitigation</h2><p>Memory interface and DRAM devices generate narrowband and broadband RFI noise. The noise may interfere with radio bands. The following guidelines help to reduce the RFI risk due to memory. </p></section><section id="B1289278-ADD5-412A-BBAF-C3CD34C8CC7D"><h2>Memory RFI Mitigation Consideration</h2><table><tr><th>Design Area</th><th>Wi-Fi only designs</th><th>Wi-Fi and WWAN/ 5G designs</th></tr><tr><td>Memory signals on Type-4 board</td><td>Fully stripline required </td><td>Fully stripline required </td></tr><tr><td>Memory signals main routing on Type-3 board</td><td>Main routing fully stripline required</td><td>Main routing fully stripline required</td></tr><tr><td>Memory signals breakout routing on Type-3 board</td><td>DQ microstrip breakout signals &lt;= 6.5 mm
CLK, WCK, DQS, CA microstrip breakout signals &lt;= 9 mm</td><td>DQ microstrip breakout signals &lt;= 6.5 mm
CLK, WCK, DQS, CA microstrip breakout signals &lt;= 9 mm</td></tr><tr><td>Memory device (SODIMM, solder down memory) shielding</td><td>Required antenna distance needs to be considered based on system dependency</td><td>Required antenna distance needs to be considered based on system dependency</td></tr><tr><td>Exposed memory power planes referenced to ground</td><td>RF capacitors are recommended</td><td>RF capacitors are recommended</td></tr><tr><td>Exposed memory power planes referenced to memory signals</td><td>On-board shield required and RF capacitors are required</td><td>On-board shield required and RF capacitors are required
Additional RF capacitors for WWAN interfere frequencies may require </td></tr><tr><td>Memory Radio Frequency Interference Mitigation (RFIM) Enabling</td><td>Recommended. Please refer to Intel White Paper # 640438</td><td>Recommended. Please refer to Intel White Paper # 640438</td></tr><tr /></table></section><section id="4958ADE2-E981-4EED-8E16-6FE17E6531A7"><h2>Memory Signals and Power Plane Routing</h2><p>It is recommended that DQ/ CLK/ DQS/ WCK/ CA signals are routed in inner layers, or the microstrip breakout trace length is required to be minimized as table below. An isolation ground guard ring is recommended on the surface layer between memory power plane and memory breakout signal routing. 
</p><table><tr><th>Signal Types</th><th>Total Microstrip Breakout Length (mm)</th></tr><tr><td>DQ</td><td>&lt;= 6.5</td></tr><tr><td>CLK, WCK, DQS, CA</td><td>&lt;= 9</td></tr><tr /></table><p>* BI microstrip length should be  1.5 mm based on system dependency. </p><p>It is recommended to embed memory power planes in inner PCB layers. If embedding memory power plane is not possible, please consider the following design guide: 

When exposed memory power planes (VDD2/VDDQ) are referenced to solid GND, and memory data rate falls into Wi-Fi 2.4 GHz/ 5 GHz/ 6 GHz and WWAN radio bands, exposed memory power planes can radiate narrowband RFI noise at data rate frequency. </p><ul><li><p>It is recommended to add platform RF capacitors to mitigate power plane noise (refer to exposed memory Power plane RF capacitors decoupling below). </p></li><li><p>It is recommended to shield exposed memory power planes or add absorber. </p></li><li><p>If data rate does not fall into radio bands, the platform RF capacitors guideline can be optional. </p></li></ul><p>When exposed memory power planes are referenced to memory signals, exposed memory power planes can radiate both narrowband and broadband RFI noise. </p><ul><li><p>It is required to add platform RF capacitors to mitigate power plane noise (refer to exposed memory power plane RF Capacitor placement as below). </p></li><li><p>It is required to shield exposed memory power planes or add absorber. </p></li><li><p>Highly recommend to avoid surface memory power plane reference to memory signal, instead, surface memory power planes shall be referenced to solid GND plane in adjacent layer. </p></li></ul><div><div>RFI Suppression Guidelines on Memory Signal and Power Plane Exposure</div><image src="assets/images/0A199BF7-FF86-4370-97AA-B72B3E25C20D.png" class="contentImage" /></div><div><div>Exposed Memory Power Plane RF Decoupling Capacitors</div><image src="assets/images/36489083-06E6-44A8-97A3-5C1B1F3211B3.png" class="contentImage" /></div><p>Memory power plane could be shared or separated based on design configuration. </p><p>RF decoupling capacitors are paired in groups. </p><ul><li><p>0402 12 pF and 0402 2.2 pF </p></li><li><p>0201 15 pF and 0201 3.0 pF </p></li></ul><p>RF decoupling capacitors pairs placement.</p><ul><li><p>&lt; 4 mm proximity from CPU and memory devices </p></li><li><p>Pair-to-pair distance &lt; 12 mm. </p></li><li><p>Evenly distributed. </p></li></ul></section><section id="D3BAA5F6-B8A4-420C-B105-CC06774662FD"><h2>Memory Devices</h2><p>Memory devices (ex. DRAM, SODIMM) can radiate broadband and narrowband RFI noise and may cause radio frequency interference. A combination of EMI shield and antenna placement is required to mitigate noise from memory devices.</p><p>SODIMM memory devices can cause higher RFI noise than the soldered down DRAM devices and it is highly recommended to use an EMI shield for the SODIMM memory devices.</p><p>Refer to the sections On-Board Shielding and Intel DDR RFI Mitigation (RFIM) Software Feature for more information.</p></section><section id="0EC36802-CF95-4985-A7FD-8FD00F692059"><h2>Intel DDR RFI Mitigation (RFIM) Software Feature</h2><p>DDRRFIM is a frequency-shiftingRFI-mitigation software feature. The DDR RFIM feature is primarily aimed at resolving narrowband RFI from memory (DDR and LPDDR technologies and both soldered-down and modules) forthe Wi-Fi in high frequency bands (5 to 7GHz). By changing theDDR data rate, using Intel dynamic voltage and frequency scaling (DVFS) technology, the narrowband memory noiseat the clock harmonic frequency can be shifted out of a radio band of interest, thus mitigating RFI to the radio.The change of the DDR data rate is dynamic based on the radio channelin use. </p><p>DynamicDDR data rateselection and controlcan be done at the request of the Intel integratedWi-Fifirmware (CNVi) orat the request of Intels DTT DDR RFIM policy. In systems with CNVi installed, the feature is enabled by default. In systems with discrete Intel or 3rd party Wi-Fi, the DDR RFIM policy must be enabled in DTT. For both cases, the OEM has the option to customize the DDR RFI table (list of Wi-Fi channels affected by each DDR frequency of the system) based on the measured platform noise. </p><p>Intel also offers a semiautomatic tool to characterize the platform DDR noise and customize the DDR RFI table that is an input to RFIM. It is highly recommended to use the tool to characterize the noise from the different memory DVFS points. Please refer to white papers #640438 and #816192 for detailed information. </p></section><section id="0D8C52A7-4142-422F-9000-B9B40C12AE51"><h2>DLVR RFI Mitigation</h2><p>The Digital Linear Voltage Regulator (DLVR) may induce RF noise on input power planes / rails that couple to radio antennas, resulting in RF interference within radio bands.</p><p>The following guidelines help to reduce the RFI risk due to DLVR. </p></section><section id="7B125B99-2BA9-4B0E-9D85-ECCCE59B3AE2"><h2>Minimize DLVR Input Planes Exposure</h2><p>It is recommended that the DLVR input power plane (VCCIA/VCC_PCORE &amp; VCCSA ) size be minimized on surface layers while considering PI requirements. Refer to power integrity requirement for resistance and VR sense feedback recommendations. </p></section><section id="27822EAB-6166-4C0D-AD5A-C314CBAA2E5E"><h2>RF Decoupling Capacitors on DLVR Input Power Planes</h2><p>High-frequency decoupling capacitors on the DLVR input power plane(s) can help in DLVR noise-reduction. Since there are system-level dependencies for the RFI, in certain scenarios (like a system with aggressive antenna placement to DLVR input power plane or WWAN radio), it is recommended to have placeholders for decoupling capacitors. The following table and figures show the recommended values and placement for the decoupling capacitors and an example of layout implementation. </p><div><div>RF Decoupling Capacitor Guideline for DLVR</div><image src="assets/images/658EA364-9BCD-4177-BA8A-055EC066AC00.png" class="contentImage" /></div><div><div>Example of RF Cap Placement for DLVR power plane</div><image src="assets/images/FB45453E-FDA2-44A3-BC85-FA350A80D521.png" class="contentImage" /></div></section><section id="F555118A-3E31-4657-A89A-E45AD54A90E7"><h2>Graphic (GFX) Power Planes RFI Design Guidelines</h2><p>Graphics (GFX) may induce RF noise on power planes / rails that couple to radio antennas, resulting in RF interference within radio bands.

The following guidelines help to reduce the RFI risk due to GFX power planes.</p></section><section id="A8B84FEE-2463-4F55-96D6-D1698D788851"><h2>RF Decoupling Capacitors on GFX Power Planes</h2><p>It is recommended to have placeholders for high-frequency decoupling capacitors on the VCCGT (GFX power plane). These decoupling capacitors may help in reducing potential GFX noise in certain scenarios such as a system with aggressive antenna placement to GFX power planes. The following table and figure show the recommended values and placement for the decoupling capacitors: </p><div><div>RF Decoupling Capacitor Guideline for GFX Power Planes</div><image src="assets/images/406A3971-9C0E-48E2-8AEB-B78593C57F94.png" class="contentImage" /></div><table><tr><th>Case #</th><th>Location of Decoupling Capacitor</th><th>GFX RF Capacitors for 2.4GHz Band</th><th>Comments</th><th>$[internal]Cap Stuffing Option for Internal Validation</th></tr><tr><td>Case 1</td><td>Directly underneath pair of GFX power via and GND vias (Directly from BGAs) on the plane</td><td>0201 size: 6 x capacitors (Suggested value: between 22pF to 33pF)</td><td>Preferred placement for RF decoupling capacitors.Capacitors are recommended to be placed directly underneath the pair of NPU / GFX power via - GND vias at bottom layer or at least within the CPUs shadow area. The value of the RF capacitor may need to be tuned with respect to the potential unintended RF power within Wi-Fi bands. </td><td>Stuffed</td></tr><tr><td>Case 2</td><td> 5mm from GFX power via BGA </td><td>0201 size: 6 x capacitors (Suggested value: between 22pF to 33pF) </td><td>The value of the RF capacitor may need to be tuned with respect to the potential unintended RF power within Wi-Fi bands.</td><td>Stuffed</td></tr><tr><td>Case 3</td><td>&gt; 5mm away from GFX power via BGA </td><td>Not recommended </td><td>RF capacitors are NOT effective for RFI reduction in this location of placement.</td><td>Stuffed</td></tr><tr /></table></section><section id="348B68E3-84ED-424F-8D31-9D75505372A6"><h2>HSIO RFI Mitigation</h2><p>Exposed high speed I/O routing traces are regarded as RFI source. The RFI level depends on interface signal characteristics such as data rate, rise/ fall time and coupling between antenna and signal trace.</p></section><section id="3ADE8C59-9443-404C-A6C8-258EF6E62F0D"><h2>Minimize Exposed High Speed I/O Channel Routing</h2><p>It is recommended that the routing of I/O interface in table below be embedded in inner layers and covered by solid ground. Due to routing limitations, full stripline routing may not be possible. Recommend &lt; 38 mm microstrip routing at breakout region and &lt; 25 mm microstrip routing at connector region to reduce EMI/ RFI risk.</p><table><tr><th>Interface</th><th>Data Rate</th><th>Max Breakout Length (Microstrip)</th><th>Max Routing Length at Connector Region (Microstrip)</th><th>Cable Shielding</th><th>Note</th></tr><tr><td>CNVio3 (STEP)</td><td>12 Gbps</td><td>Refer to CNVio3 subsection (under High Speed chapter's CNVio Bus section)</td><td>Refer to CNVio3 subsection (under High Speed chapter's CNVio Bus section)</td><td>Not applicable</td><td>Keep out distance of CNVio3' signals (microstrip) to Wi-Fi antenna &gt; 15 mm.Refer to document #610694 for the latest Intel Wi-Fi module RFI/EMC recommendations.</td></tr><tr><td>DMIC Clk</td><td /><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>eDP 1.4</td><td>8.1 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>HDMI 2.0</td><td>5.94 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>PCIe4</td><td>16 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>PCIe Refclk</td><td>100 MHz</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>SPI Clk</td><td /><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>Type-C USB+DP</td><td>10, 20 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>Type-C USB+DP+TBT</td><td>20 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>USB2.0</td><td>480 Mbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>USB3.2 Gen1</td><td>5 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>USB3.2 Gen2</td><td>10 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr /></table></section><section id="42BFB372-AC7F-4108-BCF3-10E07A7AE186"><h2>eDP RFI Mitigation</h2></section><section id="F6139253-5C52-443C-ADA0-5B7C26B3BB88"><h2>Narrowband Spur Noise from eDP Data and TCON Clock</h2><p>To prevent interference with radio bands, select the eDP data rates that ensure the fundamental frequencies and harmonics of the eDP signals do not fall into Wi-Fi radio bands. The eDP data rates 2.43 Gbps and 6.75 Gbps should be avoided to mitigate the RF noise impact on Wi-Fi radios. Other mitigation solutions such as using high-quality shielding cable for eDP and TCON connection/board or enabling spread spectrum clocking may provide effective but limited noise reduction as an alternative solution.</p><div><div>Mitigate eDP RF interference by preventing using data rate that falling into Wi-Fi radios</div><image src="assets/images/A6F0E655-E49B-4CF7-86F0-9B851DF3F849.png" class="contentImage" /></div><div><div>TCON clock noise falling into Wi-Fi bands</div><image src="assets/images/9B52AF12-902C-4A94-BCA0-EE01CE46D964.png" class="contentImage" /></div></section><section id="D394BA6F-C5CF-4203-9C6E-30C6AC90DB37"><h2>RF Interference from Embedded Display Port (eDP) Interface and TCON</h2><p>In mobile designs, RF interference from eDP interface has become more problematic due to the increase of thinner and lighter devices, which limit options for effective cable shielding and antenna isolation. While the data rates increase, the high-frequency data and clocks generate RF noise that falls into Wi-Fi radio bands. Besides RF noise from eDP, timing controller (TCON), used to convert the eDP signal and drive the individual pixels of the display, could be another source of interference.</p></section><section id="D1AC233B-4DFF-4C55-8F59-FA6654E04B8F"><h2>Software Mitigation Solution  Enable Intel Wi-Fi Module Notch Filter</h2><p>Intel Wi-Fi module supports a notch filter enabling that is configurated through BIOS based on specific request. The notch filter solution aims for narrowband noise mitigation and may impact Wi-Fi performance in some scenarios. Please refer to Intel White Paper #825912 or contact Intel wireless customer support for more information.</p><div><div>Intel Wi-Fi Module Notch Filter Implementation</div><image src="assets/images/3D61A554-C95C-4A8B-836B-24D3283261E6.png" class="contentImage" /></div></section><section id="83CC164E-ECED-4A9E-8AD7-C16D1E856C53"><h2>EMC Component Selection</h2></section><section id="9C089F69-F191-40FF-8601-39E1F4F02ED5"><h2>Common Mode Choke Selection</h2><p>The common mode choke (CMC) selection is shown below.</p><p>Alternatively, PCB CMC can be also considered for eDP 1.4, eDP 1.5, Type-C USB+DP (10 Gbps), USB3.2 Gen 1 and USB3.2 Gen2 signal. Refer to #546122 for Intel PCB Common Mode Choke License Technology Technical White Paper.</p><table><tr><th>Interface</th><th>Data Rate</th><th>CMC Placement</th><th>CMC Cutoff Frequency (3dB Bandwidth)</th><th>CMC Insertion Loss</th><th>CM Rejection (10-dB Band)</th><th>$[internal] Reference Part</th></tr><tr><td>eDP 1.4</td><td>8.1 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt;1.2 dB @ 5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>eDP 1.5</td><td>8.1 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt; 10 GHz</td><td>&lt; 1.2 dB @ 5 GHz</td><td>1.8 - 3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>HDMI 2.0*</td><td>6 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;6 GHz</td><td>&lt;0.35 dB @1.5 GHz, &lt;0.50 dB @3.0 GHz</td><td>0.3-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>HDMI 2.1</td><td>6 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt;1.0 dB @ 6 GHz</td><td>0.3-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>Type-C USB+DP</td><td>10 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt;1.2 dB @ 5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>USB2.0**</td><td>480 Mb/s</td><td>&lt;25 mm routing length from connector</td><td></td><td>&lt;0.2 dB @240 MHz</td><td>0.5-2.0 GHz</td><td>DLW21SN900SQ2L</td></tr><tr><td>USB3.2 Gen 1</td><td>5 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;7.5 GHz</td><td>&lt;1.5 dB @2.5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>USB3.2 Gen 2</td><td>10 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt;1.2 dB @ 5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr /></table><p>* To provide longer channel length the insertion loss criteria for HDMI interface is set to low loss value. The EMI/ RF Interference issues caused by HDMI common mode noise are mitigated using CMC and chassis level mitigations such as connector shell grounding etc.

** Common mode chokes with a target common mode impedance of 80 to 90 Ohm at 100 MHz generally provide adequate noise attenuation for USB2.0. 
   Higher impedance CMC generally have a greater damaging effect on signal quality. Signal quality must be checked for low-speed, full-speed and high-speed USB operations in the case of high impedance component is used. </p></section><section id="C2397E02-BCC8-4234-8BD4-F207BE2622AE"><h2>CMC Placement Guideline for USB3 Interface</h2><table><tr><th>Port Usage Scenario</th><th>CMC Guideline</th></tr><tr><td>USB3 only</td><td>Place Tx CMCs; Rx CMCs are optional</td></tr><tr><td>USB3 &amp; DP</td><td>Place both Tx and Rx CMCs due to emission from DP </td></tr><tr><td>USB3 &amp; TBT</td><td>Do not place either Tx or Rx CMCs</td></tr><tr /></table></section><section id="0C8C22B2-4121-49C2-9F8A-15D966A5CCA4"><h2>ESD Diode Selection</h2><p>ESD diode selection recommendations below only apply to interfaces with: </p><ul><li><p>Hotplug input/output port application (external ports that exposed to end user) </p></li><li><p>Direct connection between SOC and connector (Eg, without redriver / retimer in between) </p></li></ul><p>For interfaces that require retimer: </p><ul><li><p>Intel retimer: Please refer to Thunderbolt retimer or controller documentation for more details, document number can be found in PDG chapter EMC/RF Reference Documents.  </p></li><li><p>Third party retimer: Customer may contact vendor for necessary ESD protection. </p></li></ul><p>For further ESD design optimization, customer may refer to Chapter System Efficient ESD Design (SEED) for more details. </p><table><tr><th>Interface</th><th>Data Rate</th><th>ESD Diode Placement</th><th>ESD Diode Shunt Capacitance</th><th>ESD Diode Rdyn</th><th>ESD Diode Reverse Working Voltage</th><th>$[internal]Reference Part</th></tr><tr><td>HDMI 2.1 Direct Connect Rate  6 Gbps (Data)</td><td> 6 Gbps</td><td>&lt; 25 mm routing length from connector</td><td>&lt; 0.4 pF</td><td>&lt; 0.5 Ohm</td><td>3.3 V</td><td>PESD3V3Z1BSF</td></tr><tr><td>HDMI 2.1 Direct Connect Rate &gt; 6Gbps(Data)</td><td>&gt; 6 Gbps</td><td>&lt; 25 mm routing length from connector</td><td>&lt; 0.4 pF</td><td>&lt; 0.5 Ohm</td><td>3.3 V</td><td>PESD3V3Z1BSF</td></tr><tr><td>HDMI connector HPD/DDC pins</td><td></td><td>&lt; 25 mm routing length from connector</td><td></td><td></td><td>5.0 V</td><td>PESD5V0H1BSF</td></tr><tr><td>Type-C USB+DP</td><td>10 Gbps</td><td>&lt; 25 mm routing length from connector</td><td>&lt; 0.35 pF</td><td>&lt; 0.5 Ohm</td><td>1.0 V</td><td>ESDL2011,ESDL2012</td></tr><tr><td>Type-C connector CC1/CC2 pins</td><td></td><td>&lt; 25 mm routing length from connector</td><td></td><td></td><td>5.5 V</td><td>ESD131-B1-W0201</td></tr><tr><td>Type-C connector SBU1/SBU2 pins</td><td></td><td>&lt; 25 mm routing length from connector</td><td></td><td></td><td>5.5 V</td><td>ESD108-B1-CSP0201</td></tr><tr><td>USB2.0</td><td>480 Mbps</td><td>&lt; 25 mm routing length from connector</td><td>&lt; 1.5 pF</td><td>&lt; 0.8 Ohm</td><td>5.5 V</td><td>ESD131-B1-W0201</td></tr><tr><td>USB3.2 Gen1/2Type A</td><td>10 Gbps</td><td>&lt; 25 mm routing length from connector</td><td>&lt; 0.35 pF</td><td>&lt; 0.5 Ohm</td><td>3.3 V</td><td>PESD3V3Z1BSF</td></tr><tr /></table></section><section id="096190E9-6369-46F5-8F6F-B0422E8AB085"><h2>Other Component Selection</h2><table><tr><th>Interface/ IO Connector</th><th>Component Requirement</th><th>Recommended Details</th><th>$[internal] Reference Part</th></tr><tr><td>Type C Connector ESD Protection (#1)</td><td>ESD protection for Tx/Rx, CC, SBU lines</td><td>Refer ESD Diode Selection chapter for more details.</td><td /></tr><tr><td>Type C Connector D+/- (#2)</td><td>ESD and CMC protection for USB 2 data lines</td><td>Refer ESD diode selection and Common mode choke selection chapter for more details respectively.</td><td /></tr><tr><td>Type-C connector CC pins (#3)</td><td>Decoupling capacitors on CC1 and CC2 pins</td><td>Refer to USB PD controller Specification, if not 200 pF is recommended.</td><td /></tr><tr><td>Type-C connector Tx/ Rx AC caps (#4)</td><td>AC caps for Tx, Rx lanes</td><td>In order to avoid EOS damage due to shorting between VBUS and adjacent pins, AC cap with voltage rating &gt;= 50 V VBUS maximum voltage rating is required for both Tx and Rx lanes; consider EPR requirement if applicable.  The AC cap needs to be next to the connector and followed by ESD diode. Refer to SI PDG for values/placement.</td><td /></tr><tr><td>Type-C connector VBUS pins</td><td>Ferrite bead on VBUS (#5)</td><td>Optional. 
Selection based on current rating requirement of the platform.</td><td /></tr><tr><td>Type-C connector VBUS pins</td><td>Decoupling capacitors on VBUS signal pins (x4) (#6)</td><td>Refer to Type-C Specifications for more details. (If no specific value is given then it is recommended to use 0.1 uF, 0402 or smaller)</td><td /></tr><tr><td>Type-C connector VBUS pins</td><td>VBUS ESD Protection (#7)</td><td>Select the TVS diode as per the VBUS voltage ratings. </td><td /></tr><tr><td>AC JACK (#8)</td><td>Ferrite bead on power and ground pins of AC JACK</td><td>Ferrite bead rated current&gt;=Maximum current rating for the power line.

Selection criteria: &gt;80 Ohm Impedance between 100-300 MHz</td><td>BLM18SG121TN1 (up to 3 A); BLM31SN500SH1 (up to 12 A)</td></tr><tr><td>Touch SPI Interface</td><td>Placeholder for shunt capacitor</td><td>Touch SPI interface nets are single ended nets operating at &gt;=20MHz frequency, so recommended to have shunt capacitor placeholder for clock and IO nets. </td><td>27pF (placeholder)</td></tr><tr><td>Voltage regulator </td><td>EMI filter at the voltage regulator input pin (ferrite bead)</td><td>Optional. 
Switching Voltage regulators can show broadband noise in the LTE low band, adding ferrite bead can help in reducing the noise. Ferrite bead selection is based on the current rating of the voltage regulator input pin.</td><td>ILHB1206ER121V (up to 6A);
BLM31SN500SH1 (up to 12 A)</td></tr><tr /></table></section><section id="2C8FAEC3-6FAD-4ABC-8B5C-E24AB6EBD471"><h2>Components for Type-C Interface</h2><p>The image below indicates various components added on the Type C connector for ESD, EMI and EOS protection. For more details about component selection refer Other Component Selection (#1 to #7) table.  </p><div><div>Components For Type C Interface</div><image src="assets/images/60396C76-70D7-4637-9508-725F957066FE.png" class="contentImage" /></div></section><section id="A05FFE55-4FC2-4C07-A8BD-6315E806C1E8"><h2>Ferrite Bead for Power and Ground Pins of AC Jack</h2><p>To prevent EMI noise passing through adapter cable adding ferrite bead at the connector pin can help. For more details refer to AC Jack (#8) details from Other Component Selection table.  </p><div><div>Ferrite Beads for AC Jack</div><image src="assets/images/CCD8EE84-FFAD-42F8-A6D2-138C63E61CB2.png" class="contentImage" /></div></section><section id="EA717ED3-1637-480B-B6B7-AF7E98A76664"><h2>PCB CMC</h2><p>Refer to #546122 for Intel PCB Common Mode Choke License Technology Technical White Paper.</p><div><div>PCB Common Mode Choke Design</div><image src="assets/images/F06AFDD4-0523-4C27-AB04-53EE9D55F6A8.png" class="contentImage" /></div></section><section id="85386260-9C87-4536-949F-E5D90A602E56"><h2>System Efficient ESD Design (SEED)</h2><p>SEED defines an ESD robustness design concept that assures matching between PCB protection components and IC IO behavior during system ESD discharges event. This design concept is applying to hotplug input/output port application, that includes USB2, USB3, Type-C, Display Port, and HDMI.
</p><div><div>SEED Block Diagram</div><image src="assets/images/798668B7-D6C2-4F1D-B189-3E9CD4A5839F.jpg" class="contentImage" /></div><p>Refer to Intel System Efficient ESD Design (SEED) User Guide (CDI# 617148) for step by step simulation using ADS* and Hspice*. 
</p><div><div>Intel SEED Analysis Template</div><image src="assets/images/1FBE4FD6-5736-4905-BFBC-D6BE7899074B.jpg" class="contentImage" /></div></section><section id="60640260-A000-4BAF-9ECF-674A3AC54E29"><h2>EMC Audio</h2></section><section id="F859A129-EED6-4B3A-95F7-5C99CEF71E38"><h2>Audio ESD</h2><p>Audio jack needs to have ESD protections. The ESD diodes need to connect the digital/ chassis ground.</p><div><div>Audio Jack ESD Protection</div><image src="assets/images/92094AA2-DA7F-4BDB-89BA-BCFC9406824C.png" class="contentImage" /></div></section><section id="D65C432A-8C88-498D-988D-D0415E8921BF"><h2>DMIC EMI/ RFI Risk</h2><p>DMIC clock may have EMI/ RFI risk due to its high-order harmonics.  </p><p>It is recommended to have stripline routing and a placeholder for an RC filter before being routed in microstrip/ cable to reduce high-frequency harmonics. </p><p> The RC value may vary according to the board design to meet the electrical requirements.</p><div><div>RC Filter for DMIC Clock</div><image src="assets/images/D5547323-F09E-4640-8B91-F813D9D30237.png" class="contentImage" /></div></section><section id="959B2697-9D69-403C-BC97-70601B98BD12"><h2>Wi-Fi/WWAN Radios Performance vs. Platform Noise</h2><p>Noise from platform components such as high speed traces and clocks can radiate and couple to the antennas of integrated radios such as Wi-Fi or LTE. This is referred to as radio frequency interference and results is degraded signal to noise ratio at the input to the radio receiver. The degraded SNR will impact the data throughput as well as range on the wireless link.</p><p>Different noise sources from the platform will have different frequency spectrum. For example, a scrambled signal, such as USB3 will appear with broadband frequency content ranging from DC to 5 GHz. A clock signal, on the other hand will result in single-tone (narrow band) peaks at the harmonic frequencies of the clock frequency.</p></section><section id="3445C1D3-0288-4ECE-A849-A394F7C51782"><h2>Platform Threshold Recommendation</h2><p>Figure A shows measured Wi-Fi throughput as a function of RFI level (broadband and single-tone). Table A shows the noise threshold above which Wi-Fi throughput starts to decrease.</p><p>Figure B shows measured SISO reference sensitivity as a function of RFI level (broadband and narrowband noise). The 3GPP specified the SISO reference sensitivity over all LTE bands is -90.3~-93.8 dBm. Table B lists the noise threshold that the measured reference sensitivity starts to fail 3GPP requirement.</p><p>It is recommended to ensure that the platform noise coupled to the Wi-Fi/ LTE antennas be lower than this threshold.</p><div><div>Wi-Fi Throughput vs. RFI Level</div><image src="assets/images/92E323D1-6074-4581-A0F4-33794108BD28.jpg" class="contentImage" /></div><div><div>WWAN Sensitivity vs RFI</div><image src="assets/images/460855BF-ACEA-40AD-8F9F-BC77D3415265.png" class="contentImage" /></div></section><section id="34003073-BC88-4140-B485-9EA3861ECF61"><h2>On-board Shielding</h2><p>In the consideration of Wi-Fi/ WWAN/ 5G antenna placement in proximity with PCB board, gaps or slits in between chassis covers allows the noise leak towards antenna. Platform noise may be guided by chassis cover towards antenna. Improved chassis design and on board shielding could isolate platform noise from interfering to the radio devices performances.</p><div><div>Chassis and On-board Shielding Consideration</div><image src="assets/images/AC2C6BF1-EF8A-40F1-B352-4E8B988A1288.jpg" class="contentImage" /></div></section><section id="D4B03E71-38D7-477E-8FA0-6E648FEFBD1A"><h2>EMI Shielding Design</h2><p>An integrated active cooling and EMI shield solution implemented onto Intel LPDDR4 reference platform of Type-3 PCB is shown in the figures below. This demonstrated EMI shield covers the entire core area, including DRAM subsystem, CPU, and power delivery circuits in Type-3 PCB and is an example of the co-design of active thermal and EMI shield solutions. For key implementation principals and PCB design aspects of this shield, please refer to the Intel whitepaper # 621488, "New DRAM Technology and Compelling EMI Shield Mitigation Solutions Radio Frequency Interference (RFI) Analysis"</p><div><div>Reference Platform with EMI Shield Solution</div><image src="assets/images/5D47C12A-2CF6-4209-BEF4-5AD110AB7480.jpg" class="contentImage" /></div><div><div>EMI Gasket Surround Shield and Connect to Board Ground Pad Opening</div><image src="assets/images/6656827E-EB67-4A70-B44A-146D07127C3A.jpg" class="contentImage" /></div><p>In the using of fabric-over-foam gasket in making connection between shielding lid and frame or between shielding can and PCB, a minimum of 20% or higher compression should be considered in ensuring the electrical effectiveness. Components height and distance from shielding solution depends on heat pipe routing and system thermal &amp; mechanical design. Shielding solution inclusive of compressed gasket should avoid physical collision and interference with components.

</p><div><div>Gasket Compression Required for Electrical Effectiveness</div><image src="assets/images/30349318-4918-4A69-A191-094D56816B7F.jpg" class="contentImage" /></div><p>EMI shielding could be one of RFI mitigation for exposed power planes and memory devices. Shielding mechanical enclosure should not have electrical openings for minimum noise leakage.</p><div><div>Good Conductivity Between Shielding Lid and Frame</div><image src="assets/images/1F4B10DC-A0BB-4C48-A9EE-D53D58235A19.jpg" class="contentImage" /></div><p>Another example of shielding solution with co-optimized EMC-thermal solution that adopts a large metal frame interposer that cover GPU, GDDR devices, GPU voltage regulator, CPU, DDR devices and voltage regulator. The metal frame has electrical conductive interface connects to on board GND pad opening. </p><div><div>Example Implementation of EMC-Thermal Solution</div><image src="assets/images/FBFAFE53-F69A-477A-8E7B-64CDAE306ADC.jpg" class="contentImage" /></div><div><div>Metal Frame Interposer with Electrical Conductive Interface to Board</div><image src="assets/images/09E13543-87C2-43F7-8BBE-338B7403D59D.jpg" class="contentImage" /></div><p>Shielding cans or lids are subject to warpage issues. Shielding design should consider sufficient screws in provide effective mechanical force in the shielding mating or closure. Screw size, count and contact subject to PCB thickness, gasket interface and shielding material. Structure analysis required in ensuring the thermal/ EMI shielding provides appropriate/ uniform pressure on die, and ensuring good gasket stiffness and proper electrical contact of gasket towards PCB GND. 
</p><div><div>Adequate Mechanical Forces in Shielding Attachment</div><image src="assets/images/663F5469-DB5F-42BA-B526-DEE9A140CF85.jpg" class="contentImage" /></div></section><section id="D1A07349-55E4-4C8C-BA64-A63196E07495"><h2>EMI/ RFI Lidless Shielding Solution</h2><p>The Lidless shielding solution relies on the case (C or D cover) to be used as the lid of the fence. This design requires the use of a taller fence, electrically conductive gasket and a conductive case or conductive coated case. The conductive case can be achieved using a metallic case or a conductive coatings over a plastic chassis. The figure below shows an example implementation of this shield concept. Note: EMI Lidless shielding implementation shall include system thermal and airflow design consideration. </p><div><div>Example Implementation of Lidless Shielding Solution Concept</div><image src="assets/images/4A80EA5F-0943-4C52-B39E-E68D3376CBEE.jpg" class="contentImage" /></div><p>Air flow to the enclosure and mechanical strength of the shielding are factors of the shield. Balanced trade off is required for air ventilation hole for thermal conductivity and RF shielding effectiveness.  An example of optimized ventilation and effective RF shielding fence is illustrated in figure below.</p><div><div>Trade-off between Air Flow Ventilation and RF Shielding Effectiveness</div><image src="assets/images/9C90861B-66A2-4B09-8716-38A0A1F7B52E.jpg" class="contentImage" /></div><p>An opening in the fence allows the heat pipe to go through it, however the heat pipe must be grounded and the space between the fence and heat pipe needs to be sealed. Flexible gasket is a good option to fill the spaces, especially in complex geometries. This gasket helps to avoid rigid unions and geometry irregularities. Refer to the suppliers data sheet to determine the requirements to achieve the electrical conductivity (percentage of compression required).The flexible gasket can be used to seal irregular components such as heat pipes or other complex geometries. When the gasket is compressed, lateral expansion can occur, which should be considered as part of the design. KOZ requirements with respect to electrical components may be needed to avoid  short circuits. </p><div><div>Flexible Conductive Gasket for Enclosure </div><image src="assets/images/EC145C91-9CEB-4825-8A76-68D198E4A30F.jpg" class="contentImage" /></div></section><section id="C289E5CA-7DFF-4FF1-9100-C23136E13BE0"><h2>Shielding Ground Contact</h2><p>Platform on-board shielding can be an effective mitigation options for EMC and help to reduce platform noise radiation and reduce susceptibility to external RF noise. Proper ground contact of the shield is critical to ensuring shielding effectiveness. In consideration of (/10) @ 7.5 GHz, the following figure shows the maximum recommended spacing between grounding pads and vias. Poor grounding contact or gaps/ seams in the shield can reduce the shielding effectiveness.</p><div><div>On Board Shielding Guidelines</div><image src="assets/images/2CBD2EC1-CFC2-4033-AE72-D863284361E8.jpg" class="contentImage" /></div></section><section id="9E2A757B-CAE8-4D48-A47C-8CD9412E5001"><h2>EMC Mechanical Consideration</h2><p>Mechanical design of the system plays a critical role in meeting requirements for EMI, ESD, RFI, RF Immunity and EFT. The broad categories of consideration in mechanical design are chassis design, connector selection and grounding, high speed cable design and grounding. Refer to Intel White Paper #602554 "Chassis Design Guidelines for Improving RF Immunity and Electromagnetic Compatibility" for detailed design guidelines.</p></section><section id="73A81C5A-F5F1-48A5-9CA3-F1F8B90D1B6C"><h2>Chassis Design Considerations</h2><p>It is recommended to have conductive coating used for chassis covers (in case of plastic chassis) and coating should also cover the chassis sidewalls. Refer to Intel White Paper #602554 for guidelines on the coating thickness and selection criteria.</p><div><div>EMI Coating on Non Metallic Chassis</div><image src="assets/images/0767ED17-D313-4EB9-9E84-DFC11070E60A.jpg" class="contentImage" /></div><p>Conductive contacts along the mating interface between two covers of the chassis are required to reduce the size of the openings between chassis covers. Left figure below shows the chassis contact impact between the C and D faces of the chassis. Mounting holes for screws that are used to secure the motherboard to the chassis or between chassis faces should not have non-conductive coating and the PCB solder mask exposed for the screw to make contact to the PCB ground. The metal back-plate of the LCD screen and back-plate of the keyboard should not be left as a floating metal, and they should be properly grounded. Refer to Intel White Paper #602554 for further guidance on the contact between chassis faces. </p><div><div>Conductive Contacts for Chassis Faces and PCB Ground</div><image src="assets/images/4D05DE9A-15E8-4C32-967D-ACDF53F4F30F.jpg" class="contentImage" /></div><p>The metal shell of IO connectors, such as USB3, HDMI etc. should make contact to the chassis either using EMI gaskets of metal fingers in the chassis. Figure in right shows a block diagram of gasket making connection between IO connector and chassis. For the commonly used fabric-over-foam gaskets to be effective, a minimum of 20% or higher compression is required.</p><div><div>Gasket with Compression to Connect IO Connector and Chassis</div><image src="assets/images/7CDDA4B9-31CA-41EC-AA43-26C2EB605B65.jpg" class="contentImage" /></div><p>The receptacle connector should have good area of contact to the printed circuit board. Figure below shows an example of metal fingers in chassis for IO connector contacts.</p><div><div>Metal Fingers in Chassis for IO Connector Contact</div><image src="assets/images/D9F2AB14-68D9-4148-9629-28C1838C17FB.jpg" class="contentImage" /></div><p>The thermal solution (heat pipe, cold plate) should be grounded to eliminate/reduce  any resonance effects that could amplify noise in vicinity. EMI gasket material can be applied to ground the thermal solution at multiple locations (either to PCB ground or chassis ground). Grounding near the fins is also recommended. Refer to Intel White Paper #602554 for further guidance on the thermal solution grounding.</p><div><div>Thermal Solution Grounding</div><image src="assets/images/82A36BCB-4E3F-4B4F-BAA9-7F3C0A0FEEBD.jpg" class="contentImage" /></div></section><section id="E1E1A330-43C5-46EE-915A-357135F53538"><h2>Internal Cable/Connector Routing and Shielding</h2><p>Cable Routing</p><p>In a typical laptop system, several internal cables are used to connect to components such as speakers, displays, daughter cards etc. The routing of the internal cables is critical to reduce the amount of noise coupling to the sensitive circuits or nearby radio antennas, especially for the cables without good shielding. Routing cables close to the aggressor like DDR, HSIO, and SSD, could result in critical radio frequency interference (RFI) and EMI (regulatory) issues. For further guidelines on cable routing, refer to Intel White Paper #602554.</p><p>Cable and connector shielding</p><ul><li><p>A shielded micro-coax cable assembly or 3-layer FPC cable are recommended for high-speed signals.</p></li><li><p>The method by which the shield layers of a cable are well contacted to ground has a significant impact on mitigating the noise radiation. A floating shield layer does not provide a return current path and may even make the noise radiation worse. </p></li><li><p>The shield layer(s) of the cable should make contact to the plug shell (ground) of the cable.</p></li><li><p>In addition, the receptacle of the cable should have ground contact to the PCB ground at multiple locations or to the chassis through the gasket.</p></li></ul><div><div>Grounding Scheme for Internal Cable and Connector</div><image src="assets/images/92CFBB3B-24D4-4845-B95D-C553C072DF31.png" class="contentImage" /></div><div><div>Examples of ground contacts on the receptacle of the cable and connector</div><image src="assets/images/C9AB0B73-26B8-4151-A9CB-F61E13EE2B7D.png" class="contentImage" /></div></section><section id="019746B4-88FB-412C-B11F-632347D5EF50"><h2>Type-C Receptacle Connector Selection</h2><p>Following are the recommendations for USB Type C, A receptacle connector selection.</p><div><div>Connector Selection and RFI Mitigation</div><image src="assets/images/AF25F828-1537-41AF-B53E-62B33BC82A58.jpg" class="contentImage" /></div><div><div>Avoid Holes and Slits in Type-C Receptacle Connector</div><image src="assets/images/1C543E93-0548-4C1E-818F-A14B51D1B5E8.jpg" class="contentImage" /></div></section><section id="89CE984A-47EA-4C0B-ABC9-5B46DE60A21E"><h2>EMC ESD Considerations</h2></section><section id="8303F150-D871-4F38-B815-D3BF26B56D7E"><h2>ESD Sensitive Net Mitigation</h2><p>The following net categories may be sensitive to ESD: </p><ul><li><p>Processor-Hot or PCH-Hot: *PROCHOT* / *PCHHOT* </p></li><li><p>Reset: *RESET* / *RST* / *RSTB*/*DRAM_RESET* </p></li><li><p>Power-Ok, Power-Good: *PWROK* / *PWRGD* </p></li><li><p>XTAL_IN &amp; XTAL_OUT </p></li></ul><p>System-level ESD issues may be mitigated by one of the following: </p><ul><li><p>Routing sensitive nets as stripline. </p></li><li><p>Adding placeholder for decoupling capacitors on the sensitive nets to reduce the ESD level injected into the victim ICs (excluding crystal oscillator). The value of decoupling capacitor varies on different nets and systems. The recommended value is 1-100 nF. </p></li></ul><p>For crystal oscillator, follow the guidelines from XTAL Topology Guideline (PCH/IOs chapter) and XTAL Ground Ring Requirement (Electromagnetic Compatibility Chapter). </p><div><div>ESD Sensitive Net Mitigation</div><image src="assets/images/836D14D1-6A7D-4DDF-8D25-15727AFA05D8.png" class="contentImage" /></div></section><section id="2AA99C31-77AB-4B77-9E5D-203D8B4644B5"><h2>EMC/ RF Reference Documents</h2><table><tr><th>PDG Sub-section(s)</th><th>Document Number</th><th>Document Name</th></tr><tr><td>(1) Crystal RF Immunity(2) ESD Diode Selection</td><td>631030</td><td>Thunderbolt-Hayden Bridge Collateral</td></tr><tr><td>(1) Crystal RF Immunity
(2) ESD Diode Selection</td><td>793730</td><td>Thunderbolt-Gothic Bridge Collateral</td></tr><tr><td>(1) Crystal RF Immunity(2) EMC Mechanical Consideration</td><td>602554</td><td>Chassis Design Guidelines for Improving RF Immunity and Electromagnetic Compatibility White Paper Revision 1.0</td></tr><tr><td>(1) Memory RFI Mitigation Consideration
(2) Intel DDR RFI Mitigation (RFIM) Software Feature</td><td>640438</td><td>Intel DDR Memory Radio-Frequency Interference Mitigation (RFIM) Policy Enabling and Validation Technical White Paper </td></tr><tr><td>Intel DDR RFI Mitigation (RFIM) Software Feature</td><td>816192</td><td>Intel DDR Radio-Frequency Interference Mitigation (RFIM) Feature Semi-Automation of Table Generation Technical White Paper</td></tr><tr><td>Minimize Exposed High Speed I/O Channel Routing</td><td>610694</td><td>Intel WLAN Module Layout Checklist</td></tr><tr><td>eDP RFI Mitigation</td><td>825912</td><td>LNL_Thin-and-Light_Form_Factors_Design_Guide_Rev1p0</td></tr><tr><td>System Efficient ESD Design</td><td>702999</td><td>Intel System Efficient ESD Design (SEED) Models User Guide</td></tr><tr><td>Common Mode Choke Selection</td><td>546122</td><td>Intel PCB Common Mode Choke License Technology Technical White Paper</td></tr><tr><td>Antenna Barricade Technology</td><td>636597</td><td>Antenna Barricade Technology</td></tr><tr><td>-</td><td>608288</td><td>System-level Procedure for Identifying Possible RF Immunity Issues Technical Advisory</td></tr><tr><td>-</td><td>621488</td><td>New DRAM Technology and Compelling EMI Shield Mitigation Solutions Radio Frequency Interference (RFI) Analysis Technical White Paper</td></tr><tr><td>-</td><td>611571</td><td>Flexible Flat Cable for High-Speed Signaling Design Technical White Paper </td></tr><tr /></table></section><section id="Power Integrity~Processor Power Rails~System Configuration"><h2>System Configuration</h2><p>PCB Type: Type-3</p><p>PCB Layer Count: 6</p><p>PCB Thickness: 0.8mm</p><p>PCB Assembly: Double Sided</p><table><tr><th>Document Mapping</th></tr><tr><td>VCCGT</td></tr><tr><td>VCCPRIM_1P8</td></tr><tr><td>VCCPRIM_3P3</td></tr><tr><td>VCCPRIM_IO</td></tr><tr><td>VCCPRIM_VNNAON</td></tr><tr><td>VCCRTC</td></tr><tr><td>VCCSA</td></tr><tr><td>VCCST</td></tr><tr><td>VCC_LP_ECORE</td></tr><tr><td>VCC_PCORE</td></tr><tr><td>VDD2</td></tr><tr><td>VDD2 DDR5</td></tr><tr><td>VDDQ</td></tr></table></section><section id="D3D55D1C-64E8-48D8-B623-0E37B02D9544"><h2>VCCPRIM_1P8</h2></section><section id="Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings"><h2>Settings</h2><table><tr><th>Design Note</th><th>Reference Design</th></tr><tr><td>Route VCCPRIM_1p8 on Layer 1 and Layer 6, with solid ground reference layers on Layer 2 and Layer 5</td><td>VCCPRIM_1P8_1</td></tr><tr><td>VCCPRIM_1p8_FLTR should be merged with VCCPRIM_1p8 through an LC filter on the secondary side on Layer 6</td><td>VCCPRIM_1P8_1</td></tr><tr><td>Max DCR resistance and loop inductance(at 20MHz) recommended from VR to BGA are 24 mOhm and 4.34 nH.
Refer to the "Inductance Calculation Method" in technical advisory 642578 for setup to extract inductance</td><td>VCCPRIM_1P8_2</td></tr></table><div><div>VCCPRIM_1P8_1</div><image src="assets/images/D04315BF-2A97-42EF-986A-0F510FC55296.png" class="contentImage" /></div><div><div>VCCPRIM_1P8_2</div><image src="assets/images/EEF939E3-6F88-45E9-9DF2-9AB1976296E6.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Use components with 6.3V voltage rating.</td></tr><tr><td>Smaller capacitors should be placed closest to the package . For example, Package -&gt; 0201 -&gt; 0402 -&gt;VR</td></tr><tr><td>Pair board caps with power/ground vias. Align caps along current flow path from VR to BGA</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>1</td><td>Place capacitor 1 under VCCPRIM_1P8 BGAs</td><td>VCCPRIM_1P8_3</td></tr><tr><td>Secondary side</td><td>0402/0603</td><td>22 uF</td><td>1</td><td>Place capacitor 2 under VCCPRIM_1P8_FLTR BGAs</td><td>VCCPRIM_1P8_3</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>1</td><td>Place capacitor 3 under VCCPRIM_1P8_FLTR BGAs</td><td>VCCPRIM_1P8_3</td></tr><tr><td>Secondary side</td><td>0805</td><td>1 uH, 55m DCR</td><td>1</td><td>Place Inductor between VCCPRIM_1P8 &amp; VCCPRIM_1P8_FLTR</td><td>VCCPRIM_1P8_3</td></tr></table><div><div>VCCPRIM_1P8_3</div><image src="assets/images/B97D6574-9633-4268-BEDF-674E5C80FFAF.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~D3D55D1C-64E8-48D8-B623-0E37B02D9544~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th><th>Reference Design</th></tr><tr><td>Route VCCPRIM_1p8 on Layer 1 and Layer 6, with solid ground reference layers on Layer 2 and Layer 5</td><td>VCCPRIM_1p8_1</td></tr><tr><td>VCCPRIM_1p8_FLTR should be merged with VCCPRIM_1p8 through an LC filter on the secondary side on Layer 6</td><td>VCCPRIM_1p8_1</td></tr><tr><td>Max DCR resistance and loop inductance (at 20MHz) recommended from VR to BGA are 24 mOhm and 4.34 nH.
Refer to the "Inductance Calculation Method" in technical advisory 642578 for setup to extract inductance</td><td>VCCPRIM_1p8_2</td></tr></table><div><div>VCCPRIM_1P8_1</div><image src="assets/images/BF23C1F0-A153-4BA8-B7A6-E4A99B69D856.png" class="contentImage" /></div><div><div>VCCPRIM_1P8_2</div><image src="assets/images/04E9E224-9ADD-4F16-B879-1CC5354865D6.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Pair board caps with power/ground vias. Align caps along current flow path from VR to BGA</td></tr><tr><td>Smaller capacitors should be placed closest to the package . For example, Package -&gt; 0201 -&gt; 0402 -&gt;VR</td></tr><tr><td>Use components with 6.3V voltage rating.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>1</td><td>1</td><td>1</td><td>Place capacitor 1 under VCCPRIM_1P8 BGAs</td><td>VCCPRIM_1P8_3</td></tr><tr><td>Secondary side</td><td>0402/0603</td><td>22 uF</td><td>1</td><td>1</td><td>1</td><td>Place capacitor 2 under VCCPRIM_1P8 BGAs</td><td>VCCPRIM_1P8_3</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>1</td><td>1</td><td>1</td><td>Place capacitor 3 under VCCPRIM_1P8 BGAs</td><td>VCCPRIM_1P8_3</td></tr><tr><td>Secondary side</td><td>0805</td><td>1 uH, 55m DCR</td><td>1</td><td>1</td><td>1</td><td>Place Inductor between VCCPRIM_1P8 &amp; VCCPRIM_1P8_FLTR</td><td>VCCPRIM_1P8_3</td></tr></table><div><div>VCCPRIM_1P8_3</div><image src="assets/images/32EE2DED-50B2-4108-9EAB-8DB42990D0A4.png" class="contentImage" /></div></section><section id="35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E"><h2>VCCPRIM_3P3</h2></section><section id="Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route VCCPRIM_VCC3P3 power plane on layer 1 and 6 with solid GND reference on layer 2 and 5.</td><td>VCCPRIM_VCC3P3_LAY1</td></tr><tr><td /><td>The loop inductance recommended from VRM to farthest BGA should be less than 3nH and Rdc value should be less than 24mohm.</td><td>VCCPRIM_VCC3P3_LAY2</td></tr></table><div><div>VCCPRIM_VCC3P3_LAY1</div><image src="assets/images/0CCFD021-2A07-490C-A077-48F7612D296E.PNG" class="contentImage" /></div><div><div>VCCPRIM_VCC3P3_LAY2</div><image src="assets/images/DE4CEA7E-AC17-4E01-A11C-1B5A07E7A0DD.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>1</td><td>Place right under BGA area.</td><td>VCCPRIM_VCC3P3_2</td></tr></table><div><div>VCCPRIM_VCC3P3_2</div><image src="assets/images/0B68B520-9DE2-4FA0-ACAD-DC9D93D1A9B2.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~35A9C3D0-AFB7-4E4A-AAEC-C96B2E04268E~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th><th>Reference Design</th></tr><tr><td>Route VCCPRIM_VCC3P3 power plane on layer 1 and 6 with solid GND reference on layer 2 and 5.</td><td>VCCPRIM_VCC3P3_LAY1</td></tr><tr><td>The loop inductance recommended from VRM to farthest BGA should be less than 3nH and Rdc value should be less than 24mohm.</td><td>VCCPRIM_VCC3P3_LAY2</td></tr></table><div><div>VCCPRIM_VCC3P3_LAY1</div><image src="assets/images/3E45644B-3075-4D38-896D-1AF9CDAF322A.PNG" class="contentImage" /></div><div><div>VCCPRIM_VCC3P3_LAY2</div><image src="assets/images/771A9197-5B61-4562-BDB2-18312C9A0D40.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td> 0201</td><td>1 uF</td><td>1</td><td>1</td><td>1</td><td>Place right under the BGA area.</td><td>VCCPRIM_VCC3P3_2</td></tr></table><div><div>VCCPRIM_VCC3P3_2</div><image src="assets/images/C5678897-A0F3-4CE1-96DD-60D4153B25A8.PNG" class="contentImage" /></div></section><section id="F98323ED-E097-4BD7-A427-7E309278D16D"><h2>VCCPRIM_IO</h2></section><section id="Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route VCCPRIM_IO on Layer 1 and Layer 6, with solid ground reference layers on Layer 2 and Layer 5</td><td>VCCPRIM_IO_1</td></tr><tr><td>2</td><td>VCCPRIM_IO_FLTR should be merged with VCCPRIM_IO through an LC filter on the secondary side on Layer 6</td><td>VCCPRIM_IO_1</td></tr><tr><td>3</td><td>VCCPRIM_IO VRM uses pseudo differential sensing. The power sense line is connected to SENSE_VCCPRIM_IO BGA(BM80), and the ground sense line is connected to VSS pth  closest to the SENSE_VCCPRIM_IO pth , VSS pth recommended to be within 4.5mm distance of the power sense pth. </td><td>VCCPRIM_IO_2</td></tr><tr><td>4</td><td>Max resistance and loop inductance recommended for VCCPRIM_IO from VR to BGA are 11 mOhm and 2nH. Refer to the "Inductance Calculation Method" in technical advisory 642578 for setup to extract inductance.</td><td>VCCPRIM_IO_3</td></tr></table><div><div>VCCPRIM_IO_1</div><image src="assets/images/E5FABDFB-F5F8-4AFA-8D35-FF09797425DD.PNG" class="contentImage" /></div><div><div>VCCPRIM_IO_2</div><image src="assets/images/AF32A706-8E9A-4E94-86A4-B29503166CFE.PNG" class="contentImage" /></div><div><div>VCCPRIM_IO_3</div><image src="assets/images/2FB6DC07-0A0C-48D3-B0C9-7AA02D32831B.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Pair board caps with power/ground vias. Align caps along current flow path from VR to BGA</td></tr><tr><td>Use components with 6.3V voltage rating.</td></tr><tr><td>Smaller capacitors should be placed closest to the package . For example, Package -&gt; 0201 -&gt; 0402 -&gt;VR</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side (Inductor)</td><td>0603</td><td>1 uH/110mO</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_IO_FLTR rail</td><td>VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>1</td><td>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</td><td>VCCPRIM_IO_4</td></tr></table><div><div>VCCPRIM_IO_4</div><image src="assets/images/4867E68F-ACAA-4C9C-8EAF-28C0E2E76D95.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~F98323ED-E097-4BD7-A427-7E309278D16D~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route VCCPRIM_IO on Layer 1 and Layer 6, with solid ground reference layers on Layer 2 and Layer 5</td><td>VCCPRIM_IO_1</td></tr><tr><td>2</td><td>VCCPRIM_IO_FLTR should be merged with VCCPRIM_IO through an LC filter on the secondary side on Layer 6</td><td>VCCPRIM_IO_1</td></tr><tr><td>3</td><td>VCCPRIM_IO VRM uses pseudo differential sensing. The power sense line is connected to SENSE_VCCPRIM_IO BGA(BM80), and the ground sense line is connected to VSS pth  closest to the SENSE_VCCPRIM_IO pth , VSS pth recommended to be within 4.5mm distance of the power sense pth. </td><td>VCCPRIM_IO_2</td></tr><tr><td>4</td><td>Max resistance and loop inductance recommended for VCCPRIM_IO from VR to BGA are 11 mOhm and 2nH. Refer to the "Inductance Calculation Method" in technical advisory 642578 for setup to extract inductance.</td><td>VCCPRIM_IO_3</td></tr></table><div><div>VCCPRIM_IO_1</div><image src="assets/images/120B9BD3-1464-45CA-8F91-14222A7C1160.PNG" class="contentImage" /></div><div><div>VCCPRIM_IO_2</div><image src="assets/images/0298178D-9B69-4C6F-9FCD-36F58E5E59D4.PNG" class="contentImage" /></div><div><div>VCCPRIM_IO_3</div><image src="assets/images/B99B833A-87E9-4716-A174-8729D2C2DF9C.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Pair board caps with power/ground vias. Align caps along current flow path from VR to BGA</td></tr><tr><td>Use components with 6.3V voltage rating.</td></tr><tr><td>Smaller capacitors should be placed closest to the package . For example, Package -&gt; 0201 -&gt; 0402 -&gt;VR</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side (inductor)</td><td>0603</td><td>1 uH/110mOhm</td><td>1</td><td>1</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_IO_FLTR rail</td><td>VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>1</td><td>1</td><td>1</td><td>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</td><td>VCCPRIM_IO_4</td></tr></table><div><div>VCCPRIM_IO_4</div><image src="assets/images/42361B90-349B-4E0B-8802-2F1F98F35165.PNG" class="contentImage" /></div></section><section id="209A8E0C-3E93-48B7-9B87-04585C3FA449"><h2>VCCPRIM_UCIE_ANA (Internal Use Only)</h2></section><section id="Power Integrity~Processor Power Rails~Documents~209A8E0C-3E93-48B7-9B87-04585C3FA449~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>High level block diagram to show connectivity for VCCPRIM_UCIE_ANA with two VR options: 1. Shared VR with VCCPRIM_VNNAON 2. Dedicated motherboard LVR (placeholder/backup option)</td><td>VCCPRIM_UCIE_ANA_Block_Diagram</td></tr><tr><td>2</td><td>Recommendation to route VCCPRIM_UCIE_ANA on secondary layer &amp; motherboard LVR component placement as shown in the image </td><td>VCCPRIM_UCIE_ANA_Layout</td></tr><tr><td>3</td><td>Resistor stuffing option- Stuff resistor1 (unstuff resistor2) when it comes from VCCPRM_VNNAON VR &amp; stuff resistor 2 (unstuff resistor1) when it comes from dedicated motherboard LVR</td><td>VCCPRIM_UCIE_ANA_Layout</td></tr><tr><td>4</td><td>For POR kindly refer VCCPRIM_VNNAON section in PDG </td><td /></tr></table><div><div>VCCPRIM_UCIE_ANA_Block_Diagram</div><image src="assets/images/B82AE8E0-4A46-4A60-932F-CE9BCA0A68D6.png" class="contentImage" /></div><div><div>VCCPRIM_UCIE_ANA_Layout</div><image src="assets/images/1AF150EB-B39E-46B1-8AFF-B6F0A001062E.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>smaller capacitors should be placed closest to the package . For example, Package -&gt; 0201 -&gt; 0402 -&gt;VR </td></tr><tr><td>Pair board caps with power/ground vias. Align caps along current flow path from VR to BGA.</td></tr><tr><td>Use components with 6.3V voltage rating.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>secondary side </td><td>0402</td><td>10uF</td><td>2</td><td>Place capacitor under UCIe BGAs.</td><td>vccprim_ucie_ana</td></tr><tr><td>secondary side </td><td>0603</td><td>22uF</td><td>3</td><td>Place capacitor 1,2,3 near motherboard LVR component as shown in image 
</td><td>vccprim_ucie_ana</td></tr></table><div><div>vccprim_ucie_ana</div><image src="assets/images/5D3EC888-7F63-4FDB-A6C1-168B2B381341.jpg" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~209A8E0C-3E93-48B7-9B87-04585C3FA449~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>High level block diagram to show connectivity for VCCPRIM_UCIE_ANA with two VR options: 1. Shared VR with VCCPRIM_VNNAON 2. Dedicated motherboard LVR (placeholder/backup option)</td><td>VCCPRIM_UCIE_ANA_Block_Diagram</td></tr><tr><td>2</td><td>Recommendation to route VCCPRIM_UCIE_ANA on secondary layer &amp; motherboard LVR component placement as shown in the image </td><td>VCCPRIM_UCIE_ANA_Layout</td></tr><tr><td>3</td><td>Resistor stuffing option- Stuff resistor1 (unstuff resistor2) when it comes from VCCPRM_VNNAON VR &amp; stuff resistor 2 (unstuff resistor1) when it comes from dedicated motherboard LVR</td><td>VCCPRIM_UCIE_ANA_Layout</td></tr><tr><td>4</td><td>For POR kindly refer VCCPRIM_VNNAON section in PDG </td><td /></tr></table><div><div>VCCPRIM_UCIE_ANA_Block_Diagram</div><image src="assets/images/90E7FF75-2465-4AA8-87AC-F90B2023BEE0.png" class="contentImage" /></div><div><div>VCCPRIM_UCIE_ANA_Layout</div><image src="assets/images/3A35828C-69B6-4D30-A0CE-31CB52E82040.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>smaller capacitors should be placed closest to the package . For example, Package -&gt; 0201 -&gt; 0402 -&gt;VR </td></tr><tr><td>Pair board caps with power/ground vias. Align caps along current flow path from VR to BGA. </td></tr><tr><td>Use components with 6.3V voltage rating.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>2</td><td>2</td><td>2</td><td>Place capacitor under UCIe BGAs.</td><td>vccprim_ucie_ana</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>3</td><td>3</td><td>3</td><td>Place capacitor 1,2,3 near motherboard LVR component as shown in image 
</td><td>vccprim_ucie_ana</td></tr></table><div><div>vccprim_ucie_ana</div><image src="assets/images/AD61456D-8EB4-4839-B249-7143ABCD5E32.jpg" class="contentImage" /></div></section><section id="CD10027C-E6DE-4AA7-B551-C99642B6D02F"><h2>VCCPRIM_VNNAON</h2></section><section id="Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route VCCPRIM_VNNAON power plane on Layer 1,3, 4 and 6 with solid GND reference on layer 2 and 5.</td><td>Vccprim_vnnaon_LAYOUT1</td></tr><tr><td>2</td><td>Block diagram shows the connectivity where VCCPRIM_UCIE_ANA, VCCPRIM_VNNAON_FLTR and VCCST are connected to VCCPRIM_VNNAON through shorting resistor, LC filter and Power Gate respectively.
</td><td>Block Diagram</td></tr><tr><td>3</td><td>Recommendation is to isolate VCCPRIM_VNNAON_FLTR, VCCPRIM_UCIE_ANA from VCCPRIM_VNNAON as shown in image.  Refer to reference design image as guidance for design implementation.VRM is 28mm and VCCRPIM_UCIE_ANA BGAs is 14mm away from shorting resistor. This shorting resistor is defined as split point. Inductor is placed between VCCPRIM_VNNAON and VCCPRIM_VNNAON FLTR rail near the split point and is 30mm away from VRM.</td><td>Vccprim_vnnaon__LAYOUT2</td></tr><tr><td>4</td><td>The loop inductance recommended from VRM to farthest VCCPRIM_VNNAON BGA should be less than 1nH and Rdc value should be less than 5mohm.</td><td>Vccprim_vnnaon__LAYOUT3</td></tr><tr><td>5</td><td>VCCPRIM_VNNAON VRM uses pseudo differential sensing. The power sense line is connected to VCCPRIM_VNNAON pth, and the ground sense line is connected to VSS pth closest to the VCCPRIM_VNNAON pth.</td><td>Vccprim_vnnaon__LAYOUT4</td></tr><tr><td>6</td><td>Sense is placed as shown in image closer to the inductor. Sense is 9mm away from VCCPRIM_VNNAON BGAs . Rpath recommended from VRM to sense location should be less than 5mohm.</td><td>Vccprim_vnnaon__LAYOUT4</td></tr></table><div><div>Vccprim_vnnaon__LAYOUT1</div><image src="assets/images/4BE4C54A-3F00-4ED1-97CB-48D923457DFE.jpg" class="contentImage" /></div><div><div>Vccprim_vnnaon__LAYOUT2</div><image src="assets/images/A19658C1-FEB8-4DAD-93AA-255EC1C68F79.jpg" class="contentImage" /></div><div><div>Vccprim_vnnaon__LAYOUT3</div><image src="assets/images/2A1D69F8-17AE-4B0C-8FD5-A601E43CB5D5.jpg" class="contentImage" /></div><div><div>Vccprim_vnnaon__LAYOUT4</div><image src="assets/images/8DD632E6-D2C4-4CB1-A057-F86260A6B5FA.jpg" class="contentImage" /></div><div><div>Block Diagram</div><image src="assets/images/2028CA91-E08E-4802-900C-B3E365AFF828.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Pair board caps with power/ground vias. Align caps along current flow path from VR to BGA. </td></tr><tr><td>Use components with 6.3V voltage rating.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side </td><td>7343</td><td>Placeholder</td><td>1</td><td>Place bulk capacitor on VCCPRIM_VNNAON rail close to VRM </td><td>VCCPRIM_VNNAON_1</td></tr><tr><td>Secondary Side</td><td>0603</td><td>22 uF</td><td>6</td><td>Place capacitor C1-C6 as shown in image at distance 18mm from VCCPRIM_VNNAON  BGAs</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>3</td><td>Place capacitor C7,C8 &amp; C9 on VCCPRIM_UCIE_ANA rail as shown in image at distance 12mm from VCCPRIM_UCIE_ANA BGAs</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>1</td><td>Place C11 under VCCPRIM_VNNAON BGAs.</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>2</td><td>Place capacitor C12 &amp; C13 under VCCPRIM_UCIE_ANA BGAs.(BL73,BJ75,BJ71)
</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>Secondary side</td><td>0805</td><td>1 uH / 0.055 Ohm DCR</td><td>1</td><td>Use a 1 uH inductor with max DCR of 0.055 Ohm to connect VCCPRIM_VNNAON and VCCPRIM_VNNAON_FTLR for an LC filter scheme.</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>1</td><td>Decoupling C10 is placed on VCCPRIM_VNNAON_FLTR rail for LC filtering purpose under VCCPRIM_VNNAON_FLTR BGAs(BP54,BP51)</td><td>VCCPRIM_VNNAON_2</td></tr></table><div><div>VCCPRIM_VNNAON_1</div><image src="assets/images/B347E28F-A9F5-4606-8908-194DEEFF1576.jpg" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_2</div><image src="assets/images/BFB7224F-EDF6-44A8-9679-4108F1842C65.jpg" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~CD10027C-E6DE-4AA7-B551-C99642B6D02F~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route VCCPRIM_VNNAON power plane on Layer 1,3, 4 and 6 with solid GND reference on layer 2 and 5.</td><td>Vccprim_vnnaon_LAYOUT1</td></tr><tr><td>2</td><td>Block diagram shows the connectivity where VCCPRIM_UCIE_ANA, VCCPRIM_VNNAON_FLTR and VCCST are connected to VCCPRIM_VNNAON through shorting resistor, LC filter and Power Gate respectively.
</td><td>Block Diagram</td></tr><tr><td>3</td><td>Recommendation is to isolate VCCPRIM_VNNAON_FLTR, VCCPRIM_UCIE_ANA from VCCPRIM_VNNAON as shown in image.  Refer to reference design image as guidance for design implementation.VRM is 28mm and VCCRPIM_UCIE_ANA BGAs is 14mm away from shorting resistor. This shorting resistor is defined as split point. Inductor is placed between VCCPRIM_VNNAON and VCCPRIM_VNNAON FLTR rail near the split point and is 30mm away from VRM.</td><td>Vccprim_vnnaon_LAYOUT2</td></tr><tr><td>4</td><td>The loop inductance recommended from VRM to farthest VCCPRIM_VNNAON BGA should be less than 1nH and Rdc value should be less than 5mohm.</td><td>Vccprim_vnnaon_LAYOUT3</td></tr><tr><td>5</td><td>VCCPRIM_VNNAON VRM uses pseudo differential sensing. The power sense line is connected to VCCPRIM_VNNAON pth, and the ground sense line is connected to VSS pth closest to the VCCPRIM_VNNAON pth.</td><td>Vccprim_vnnaon_LAYOUT4</td></tr><tr><td>6</td><td>Sense is placed as shown in image closer to the inductor. Sense is 9mm away from VCCPRIM_VNNAON BGAs . Rpath recommended from VRM to sense location should be less than 5mohm.</td><td>Vccprim_vnnaon_LAYOUT4</td></tr></table><div><div>Vccprim_vnnaon_LAYOUT1</div><image src="assets/images/93E584A8-9C45-4002-97F3-DE2D029DE595.jpg" class="contentImage" /></div><div><div>Vccprim_vnnaon_LAYOUT2</div><image src="assets/images/2CCED207-F1EB-4B3E-AAF6-7F32E88507C3.jpg" class="contentImage" /></div><div><div>Vccprim_vnnaon_LAYOUT3</div><image src="assets/images/DA03101A-8C4A-41EC-A3B3-CB63736E7169.jpg" class="contentImage" /></div><div><div>Vccprim_vnnaon_LAYOUT4</div><image src="assets/images/68ADE09D-E7E9-4825-80C4-01A2494F4DE7.jpg" class="contentImage" /></div><div><div>Block Diagram</div><image src="assets/images/1CC002C8-07EE-44FA-8F81-B03A4E641806.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Pair board caps with power/ground vias. Align caps along current flow path from VR to BGA. </td></tr><tr><td>Use components with 6.3V voltage rating.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side </td><td>7343</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>Place bulk capacitor on VCCPRIM_VNNAON rail near VRM.</td><td>VCCPRIM_VNNAON_1</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>6</td><td>0</td><td>0</td><td>Place capacitor C1-C6 as shown in image at distance 18mm from VCCPRIM_VNNAON  BGAs</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>3</td><td>3</td><td>3</td><td>Place capacitor C7,C8 &amp; C9 on VCCPRIM_UCIE_ANA rail as shown in image at distance 12mm from VCCPRIM_UCIE_ANA BGAs</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>1</td><td>0</td><td>0</td><td>Place C11 under VCCPRIM_VNNAON BGAs.</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>2</td><td>2</td><td>2</td><td>Place capacitor C12 &amp; C13 under VCCPRIM_UCIE_ANA BGAs.(BL73,BJ75,BJ71)
</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>Secondary side</td><td>0805</td><td>1 uH / 0.055 Ohm DCR</td><td>1</td><td>1</td><td>1</td><td>Use a 1 uH inductor with max DCR of 0.055 Ohm to connect VCCPRIM_VNNAON and VCCPRIM_VNNAON_FTLR for an LC filter scheme.</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>1</td><td>1</td><td>1</td><td>Place C10 under VCCPRIM_VNNAON_FLTR BGAs(BP54,BP51)</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>Secondary side</td><td>0603</td><td>47uF</td><td>0</td><td>6</td><td>6</td><td>Replace (C1-C6) with 0603_47uF for ppv socket case only
</td><td>VCCPRIM_VNNAON_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>47uF</td><td>0</td><td>1</td><td>1</td><td>Replace (C7) with 0603_47uF for ppv socket case only
</td><td>VCCPRIM_VNNAON_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>22uF</td><td>0</td><td>6</td><td>6</td><td>Place (C1-C6) 0402_22uF for ppv socket case only
</td><td>VCCPRIM_VNNAON_4</td></tr></table><div><div>VCCPRIM_VNNAON_1</div><image src="assets/images/01E4DD0A-8A8C-427B-BBC0-7D33D8B3A0F6.jpg" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_2</div><image src="assets/images/D518970B-AC0B-4E2D-AE5A-71B59EC5E565.jpg" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_3</div><image src="assets/images/6B965732-E6F2-4E87-8A95-F8A861038A26.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_4</div><image src="assets/images/E267A226-DB55-4995-883D-66C64BF10D91.png" class="contentImage" /></div></section><section id="2BA119B5-A80C-424E-856A-46B9962276EF"><h2>VCCST</h2></section><section id="Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>1)	Route VCCST power plane on Layer 1 and 6 with solid GND reference on layer 2 and 5.</td><td>VCCST_LAY1</td></tr><tr><td /><td>2) The loop inductance recommended from VRM to farthest BGA should be less than 4nH and Rdc value should be less than19mohm.</td><td>VCCST_LAY2</td></tr></table><div><div>VCCST_LAY1</div><image src="assets/images/10998D21-85CC-4A3F-ABCC-C366B589FDC5.PNG" class="contentImage" /></div><div><div>VCCST_LAY2</div><image src="assets/images/94C76D40-2797-4CFB-AD45-A61E45D07F07.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side(placeholder)</td><td>0402</td><td>10uF</td><td>1</td><td>Near to the Power gate.
</td><td>VCCST_1</td></tr></table><div><div>VCCST_1</div><image src="assets/images/0A2B44D3-F2E6-482D-9F7A-DED982945050.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~2BA119B5-A80C-424E-856A-46B9962276EF~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th><th>Reference Design</th></tr><tr><td>1)	Route VCCST power plane on Layer 1 and 6 with solid GND reference on layer 2 and 5.</td><td>VCCST_LAY1</td></tr><tr><td>2) The loop inductance recommended from VRM to farthest BGA should be less than 4nH and Rdc value should be less than19mohm.</td><td>VCCST_LAY2</td></tr></table><div><div>VCCST_LAY1</div><image src="assets/images/F52568DA-8A7A-4AB7-B07C-EE2398411D6C.PNG" class="contentImage" /></div><div><div>VCCST_LAY2</div><image src="assets/images/EADE6EF8-E934-4D71-B92C-4471DD4EDCFC.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side(placeholder)</td><td>0402</td><td>10uF</td><td>1</td><td>1</td><td>1</td><td>Near to the Power gate.
</td><td>VCCST_1</td></tr></table><div><div>VCCST_1</div><image src="assets/images/C3F2F8E5-903B-4077-A948-ABB21105850B.PNG" class="contentImage" /></div></section><section id="8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77"><h2>VCCRTC</h2></section><section id="Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>1)	Route VCCRTC power plane on Layer 1 and 6 with solid GND reference on layer 2 and 5.</td><td>VCCRTC_LAY1</td></tr><tr><td /><td>2)The loop inductance recommended from VRM to farthest BGA should be less than 3nH and Rdc value should be less than 21mohm.</td><td>VCCRTC_LAY2</td></tr></table><div><div>VCCRTC_LAY1</div><image src="assets/images/F64917BE-7C9D-4569-B86B-5448410B2580.PNG" class="contentImage" /></div><div><div>VCCRTC_LAY2</div><image src="assets/images/73992F67-D0C0-4B35-85CD-1C0DD2EB940F.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>0.1 uF</td><td>1</td><td>Place right under BGA area.</td><td>VCCRTC_2</td></tr><tr><td>Secondary side</td><td> 0201</td><td>1 uF</td><td>1</td><td>Place right under BGA area.</td><td>VCCRTC_2</td></tr></table><div><div>VCCRTC_2</div><image src="assets/images/383A8230-6E2B-41F1-8C85-3C6DB800A99B.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~8B7D9C55-1D0D-4ED6-88BF-2291A62FCD77~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th><th>Reference Design</th></tr><tr><td>1)	Route VCCRTC power plane on Layer 1 and 6 with solid GND reference on layer 2 and 5.</td><td>VCCRTC_LAY1</td></tr><tr><td>2)The loop inductance recommended from VRM to farthest BGA should be less than 3nH and Rdc value should be less than 21mohm.</td><td>VCCRTC_LAY2</td></tr></table><div><div>VCCRTC_LAY1</div><image src="assets/images/0E16E64B-9788-445B-A52C-CFCA66873190.PNG" class="contentImage" /></div><div><div>VCCRTC_LAY2</div><image src="assets/images/EB88DD46-86D9-4F99-BFD2-CBB97FE0E7A5.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>0.1 uF</td><td>1</td><td>1</td><td>1</td><td>Place right under BGA area.
</td><td>VCCRTC_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>1</td><td>1</td><td>1</td><td>Place right under BGA area.
</td><td>VCCRTC_2</td></tr></table><div><div>VCCRTC_2</div><image src="assets/images/745CFB19-403A-4986-8100-3F509E6C9776.PNG" class="contentImage" /></div></section><section id="A362ED91-6D24-4D45-8D7F-DA9B9673DA2F"><h2>VCC_PCORE</h2></section><section id="Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>T3_PCB_VCC_PCORE_1e</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr><tr><td>4</td><td>Populate minimum 18 PTHs under the BGA to achieve optimum performance, see diagram for recommended locations.</td><td>T3_PCB_VCC_PCORE_4e</td></tr></table><div><div>T3_PCB_VCC_PCORE_1e</div><image src="assets/images/90EC5D8D-F27D-4DEE-9847-2C8E82FD868A.png" class="contentImage" /></div><div><div>T3_PCB_VCC_PCORE_4e</div><image src="assets/images/9E4596DE-370E-48FF-9D17-693920A94B1A.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>2. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>Recommended capacitor ESR = 4.5 mOhm</td><td>T3_PCB_VCC_PCORE_2e</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td>
</td><td>T3_PCB_VCC_PCORE_2e</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>6</td><td>Place directly under BGA.</td><td>T3_PCB_VCC_PCORE_3e</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>8</td><td>Place directly under BGA.</td><td>T3_PCB_VCC_PCORE_3e</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>2</td><td>These placeholders can be placed near to package edge wherever there are spaces.</td><td>T3_PCB_VCC_PCORE_3e</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>4</td><td>Place at least 1x0603 cap under BGA, the rest place close to the package egde.</td><td>T3_PCB_VCC_PCORE_3e</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>5</td><td>These placeholders can be placed near to package edge wherever there are spaces.</td><td>T3_PCB_VCC_PCORE_3e</td></tr></table><div><div>T3_PCB_VCC_PCORE_2e</div><image src="assets/images/ED4F6D55-B0AC-4E7B-BC7C-6430D99850A1.png" class="contentImage" /></div><div><div>T3_PCB_VCC_PCORE_3e</div><image src="assets/images/3F897B85-AACC-4C5D-A5D3-51CF2699025E.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~A362ED91-6D24-4D45-8D7F-DA9B9673DA2F~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>T3_PCB_VCC_PCORE_1i</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr><tr><td>4</td><td>Add a parallel plane on a validation layer to compesate DCR loss due to ISC/PPV socket. Please see reference image for the plane routing requirement.</td><td>T3_PCB_VCC_PCORE_4i</td></tr></table><div><div>T3_PCB_VCC_PCORE_1i</div><image src="assets/images/5F9474F4-EA9E-427C-BA8E-DA2CDDED8D2D.jpg" class="contentImage" /></div><div><div>T3_PCB_VCC_PCORE_4i</div><image src="assets/images/91AD23EB-0C4F-4E1C-AAD3-A8AAC4A33812.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>2. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>1</td><td>1</td><td>Recommended capacitor ESR = 4.5 mOhm</td><td>T3_PCB_VCC_PCORE_2i</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>
</td><td>T3_PCB_VCC_PCORE_2i</td></tr><tr><td>Primary Side</td><td>7343</td><td>Place holder</td><td>0</td><td>1</td><td>1</td><td>These place holders are for socket compensations.</td><td>T3_PCB_VCC_PCORE_2i</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>6</td><td>6</td><td>6</td><td>Place directly under BGA.</td><td>T3_PCB_VCC_PCORE_3i</td></tr><tr><td>Secondary side</td><td>0201</td><td>Placeholder</td><td>4</td><td>4</td><td>4</td><td>These place holders are for socket compensations.</td><td>T3_PCB_VCC_PCORE_3i</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>7</td><td>8</td><td>8</td><td>Place directly under BGA.</td><td>T3_PCB_VCC_PCORE_3i</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>2</td><td>2</td><td>2</td><td>These placeholders can be placed near to package edge wherever there are spaces.</td><td>T3_PCB_VCC_PCORE_3i</td></tr><tr><td>Secondary side</td><td>0402</td><td>Place holder</td><td>0</td><td>3</td><td>3</td><td>These place holders are for socket compensations.</td><td>T3_PCB_VCC_PCORE_3i</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>4</td><td>7</td><td>7</td><td>Place the 0603 caps under BGA if there is space, else place close to the package egde.</td><td>T3_PCB_VCC_PCORE_3i</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>3</td><td>3</td><td>3</td><td>These placeholders can be placed near to package edge wherever there are spaces.</td><td>T3_PCB_VCC_PCORE_3i</td></tr><tr><td>Secondary side</td><td>0603</td><td>Place holder</td><td>0</td><td>3</td><td>3</td><td>These place holders are for socket compensations.</td><td>T3_PCB_VCC_PCORE_3i</td></tr></table><div><div>T3_PCB_VCC_PCORE_2i</div><image src="assets/images/612DFCD0-FC3B-454F-B30C-C272290136F6.jpg" class="contentImage" /></div><div><div>T3_PCB_VCC_PCORE_3i</div><image src="assets/images/E41D32CD-3B2C-4FEB-A3FE-80E46E65F8CF.jpg" class="contentImage" /></div></section><section id="7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E"><h2>VCCGT</h2></section><section id="Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>T3_PCB_VCCGT_1e</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr><tr><td>4</td><td>Populate minimum 15 PTHs under the BGA to achieve optimum performance, see diagram for recommended locations.</td><td>T3_PCB_VCCGT_4e</td></tr></table><div><div>T3_PCB_VCCGT_1e</div><image src="assets/images/932BC84E-6739-4FD8-863B-AB86E1E382BE.png" class="contentImage" /></div><div><div>T3_PCB_VCCGT_4e</div><image src="assets/images/9EA2D5D5-FFF8-402F-9749-F2A47C4791E9.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>2. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>Recommended capacitor ESR = 4.5 mOhm</td><td>T3_PCB_VCCGT_2e</td></tr><tr><td>Primary side</td><td>7343</td><td>Place holder</td><td>1</td><td /><td>T3_PCB_VCCGT_2e</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>2</td><td>Place directly under BGA.</td><td>T3_PCB_VCCGT_3e</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>6</td><td>Place directly under BGA.</td><td>T3_PCB_VCCGT_3e</td></tr><tr><td>Secondary side</td><td>0402</td><td>Place holder</td><td>2</td><td>These placeholders can be placed near to package edge wherever there are spaces.</td><td>T3_PCB_VCCGT_3e</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>4</td><td>Place the 0603 caps under BGA if there is space, else place close to the package egde.</td><td>T3_PCB_VCCGT_3e</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>2</td><td>These placeholders can be placed near to package edge wherever there are spaces.</td><td>T3_PCB_VCCGT_3e</td></tr></table><div><div>T3_PCB_VCCGT_2e</div><image src="assets/images/F1DB5E1A-495C-4BDE-9C1C-7DB94CEFD5BF.png" class="contentImage" /></div><div><div>T3_PCB_VCCGT_3e</div><image src="assets/images/1863B384-CE31-4536-8356-A8375DF41FE1.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~7FFB8430-B24A-4B6C-A287-DCDDC83FFA2E~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>T3_PCB_VCCGT_1i</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr><tr><td>4</td><td>Add a parallel plane on a validation layer to compensate DCR loss due to ISC/PPV socket. Please see reference image for the plane routing requirement.</td><td>T3_PCB_VCCGT_4i</td></tr></table><div><div>T3_PCB_VCCGT_1i</div><image src="assets/images/D5D142F5-EE4D-46FF-898E-0213B4561AEC.png" class="contentImage" /></div><div><div>T3_PCB_VCCGT_4i</div><image src="assets/images/A775DFE9-7513-4814-AFB7-49EA28639A80.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>2. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>1</td><td>1</td><td>Recommended capacitor ESR = 4.5 mOhm</td><td>T3_PCB_VCCGT_2i</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>These are compensation caps for the socket.</td><td>T3_PCB_VCCGT_2i</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>2</td><td>2</td><td>2</td><td>Place directly under BGA.</td><td>T3_PCB_VCCGT_3i</td></tr><tr><td>Secondary side</td><td>0201</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>These are compensation caps for the socket.</td><td>T3_PCB_VCCGT_3i</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>6</td><td>7</td><td>7</td><td>Place directly under BGA.</td><td>T3_PCB_VCCGT_3i</td></tr><tr><td>Secondary side</td><td>0402</td><td>Place holder</td><td>2</td><td>1</td><td>1</td><td>These placeholders can be placed near to package edge wherever there are spaces.</td><td>T3_PCB_VCCGT_3i</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>0</td><td>3</td><td>3</td><td>These are the compensation caps for the socket.</td><td>T3_PCB_VCCGT_3i</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>3</td><td>6</td><td>6</td><td>Place the 0603 caps under BGA if there is space, else place close to the package egde.</td><td>T3_PCB_VCCGT_3i</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>3</td><td>0</td><td>0</td><td>These placeholders can be placed near to package edge wherever there are spaces.</td><td>T3_PCB_VCCGT_3i</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>4</td><td>4</td><td>4</td><td>These are the compensation caps for the BGA and socket.</td><td>T3_PCB_VCCGT_3i</td></tr><tr><td>Secondary side</td><td>7343</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>These are compensation caps for the BGA and socket.</td><td>T3_PCB_VCCGT_3i</td></tr></table><div><div>T3_PCB_VCCGT_2i</div><image src="assets/images/5BB4C67B-0950-4981-BCBC-13FB1746A452.png" class="contentImage" /></div><div><div>T3_PCB_VCCGT_3i</div><image src="assets/images/767A3926-D905-4128-8B98-8A1EE1E03A14.png" class="contentImage" /></div></section><section id="02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4"><h2>VCCSA</h2></section><section id="Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>T3_PCB_VCCSA_1e</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr><tr><td>4</td><td>Populate minimum 16 PTHs under the BGA to achieve optimum performance, see diagram for recommended locations.</td><td>T3_PCB_VCCSA_4e</td></tr><tr><td>5</td><td>The VCCSA rail required to meet the R-path = 4.7mOhm at the furthest end of Layer3, as shown. This can be achieved with the core routing as recommended.</td><td>T3_PCB_VCCSA_5e</td></tr></table><div><div>T3_PCB_VCCSA_1e</div><image src="assets/images/0759AF0A-3C11-4EBB-B85A-F8AB7E9577B2.png" class="contentImage" /></div><div><div>T3_PCB_VCCSA_4e</div><image src="assets/images/A10EEF37-7519-4FCF-802D-7A2BB8F9E9A3.png" class="contentImage" /></div><div><div>T3_PCB_VCCSA_5e</div><image src="assets/images/A21B3AB8-B707-4A03-ADEB-4D9DD816FCC6.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>2. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>Recommended capacitor ESR = 4.5 mOhm</td><td>T3_PCB_VCCSA_2e</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td>These are compensation caps for the socket.</td><td>T3_PCB_VCCSA_2e</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>3</td><td>Place directly under BGA.</td><td>T3_PCB_VCCSA_3e</td></tr><tr><td>Secondary side</td><td>0402</td><td>Place holder</td><td>6</td><td>These placeholders can be placed near to package edge wherever there are spaces.</td><td>T3_PCB_VCCSA_3e</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>3</td><td>Place at least 2x0603 cap under BGA, the rest place close to the package egde.</td><td>T3_PCB_VCCSA_3e</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>4</td><td>These placeholders can be placed near to package edge wherever there are spaces.</td><td>T3_PCB_VCCSA_3e</td></tr></table><div><div>T3_PCB_VCCSA_2e</div><image src="assets/images/81ECDB1E-49C4-442E-9623-12EBF063A150.png" class="contentImage" /></div><div><div>T3_PCB_VCCSA_3e</div><image src="assets/images/B34BDA14-AD2C-4ADC-A217-28FD4B27C5DA.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~02CFE0D5-FAD4-41BF-B61C-1B15C5CDA3E4~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>T3_PCB_VCCSA_1i</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr><tr><td>4</td><td>Add a parallel plane on a validation layer to compensate DCR loss due to ISC/PPV socket. Please see reference image for the plane routing requirement.</td><td>T3_PCB_VCCSA_4i</td></tr></table><div><div>T3_PCB_VCCSA_1i</div><image src="assets/images/82C6B19C-9656-4010-9382-DB9A5D188F0A.png" class="contentImage" /></div><div><div>T3_PCB_VCCSA_4i</div><image src="assets/images/4C36449C-B60A-43AA-975F-88C1AB88998C.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>2. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330 uF</td><td>1</td><td>1</td><td>1</td><td>Recommended capacitor ESR = 4.5 mOhm</td><td>T3_PCB_VCCSA_2i</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>These are compensation caps for the socket.</td><td>T3_PCB_VCCSA_2i</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>2</td><td>5</td><td>5</td><td>Place directly under BGA.</td><td>T3_PCB_VCCSA_3i</td></tr><tr><td>Secondary side</td><td>0402</td><td>Place holder</td><td>6</td><td>3</td><td>3</td><td>These placeholders can be placed near to package edge wherever there are spaces.</td><td>T3_PCB_VCCSA_3i</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>0</td><td>3</td><td>3</td><td>These are the compensation caps for the socket.</td><td>T3_PCB_VCCSA_3i</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>2</td><td>2</td><td>2</td><td>Place the 0603 caps under BGA if there is space, else place close to the package egde.</td><td>T3_PCB_VCCSA_3i</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>7</td><td>7</td><td>7</td><td>These placeholders can be placed near to package edge wherever there are spaces.</td><td>T3_PCB_VCCSA_3i</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>0</td><td>3</td><td>3</td><td>These are the compensation caps for the socket.</td><td>T3_PCB_VCCSA_3i</td></tr><tr><td>Secondary side</td><td>7343</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>These are compensation caps for the BGA and socket.</td><td>T3_PCB_VCCSA_3i</td></tr></table><div><div>T3_PCB_VCCSA_2i</div><image src="assets/images/14F0B54E-8E25-4307-B38A-9237FBC9C6EF.png" class="contentImage" /></div><div><div>T3_PCB_VCCSA_3i</div><image src="assets/images/EA648F7C-43B4-4A2F-B8F7-861047722401.png" class="contentImage" /></div></section><section id="69871F49-5057-40AF-A8A0-D0B723FF1EC7"><h2>VCC_LP_ECORE</h2></section><section id="Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>T3_PCB_VCC_LP_ECORE_1e</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr><tr><td>4</td><td>Populate minimum 9 PTHs under the BGA to achieve optimum performance, see diagram for recommended locations.</td><td>T3_PCB_VCC_LP_ECORE_4e</td></tr></table><div><div>T3_PCB_VCC_LP_ECORE_1e</div><image src="assets/images/B822C086-599D-42E4-88CF-4B93046F9648.png" class="contentImage" /></div><div><div>T3_PCB_VCC_LP_ECORE_4e</div><image src="assets/images/D808983F-13BF-4950-A614-9A17544836A7.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>Recommended capacitor ESR = 4.5 mOhm</td><td>T3_PCB_VCC_LP_ECORE_2e</td></tr><tr><td>Primary side</td><td>7343</td><td>Place holder</td><td>1</td><td /><td>T3_PCB_VCC_LP_ECORE_2e</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>2</td><td>Place directly under BGA.</td><td>T3_PCB_VCC_LP_ECORE_3e</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>4</td><td>Place directly under BGA.</td><td>T3_PCB_VCC_LP_ECORE_3e</td></tr><tr><td>Secondary side</td><td>0402</td><td>Place holder</td><td>6</td><td>Place close to package edge.</td><td>T3_PCB_VCC_LP_ECORE_3e</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>4</td><td>Place directly under BGA.</td><td>T3_PCB_VCC_LP_ECORE_3e</td></tr><tr><td>Secondary side</td><td>0603</td><td>Place holder</td><td>6</td><td>Place close to package edge.</td><td>T3_PCB_VCC_LP_ECORE_3e</td></tr></table><div><div>T3_PCB_VCC_LP_ECORE_2e</div><image src="assets/images/FEFDA94B-58F9-4770-B242-179E558126F7.png" class="contentImage" /></div><div><div>T3_PCB_VCC_LP_ECORE_3e</div><image src="assets/images/1FF01560-BF99-42D6-8ADB-EDBCA1AAFB8E.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~69871F49-5057-40AF-A8A0-D0B723FF1EC7~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>T3_PCB_VCC_LP_ECORE_1i</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr><tr><td>4</td><td>Add a parallel plane on a validation layer to compesate DCR loss due to ISC/PPV socket. Please see reference image for the plane routing requirement.</td><td>T3_PCB_VCC_LP_ECORE_4i</td></tr></table><div><div>T3_PCB_VCC_LP_ECORE_1i</div><image src="assets/images/A685D928-2558-41FB-A09B-A3A73FBF6AD6.jpg" class="contentImage" /></div><div><div>T3_PCB_VCC_LP_ECORE_4i</div><image src="assets/images/AE4AA54D-8686-48FB-B7EE-C971CA06FC11.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0402</td><td>10 uF</td><td>0</td><td>0</td><td>0</td><td /><td>T3_PCB_VCC_LP_ECORE_2i</td></tr><tr><td>Primary side</td><td>0603</td><td>22uF</td><td>5</td><td>5</td><td>5</td><td /><td>T3_PCB_VCC_LP_ECORE_2i</td></tr><tr><td>Primary side</td><td>0603</td><td>Place holder</td><td>1</td><td>1</td><td>1</td><td /><td>T3_PCB_VCC_LP_ECORE_2i</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>0</td><td>3</td><td>3</td><td>These place holders are for socket compensations.</td><td>T3_PCB_VCC_LP_ECORE_2i</td></tr><tr><td>Primary side</td><td>7343</td><td>330uF</td><td>1</td><td>1</td><td>1</td><td>Recommended capacitor ESR = 4.5 mOhm</td><td>T3_PCB_VCC_LP_ECORE_2i</td></tr><tr><td>Primary side</td><td>7343</td><td>Place holder</td><td>1</td><td>1</td><td>1</td><td /><td>T3_PCB_VCC_LP_ECORE_2i</td></tr><tr><td>Primary side</td><td>7343</td><td>Place holder</td><td>0</td><td>1</td><td>1</td><td>These place holders are for socket compensations.</td><td>T3_PCB_VCC_LP_ECORE_2i</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>1</td><td>1</td><td>1</td><td>Place directly under BGA.</td><td>T3_PCB_VCC_LP_ECORE_3i</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>1</td><td>2</td><td>2</td><td>Place directly under BGA.</td><td>T3_PCB_VCC_LP_ECORE_3i</td></tr><tr><td>Secondary side</td><td>0402</td><td>Place holder</td><td>4</td><td>4</td><td>4</td><td>Place holders close to package edge.</td><td>T3_PCB_VCC_LP_ECORE_3i</td></tr><tr><td>Secondary side</td><td>0402</td><td>Place holder</td><td>0</td><td>3</td><td>3</td><td>These place holders are for socket compensations.</td><td>T3_PCB_VCC_LP_ECORE_3i</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>1</td><td>4</td><td>4</td><td>Place directly under BGA.</td><td>T3_PCB_VCC_LP_ECORE_3i</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>3</td><td>3</td><td>3</td><td /><td>T3_PCB_VCC_LP_ECORE_3i</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>0</td><td>2</td><td>2</td><td>These place holders are for socket compensations.</td><td>T3_PCB_VCC_LP_ECORE_3i</td></tr></table><div><div>T3_PCB_VCC_LP_ECORE_2i</div><image src="assets/images/71D45B5F-B9A7-493D-8C37-055DF4F80985.jpg" class="contentImage" /></div><div><div>T3_PCB_VCC_LP_ECORE_3i</div><image src="assets/images/75DC3D3C-8A26-4366-A4F6-D77DBC18A679.jpg" class="contentImage" /></div></section><section id="4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C"><h2>VDD2</h2></section><section id="Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-3 LP5 motherboard reference layout showing the plane routing</td><td>VDD2_T3_LP5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T3_LP5_1</div><image src="assets/images/C1CE2752-FCF7-47A5-B3E7-D895A99A90D9.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>5</td><td>Place beneath BGA</td><td>VDD2_T3_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>3</td><td>Place beneath BGA</td><td>VDD2_T3_LP5_2</td></tr></table><div><div>VDD2_T3_LP5_2</div><image src="assets/images/DC61DAF9-5539-4B42-96D5-F3619CDCF48E.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~4C2216CE-97C6-46E1-ACA2-D8BFE1CE443C~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-3 LP5 motherboard reference layout showing the plane routing</td><td>VDD2_T3_LP5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T3_LP5_1</div><image src="assets/images/27B1409D-EEB0-4D7C-A5B9-4E7078328981.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>5</td><td>5</td><td>5</td><td>Place beneath BGA</td><td>VDD2_T3_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>3</td><td>3</td><td>Place beneath BGA</td><td>VDD2_T3_LP5_2</td></tr></table><div><div>VDD2_T3_LP5_2</div><image src="assets/images/3A527C54-6DB3-4557-837C-A08EB0A53F2C.PNG" class="contentImage" /></div></section><section id="92A90F50-DCC3-4A29-BCAD-1C89A9617159"><h2>VDD2 DDR5</h2></section><section id="Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-3 DDR5 motherboard reference layout showing the plane routing</td><td>VDD2_T3_DDR5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T3_DDR5_1</div><image src="assets/images/AD83AFA7-2E3E-48C4-AF61-1B0886E836F3.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr><tr><td>2. VDDQ and VDD2 ball from PKG are shorted to the VDD2 platform rail</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>Place beneath BGA</td><td>VDD2_T3_DDR5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>6</td><td>Place beneath BGA</td><td>VDD2_T3_DDR5_2</td></tr></table><div><div>VDD2_T3_DDR5_2</div><image src="assets/images/5692D236-EADD-4E2C-B699-C83C0BCF37B6.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~92A90F50-DCC3-4A29-BCAD-1C89A9617159~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDD2 Type-3 DDR5 motherboard reference layout showing the plane routing</td><td>VDD2_T3_DDR5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDD2_T3_DDR5_1</div><image src="assets/images/E0860FFE-C658-459F-A241-3CC058951051.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr><tr><td>2. VDDQ and VDD2 ball from PKG are shorted to the VDD2 platform rail</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>8</td><td>8</td><td>8</td><td>Place beneath BGA</td><td>VDD2_T3_DDR5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>6</td><td>6</td><td>6</td><td>Place beneath BGA</td><td>VDD2_T3_DDR5_2</td></tr></table><div><div>VDD2_T3_DDR5_2</div><image src="assets/images/0D922809-26E4-49E7-92F7-821F4EB398E5.PNG" class="contentImage" /></div></section><section id="6C7D012A-5739-40EA-940A-2398D86F27D9"><h2>VDDQ</h2></section><section id="Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDDQ Type-3 LP5 motherboard reference layout showing the plane routing</td><td>VDDQ_T3_LP5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDDQ_T3_LP5_1</div><image src="assets/images/E0561D82-0A95-45A0-BFD3-4387E3ADD8E2.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary Side</td><td>0201</td><td>1uF</td><td>3</td><td>Place beneath BGA</td><td>VDDQ_T3_LP5_2</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>3</td><td>Place beneath BGA</td><td>VDDQ_T3_LP5_2</td></tr></table><div><div>VDDQ_T3_LP5_2</div><image src="assets/images/9C8AF80D-BA14-4B65-B241-357EDE313777.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~6C7D012A-5739-40EA-940A-2398D86F27D9~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VDDQ Type-3 LP5 motherboard reference layout showing the plane routing</td><td>VDDQ_T3_LP5_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path</td><td /></tr></table><div><div>VDDQ_T3_LP5_1</div><image src="assets/images/D17AE27C-CEED-42F9-9344-990125795467.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Power and ground via pairs should be placed close to capacitor pads to provide proper connection to BGAs</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>3</td><td>3</td><td>3</td><td>Place beneath BGA</td><td>VDDQ_T3_LP5_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>3</td><td>3</td><td>Place beneath BGA</td><td>VDDQ_T3_LP5_2</td></tr></table><div><div>VDDQ_T3_LP5_2</div><image src="assets/images/FC769DC1-BC70-44E4-A191-CA884303A59F.PNG" class="contentImage" /></div></section><section id="788B6F3D-F34F-4258-AEC1-3D1F22E87911"><h2>DDR5 Device Decoupling</h2></section><section id="683850C4-85EE-4C52-BDC6-0CFFD84C8577"><h2>Small Outline Dual In-line Memory Module (SODIMM)</h2><p>DDR5 SODIMM comes with PMIC/ VR and decoupling on the module card itself, hence no additional decoupling guidelines are required. Nevertheless the source supply to the DDR5 SODIMM needs to follow the JEDEC/ vendor specification sheet.</p><p>DDR5 SODIMM comes with PMIC/ VR and decoupling on the module card itself, hence no additional decoupling guidelines are required. Nevertheless the source supply to the DDR5 SODIMM needs to follow the JEDEC/ vendor specification sheet.</p></section><section id="0ACF5BE4-DFCD-4FFE-8485-7E49F4ADB8A3"><h2>LPDDR5/x Device Decoupling</h2></section><section id="1BA4922D-3440-40BB-B0BA-09A68EC84B53"><h2>Memory Down Decoupling Config: 2X32</h2><p>Description: LPDDR5x x32 memory down PI solution guidance with eDVFSC enabled on the platform.</p><p>eDVFSC is an optional power savings feature for LP5x speed 3200 MT/s. 
eDVFSC requires an independent VDD2L rail on the platform. 
If the eDVFSC support is not desired on the platform, customers can merge DRAM VDD2L ball with the VDD2H rail. Customers should consult the DRAM vendors for Z(f) spec guidance for merged VDD2H/VDD2L rail.</p><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>TYPE-3 6L DRAM power rail layer assignment is provided in  LPDDR5x_TYPE3_1</td></tr><tr><td>VSS referencing is recommended for all the Memory power rails</td></tr><tr><td>Information provided here is only for guidance. Customers are responsible for meeting all JEDEC SPECS on the Memory power rails</td></tr></table><table><tr><th>Voltage Rail</th><th>Capacitor Form Factor and Value</th><th>Quantity</th><th>Notes</th><th>Reference Design</th></tr><tr><td>VDD2H</td><td>0201, 1 uF</td><td>8</td><td>4 caps per DRAM, 1 per side close to VDD2H BGAs.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE3_2</td></tr><tr><td>VDD2H</td><td>0402, 10 uF</td><td>2</td><td>1 cap per DRAM.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE3_2</td></tr><tr><td>VDDQ</td><td>0201, 1 uF</td><td>8</td><td>4 caps per DRAM, 1 per each corner close to VDDQ BGAs.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE3_3</td></tr><tr><td>VDDQ</td><td>0402, 10 uF</td><td>2</td><td>1 cap per DRAM.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE3_3</td></tr><tr><td>VDD1</td><td>0201, 1 uF</td><td>8</td><td>4 caps per DRAM, 1 per each VDD1 BGA.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE3_4</td></tr><tr><td>VDD1</td><td>0402, 10 uF</td><td>4</td><td>2 cap per DRAM.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE3_4</td></tr><tr><td>VDD2L</td><td>0201, 1uF</td><td>8</td><td>4 cap per DRAM, 1 per each corner close to VDD2L BGA's 
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE3_5</td></tr><tr><td>VDD2L</td><td>0402, 10uF</td><td>2</td><td>1 cap per DRAM.
Customers may adjust the capacitor quantity/ form factor/ value to meet the JEDEC spec.</td><td>LPDDR5x_TYPE3_5</td></tr></table><div><div>LPDDR5x_TYPE3_1</div><image src="assets/images/3C301235-D90B-437F-AE42-1BA6BD8F5077.PNG" class="contentImage" /></div><div><div>LPDDR5x_TYPE3_2</div><image src="assets/images/01FCFA8F-116C-47A2-9888-3D737B12DDDD.PNG" class="contentImage" /></div><div><div>LPDDR5x_TYPE3_3</div><image src="assets/images/323ABB4A-2127-4768-B52C-8066F869822D.PNG" class="contentImage" /></div><div><div>LPDDR5x_TYPE3_4</div><image src="assets/images/12B426C3-B6F0-4794-9EEB-7C66367374E3.PNG" class="contentImage" /></div><div><div>LPDDR5x_TYPE3_5</div><image src="assets/images/C1886AC7-F836-4E1B-B808-E94CEA119C45.PNG" class="contentImage" /></div></section><section id="RCOMP~RCOMP"><h2>RCOMP</h2><div><div>RCOMP Connection Diagram</div><image src="assets/images/2A09F7DD-DBF9-4866-8289-0CDD280C2381.png" class="contentImage" /></div><div><div>Example_RCOMP_with_GND_shield</div><image src="assets/images/33C53759-6338-436C-BD32-69E1FE428AA8.png" class="contentImage" /></div><table><caption>RCOMP General Guidelines</caption><tr><th>Detail</th></tr><tr><td>Trace width 88um with min trace spacing 100um.</td></tr><tr><td>Max total length on board = 9 mm. Max number of vias 1.</td></tr><tr><td>GND shield to any high speed IO with VSS trace/ strip. This is not required if the adjacent signal is another RCOMP signal. PTH vias are required to be punched from this GND shield to the referenced GND plane.</td></tr><tr><td>GND reference required. Noisy or switching references should be avoided.</td></tr><tr><td>Board external resistor size=0201(recommended). </td></tr><tr><td>Strongly recommended to follow breakout board placement.</td></tr></table><table><caption>RCOMP Configuration</caption><tr><th>Interface</th><th>Signal Name</th><th>Board RTerm (Ohm)</th><th>Max Board DC resistance (Ohm)</th><th>Tolerance (+/-)%</th><th>Connection on other Side</th><th>Max Board Parasitic Capacitance (pF)</th><th>Resistor Stuffing</th><th>Routing Guide</th></tr><tr><td>Clock</td><td>CLK_S_RCOMP</td><td>180</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>a) If 178 Ohm +/- 1% tolerance is also acceptable.
b) Unused RCOMP can be left as not connected.
refer to the RCOMP General Guidelines.</td></tr><tr><td>CNVi</td><td>CNV_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>Display</td><td>DDI_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>PCIe</td><td>PCIE_A_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>PCIe</td><td>PCIE_C_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>Type C</td><td>TCP_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>USB2.0</td><td>USB2_1_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>USB2.0</td><td>USB2_2_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>USB3.2</td><td>USB32_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>UFS</td><td>UFS_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>DDR Interface</td><td>DDR_RCOMP</td><td>100</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>Soundwire</td><td>SNDW_RCOMP</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr></table></section></body></html>