

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
acc42826e7b4f04a47d4710394ae5b22  /data/bigdata/2_Gpgpu_Architecture/rodinia_3.0/cuda/.run/lud/sim
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=lud.cu
self exe links to: /data/bigdata/2_Gpgpu_Architecture/rodinia_3.0/cuda/.run/lud/sim
Running md5sum using "md5sum /data/bigdata/2_Gpgpu_Architecture/rodinia_3.0/cuda/.run/lud/sim "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /data/bigdata/2_Gpgpu_Architecture/rodinia_3.0/cuda/.run/lud/sim > _cuobjdump_complete_output_DtsNgB"
Parsing file _cuobjdump_complete_output_DtsNgB
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: lud.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: lud_kernel.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=lud_kernel.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x402230, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__fdividef_param_0" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__fdividef_param_1" from 0x8 to 0xc
GPGPU-Sim PTX: instruction assembly for function '__fdividef'...   done.
GPGPU-Sim PTX: finding reconvergence points for '__fdividef'...
GPGPU-Sim PTX: Finding dominators for '__fdividef'...
GPGPU-Sim PTX: Finding immediate dominators for '__fdividef'...
GPGPU-Sim PTX: Finding postdominators for '__fdividef'...
GPGPU-Sim PTX: Finding immediate postdominators for '__fdividef'...
GPGPU-Sim PTX: pre-decoding instructions for '__fdividef'...
GPGPU-Sim PTX: reconvergence points for __fdividef...
GPGPU-Sim PTX: ... end of reconvergence points for __fdividef
GPGPU-Sim PTX: ... done pre-decoding instructions for '__fdividef'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17290_33_non_const_shadow" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x8 to 0xc
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_2.ptx:67) @%p2 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f8 (_2.ptx:97) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f0 (_2.ptx:93) bra.uni BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x050 (_2.ptx:65) setp.lt.s32 %p1, %r57, 16;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x118 (_2.ptx:108) @%p4 bra BB1_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (_2.ptx:295) add.s32 %r51, %r2, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_2.ptx:117) @%p6 bra BB1_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_2.ptx:218) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x158 (_2.ptx:128) @%p8 bra BB1_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x248 (_2.ptx:168) mov.u32 %r34, %tid.x;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x240 (_2.ptx:164) bra.uni BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_2.ptx:126) setp.lt.s32 %p7, %r60, %r59;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x368 (_2.ptx:227) @%p10 bra BB1_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_2.ptx:283) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x390 (_2.ptx:239) @%p12 bra BB1_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_2.ptx:283) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x488 (_2.ptx:277) bra.uni BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x378 (_2.ptx:236) add.s32 %r41, %r59, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4a0 (_2.ptx:291) bra.uni BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x108 (_2.ptx:106) setp.lt.s32 %p3, %r59, 15;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4d0 (_2.ptx:307) @%p14 bra BB1_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x568 (_2.ptx:337) ret;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x560 (_2.ptx:333) bra.uni BB1_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c0 (_2.ptx:305) setp.lt.s32 %p13, %r62, 16;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17368_33_non_const_dia" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17369_33_non_const_peri_row" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17370_33_non_const_peri_col" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x8 to 0xc
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5a0 (_2.ptx:368) @%p2 bra BB2_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a0 (_2.ptx:545) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5d0 (_2.ptx:383) @%p4 bra BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (_2.ptx:411) mad.lo.s32 %r109, %r2, %r1, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x650 (_2.ptx:407) bra.uni BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c0 (_2.ptx:381) setp.lt.s32 %p3, %r106, 8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x678 (_2.ptx:421) @%p6 bra BB2_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x718 (_2.ptx:455) bra.uni BB2_19;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x710 (_2.ptx:448) bra.uni BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x668 (_2.ptx:419) setp.lt.s32 %p5, %r108, 16;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x718 (_2.ptx:455) bra.uni BB2_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a0 (_2.ptx:545) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x758 (_2.ptx:474) @%p8 bra BB2_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (_2.ptx:502) mov.u32 %r66, %ctaid.x;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7d8 (_2.ptx:498) bra.uni BB2_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_2.ptx:472) setp.lt.s32 %p7, %r110, 16;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x818 (_2.ptx:515) @%p10 bra BB2_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a0 (_2.ptx:545) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x898 (_2.ptx:539) bra.uni BB2_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x808 (_2.ptx:513) setp.lt.s32 %p9, %r112, 16;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x8c0 (_2.ptx:554) @%p12 bra BB2_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc40 (_2.ptx:752) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x8e8 (_2.ptx:567) @%p14 bra BB2_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa00 (_2.ptx:629) bra.uni BB2_39;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x908 (_2.ptx:578) @%p16 bra BB2_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_2.ptx:621) add.s32 %r114, %r114, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9e8 (_2.ptx:613) bra.uni BB2_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_2.ptx:576) setp.lt.s32 %p15, %r115, %r114;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x9f8 (_2.ptx:622) bra.uni BB2_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d8 (_2.ptx:565) setp.lt.s32 %p13, %r114, 16;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xa00 (_2.ptx:629) bra.uni BB2_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc40 (_2.ptx:752) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xa30 (_2.ptx:644) @%p18 bra BB2_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc40 (_2.ptx:752) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xa50 (_2.ptx:655) @%p20 bra BB2_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb38 (_2.ptx:694) cvt.s64.s32 %rl82, %r30;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xb30 (_2.ptx:690) bra.uni BB2_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa40 (_2.ptx:653) setp.lt.s32 %p19, %r117, %r116;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc38 (_2.ptx:746) bra.uni BB2_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa20 (_2.ptx:642) setp.lt.s32 %p17, %r116, 16;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc60 (_2.ptx:761) @%p22 bra BB2_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe10 (_2.ptx:862) ret;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xc98 (_2.ptx:778) @%p24 bra BB2_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd38 (_2.ptx:812) bra.uni BB2_51;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd30 (_2.ptx:805) bra.uni BB2_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc88 (_2.ptx:776) setp.lt.s32 %p23, %r118, 16;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (_2.ptx:812) bra.uni BB2_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe10 (_2.ptx:862) ret;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd88 (_2.ptx:832) @%p26 bra BB2_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe10 (_2.ptx:862) ret;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xe08 (_2.ptx:856) bra.uni BB2_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd78 (_2.ptx:830) setp.lt.s32 %p25, %r120, 16;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17483_33_non_const_peri_row" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17484_33_non_const_peri_col" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xfb8 (_2.ptx:945) @%p2 bra BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1070 (_2.ptx:978) mov.u32 %r34, %tid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1068 (_2.ptx:974) bra.uni BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa8 (_2.ptx:943) setp.lt.s32 %p1, %r41, 16;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_2.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_I9IyzZ"
Running: cat _ptx_I9IyzZ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_7POkSn
CF_UTILS: Static Branch stats
extrinsic: 22, intrinsic: 18
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_7POkSn_lab --output-file  /dev/null 2> _ptx_I9IyzZinfo"
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=18, lmem=0, smem=3072, cmem=48
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=15, lmem=0, smem=2048, cmem=48
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=13, lmem=0, smem=1024, cmem=48
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_I9IyzZ _ptx2_7POkSn _ptx_I9IyzZinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x402175, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x4020ba, fat_cubin_handle = 2
WG size of kernel = 16 X 16
Generate input matrix internally, size =256
Creating matrix internally size=256
Before LUD

GPGPU-Sim PTX: cudaLaunch for 0x0x4020ba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Wed Dec  9 00:08:28 2015
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 41261 (ipc= 1.2) sim_rate=20630 (inst/sec) elapsed = 0:0:00:02 / Wed Dec  9 00:08:30 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 51946 (ipc= 1.0) sim_rate=17315 (inst/sec) elapsed = 0:0:00:03 / Wed Dec  9 00:08:31 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 1 finished CTA #0 (63114,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z12lud_diagonalPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=1, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 1.


BRANCH_STATS_PRINT: For Kernel(uid=1, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       61704,       146208,        84760

kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 63115
gpu_sim_insn = 59360
gpu_ipc =       0.9405
gpu_tot_sim_cycle = 63115
gpu_tot_sim_insn = 59360
gpu_tot_ipc =       0.9405
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=19786

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4820
	L1I_total_cache_misses = 11
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 121, Miss = 64, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 121
	L1D_total_cache_misses = 64
	L1D_total_cache_miss_rate = 0.5289
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3
	L1C_total_cache_misses = 3
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 42
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4809
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 292672
gpgpu_n_tot_w_icount = 9146
gpgpu_n_stall_shd_mem = 707
gpgpu_n_mem_read_local = 3
gpgpu_n_mem_write_local = 45
gpgpu_n_mem_read_global = 16
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 5816
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 707
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:71341	W0_Scoreboard:45771	W1:1019	W2:952	W3:885	W4:818	W5:751	W6:684	W7:617	W8:550	W9:483	W10:416	W11:349	W12:282	W13:215	W14:148	W15:81	W16:896	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1080 {72:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 88 {8:11,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 2472 {40:24,72:21,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2176 {136:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 1496 {136:11,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 408 {136:3,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 360 {8:45,}
maxmrqlatency = 28 
maxdqlatency = 0 
maxmflatency = 279 
averagemflatency = 176 
max_icnt2mem_latency = 11 
max_icnt2sh_latency = 63114 
mrq_lat_table:34 	0 	2 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	59 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20 	0 	0 	0 	0 	0 	0 	0 	0 	3 	12 	15 	30 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6618      7457         0         0      1472         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6468         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6797      7456         0         0         0      1128         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7787         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      8729         0         0         0      1816         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     61216      7791         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.250000  1.000000      -nan      -nan  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.500000  2.000000      -nan      -nan      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 37/18 = 2.055556
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         0         0         5         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         1         0         0         0         6         0         0         0         0         0         0         0         0         0         0 
dram[3]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0         5         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 34
min_bank_accesses = 0!
chip skew: 10/2 = 5.00
number of total write accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 3
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        504       268    none      none         401    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         92      1109    none      none      none         378    none      none      none      none      none      none      none      none      none      none  
dram[3]:         92    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         401    none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0      1109    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        279       268         0         0       268         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        278       253         0         0         0       268         0         0         0         0         0         0         0         0         0         0
dram[3]:        277         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       268         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       253         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83311 n_nop=83281 n_act=6 n_pre=3 n_req=11 n_rd=20 n_write=1 bw_util=0.0005041
n_activity=306 dram_eff=0.1373
bk0: 8a 83188i bk1: 2a 83292i bk2: 0a 83311i bk3: 0a 83311i bk4: 10a 83278i bk5: 0a 83309i bk6: 0a 83309i bk7: 0a 83309i bk8: 0a 83311i bk9: 0a 83311i bk10: 0a 83312i bk11: 0a 83312i bk12: 0a 83312i bk13: 0a 83312i bk14: 0a 83312i bk15: 0a 83312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000420113
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83311 n_nop=83306 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=9.603e-05
n_activity=55 dram_eff=0.1455
bk0: 4a 83291i bk1: 0a 83311i bk2: 0a 83311i bk3: 0a 83311i bk4: 0a 83311i bk5: 0a 83311i bk6: 0a 83311i bk7: 0a 83311i bk8: 0a 83311i bk9: 0a 83311i bk10: 0a 83311i bk11: 0a 83311i bk12: 0a 83311i bk13: 0a 83311i bk14: 0a 83311i bk15: 0a 83311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83311 n_nop=83285 n_act=4 n_pre=1 n_req=11 n_rd=20 n_write=1 bw_util=0.0005041
n_activity=227 dram_eff=0.185
bk0: 6a 83263i bk1: 2a 83289i bk2: 0a 83309i bk3: 0a 83311i bk4: 0a 83311i bk5: 12a 83274i bk6: 0a 83310i bk7: 0a 83310i bk8: 0a 83310i bk9: 0a 83310i bk10: 0a 83310i bk11: 0a 83311i bk12: 0a 83312i bk13: 0a 83312i bk14: 0a 83312i bk15: 0a 83313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.40225e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83311 n_nop=83300 n_act=3 n_pre=2 n_req=3 n_rd=6 n_write=0 bw_util=0.000144
n_activity=144 dram_eff=0.08333
bk0: 6a 83239i bk1: 0a 83309i bk2: 0a 83311i bk3: 0a 83311i bk4: 0a 83311i bk5: 0a 83311i bk6: 0a 83311i bk7: 0a 83311i bk8: 0a 83311i bk9: 0a 83311i bk10: 0a 83311i bk11: 0a 83311i bk12: 0a 83311i bk13: 0a 83311i bk14: 0a 83311i bk15: 0a 83311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83311 n_nop=83295 n_act=2 n_pre=0 n_req=7 n_rd=14 n_write=0 bw_util=0.0003361
n_activity=155 dram_eff=0.1806
bk0: 4a 83291i bk1: 0a 83311i bk2: 0a 83311i bk3: 0a 83311i bk4: 10a 83278i bk5: 0a 83309i bk6: 0a 83309i bk7: 0a 83309i bk8: 0a 83310i bk9: 0a 83311i bk10: 0a 83312i bk11: 0a 83312i bk12: 0a 83312i bk13: 0a 83312i bk14: 0a 83312i bk15: 0a 83312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83311 n_nop=83304 n_act=2 n_pre=0 n_req=3 n_rd=4 n_write=1 bw_util=0.00012
n_activity=80 dram_eff=0.125
bk0: 2a 83295i bk1: 2a 83288i bk2: 0a 83309i bk3: 0a 83310i bk4: 0a 83311i bk5: 0a 83311i bk6: 0a 83311i bk7: 0a 83311i bk8: 0a 83311i bk9: 0a 83311i bk10: 0a 83311i bk11: 0a 83311i bk12: 0a 83311i bk13: 0a 83311i bk14: 0a 83312i bk15: 0a 83312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.40225e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28, Miss = 9, Miss_rate = 0.321, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 7, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 91
L2_total_cache_misses = 34
L2_total_cache_miss_rate = 0.3736
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 42
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=213
icnt_total_pkts_simt_to_mem=187
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.22527
	minimum = 6
	maximum = 10
Network latency average = 7.22527
	minimum = 6
	maximum = 10
Slowest packet = 1
Flit latency average = 6.0125
	minimum = 6
	maximum = 10
Slowest flit = 144
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000106801
	minimum = 0 (at node 0)
	maximum = 0.00144181 (at node 1)
Accepted packet rate average = 0.000106801
	minimum = 0 (at node 0)
	maximum = 0.00144181 (at node 1)
Injected flit rate average = 0.000234727
	minimum = 0 (at node 0)
	maximum = 0.00296285 (at node 1)
Accepted flit rate average= 0.000234727
	minimum = 0 (at node 0)
	maximum = 0.00337479 (at node 1)
Injected packet length average = 2.1978
Accepted packet length average = 2.1978
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.22527 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Network latency average = 7.22527 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Flit latency average = 6.0125 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000106801 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00144181 (1 samples)
Accepted packet rate average = 0.000106801 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00144181 (1 samples)
Injected flit rate average = 0.000234727 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00296285 (1 samples)
Accepted flit rate average = 0.000234727 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00337479 (1 samples)
Injected packet size average = 2.1978 (1 samples)
Accepted packet size average = 2.1978 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 19786 (inst/sec)
gpgpu_simulation_rate = 21038 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402175 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (15,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,63115)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,63115)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,63115)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,63115)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,63115)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,63115)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,63115)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,63115)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,63115)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,63115)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,63115)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,63115)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,63115)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,63115)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,63115)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 64115  inst.: 66096 (ipc= 6.7) sim_rate=16524 (inst/sec) elapsed = 0:0:00:04 / Wed Dec  9 00:08:32 2015
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 69615  inst.: 146480 (ipc=13.4) sim_rate=29296 (inst/sec) elapsed = 0:0:00:05 / Wed Dec  9 00:08:33 2015
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(5,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 74615  inst.: 222992 (ipc=14.2) sim_rate=37165 (inst/sec) elapsed = 0:0:00:06 / Wed Dec  9 00:08:34 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(14,0,0) tid=(7,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 80115  inst.: 304240 (ipc=14.4) sim_rate=43462 (inst/sec) elapsed = 0:0:00:07 / Wed Dec  9 00:08:35 2015
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 84615  inst.: 456512 (ipc=18.5) sim_rate=57064 (inst/sec) elapsed = 0:0:00:08 / Wed Dec  9 00:08:36 2015
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(6,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(13,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 89615  inst.: 649632 (ipc=22.3) sim_rate=72181 (inst/sec) elapsed = 0:0:00:09 / Wed Dec  9 00:08:37 2015
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(3,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(11,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 94115  inst.: 823728 (ipc=24.7) sim_rate=82372 (inst/sec) elapsed = 0:0:00:10 / Wed Dec  9 00:08:38 2015
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(12,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 98615  inst.: 997600 (ipc=26.4) sim_rate=90690 (inst/sec) elapsed = 0:0:00:11 / Wed Dec  9 00:08:39 2015
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(13,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(11,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 103615  inst.: 1191936 (ipc=28.0) sim_rate=99328 (inst/sec) elapsed = 0:0:00:12 / Wed Dec  9 00:08:40 2015
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(8,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 108115  inst.: 1356352 (ipc=28.8) sim_rate=104334 (inst/sec) elapsed = 0:0:00:13 / Wed Dec  9 00:08:41 2015
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 112615  inst.: 1538720 (ipc=29.9) sim_rate=109908 (inst/sec) elapsed = 0:0:00:14 / Wed Dec  9 00:08:42 2015
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(14,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(8,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 117615  inst.: 1741600 (ipc=30.9) sim_rate=116106 (inst/sec) elapsed = 0:0:00:15 / Wed Dec  9 00:08:43 2015
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 122115  inst.: 1924240 (ipc=31.6) sim_rate=120265 (inst/sec) elapsed = 0:0:00:16 / Wed Dec  9 00:08:44 2015
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(7,0,0) tid=(7,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(6,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 127115  inst.: 2126496 (ipc=32.3) sim_rate=125088 (inst/sec) elapsed = 0:0:00:17 / Wed Dec  9 00:08:45 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(5,0,0) tid=(7,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 131615  inst.: 2292080 (ipc=32.6) sim_rate=127337 (inst/sec) elapsed = 0:0:00:18 / Wed Dec  9 00:08:46 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (68636,63115), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=2, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(13,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (70583,63115), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=2, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (70893,63115), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=2, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (70899,63115), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=2, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (70905,63115), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=2, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (70915,63115), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=2, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (70923,63115), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=2, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 7 finished CTA #0 (70929,63115), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=2, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 9 finished CTA #0 (70944,63115), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=2, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (70950,63115), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=2, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 0 finished CTA #0 (70956,63115), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=2, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (70962,63115), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=2, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (70968,63115), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=2, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (70974,63115), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=2, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (70980,63115), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=2, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 12.


BRANCH_STATS_PRINT: For Kernel(uid=2, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720        480     0.500000        0.500000           15
         758    extrinsic          7e0       2160     0.111111        0.055556          135
         7d8    extrinsic          748       1920     1.000000        0.500000          120
         818    extrinsic          8a0       4080     0.058824        0.029412          255
         898    extrinsic          808       3840     1.000000        0.500000          240
         5d0    extrinsic          658       2160     0.111111        0.055556          135
         650    extrinsic          5c0       1920     1.000000        0.500000          120
         678    extrinsic          718       4080     0.058824        0.029412          255
         710    extrinsic          668       3840     1.000000        0.500000          240
         718    extrinsic          8a0        240     1.000000        0.500000           15
         8c0    extrinsic          a08        480     0.500000        0.500000           15
         a30    intrinsic          c40       4080     0.058824        0.029412          255
         a50    intrinsic          b38      32640     0.117647        0.058824         2040
         c38    intrinsic          a20       3840     1.000000        0.500000          240
         b30    intrinsic          a40      28800     1.000000        0.500000         1800
         8e8    intrinsic          a00       3840     0.062500        0.031250          240
         908    intrinsic          9f0      32400     0.111111        0.055556         2025
         9e8    intrinsic          8f8      28800     1.000000        0.500000         1800
         9f8    intrinsic          8d8       3600     1.000000        0.500000          225
         a00    extrinsic          c40        240     1.000000        0.500000           15
         c60    extrinsic          d40        480     0.500000        0.500000           15
         d88    extrinsic          e10       4080     0.058824        0.029412          255
         e08    extrinsic          d78       3840     1.000000        0.500000          240
         c98    extrinsic          d38       3840     0.062500        0.031250          240
         d30    extrinsic          c88       3600     1.000000        0.500000          225
         d38    extrinsic          e10        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

     2395920,      2387280,            0

kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 70981
gpu_sim_insn = 2311200
gpu_ipc =      32.5608
gpu_tot_sim_cycle = 134096
gpu_tot_sim_insn = 2370560
gpu_tot_ipc =      17.6781
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 419
gpu_stall_icnt2sh    = 491
gpu_total_sim_rate=131697

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 83569
	L1I_total_cache_misses = 310
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 175, Miss = 99, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 296, Miss = 161, Miss_rate = 0.544, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 175, Miss = 83, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 175, Miss = 99, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 175, Miss = 99, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 175, Miss = 100, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 175, Miss = 100, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 175, Miss = 99, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 175, Miss = 99, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 175, Miss = 99, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 175, Miss = 99, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 175, Miss = 99, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 175, Miss = 99, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 175, Miss = 100, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 175, Miss = 99, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2746
	L1D_total_cache_misses = 1534
	L1D_total_cache_miss_rate = 0.5586
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 48
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.6458
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 719
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 719
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 46
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 765
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83259
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 310
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
9965, 
gpgpu_n_tot_thrd_icount = 5075872
gpgpu_n_tot_w_icount = 158621
gpgpu_n_stall_shd_mem = 41867
gpgpu_n_mem_read_local = 46
gpgpu_n_mem_write_local = 765
gpgpu_n_mem_read_global = 719
gpgpu_n_mem_write_global = 480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 11776
gpgpu_n_store_insn = 7680
gpgpu_n_shmem_insn = 266696
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25248
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41867
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1275826	W0_Scoreboard:814675	W1:1019	W2:952	W3:885	W4:818	W5:751	W6:684	W7:617	W8:550	W9:483	W10:416	W11:349	W12:282	W13:215	W14:148	W15:81	W16:150101	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:270
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5752 {8:719,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34560 {72:480,}
traffic_breakdown_coretomem[INST_ACC_R] = 2480 {8:310,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 368 {8:46,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 54312 {40:24,72:741,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 97784 {136:719,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3840 {8:480,}
traffic_breakdown_memtocore[INST_ACC_R] = 42160 {136:310,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 6256 {136:46,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 6120 {8:765,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 359 
averagemflatency = 175 
max_icnt2mem_latency = 34 
max_icnt2sh_latency = 134095 
mrq_lat_table:484 	1 	12 	19 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1476 	549 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2324 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	648 	132 	0 	0 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	328 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199         0      3216         0      3241         0      3259         0      3276         0 
dram[1]:     50109     13363         0         0     11057     11454         0         0         0         0         0         0         0         0         0         0 
dram[2]:     57106     10931         0         0     11100      1128         0      3210         0      3235         0      3344         0      3357         0      3222 
dram[3]:      8647     24350         0         0     11088     10691         0         0         0         0         0         0         0         0         0         0 
dram[4]:      8729     12790         0         0      1816     10734      3204         0      3229         0      3247         0      3265         0      3282         0 
dram[5]:     61216      7791         0         0     11424     10722         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  5.666667  4.000000      -nan      -nan 10.000000 12.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000 
dram[3]:  3.500000  5.000000      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  7.000000  5.500000      -nan      -nan 10.000000 12.000000 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 533/63 = 8.460318
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        16         0        16         0        16         0        16         0        16         0 
dram[1]:        12        10         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[2]:        11        10         0         0        10        12         0        16         0        16         0        16         0        16         0        16 
dram[3]:        10         8         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         8         0         0        10        12        16         0        16         0        16         0        16         0        16         0 
dram[5]:        10         8         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
total reads: 488
min_bank_accesses = 0!
chip skew: 123/40 = 3.08
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       1011       530    none      none        1743       803       401    none         400    none         400    none         400    none         400    none  
dram[1]:        822       527    none      none         801       802    none      none      none      none      none      none      none      none      none      none  
dram[2]:        867       702    none      none         803      1685    none         400    none         402    none         405    none         405    none         402
dram[3]:        768       579    none      none         801       753    none      none      none      none      none      none      none      none      none      none  
dram[4]:        752       722    none      none        1743       753       400    none         400    none         400    none         400    none         400    none  
dram[5]:        753      1009    none      none         802       750    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268       268         0       268         0       268         0       268         0       267         0
dram[1]:        274       277         0         0       268       268         0         0         0         0         0         0         0         0         0         0
dram[2]:        278       265         0         0       268       268         0       268         0       310         0       359         0       354         0       298
dram[3]:        281       268         0         0       268       268         0         0         0         0         0         0         0         0         0         0
dram[4]:        279       300         0         0       268       268       268         0       268         0       268         0       268         0       268         0
dram[5]:        270       262         0         0       268       268         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177005 n_nop=176726 n_act=17 n_pre=8 n_req=131 n_rd=246 n_write=8 bw_util=0.00287
n_activity=2208 dram_eff=0.2301
bk0: 26a 176676i bk1: 20a 176840i bk2: 0a 176999i bk3: 0a 177002i bk4: 20a 176951i bk5: 20a 176948i bk6: 32a 176924i bk7: 0a 177000i bk8: 32a 176927i bk9: 0a 177003i bk10: 32a 176930i bk11: 0a 177007i bk12: 32a 176932i bk13: 0a 177007i bk14: 32a 176934i bk15: 0a 177009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00163837
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177005 n_nop=176903 n_act=7 n_pre=3 n_req=50 n_rd=84 n_write=8 bw_util=0.00104
n_activity=879 dram_eff=0.2093
bk0: 24a 176792i bk1: 20a 176894i bk2: 0a 177003i bk3: 0a 177005i bk4: 20a 176953i bk5: 20a 176952i bk6: 0a 177004i bk7: 0a 177005i bk8: 0a 177005i bk9: 0a 177005i bk10: 0a 177005i bk11: 0a 177005i bk12: 0a 177005i bk13: 0a 177005i bk14: 0a 177005i bk15: 0a 177005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000790938
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177005 n_nop=176734 n_act=13 n_pre=4 n_req=131 n_rd=246 n_write=8 bw_util=0.00287
n_activity=2141 dram_eff=0.2373
bk0: 22a 176803i bk1: 20a 176891i bk2: 0a 177002i bk3: 0a 177005i bk4: 20a 176951i bk5: 24a 176943i bk6: 0a 177003i bk7: 32a 176928i bk8: 0a 177003i bk9: 32a 176927i bk10: 0a 177002i bk11: 32a 176928i bk12: 0a 177004i bk13: 32a 176931i bk14: 0a 177007i bk15: 32a 176933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000485862
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177005 n_nop=176907 n_act=8 n_pre=4 n_req=46 n_rd=80 n_write=6 bw_util=0.0009717
n_activity=816 dram_eff=0.2108
bk0: 20a 176784i bk1: 16a 176898i bk2: 0a 177004i bk3: 0a 177005i bk4: 20a 176953i bk5: 24a 176943i bk6: 0a 177002i bk7: 0a 177002i bk8: 0a 177003i bk9: 0a 177004i bk10: 0a 177005i bk11: 0a 177006i bk12: 0a 177006i bk13: 0a 177006i bk14: 0a 177007i bk15: 0a 177007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00103952
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177005 n_nop=176745 n_act=11 n_pre=2 n_req=127 n_rd=240 n_write=7 bw_util=0.002791
n_activity=2045 dram_eff=0.2416
bk0: 20a 176877i bk1: 16a 176868i bk2: 0a 177002i bk3: 0a 177003i bk4: 20a 176951i bk5: 24a 176939i bk6: 32a 176923i bk7: 0a 176998i bk8: 32a 176925i bk9: 0a 177002i bk10: 32a 176929i bk11: 0a 177007i bk12: 32a 176933i bk13: 0a 177008i bk14: 32a 176933i bk15: 0a 177008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101692
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177005 n_nop=176907 n_act=7 n_pre=3 n_req=48 n_rd=80 n_write=8 bw_util=0.0009943
n_activity=822 dram_eff=0.2141
bk0: 20a 176873i bk1: 16a 176867i bk2: 0a 177002i bk3: 0a 177004i bk4: 20a 176952i bk5: 24a 176942i bk6: 0a 177001i bk7: 0a 177002i bk8: 0a 177004i bk9: 0a 177005i bk10: 0a 177005i bk11: 0a 177005i bk12: 0a 177006i bk13: 0a 177007i bk14: 0a 177008i bk15: 0a 177008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000706195

========= L2 cache stats =========
L2_cache_bank[0]: Access = 445, Miss = 103, Miss_rate = 0.231, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 108, Miss = 20, Miss_rate = 0.185, Pending_hits = 16, Reservation_fails = 202
L2_cache_bank[2]: Access = 170, Miss = 22, Miss_rate = 0.129, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 20, Miss_rate = 0.185, Pending_hits = 16, Reservation_fails = 191
L2_cache_bank[4]: Access = 155, Miss = 21, Miss_rate = 0.135, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[5]: Access = 370, Miss = 102, Miss_rate = 0.276, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 111, Miss = 20, Miss_rate = 0.180, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 110, Miss = 20, Miss_rate = 0.182, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[8]: Access = 340, Miss = 100, Miss_rate = 0.294, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 125, Miss = 20, Miss_rate = 0.160, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[10]: Access = 138, Miss = 20, Miss_rate = 0.145, Pending_hits = 13, Reservation_fails = 7
L2_cache_bank[11]: Access = 155, Miss = 20, Miss_rate = 0.129, Pending_hits = 12, Reservation_fails = 0
L2_total_cache_accesses = 2335
L2_total_cache_misses = 488
L2_total_cache_miss_rate = 0.2090
L2_total_cache_pending_hits = 133
L2_total_cache_reservation_fails = 601
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 368
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 480
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 720
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 260
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 601
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6665
icnt_total_pkts_simt_to_mem=4801
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.96702
	minimum = 6
	maximum = 32
Network latency average = 7.73329
	minimum = 6
	maximum = 32
Slowest packet = 182
Flit latency average = 6.39156
	minimum = 6
	maximum = 32
Slowest flit = 400
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00234178
	minimum = 0.00150745 (at node 16)
	maximum = 0.00587481 (at node 15)
Accepted packet rate average = 0.00234178
	minimum = 0.00150745 (at node 16)
	maximum = 0.00587481 (at node 15)
Injected flit rate average = 0.00577411
	minimum = 0.00287401 (at node 21)
	maximum = 0.0182161 (at node 15)
Accepted flit rate average= 0.00577411
	minimum = 0.00297263 (at node 16)
	maximum = 0.0112565 (at node 15)
Injected packet length average = 2.46569
Accepted packet length average = 2.46569
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.59615 (2 samples)
	minimum = 6 (2 samples)
	maximum = 21 (2 samples)
Network latency average = 7.47928 (2 samples)
	minimum = 6 (2 samples)
	maximum = 21 (2 samples)
Flit latency average = 6.20203 (2 samples)
	minimum = 6 (2 samples)
	maximum = 21 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00122429 (2 samples)
	minimum = 0.000753723 (2 samples)
	maximum = 0.00365831 (2 samples)
Accepted packet rate average = 0.00122429 (2 samples)
	minimum = 0.000753723 (2 samples)
	maximum = 0.00365831 (2 samples)
Injected flit rate average = 0.00300442 (2 samples)
	minimum = 0.001437 (2 samples)
	maximum = 0.0105895 (2 samples)
Accepted flit rate average = 0.00300442 (2 samples)
	minimum = 0.00148631 (2 samples)
	maximum = 0.00731566 (2 samples)
Injected packet size average = 2.454 (2 samples)
Accepted packet size average = 2.454 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 131697 (inst/sec)
gpgpu_simulation_rate = 7449 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402230 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (15,15,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,134096)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,134096)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,134096)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,134096)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,134096)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,134096)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,134096)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,134096)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,134096)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,134096)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,134096)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,134096)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,134096)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,134096)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,134096)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,134096)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,134096)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,134096)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,134096)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,134096)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,134096)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,134096)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,134096)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,134096)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,134096)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,134096)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,134096)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,134096)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,134096)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,134096)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,134096)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,134096)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,134096)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,134096)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,134096)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,134096)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,134096)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,134096)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,134096)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,134096)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,134096)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,134096)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,134096)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,134096)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,134096)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,134096)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,134096)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,134096)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,134096)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,134096)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,134096)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,134096)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,134096)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,134096)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,134096)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,134096)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,134096)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,134096)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,134096)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,134096)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,134096)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,134096)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,134096)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,134096)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,134096)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,134096)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,134096)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,134096)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,134096)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,134096)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,134096)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,134096)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,134096)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,134096)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,134096)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,134096)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,134096)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,134096)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,134096)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,134096)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,134096)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,134096)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,134096)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,134096)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,134096)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,134096)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,134096)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,134096)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,134096)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,134096)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(6,2,0) tid=(7,12,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(14,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(14,1,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 134596  inst.: 2709760 (ipc=678.4) sim_rate=142618 (inst/sec) elapsed = 0:0:00:19 / Wed Dec  9 00:08:47 2015
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(2,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(7,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 135596  inst.: 3304576 (ipc=622.7) sim_rate=165228 (inst/sec) elapsed = 0:0:00:20 / Wed Dec  9 00:08:48 2015
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(13,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(10,0,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 137596  inst.: 3588576 (ipc=348.0) sim_rate=170884 (inst/sec) elapsed = 0:0:00:21 / Wed Dec  9 00:08:49 2015
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(5,5,0) tid=(7,14,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(4,3,0) tid=(7,10,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(8,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(12,5,0) tid=(7,10,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(8,0,0) tid=(7,12,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,0,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 138596  inst.: 4090784 (ipc=382.3) sim_rate=185944 (inst/sec) elapsed = 0:0:00:22 / Wed Dec  9 00:08:50 2015
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(10,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(9,0,0) tid=(7,12,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(14,3,0) tid=(7,14,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(9,1,0) tid=(7,14,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(5,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(6,0,0) tid=(7,8,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(14,0,0) tid=(7,12,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(1,1,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 139596  inst.: 4914368 (ipc=462.5) sim_rate=213668 (inst/sec) elapsed = 0:0:00:23 / Wed Dec  9 00:08:51 2015
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(13,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(9,0,0) tid=(7,8,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(12,1,0) tid=(7,8,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(14,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(11,0,0) tid=(7,12,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(8,1,0) tid=(7,10,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(6,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(10,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 140596  inst.: 5734208 (ipc=517.5) sim_rate=238925 (inst/sec) elapsed = 0:0:00:24 / Wed Dec  9 00:08:52 2015
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(13,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,0,0) tid=(7,12,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(12,0,0) tid=(7,14,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(6,1,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6992,134096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6993,134096)
GPGPU-Sim uArch: cycles simulated: 141096  inst.: 6145568 (ipc=539.3) sim_rate=245822 (inst/sec) elapsed = 0:0:00:25 / Wed Dec  9 00:08:53 2015
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7088,134096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7089,134096)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(1,1,0) tid=(7,14,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(4,0,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7342,134096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7343,134096)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(2,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(13,3,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7551,134096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7552,134096)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(6,0,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7665,134096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7666,134096)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7739,134096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7740,134096)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(14,3,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7753,134096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7754,134096)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7913,134096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7914,134096)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(10,1,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 142096  inst.: 6976896 (ipc=575.8) sim_rate=268342 (inst/sec) elapsed = 0:0:00:26 / Wed Dec  9 00:08:54 2015
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(13,2,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8111,134096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8112,134096)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8117,134096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8118,134096)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(4,2,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8257,134096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8258,134096)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8329,134096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8330,134096)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(8,2,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8482,134096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8483,134096)
GPGPU-Sim uArch: cycles simulated: 142596  inst.: 7393088 (ipc=590.9) sim_rate=273818 (inst/sec) elapsed = 0:0:00:27 / Wed Dec  9 00:08:55 2015
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(2,2,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8623,134096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8624,134096)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8626,134096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8627,134096)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(1,2,0) tid=(7,10,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(11,3,0) tid=(7,14,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(14,1,0) tid=(7,10,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9098,134096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9099,134096)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9125,134096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9126,134096)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(14,3,0) tid=(7,4,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(13,3,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9329,134096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9330,134096)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(7,2,0) tid=(7,8,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(13,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 143596  inst.: 8220416 (ipc=615.8) sim_rate=293586 (inst/sec) elapsed = 0:0:00:28 / Wed Dec  9 00:08:56 2015
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(4,2,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9692,134096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9693,134096)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9694,134096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9695,134096)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(11,2,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9742,134096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9743,134096)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9807,134096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9808,134096)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(8,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,2,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9994,134096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9995,134096)
GPGPU-Sim uArch: cycles simulated: 144096  inst.: 8633184 (ipc=626.3) sim_rate=297696 (inst/sec) elapsed = 0:0:00:29 / Wed Dec  9 00:08:57 2015
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10048,134096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10049,134096)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(0,4,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10131,134096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10132,134096)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(14,2,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10202,134096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10203,134096)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10265,134096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10266,134096)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(12,2,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10327,134096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10328,134096)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(13,3,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10467,134096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10468,134096)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10471,134096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10472,134096)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(8,2,0) tid=(7,14,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(1,3,0) tid=(7,8,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(12,3,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10957,134096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(10958,134096)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(6,4,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 145096  inst.: 9464576 (ipc=644.9) sim_rate=315485 (inst/sec) elapsed = 0:0:00:30 / Wed Dec  9 00:08:58 2015
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11059,134096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11060,134096)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(10,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(2,3,0) tid=(7,12,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(11,3,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11368,134096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11369,134096)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(7,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 145596  inst.: 9879200 (ipc=652.9) sim_rate=318683 (inst/sec) elapsed = 0:0:00:31 / Wed Dec  9 00:08:59 2015
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11571,134096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11572,134096)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(11,4,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11577,134096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11578,134096)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11684,134096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11685,134096)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11686,134096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11687,134096)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(14,3,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11792,134096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11793,134096)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(5,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(7,5,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11930,134096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11931,134096)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11931,134096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11932,134096)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11953,134096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11954,134096)
GPGPU-Sim uArch: cycles simulated: 146096  inst.: 10297088 (ipc=660.5) sim_rate=321784 (inst/sec) elapsed = 0:0:00:32 / Wed Dec  9 00:09:00 2015
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(4,5,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12066,134096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(12067,134096)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12083,134096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(12084,134096)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(10,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12292,134096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12293,134096)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12323,134096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(12324,134096)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(9,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(14,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(5,4,0) tid=(7,12,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(4,4,0) tid=(7,10,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(10,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 147096  inst.: 11128800 (ipc=673.7) sim_rate=337236 (inst/sec) elapsed = 0:0:00:33 / Wed Dec  9 00:09:01 2015
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13191,134096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(13192,134096)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(14,5,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (13236,134096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(13237,134096)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(13,5,0) tid=(7,10,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 147596  inst.: 11544960 (ipc=679.6) sim_rate=339557 (inst/sec) elapsed = 0:0:00:34 / Wed Dec  9 00:09:02 2015
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(12,4,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13626,134096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(13627,134096)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13651,134096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13652,134096)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(5,4,0) tid=(7,10,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(2,4,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13878,134096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(13879,134096)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13888,134096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(13889,134096)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(8,5,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (13905,134096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(13906,134096)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13998,134096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13999,134096)
GPGPU-Sim uArch: cycles simulated: 148096  inst.: 11963968 (ipc=685.2) sim_rate=341827 (inst/sec) elapsed = 0:0:00:35 / Wed Dec  9 00:09:03 2015
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(6,4,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14059,134096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14060,134096)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14064,134096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(14065,134096)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (14080,134096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(14081,134096)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(0,5,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14151,134096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14152,134096)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14153,134096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(14154,134096)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(12,8,0) tid=(7,8,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(14,4,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14430,134096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(14431,134096)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14431,134096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(14432,134096)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(9,8,0) tid=(7,12,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(12,4,0) tid=(7,10,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(4,5,0) tid=(7,14,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 149096  inst.: 12732896 (ipc=690.8) sim_rate=353691 (inst/sec) elapsed = 0:0:00:36 / Wed Dec  9 00:09:04 2015
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(10,5,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15028,134096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(15029,134096)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15072,134096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15073,134096)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(6,5,0) tid=(7,14,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1,5,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (15391,134096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(15392,134096)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,10,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15518,134096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15519,134096)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15578,134096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(15579,134096)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (15638,134096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(15639,134096)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15673,134096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(15674,134096)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (15722,134096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(15723,134096)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (15730,134096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(15731,134096)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(7,6,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15779,134096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15780,134096)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15789,134096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15790,134096)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15869,134096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(15870,134096)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(7,5,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (15911,134096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(15912,134096)
GPGPU-Sim uArch: cycles simulated: 150096  inst.: 13424512 (ipc=690.9) sim_rate=362824 (inst/sec) elapsed = 0:0:00:37 / Wed Dec  9 00:09:05 2015
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(11,6,0) tid=(7,14,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(14,6,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (16180,134096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(16181,134096)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16204,134096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(16205,134096)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(12,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(0,7,0) tid=(7,12,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(13,5,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 150596  inst.: 13822240 (ipc=694.0) sim_rate=363743 (inst/sec) elapsed = 0:0:00:38 / Wed Dec  9 00:09:06 2015
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(4,5,0) tid=(7,10,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(4,7,0) tid=(7,8,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(5,8,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (16886,134096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(16887,134096)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16917,134096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(16918,134096)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(9,6,0) tid=(7,10,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(2,6,0) tid=(7,12,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(8,6,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17278,134096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(17279,134096)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(6,6,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17406,134096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(17407,134096)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(0,5,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17496,134096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(17497,134096)
GPGPU-Sim uArch: cycles simulated: 151596  inst.: 14627104 (ipc=700.4) sim_rate=375053 (inst/sec) elapsed = 0:0:00:39 / Wed Dec  9 00:09:07 2015
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17512,134096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(17513,134096)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17543,134096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(17544,134096)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(10,6,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17573,134096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(17574,134096)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17601,134096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(17602,134096)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (17629,134096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(17630,134096)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(5,7,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17679,134096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(17680,134096)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17681,134096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(17682,134096)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (17691,134096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(17692,134096)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(12,6,0) tid=(7,10,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 152096  inst.: 15045856 (ipc=704.2) sim_rate=376146 (inst/sec) elapsed = 0:0:00:40 / Wed Dec  9 00:09:08 2015
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(14,7,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18038,134096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(18039,134096)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18042,134096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(18043,134096)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(10,6,0) tid=(7,10,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(10,6,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 152596  inst.: 15454880 (ipc=707.3) sim_rate=376948 (inst/sec) elapsed = 0:0:00:41 / Wed Dec  9 00:09:09 2015
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(6,6,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18647,134096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18648,134096)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(8,7,0) tid=(7,14,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(10,7,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18970,134096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18971,134096)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(11,6,0) tid=(7,14,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(0,8,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19194,134096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19195,134096)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(5,7,0) tid=(7,8,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(10,7,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19426,134096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19427,134096)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(11,8,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 153596  inst.: 16257792 (ipc=712.2) sim_rate=387090 (inst/sec) elapsed = 0:0:00:42 / Wed Dec  9 00:09:10 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19528,134096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19529,134096)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19553,134096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19554,134096)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(6,7,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19648,134096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19649,134096)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(12,8,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19765,134096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19766,134096)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(9,8,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19818,134096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19819,134096)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19827,134096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19828,134096)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19852,134096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19853,134096)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19855,134096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19856,134096)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19914,134096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19915,134096)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(9,9,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 154096  inst.: 16670208 (ipc=715.0) sim_rate=387679 (inst/sec) elapsed = 0:0:00:43 / Wed Dec  9 00:09:11 2015
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(10,7,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20088,134096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20089,134096)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20091,134096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20092,134096)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(7,12,0) tid=(7,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(13,8,0) tid=(7,8,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(11,7,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 154596  inst.: 17081760 (ipc=717.6) sim_rate=388221 (inst/sec) elapsed = 0:0:00:44 / Wed Dec  9 00:09:12 2015
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(12,8,0) tid=(7,2,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(2,7,0) tid=(7,14,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(10,8,0) tid=(7,4,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(7,8,0) tid=(7,0,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(3,7,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21055,134096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(21056,134096)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1,8,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21180,134096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(21181,134096)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(13,7,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21316,134096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21317,134096)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1,10,0) tid=(7,14,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(2,9,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 155596  inst.: 17889760 (ipc=721.8) sim_rate=397550 (inst/sec) elapsed = 0:0:00:45 / Wed Dec  9 00:09:13 2015
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(3,8,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21645,134096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21646,134096)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(3,8,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21771,134096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21772,134096)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(8,8,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21828,134096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21829,134096)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21837,134096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21838,134096)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(3,8,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21955,134096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21956,134096)
GPGPU-Sim uArch: cycles simulated: 156096  inst.: 18303296 (ipc=724.2) sim_rate=397897 (inst/sec) elapsed = 0:0:00:46 / Wed Dec  9 00:09:14 2015
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22011,134096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(22012,134096)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(5,8,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22083,134096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22084,134096)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22103,134096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22104,134096)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22151,134096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(22152,134096)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22153,134096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(22154,134096)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(9,13,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22237,134096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(22238,134096)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1,9,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22298,134096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(22299,134096)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(8,9,0) tid=(7,2,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(10,8,0) tid=(7,4,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(3,8,0) tid=(7,12,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(5,9,0) tid=(7,10,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(5,9,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22930,134096), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(22931,134096)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1,9,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 157096  inst.: 19128064 (ipc=728.6) sim_rate=406980 (inst/sec) elapsed = 0:0:00:47 / Wed Dec  9 00:09:15 2015
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(6,9,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23209,134096), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(23210,134096)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(12,9,0) tid=(7,4,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(7,11,0) tid=(7,2,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(2,10,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23477,134096), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(23478,134096)
GPGPU-Sim uArch: cycles simulated: 157596  inst.: 19528864 (ipc=730.1) sim_rate=406851 (inst/sec) elapsed = 0:0:00:48 / Wed Dec  9 00:09:16 2015
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(4,10,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23690,134096), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23691,134096)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(2,9,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23742,134096), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(23743,134096)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(9,9,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (23852,134096), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(23853,134096)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23928,134096), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(23929,134096)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23940,134096), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23941,134096)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(11,10,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23971,134096), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(23972,134096)
GPGPU-Sim uArch: cycles simulated: 158096  inst.: 19935168 (ipc=731.9) sim_rate=406840 (inst/sec) elapsed = 0:0:00:49 / Wed Dec  9 00:09:17 2015
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24034,134096), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(24035,134096)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24046,134096), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(24047,134096)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(14,9,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (24078,134096), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(24079,134096)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24172,134096), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(24173,134096)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(7,9,0) tid=(7,12,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(0,10,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24327,134096), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(24328,134096)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24330,134096), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24331,134096)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(9,9,0) tid=(7,4,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(8,9,0) tid=(7,2,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(6,10,0) tid=(7,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(10,10,0) tid=(7,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(3,10,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 159096  inst.: 20759264 (ipc=735.5) sim_rate=415185 (inst/sec) elapsed = 0:0:00:50 / Wed Dec  9 00:09:18 2015
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(14,10,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25019,134096), 5 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(6,12,0) tid=(7,10,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(11,9,0) tid=(7,10,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(2,11,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (25386,134096), 5 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(0,10,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 159596  inst.: 21157088 (ipc=736.7) sim_rate=414844 (inst/sec) elapsed = 0:0:00:51 / Wed Dec  9 00:09:19 2015
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(8,10,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (25616,134096), 5 CTAs running
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1,10,0) tid=(7,8,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(9,10,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25854,134096), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (25878,134096), 5 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(8,10,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 160096  inst.: 21563296 (ipc=738.2) sim_rate=414678 (inst/sec) elapsed = 0:0:00:52 / Wed Dec  9 00:09:20 2015
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(7,10,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (26086,134096), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (26097,134096), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (26124,134096), 5 CTAs running
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(2,10,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (26228,134096), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (26232,134096), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (26235,134096), 5 CTAs running
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1,10,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (26379,134096), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (26392,134096), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (26398,134096), 5 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(5,10,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (26482,134096), 5 CTAs running
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(13,10,0) tid=(7,6,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(1,11,0) tid=(7,14,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(5,11,0) tid=(7,14,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(9,10,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 161096  inst.: 22368864 (ipc=740.7) sim_rate=422054 (inst/sec) elapsed = 0:0:00:53 / Wed Dec  9 00:09:21 2015
GPGPU-Sim uArch: Shader 9 finished CTA #4 (27027,134096), 4 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(12,11,0) tid=(7,14,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(8,11,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (27250,134096), 4 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(3,11,0) tid=(7,6,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1,12,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 161596  inst.: 22758944 (ipc=741.4) sim_rate=421461 (inst/sec) elapsed = 0:0:00:54 / Wed Dec  9 00:09:22 2015
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(12,11,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (27558,134096), 4 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(8,11,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (27783,134096), 4 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(7,11,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (27798,134096), 4 CTAs running
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(5,11,0) tid=(7,12,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(7,11,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (28045,134096), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (28084,134096), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (28097,134096), 4 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(5,11,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (28157,134096), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (28168,134096), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (28189,134096), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (28234,134096), 4 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2,12,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (28268,134096), 4 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(10,11,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (28390,134096), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (28401,134096), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 162596  inst.: 23555552 (ipc=743.3) sim_rate=428282 (inst/sec) elapsed = 0:0:00:55 / Wed Dec  9 00:09:23 2015
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(12,12,0) tid=(7,6,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(5,12,0) tid=(7,4,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(10,12,0) tid=(7,0,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(0,13,0) tid=(7,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(14,12,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 163096  inst.: 23954624 (ipc=744.3) sim_rate=427761 (inst/sec) elapsed = 0:0:00:56 / Wed Dec  9 00:09:24 2015
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(11,12,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (29188,134096), 3 CTAs running
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(2,13,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (29292,134096), 3 CTAs running
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(4,12,0) tid=(7,10,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(13,12,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 163596  inst.: 24345856 (ipc=744.9) sim_rate=427120 (inst/sec) elapsed = 0:0:00:57 / Wed Dec  9 00:09:25 2015
GPGPU-Sim uArch: Shader 4 finished CTA #5 (29537,134096), 3 CTAs running
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(6,12,0) tid=(7,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(6,12,0) tid=(7,8,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(9,13,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (29874,134096), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (29883,134096), 3 CTAs running
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(7,12,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (29976,134096), 3 CTAs running
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(11,13,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (30104,134096), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (30130,134096), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (30148,134096), 3 CTAs running
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(2,12,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (30262,134096), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (30265,134096), 3 CTAs running
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(5,13,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (30342,134096), 3 CTAs running
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(0,13,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (30457,134096), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 164596  inst.: 25153792 (ipc=747.0) sim_rate=433686 (inst/sec) elapsed = 0:0:00:58 / Wed Dec  9 00:09:26 2015
GPGPU-Sim uArch: Shader 7 finished CTA #5 (30548,134096), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (30553,134096), 3 CTAs running
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(0,13,0) tid=(7,0,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(1,13,0) tid=(7,8,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(5,13,0) tid=(7,10,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(8,12,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 165096  inst.: 25551776 (ipc=747.8) sim_rate=433080 (inst/sec) elapsed = 0:0:00:59 / Wed Dec  9 00:09:27 2015
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(11,13,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31058,134096), 2 CTAs running
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(14,13,0) tid=(7,0,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(14,13,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31385,134096), 2 CTAs running
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(6,13,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 165596  inst.: 25937600 (ipc=748.2) sim_rate=432293 (inst/sec) elapsed = 0:0:01:00 / Wed Dec  9 00:09:28 2015
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(0,13,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31637,134096), 2 CTAs running
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(3,14,0) tid=(7,12,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(1,14,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31867,134096), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31875,134096), 2 CTAs running
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(13,13,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31973,134096), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32029,134096), 2 CTAs running
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(13,13,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32128,134096), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32139,134096), 2 CTAs running
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(9,14,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32277,134096), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32283,134096), 2 CTAs running
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(9,14,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32305,134096), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32314,134096), 2 CTAs running
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(7,14,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32456,134096), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 166596  inst.: 26716960 (ipc=749.1) sim_rate=437982 (inst/sec) elapsed = 0:0:01:01 / Wed Dec  9 00:09:29 2015
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32503,134096), 2 CTAs running
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(9,13,0) tid=(7,12,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(5,13,0) tid=(7,12,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(11,13,0) tid=(7,6,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(12,14,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 167096  inst.: 27099712 (ipc=749.4) sim_rate=437092 (inst/sec) elapsed = 0:0:01:02 / Wed Dec  9 00:09:30 2015
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(14,13,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33097,134096), 1 CTAs running
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(4,14,0) tid=(7,0,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(11,13,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (33336,134096), 1 CTAs running
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(4,14,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (33496,134096), 1 CTAs running
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(9,14,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (33759,134096), 1 CTAs running
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(7,14,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33903,134096), 1 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(10,14,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 168096  inst.: 27741760 (ipc=746.2) sim_rate=440345 (inst/sec) elapsed = 0:0:01:03 / Wed Dec  9 00:09:31 2015
GPGPU-Sim uArch: Shader 3 finished CTA #1 (34011,134096), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (34059,134096), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34071,134096), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (34108,134096), 1 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(2,14,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (34249,134096), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34255,134096), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (34288,134096), 1 CTAs running
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(8,14,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34344,134096), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34491,134096), 1 CTAs running
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(5,14,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (34496,134096), 1 CTAs running
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(8,14,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (34796,134096), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=3, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      65280     0.058824        0.058824         2040
        1068    intrinsic          fa8      61440     1.000000        1.000000         1920


GPGPU-Sim uArch: Shader 5 finished CTA #2 (34991,134096), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=3, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      65280     0.058824        0.058824         2040
        1068    intrinsic          fa8      61440     1.000000        1.000000         1920


GPGPU-Sim uArch: cycles simulated: 169096  inst.: 28170208 (ipc=737.1) sim_rate=440159 (inst/sec) elapsed = 0:0:01:04 / Wed Dec  9 00:09:32 2015
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(10,14,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35255,134096), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=3, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      65280     0.058824        0.058824         2040
        1068    intrinsic          fa8      61440     1.000000        1.000000         1920


GPGPU-Sim uArch: Shader 0 finished CTA #2 (35527,134096), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=3, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      65280     0.058824        0.058824         2040
        1068    intrinsic          fa8      61440     1.000000        1.000000         1920


GPGPU-Sim uArch: Shader 3 finished CTA #2 (35533,134096), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=3, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      65280     0.058824        0.058824         2040
        1068    intrinsic          fa8      61440     1.000000        1.000000         1920


GPGPU-Sim uArch: Shader 13 finished CTA #2 (35646,134096), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=3, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      65280     0.058824        0.058824         2040
        1068    intrinsic          fa8      61440     1.000000        1.000000         1920


GPGPU-Sim uArch: Shader 11 finished CTA #2 (35652,134096), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=3, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      65280     0.058824        0.058824         2040
        1068    intrinsic          fa8      61440     1.000000        1.000000         1920


GPGPU-Sim uArch: Shader 10 finished CTA #2 (35823,134096), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=3, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      65280     0.058824        0.058824         2040
        1068    intrinsic          fa8      61440     1.000000        1.000000         1920


GPGPU-Sim uArch: Shader 6 finished CTA #2 (35829,134096), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=3, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      65280     0.058824        0.058824         2040
        1068    intrinsic          fa8      61440     1.000000        1.000000         1920


GPGPU-Sim uArch: Shader 1 finished CTA #2 (35877,134096), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=3, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      65280     0.058824        0.058824         2040
        1068    intrinsic          fa8      61440     1.000000        1.000000         1920


GPGPU-Sim uArch: Shader 12 finished CTA #2 (35883,134096), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=3, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      65280     0.058824        0.058824         2040
        1068    intrinsic          fa8      61440     1.000000        1.000000         1920


GPGPU-Sim uArch: Shader 14 finished CTA #2 (35984,134096), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=3, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      65280     0.058824        0.058824         2040
        1068    intrinsic          fa8      61440     1.000000        1.000000         1920


GPGPU-Sim uArch: Shader 2 finished CTA #2 (35988,134096), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=3, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      65280     0.058824        0.058824         2040
        1068    intrinsic          fa8      61440     1.000000        1.000000         1920


GPGPU-Sim uArch: Shader 8 finished CTA #2 (36139,134096), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=3, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      65280     0.058824        0.058824         2040
        1068    intrinsic          fa8      61440     1.000000        1.000000         1920


GPGPU-Sim uArch: Shader 7 finished CTA #2 (36145,134096), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=3, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      65280     0.058824        0.058824         2040
        1068    intrinsic          fa8      61440     1.000000        1.000000         1920


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 7.


BRANCH_STATS_PRINT: For Kernel(uid=3, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070     979200     0.058824        0.058824        30600
        1068    intrinsic          fa8     921600     1.000000        1.000000        28800


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

    10713600,            0,            0

kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 36146
gpu_sim_insn = 25862400
gpu_ipc =     715.4982
gpu_tot_sim_cycle = 170242
gpu_tot_sim_insn = 28232960
gpu_tot_ipc =     165.8402
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6879
gpu_stall_icnt2sh    = 10028
gpu_total_sim_rate=441140

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519264
	L1I_total_cache_misses = 2205
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7653
L1D_cache:
	L1D_cache_core[0]: Access = 1135, Miss = 638, Miss_rate = 0.562, Pending_hits = 75, Reservation_fails = 1894
	L1D_cache_core[1]: Access = 1256, Miss = 704, Miss_rate = 0.561, Pending_hits = 75, Reservation_fails = 2093
	L1D_cache_core[2]: Access = 1135, Miss = 578, Miss_rate = 0.509, Pending_hits = 75, Reservation_fails = 2259
	L1D_cache_core[3]: Access = 1135, Miss = 660, Miss_rate = 0.581, Pending_hits = 72, Reservation_fails = 1726
	L1D_cache_core[4]: Access = 1135, Miss = 602, Miss_rate = 0.530, Pending_hits = 72, Reservation_fails = 1778
	L1D_cache_core[5]: Access = 1135, Miss = 633, Miss_rate = 0.558, Pending_hits = 72, Reservation_fails = 1519
	L1D_cache_core[6]: Access = 1135, Miss = 697, Miss_rate = 0.614, Pending_hits = 75, Reservation_fails = 1755
	L1D_cache_core[7]: Access = 1135, Miss = 610, Miss_rate = 0.537, Pending_hits = 75, Reservation_fails = 2442
	L1D_cache_core[8]: Access = 1135, Miss = 610, Miss_rate = 0.537, Pending_hits = 75, Reservation_fails = 2591
	L1D_cache_core[9]: Access = 1135, Miss = 620, Miss_rate = 0.546, Pending_hits = 74, Reservation_fails = 1570
	L1D_cache_core[10]: Access = 1135, Miss = 656, Miss_rate = 0.578, Pending_hits = 75, Reservation_fails = 2026
	L1D_cache_core[11]: Access = 1135, Miss = 678, Miss_rate = 0.597, Pending_hits = 75, Reservation_fails = 1997
	L1D_cache_core[12]: Access = 1135, Miss = 668, Miss_rate = 0.589, Pending_hits = 75, Reservation_fails = 2173
	L1D_cache_core[13]: Access = 1135, Miss = 643, Miss_rate = 0.567, Pending_hits = 69, Reservation_fails = 1989
	L1D_cache_core[14]: Access = 1135, Miss = 640, Miss_rate = 0.564, Pending_hits = 75, Reservation_fails = 2017
	L1D_total_cache_accesses = 17146
	L1D_total_cache_misses = 9637
	L1D_total_cache_miss_rate = 0.5621
	L1D_total_cache_pending_hits = 1109
	L1D_total_cache_reservation_fails = 29829
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 5448
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0057
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29829
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 719
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 46
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5417
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 765
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 517059
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2205
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7653
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
11360, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 
gpgpu_n_tot_thrd_icount = 31859872
gpgpu_n_tot_w_icount = 995621
gpgpu_n_stall_shd_mem = 78896
gpgpu_n_mem_read_local = 46
gpgpu_n_mem_write_local = 765
gpgpu_n_mem_read_global = 8822
gpgpu_n_mem_write_global = 4080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 184576
gpgpu_n_store_insn = 65280
gpgpu_n_shmem_insn = 2225096
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 198048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 41867
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37029
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107372	W0_Idle:1299226	W0_Scoreboard:917069	W1:1019	W2:952	W3:885	W4:818	W5:751	W6:684	W7:617	W8:550	W9:483	W10:416	W11:349	W12:282	W13:215	W14:148	W15:81	W16:150101	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:837270
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 70576 {8:8822,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 293760 {72:4080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3080 {8:385,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 368 {8:46,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 54312 {40:24,72:741,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1199792 {136:8822,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32640 {8:4080,}
traffic_breakdown_memtocore[INST_ACC_R] = 52360 {136:385,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 6256 {136:46,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 6120 {8:765,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 245 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 170241 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10019 	2465 	792 	452 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12382 	351 	61 	85 	8 	181 	998 	45 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3445 	5187 	251 	0 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	3928 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	141 	36 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       1011       530    none      none        2924      2759      6326       734      8072       714      1774       724      1769       723      1727       730
dram[1]:        822       527    none      none        2417      1769       745       698       717       695       722       736       723       752       719       739
dram[2]:        819       702    none      none        2719      2764       740      6235       718      7940       732      1778       719      1777       728      1729
dram[3]:        672       579    none      none        1745      2244       706       738       696       717       734       712       749       722       733       714
dram[4]:        658       722    none      none        2894      2600      6520       734      8286       708      1766       721      1769       718      1734       732
dram[5]:        753      1009    none      none        2344      1605       734       700       723       697       726       727       722       744       717       746
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       288      1341       275       277       288       271       276       267       273
dram[1]:        274       277         0         0       306       268       335       279       274       272       273       294       283       288       277       279
dram[2]:        278       265         0         0       270       268       311      1449       273      1275       285       359       280       354       273       298
dram[3]:        281       268         0         0       268       301       288       302       283       278       290       273       273       270       273       272
dram[4]:        279       300         0         0       268       268      1506       305      1365       278       283       283       275       273       273       276
dram[5]:        270       262         0         0       306       268       325       292       282       276       275       271       275       283       275       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224717 n_nop=223953 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.006533
n_activity=5751 dram_eff=0.2553
bk0: 26a 224386i bk1: 20a 224552i bk2: 0a 224712i bk3: 0a 224715i bk4: 20a 224664i bk5: 20a 224662i bk6: 64a 224573i bk7: 64a 224565i bk8: 64a 224576i bk9: 64a 224575i bk10: 64a 224575i bk11: 64a 224578i bk12: 64a 224578i bk13: 64a 224573i bk14: 64a 224577i bk15: 64a 224571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00135281
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224717 n_nop=223965 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.006515
n_activity=5541 dram_eff=0.2642
bk0: 24a 224500i bk1: 20a 224602i bk2: 0a 224713i bk3: 0a 224717i bk4: 20a 224667i bk5: 20a 224666i bk6: 64a 224566i bk7: 64a 224562i bk8: 64a 224577i bk9: 64a 224577i bk10: 64a 224576i bk11: 64a 224560i bk12: 64a 224573i bk13: 64a 224569i bk14: 64a 224572i bk15: 64a 224572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000863308
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224717 n_nop=223959 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.00655
n_activity=5675 dram_eff=0.2594
bk0: 24a 224510i bk1: 20a 224602i bk2: 0a 224715i bk3: 0a 224719i bk4: 20a 224666i bk5: 24a 224658i bk6: 64a 224567i bk7: 64a 224573i bk8: 64a 224575i bk9: 64a 224571i bk10: 64a 224571i bk11: 64a 224574i bk12: 64a 224573i bk13: 64a 224570i bk14: 64a 224576i bk15: 64a 224576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000502855
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224717 n_nop=223963 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.006497
n_activity=5623 dram_eff=0.2596
bk0: 24a 224461i bk1: 16a 224606i bk2: 0a 224713i bk3: 0a 224715i bk4: 20a 224666i bk5: 24a 224659i bk6: 64a 224569i bk7: 64a 224575i bk8: 64a 224576i bk9: 64a 224573i bk10: 64a 224577i bk11: 64a 224575i bk12: 64a 224574i bk13: 64a 224568i bk14: 64a 224575i bk15: 64a 224576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000943409
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224717 n_nop=223966 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.006506
n_activity=5628 dram_eff=0.2598
bk0: 24a 224554i bk1: 16a 224576i bk2: 0a 224713i bk3: 0a 224716i bk4: 20a 224665i bk5: 24a 224654i bk6: 64a 224572i bk7: 64a 224563i bk8: 64a 224574i bk9: 64a 224567i bk10: 64a 224575i bk11: 64a 224561i bk12: 64a 224579i bk13: 64a 224578i bk14: 64a 224580i bk15: 64a 224578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000943409
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=224717 n_nop=223969 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.006479
n_activity=5501 dram_eff=0.2647
bk0: 20a 224581i bk1: 16a 224576i bk2: 0a 224712i bk3: 0a 224715i bk4: 20a 224665i bk5: 24a 224658i bk6: 64a 224569i bk7: 64a 224565i bk8: 64a 224572i bk9: 64a 224575i bk10: 64a 224576i bk11: 64a 224572i bk12: 64a 224574i bk13: 64a 224563i bk14: 64a 224576i bk15: 64a 224572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000734257

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2131, Miss = 183, Miss_rate = 0.086, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 871, Miss = 180, Miss_rate = 0.207, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 908, Miss = 182, Miss_rate = 0.200, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 810, Miss = 180, Miss_rate = 0.222, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 932, Miss = 182, Miss_rate = 0.195, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 2065, Miss = 182, Miss_rate = 0.088, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 838, Miss = 182, Miss_rate = 0.217, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 861, Miss = 180, Miss_rate = 0.209, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 2056, Miss = 182, Miss_rate = 0.089, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 908, Miss = 180, Miss_rate = 0.198, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 871, Miss = 180, Miss_rate = 0.207, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 862, Miss = 180, Miss_rate = 0.209, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 14113
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.1540
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4080
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 720
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 322
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=51155
icnt_total_pkts_simt_to_mem=23779
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.2053
	minimum = 6
	maximum = 954
Network latency average = 24.0903
	minimum = 6
	maximum = 569
Slowest packet = 5497
Flit latency average = 14.0395
	minimum = 6
	maximum = 569
Slowest flit = 14775
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0241367
	minimum = 0.0194212 (at node 18)
	maximum = 0.0474741 (at node 23)
Accepted packet rate average = 0.0241367
	minimum = 0.0194212 (at node 18)
	maximum = 0.0474741 (at node 23)
Injected flit rate average = 0.0650326
	minimum = 0.033752 (at node 2)
	maximum = 0.210812 (at node 23)
Accepted flit rate average= 0.0650326
	minimum = 0.0371272 (at node 18)
	maximum = 0.0899131 (at node 6)
Injected packet length average = 2.69435
Accepted packet length average = 2.69435
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.7992 (3 samples)
	minimum = 6 (3 samples)
	maximum = 332 (3 samples)
Network latency average = 13.0163 (3 samples)
	minimum = 6 (3 samples)
	maximum = 203.667 (3 samples)
Flit latency average = 8.81453 (3 samples)
	minimum = 6 (3 samples)
	maximum = 203.667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00886176 (3 samples)
	minimum = 0.00697623 (3 samples)
	maximum = 0.0182636 (3 samples)
Accepted packet rate average = 0.00886176 (3 samples)
	minimum = 0.00697623 (3 samples)
	maximum = 0.0182636 (3 samples)
Injected flit rate average = 0.0236805 (3 samples)
	minimum = 0.0122087 (3 samples)
	maximum = 0.0773302 (3 samples)
Accepted flit rate average = 0.0236805 (3 samples)
	minimum = 0.0133666 (3 samples)
	maximum = 0.0348482 (3 samples)
Injected packet size average = 2.67221 (3 samples)
Accepted packet size average = 2.67221 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 4 sec (64 sec)
gpgpu_simulation_rate = 441140 (inst/sec)
gpgpu_simulation_rate = 2660 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4020ba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,170242)
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 177742  inst.: 28243330 (ipc= 1.4) sim_rate=434512 (inst/sec) elapsed = 0:0:01:05 / Wed Dec  9 00:09:33 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 194742  inst.: 28268811 (ipc= 1.5) sim_rate=428315 (inst/sec) elapsed = 0:0:01:06 / Wed Dec  9 00:09:34 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 212242  inst.: 28282555 (ipc= 1.2) sim_rate=422127 (inst/sec) elapsed = 0:0:01:07 / Wed Dec  9 00:09:35 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (59330,170242), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z12lud_diagonalPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=4, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 8.


BRANCH_STATS_PRINT: For Kernel(uid=4, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       61704,       146208,        84760

kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 59331
gpu_sim_insn = 59360
gpu_ipc =       1.0005
gpu_tot_sim_cycle = 229573
gpu_tot_sim_insn = 28292320
gpu_tot_ipc =     123.2389
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6879
gpu_stall_icnt2sh    = 10028
gpu_total_sim_rate=416063

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 524084
	L1I_total_cache_misses = 2216
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7653
L1D_cache:
	L1D_cache_core[0]: Access = 1135, Miss = 638, Miss_rate = 0.562, Pending_hits = 75, Reservation_fails = 1894
	L1D_cache_core[1]: Access = 1256, Miss = 704, Miss_rate = 0.561, Pending_hits = 75, Reservation_fails = 2093
	L1D_cache_core[2]: Access = 1135, Miss = 578, Miss_rate = 0.509, Pending_hits = 75, Reservation_fails = 2259
	L1D_cache_core[3]: Access = 1135, Miss = 660, Miss_rate = 0.581, Pending_hits = 72, Reservation_fails = 1726
	L1D_cache_core[4]: Access = 1135, Miss = 602, Miss_rate = 0.530, Pending_hits = 72, Reservation_fails = 1778
	L1D_cache_core[5]: Access = 1135, Miss = 633, Miss_rate = 0.558, Pending_hits = 72, Reservation_fails = 1519
	L1D_cache_core[6]: Access = 1135, Miss = 697, Miss_rate = 0.614, Pending_hits = 75, Reservation_fails = 1755
	L1D_cache_core[7]: Access = 1135, Miss = 610, Miss_rate = 0.537, Pending_hits = 75, Reservation_fails = 2442
	L1D_cache_core[8]: Access = 1256, Miss = 674, Miss_rate = 0.537, Pending_hits = 75, Reservation_fails = 2591
	L1D_cache_core[9]: Access = 1135, Miss = 620, Miss_rate = 0.546, Pending_hits = 74, Reservation_fails = 1570
	L1D_cache_core[10]: Access = 1135, Miss = 656, Miss_rate = 0.578, Pending_hits = 75, Reservation_fails = 2026
	L1D_cache_core[11]: Access = 1135, Miss = 678, Miss_rate = 0.597, Pending_hits = 75, Reservation_fails = 1997
	L1D_cache_core[12]: Access = 1135, Miss = 668, Miss_rate = 0.589, Pending_hits = 75, Reservation_fails = 2173
	L1D_cache_core[13]: Access = 1135, Miss = 643, Miss_rate = 0.567, Pending_hits = 69, Reservation_fails = 1989
	L1D_cache_core[14]: Access = 1135, Miss = 640, Miss_rate = 0.564, Pending_hits = 75, Reservation_fails = 2017
	L1D_total_cache_accesses = 17267
	L1D_total_cache_misses = 9701
	L1D_total_cache_miss_rate = 0.5618
	L1D_total_cache_pending_hits = 1109
	L1D_total_cache_reservation_fails = 29829
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 5451
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0057
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29829
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 761
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 49
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5420
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 810
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 521868
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2216
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7653
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
11360, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 
gpgpu_n_tot_thrd_icount = 32152544
gpgpu_n_tot_w_icount = 1004767
gpgpu_n_stall_shd_mem = 79603
gpgpu_n_mem_read_local = 49
gpgpu_n_mem_write_local = 810
gpgpu_n_mem_read_global = 8838
gpgpu_n_mem_write_global = 4095
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 184832
gpgpu_n_store_insn = 65520
gpgpu_n_shmem_insn = 2230912
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 198816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 42574
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37029
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107372	W0_Idle:1365419	W0_Scoreboard:960420	W1:2038	W2:1904	W3:1770	W4:1636	W5:1502	W6:1368	W7:1234	W8:1100	W9:966	W10:832	W11:698	W12:564	W13:430	W14:296	W15:162	W16:150997	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:837270
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 70704 {8:8838,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 294840 {72:4095,}
traffic_breakdown_coretomem[INST_ACC_R] = 3168 {8:396,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 392 {8:49,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 56784 {40:48,72:762,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1201968 {136:8838,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32760 {8:4095,}
traffic_breakdown_memtocore[INST_ACC_R] = 53856 {136:396,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 6664 {136:49,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 6480 {8:810,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 245 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 229572 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10098 	2465 	792 	452 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12472 	351 	61 	85 	8 	181 	998 	45 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3463 	5188 	251 	0 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	3988 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	171 	36 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       1011       530    none      none        2924      2759      6375       734      8072       714      1774       724      1769       723      1727       730
dram[1]:        822       539    none      none        2417      1769       745       698       717       695       722       736       723       752       719       739
dram[2]:        936       702    none      none        2719      2764       740      6280       718      7940       732      1778       719      1777       728      1729
dram[3]:        672       579    none      none        1745      2244       706       738       696       717       734       712       749       722       733       714
dram[4]:        790       735    none      none        2894      2600      6564       734      8286       708      1766       721      1769       718      1734       732
dram[5]:        763      1184    none      none        2344      1605       734       700       723       697       726       727       722       744       717       746
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       288      1341       275       277       288       271       276       267       273
dram[1]:        274       277         0         0       306       268       335       279       274       272       273       294       283       288       277       279
dram[2]:        278       265         0         0       270       268       311      1449       273      1275       285       359       280       354       273       298
dram[3]:        281       268         0         0       268       301       288       302       283       278       290       273       273       270       273       272
dram[4]:        279       300         0         0       268       268      1506       305      1365       278       283       283       275       273       273       276
dram[5]:        270       262         0         0       306       268       325       292       282       276       275       271       275       283       275       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303033 n_nop=302269 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.004844
n_activity=5751 dram_eff=0.2553
bk0: 26a 302702i bk1: 20a 302868i bk2: 0a 303028i bk3: 0a 303031i bk4: 20a 302980i bk5: 20a 302978i bk6: 64a 302889i bk7: 64a 302881i bk8: 64a 302892i bk9: 64a 302891i bk10: 64a 302891i bk11: 64a 302894i bk12: 64a 302894i bk13: 64a 302889i bk14: 64a 302893i bk15: 64a 302887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00100319
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303033 n_nop=302281 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.004831
n_activity=5541 dram_eff=0.2642
bk0: 24a 302816i bk1: 20a 302918i bk2: 0a 303029i bk3: 0a 303033i bk4: 20a 302983i bk5: 20a 302982i bk6: 64a 302882i bk7: 64a 302878i bk8: 64a 302893i bk9: 64a 302893i bk10: 64a 302892i bk11: 64a 302876i bk12: 64a 302889i bk13: 64a 302885i bk14: 64a 302888i bk15: 64a 302888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000640194
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303033 n_nop=302275 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.004858
n_activity=5675 dram_eff=0.2594
bk0: 24a 302826i bk1: 20a 302918i bk2: 0a 303031i bk3: 0a 303035i bk4: 20a 302982i bk5: 24a 302974i bk6: 64a 302883i bk7: 64a 302889i bk8: 64a 302891i bk9: 64a 302887i bk10: 64a 302887i bk11: 64a 302890i bk12: 64a 302889i bk13: 64a 302886i bk14: 64a 302892i bk15: 64a 302892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000372897
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303033 n_nop=302279 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.004818
n_activity=5623 dram_eff=0.2596
bk0: 24a 302777i bk1: 16a 302922i bk2: 0a 303029i bk3: 0a 303031i bk4: 20a 302982i bk5: 24a 302975i bk6: 64a 302885i bk7: 64a 302891i bk8: 64a 302892i bk9: 64a 302889i bk10: 64a 302893i bk11: 64a 302891i bk12: 64a 302890i bk13: 64a 302884i bk14: 64a 302891i bk15: 64a 302892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000699594
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303033 n_nop=302282 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.004825
n_activity=5628 dram_eff=0.2598
bk0: 24a 302870i bk1: 16a 302892i bk2: 0a 303029i bk3: 0a 303032i bk4: 20a 302981i bk5: 24a 302970i bk6: 64a 302888i bk7: 64a 302879i bk8: 64a 302890i bk9: 64a 302883i bk10: 64a 302891i bk11: 64a 302877i bk12: 64a 302895i bk13: 64a 302894i bk14: 64a 302896i bk15: 64a 302894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000699594
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=303033 n_nop=302285 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.004805
n_activity=5501 dram_eff=0.2647
bk0: 20a 302897i bk1: 16a 302892i bk2: 0a 303028i bk3: 0a 303031i bk4: 20a 302981i bk5: 24a 302974i bk6: 64a 302885i bk7: 64a 302881i bk8: 64a 302888i bk9: 64a 302891i bk10: 64a 302892i bk11: 64a 302888i bk12: 64a 302890i bk13: 64a 302879i bk14: 64a 302892i bk15: 64a 302888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000544495

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2144, Miss = 183, Miss_rate = 0.085, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 871, Miss = 180, Miss_rate = 0.207, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 910, Miss = 182, Miss_rate = 0.200, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 811, Miss = 180, Miss_rate = 0.222, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 949, Miss = 182, Miss_rate = 0.192, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 2075, Miss = 182, Miss_rate = 0.088, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 840, Miss = 182, Miss_rate = 0.217, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 861, Miss = 180, Miss_rate = 0.209, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 2083, Miss = 182, Miss_rate = 0.087, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 909, Miss = 180, Miss_rate = 0.198, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 873, Miss = 180, Miss_rate = 0.206, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 877, Miss = 180, Miss_rate = 0.205, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 14203
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.1530
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4095
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 765
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 333
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=51365
icnt_total_pkts_simt_to_mem=23965
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.23889
	minimum = 6
	maximum = 14
Network latency average = 7.23889
	minimum = 6
	maximum = 14
Slowest packet = 28275
Flit latency average = 6.05808
	minimum = 6
	maximum = 10
Slowest flit = 75075
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000112364
	minimum = 0 (at node 0)
	maximum = 0.00151691 (at node 8)
Accepted packet rate average = 0.000112364
	minimum = 0 (at node 0)
	maximum = 0.00151691 (at node 8)
Injected flit rate average = 0.000247201
	minimum = 0 (at node 0)
	maximum = 0.00313495 (at node 8)
Accepted flit rate average= 0.000247201
	minimum = 0 (at node 0)
	maximum = 0.00353947 (at node 8)
Injected packet length average = 2.2
Accepted packet length average = 2.2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.1591 (4 samples)
	minimum = 6 (4 samples)
	maximum = 252.5 (4 samples)
Network latency average = 11.5719 (4 samples)
	minimum = 6 (4 samples)
	maximum = 156.25 (4 samples)
Flit latency average = 8.12542 (4 samples)
	minimum = 6 (4 samples)
	maximum = 155.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00667441 (4 samples)
	minimum = 0.00523217 (4 samples)
	maximum = 0.0140769 (4 samples)
Accepted packet rate average = 0.00667441 (4 samples)
	minimum = 0.00523217 (4 samples)
	maximum = 0.0140769 (4 samples)
Injected flit rate average = 0.0178221 (4 samples)
	minimum = 0.0091565 (4 samples)
	maximum = 0.0587814 (4 samples)
Accepted flit rate average = 0.0178221 (4 samples)
	minimum = 0.010025 (4 samples)
	maximum = 0.027021 (4 samples)
Injected packet size average = 2.67022 (4 samples)
Accepted packet size average = 2.67022 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 8 sec (68 sec)
gpgpu_simulation_rate = 416063 (inst/sec)
gpgpu_simulation_rate = 3376 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402175 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (14,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,229573)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,229573)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,229573)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,229573)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,229573)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,229573)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,229573)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,229573)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,229573)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,229573)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,229573)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,229573)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,229573)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,229573)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 230073  inst.: 28295664 (ipc= 6.7) sim_rate=416112 (inst/sec) elapsed = 0:0:01:08 / Wed Dec  9 00:09:36 2015
GPGPU-Sim uArch: cycles simulated: 234573  inst.: 28382336 (ipc=18.0) sim_rate=411338 (inst/sec) elapsed = 0:0:01:09 / Wed Dec  9 00:09:37 2015
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(9,0,0) tid=(15,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 240073  inst.: 28486096 (ipc=18.5) sim_rate=406944 (inst/sec) elapsed = 0:0:01:10 / Wed Dec  9 00:09:38 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(10,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 245073  inst.: 28615408 (ipc=20.8) sim_rate=403033 (inst/sec) elapsed = 0:0:01:11 / Wed Dec  9 00:09:39 2015
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 249573  inst.: 28777312 (ipc=24.2) sim_rate=399684 (inst/sec) elapsed = 0:0:01:12 / Wed Dec  9 00:09:40 2015
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(12,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 254073  inst.: 28939616 (ipc=26.4) sim_rate=396433 (inst/sec) elapsed = 0:0:01:13 / Wed Dec  9 00:09:41 2015
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(6,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(6,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 259073  inst.: 29120416 (ipc=28.1) sim_rate=393519 (inst/sec) elapsed = 0:0:01:14 / Wed Dec  9 00:09:42 2015
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(2,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(8,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 263573  inst.: 29283040 (ipc=29.1) sim_rate=390440 (inst/sec) elapsed = 0:0:01:15 / Wed Dec  9 00:09:43 2015
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 268073  inst.: 29444752 (ipc=29.9) sim_rate=387430 (inst/sec) elapsed = 0:0:01:16 / Wed Dec  9 00:09:44 2015
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(3,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(6,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 273073  inst.: 29623440 (ipc=30.6) sim_rate=384720 (inst/sec) elapsed = 0:0:01:17 / Wed Dec  9 00:09:45 2015
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(6,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 277573  inst.: 29793904 (ipc=31.3) sim_rate=381973 (inst/sec) elapsed = 0:0:01:18 / Wed Dec  9 00:09:46 2015
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(8,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(6,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 282573  inst.: 29983216 (ipc=31.9) sim_rate=379534 (inst/sec) elapsed = 0:0:01:19 / Wed Dec  9 00:09:47 2015
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(10,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(1,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 287073  inst.: 30153648 (ipc=32.4) sim_rate=376920 (inst/sec) elapsed = 0:0:01:20 / Wed Dec  9 00:09:48 2015
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(5,0,0) tid=(15,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(11,0,0) tid=(31,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 292073  inst.: 30328112 (ipc=32.6) sim_rate=374421 (inst/sec) elapsed = 0:0:01:21 / Wed Dec  9 00:09:49 2015
GPGPU-Sim uArch: Shader 6 finished CTA #0 (64682,229573), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=5, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(10,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (64904,229573), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=5, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (65724,229573), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=5, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 0 finished CTA #0 (66130,229573), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=5, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (66148,229573), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=5, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 9 finished CTA #0 (66291,229573), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=5, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (66300,229573), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=5, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (66306,229573), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=5, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (66313,229573), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=5, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (66325,229573), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=5, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (66333,229573), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=5, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 1 finished CTA #0 (66343,229573), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=5, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 2 finished CTA #0 (66350,229573), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=5, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (66361,229573), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=5, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 5.


BRANCH_STATS_PRINT: For Kernel(uid=5, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720        448     0.500000        0.500000           14
         758    extrinsic          7e0       2016     0.111111        0.055556          126
         7d8    extrinsic          748       1792     1.000000        0.500000          112
         818    extrinsic          8a0       3808     0.058824        0.029412          238
         898    extrinsic          808       3584     1.000000        0.500000          224
         5d0    extrinsic          658       2016     0.111111        0.055556          126
         650    extrinsic          5c0       1792     1.000000        0.500000          112
         678    extrinsic          718       3808     0.058824        0.029412          238
         710    extrinsic          668       3584     1.000000        0.500000          224
         718    extrinsic          8a0        224     1.000000        0.500000           14
         8c0    extrinsic          a08        448     0.500000        0.500000           14
         a30    intrinsic          c40       3808     0.058824        0.029412          238
         a50    intrinsic          b38      30464     0.117647        0.058824         1904
         c38    intrinsic          a20       3584     1.000000        0.500000          224
         b30    intrinsic          a40      26880     1.000000        0.500000         1680
         8e8    intrinsic          a00       3584     0.062500        0.031250          224
         908    intrinsic          9f0      30240     0.111111        0.055556         1890
         9e8    intrinsic          8f8      26880     1.000000        0.500000         1680
         9f8    intrinsic          8d8       3360     1.000000        0.500000          210
         a00    extrinsic          c40        224     1.000000        0.500000           14
         c60    extrinsic          d40        448     0.500000        0.500000           14
         d88    extrinsic          e10       3808     0.058824        0.029412          238
         e08    extrinsic          d78       3584     1.000000        0.500000          224
         c98    extrinsic          d38       3584     0.062500        0.031250          224
         d30    extrinsic          c88       3360     1.000000        0.500000          210
         d38    extrinsic          e10        224     1.000000        0.500000           14


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

     2236192,      2228128,            0

kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 66362
gpu_sim_insn = 2157120
gpu_ipc =      32.5053
gpu_tot_sim_cycle = 295935
gpu_tot_sim_insn = 30449440
gpu_tot_ipc =     102.8923
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6879
gpu_stall_icnt2sh    = 10065
gpu_total_sim_rate=375919

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 597570
	L1I_total_cache_misses = 2482
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7653
L1D_cache:
	L1D_cache_core[0]: Access = 1310, Miss = 735, Miss_rate = 0.561, Pending_hits = 75, Reservation_fails = 1894
	L1D_cache_core[1]: Access = 1431, Miss = 803, Miss_rate = 0.561, Pending_hits = 75, Reservation_fails = 2093
	L1D_cache_core[2]: Access = 1310, Miss = 677, Miss_rate = 0.517, Pending_hits = 75, Reservation_fails = 2259
	L1D_cache_core[3]: Access = 1310, Miss = 759, Miss_rate = 0.579, Pending_hits = 72, Reservation_fails = 1726
	L1D_cache_core[4]: Access = 1310, Miss = 695, Miss_rate = 0.531, Pending_hits = 72, Reservation_fails = 1778
	L1D_cache_core[5]: Access = 1310, Miss = 732, Miss_rate = 0.559, Pending_hits = 72, Reservation_fails = 1519
	L1D_cache_core[6]: Access = 1310, Miss = 781, Miss_rate = 0.596, Pending_hits = 75, Reservation_fails = 1755
	L1D_cache_core[7]: Access = 1310, Miss = 695, Miss_rate = 0.531, Pending_hits = 75, Reservation_fails = 2442
	L1D_cache_core[8]: Access = 1256, Miss = 674, Miss_rate = 0.537, Pending_hits = 75, Reservation_fails = 2591
	L1D_cache_core[9]: Access = 1310, Miss = 719, Miss_rate = 0.549, Pending_hits = 74, Reservation_fails = 1570
	L1D_cache_core[10]: Access = 1310, Miss = 755, Miss_rate = 0.576, Pending_hits = 75, Reservation_fails = 2026
	L1D_cache_core[11]: Access = 1310, Miss = 778, Miss_rate = 0.594, Pending_hits = 75, Reservation_fails = 1997
	L1D_cache_core[12]: Access = 1310, Miss = 768, Miss_rate = 0.586, Pending_hits = 75, Reservation_fails = 2173
	L1D_cache_core[13]: Access = 1310, Miss = 742, Miss_rate = 0.566, Pending_hits = 69, Reservation_fails = 1989
	L1D_cache_core[14]: Access = 1310, Miss = 739, Miss_rate = 0.564, Pending_hits = 75, Reservation_fails = 2017
	L1D_total_cache_accesses = 19717
	L1D_total_cache_misses = 11052
	L1D_total_cache_miss_rate = 0.5605
	L1D_total_cache_pending_hits = 1109
	L1D_total_cache_reservation_fails = 29829
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 5493
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0056
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29829
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1391
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 91
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5462
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 1482
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 595088
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2482
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7653
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21325, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 1395, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 930, 
gpgpu_n_tot_thrd_icount = 36616864
gpgpu_n_tot_w_icount = 1144277
gpgpu_n_stall_shd_mem = 118019
gpgpu_n_mem_read_local = 91
gpgpu_n_mem_write_local = 1482
gpgpu_n_mem_read_global = 9470
gpgpu_n_mem_write_global = 4529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 195584
gpgpu_n_store_insn = 72464
gpgpu_n_shmem_insn = 2474400
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 221664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 80990
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37029
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107372	W0_Idle:2409480	W0_Scoreboard:1625899	W1:2038	W2:1904	W3:1770	W4:1636	W5:1502	W6:1368	W7:1234	W8:1100	W9:966	W10:832	W11:698	W12:564	W13:430	W14:296	W15:162	W16:290255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:837522
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 75760 {8:9470,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 326088 {72:4529,}
traffic_breakdown_coretomem[INST_ACC_R] = 5296 {8:662,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 728 {8:91,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 105168 {40:48,72:1434,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1287920 {136:9470,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 36232 {8:4529,}
traffic_breakdown_memtocore[INST_ACC_R] = 90032 {136:662,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 12376 {136:91,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 11856 {8:1482,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 233 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 295934 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11878 	2465 	792 	452 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14508 	359 	63 	85 	8 	181 	998 	45 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4108 	5217 	251 	0 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	554 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	256 	36 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       1739       979    none      none        2924      2759      6938       911      8214       714      1912       724      1902       723      1829       730
dram[1]:       1591       976    none      none        2417      1769       940       876       717       695       722       736       723       752       719       739
dram[2]:       1579      1151    none      none        2719      2764       936      6779       718      8082       732      1920       719      1905       728      1827
dram[3]:       1273      1089    none      none        1745      2244       902       915       696       717       734       712       749       722       733       714
dram[4]:       1250      1377    none      none        2894      2600      7063       912      8428       708      1904       721      1898       718      1827       732
dram[5]:       1440      1773    none      none        2344      1605       911       877       723       697       726       727       722       744       717       746
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       288      1341       275       277       288       271       276       267       273
dram[1]:        274       277         0         0       306       268       335       279       274       272       273       294       283       288       277       279
dram[2]:        278       265         0         0       270       268       311      1449       273      1275       285       359       280       354       273       298
dram[3]:        281       268         0         0       268       301       288       302       283       278       290       273       273       270       273       272
dram[4]:        279       300         0         0       268       268      1506       305      1365       278       283       283       275       273       273       276
dram[5]:        270       262         0         0       306       268       325       292       282       276       275       271       275       283       275       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390630 n_nop=389866 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.003758
n_activity=5751 dram_eff=0.2553
bk0: 26a 390299i bk1: 20a 390465i bk2: 0a 390625i bk3: 0a 390628i bk4: 20a 390577i bk5: 20a 390575i bk6: 64a 390486i bk7: 64a 390478i bk8: 64a 390489i bk9: 64a 390488i bk10: 64a 390488i bk11: 64a 390491i bk12: 64a 390491i bk13: 64a 390486i bk14: 64a 390490i bk15: 64a 390484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00077823
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390630 n_nop=389878 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.003748
n_activity=5541 dram_eff=0.2642
bk0: 24a 390413i bk1: 20a 390515i bk2: 0a 390626i bk3: 0a 390630i bk4: 20a 390580i bk5: 20a 390579i bk6: 64a 390479i bk7: 64a 390475i bk8: 64a 390490i bk9: 64a 390490i bk10: 64a 390489i bk11: 64a 390473i bk12: 64a 390486i bk13: 64a 390482i bk14: 64a 390485i bk15: 64a 390485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000496634
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390630 n_nop=389872 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.003768
n_activity=5675 dram_eff=0.2594
bk0: 24a 390423i bk1: 20a 390515i bk2: 0a 390628i bk3: 0a 390632i bk4: 20a 390579i bk5: 24a 390571i bk6: 64a 390480i bk7: 64a 390486i bk8: 64a 390488i bk9: 64a 390484i bk10: 64a 390484i bk11: 64a 390487i bk12: 64a 390486i bk13: 64a 390483i bk14: 64a 390489i bk15: 64a 390489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000289276
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390630 n_nop=389876 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.003738
n_activity=5623 dram_eff=0.2596
bk0: 24a 390374i bk1: 16a 390519i bk2: 0a 390626i bk3: 0a 390628i bk4: 20a 390579i bk5: 24a 390572i bk6: 64a 390482i bk7: 64a 390488i bk8: 64a 390489i bk9: 64a 390486i bk10: 64a 390490i bk11: 64a 390488i bk12: 64a 390487i bk13: 64a 390481i bk14: 64a 390488i bk15: 64a 390489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000542713
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390630 n_nop=389879 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.003743
n_activity=5628 dram_eff=0.2598
bk0: 24a 390467i bk1: 16a 390489i bk2: 0a 390626i bk3: 0a 390629i bk4: 20a 390578i bk5: 24a 390567i bk6: 64a 390485i bk7: 64a 390476i bk8: 64a 390487i bk9: 64a 390480i bk10: 64a 390488i bk11: 64a 390474i bk12: 64a 390492i bk13: 64a 390491i bk14: 64a 390493i bk15: 64a 390491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000542713
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=390630 n_nop=389882 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.003727
n_activity=5501 dram_eff=0.2647
bk0: 20a 390494i bk1: 16a 390489i bk2: 0a 390625i bk3: 0a 390628i bk4: 20a 390578i bk5: 24a 390571i bk6: 64a 390482i bk7: 64a 390478i bk8: 64a 390485i bk9: 64a 390488i bk10: 64a 390489i bk11: 64a 390485i bk12: 64a 390487i bk13: 64a 390476i bk14: 64a 390489i bk15: 64a 390485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000422395

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2526, Miss = 183, Miss_rate = 0.072, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 977, Miss = 180, Miss_rate = 0.184, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 1080, Miss = 182, Miss_rate = 0.169, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 916, Miss = 180, Miss_rate = 0.197, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 1089, Miss = 182, Miss_rate = 0.167, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 2354, Miss = 182, Miss_rate = 0.077, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 952, Miss = 182, Miss_rate = 0.191, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 965, Miss = 180, Miss_rate = 0.187, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 2360, Miss = 182, Miss_rate = 0.077, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 1027, Miss = 180, Miss_rate = 0.175, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 1008, Miss = 180, Miss_rate = 0.179, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 995, Miss = 180, Miss_rate = 0.181, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 16249
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.1337
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4529
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1437
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 599
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=57171
icnt_total_pkts_simt_to_mem=28223
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.62757
	minimum = 6
	maximum = 32
Network latency average = 7.60166
	minimum = 6
	maximum = 32
Slowest packet = 28413
Flit latency average = 6.16137
	minimum = 6
	maximum = 32
Slowest flit = 75337
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00228377
	minimum = 0 (at node 8)
	maximum = 0.00575631 (at node 15)
Accepted packet rate average = 0.00228377
	minimum = 0 (at node 8)
	maximum = 0.00575631 (at node 15)
Injected flit rate average = 0.00561678
	minimum = 0 (at node 8)
	maximum = 0.0179319 (at node 15)
Accepted flit rate average= 0.00561678
	minimum = 0 (at node 8)
	maximum = 0.0111811 (at node 15)
Injected packet length average = 2.45943
Accepted packet length average = 2.45943
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6528 (5 samples)
	minimum = 6 (5 samples)
	maximum = 208.4 (5 samples)
Network latency average = 10.7779 (5 samples)
	minimum = 6 (5 samples)
	maximum = 131.4 (5 samples)
Flit latency average = 7.73261 (5 samples)
	minimum = 6 (5 samples)
	maximum = 130.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00579628 (5 samples)
	minimum = 0.00418574 (5 samples)
	maximum = 0.0124128 (5 samples)
Accepted packet rate average = 0.00579628 (5 samples)
	minimum = 0.00418574 (5 samples)
	maximum = 0.0124128 (5 samples)
Injected flit rate average = 0.0153811 (5 samples)
	minimum = 0.0073252 (5 samples)
	maximum = 0.0506115 (5 samples)
Accepted flit rate average = 0.0153811 (5 samples)
	minimum = 0.00801997 (5 samples)
	maximum = 0.023853 (5 samples)
Injected packet size average = 2.65361 (5 samples)
Accepted packet size average = 2.65361 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 21 sec (81 sec)
gpgpu_simulation_rate = 375919 (inst/sec)
gpgpu_simulation_rate = 3653 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402230 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (14,14,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,295935)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,295935)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,295935)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,295935)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,295935)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,295935)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,295935)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,295935)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,295935)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,295935)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,295935)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,295935)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,295935)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,295935)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,295935)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,295935)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,295935)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,295935)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,295935)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,295935)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,295935)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,295935)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,295935)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,295935)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,295935)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,295935)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,295935)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,295935)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,295935)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,295935)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,295935)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,295935)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,295935)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,295935)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,295935)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,295935)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,295935)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,295935)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,295935)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,295935)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,295935)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,295935)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,295935)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,295935)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,295935)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,295935)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,295935)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,295935)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,295935)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,295935)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,295935)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,295935)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,295935)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,295935)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,295935)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,295935)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,295935)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,295935)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,295935)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,295935)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,295935)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,295935)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,295935)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,295935)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,295935)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,295935)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,295935)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,295935)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,295935)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,295935)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,295935)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,295935)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,295935)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,295935)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,295935)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,295935)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,295935)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,295935)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,295935)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,295935)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,295935)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,295935)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,295935)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,295935)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,295935)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,295935)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,295935)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,295935)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,295935)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,295935)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(5,2,0) tid=(15,15,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(1,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(0,6,0) tid=(15,1,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(12,1,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 296435  inst.: 30843136 (ipc=787.4) sim_rate=376135 (inst/sec) elapsed = 0:0:01:22 / Wed Dec  9 00:09:50 2015
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(11,1,0) tid=(15,9,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(13,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(7,4,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 296935  inst.: 31108896 (ipc=659.5) sim_rate=374805 (inst/sec) elapsed = 0:0:01:23 / Wed Dec  9 00:09:51 2015
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(5,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(11,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(0,6,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 298435  inst.: 31485408 (ipc=414.4) sim_rate=374826 (inst/sec) elapsed = 0:0:01:24 / Wed Dec  9 00:09:52 2015
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(0,2,0) tid=(15,9,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(10,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(9,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(1,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(2,3,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 299935  inst.: 31885888 (ipc=359.1) sim_rate=375128 (inst/sec) elapsed = 0:0:01:25 / Wed Dec  9 00:09:53 2015
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(6,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(5,3,0) tid=(15,15,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(12,0,0) tid=(15,13,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(8,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(7,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(3,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(12,1,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 300935  inst.: 32599264 (ipc=430.0) sim_rate=379061 (inst/sec) elapsed = 0:0:01:26 / Wed Dec  9 00:09:54 2015
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(9,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(5,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(3,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(10,1,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 301435  inst.: 33009568 (ipc=465.5) sim_rate=379420 (inst/sec) elapsed = 0:0:01:27 / Wed Dec  9 00:09:55 2015
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(0,1,0) tid=(15,13,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(3,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(5,0,0) tid=(15,13,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(12,1,0) tid=(15,9,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(11,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(13,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(10,0,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6342,295935), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6343,295935)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(4,1,0) tid=(15,13,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(1,0,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 302435  inst.: 33830272 (ipc=520.1) sim_rate=384434 (inst/sec) elapsed = 0:0:01:28 / Wed Dec  9 00:09:56 2015
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(12,0,0) tid=(15,15,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(11,1,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6708,295935), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6709,295935)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6740,295935), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6741,295935)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(7,0,0) tid=(15,15,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(2,0,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 302935  inst.: 34244224 (ipc=542.1) sim_rate=384766 (inst/sec) elapsed = 0:0:01:29 / Wed Dec  9 00:09:57 2015
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(10,1,0) tid=(15,13,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(2,2,0) tid=(15,15,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(8,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(8,0,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7423,295935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7424,295935)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(13,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(13,2,0) tid=(15,9,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(13,1,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7817,295935), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7818,295935)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7831,295935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7832,295935)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(11,6,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7874,295935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7875,295935)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(12,6,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 303935  inst.: 35071328 (ipc=577.7) sim_rate=389681 (inst/sec) elapsed = 0:0:01:30 / Wed Dec  9 00:09:58 2015
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8047,295935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8048,295935)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(1,4,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8183,295935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8184,295935)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(12,2,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8281,295935), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8282,295935)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8295,295935), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8296,295935)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8309,295935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8310,295935)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8321,295935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8322,295935)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(2,5,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8376,295935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8377,295935)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8411,295935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8412,295935)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(2,4,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8465,295935), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8466,295935)
GPGPU-Sim uArch: cycles simulated: 304435  inst.: 35489152 (ipc=592.9) sim_rate=389990 (inst/sec) elapsed = 0:0:01:31 / Wed Dec  9 00:09:59 2015
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(2,1,0) tid=(15,15,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(1,4,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8765,295935), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8766,295935)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(2,2,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8838,295935), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8839,295935)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(13,2,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 304935  inst.: 35904224 (ipc=606.1) sim_rate=390263 (inst/sec) elapsed = 0:0:01:32 / Wed Dec  9 00:10:00 2015
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(3,3,0) tid=(15,15,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(5,1,0) tid=(15,11,0)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(12,2,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9335,295935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9336,295935)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(6,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(8,2,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 305435  inst.: 36316864 (ipc=617.6) sim_rate=390503 (inst/sec) elapsed = 0:0:01:33 / Wed Dec  9 00:10:01 2015
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(6,2,0) tid=(15,9,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(0,3,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9793,295935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9794,295935)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(12,2,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9848,295935), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9849,295935)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9866,295935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9867,295935)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(13,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(13,3,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10100,295935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10101,295935)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10113,295935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10114,295935)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(4,2,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10218,295935), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(10219,295935)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10298,295935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10299,295935)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10299,295935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10300,295935)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(3,4,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10308,295935), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10309,295935)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(0,4,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10440,295935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10441,295935)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10452,295935), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10453,295935)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10484,295935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10485,295935)
GPGPU-Sim uArch: cycles simulated: 306435  inst.: 37146880 (ipc=637.9) sim_rate=395179 (inst/sec) elapsed = 0:0:01:34 / Wed Dec  9 00:10:02 2015
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(10,2,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10581,295935), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10582,295935)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(5,3,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10720,295935), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10721,295935)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(4,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(9,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(8,4,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 306935  inst.: 37564064 (ipc=646.8) sim_rate=395411 (inst/sec) elapsed = 0:0:01:35 / Wed Dec  9 00:10:03 2015
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(4,5,0) tid=(15,5,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(3,5,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11265,295935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11266,295935)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(5,4,0) tid=(15,9,0)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(11,4,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 307435  inst.: 37977184 (ipc=654.6) sim_rate=395595 (inst/sec) elapsed = 0:0:01:36 / Wed Dec  9 00:10:04 2015
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(0,5,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11660,295935), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11661,295935)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(4,6,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11764,295935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11765,295935)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11772,295935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11773,295935)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(7,3,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11917,295935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11918,295935)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(9,4,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11988,295935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11989,295935)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12008,295935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12009,295935)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(10,5,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12085,295935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(12086,295935)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12129,295935), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(12130,295935)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12144,295935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(12145,295935)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(7,4,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12187,295935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(12188,295935)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12197,295935), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12198,295935)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(12,5,0) tid=(15,5,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(13,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(3,4,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 308435  inst.: 38810464 (ipc=668.9) sim_rate=400107 (inst/sec) elapsed = 0:0:01:37 / Wed Dec  9 00:10:05 2015
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12520,295935), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(12521,295935)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(13,5,0) tid=(15,9,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(4,6,0) tid=(15,9,0)
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(7,4,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12919,295935), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(12920,295935)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (12941,295935), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(12942,295935)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(8,4,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 308935  inst.: 39226784 (ipc=675.2) sim_rate=400273 (inst/sec) elapsed = 0:0:01:38 / Wed Dec  9 00:10:06 2015
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(7,4,0) tid=(15,13,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(11,4,0) tid=(15,9,0)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(9,8,0) tid=(15,5,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(7,4,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 309435  inst.: 39639424 (ipc=680.7) sim_rate=400398 (inst/sec) elapsed = 0:0:01:39 / Wed Dec  9 00:10:07 2015
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(13,6,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (13566,295935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(13567,295935)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(11,4,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (13767,295935), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(13768,295935)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(8,5,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13869,295935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(13870,295935)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(3,6,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13945,295935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(13946,295935)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(11,5,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14156,295935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(14157,295935)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(1,6,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14180,295935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(14181,295935)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14193,295935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(14194,295935)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14201,295935), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(14202,295935)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (14235,295935), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(14236,295935)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(2,7,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14279,295935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(14280,295935)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14328,295935), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14329,295935)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14337,295935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(14338,295935)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14340,295935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(14341,295935)
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(7,5,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 310435  inst.: 40444352 (ipc=689.3) sim_rate=404443 (inst/sec) elapsed = 0:0:01:40 / Wed Dec  9 00:10:08 2015
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(1,6,0) tid=(15,15,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(8,5,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14685,295935), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14686,295935)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (14687,295935), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(14688,295935)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(5,10,0) tid=(15,5,0)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(8,10,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 310935  inst.: 40833728 (ipc=692.3) sim_rate=404294 (inst/sec) elapsed = 0:0:01:41 / Wed Dec  9 00:10:09 2015
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(8,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(5,6,0) tid=(15,11,0)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(3,7,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15307,295935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(15308,295935)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(4,6,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (15593,295935), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(15594,295935)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(7,6,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15659,295935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(15660,295935)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (15743,295935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(15744,295935)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(9,6,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (15845,295935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(15846,295935)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(9,6,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15923,295935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(15924,295935)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (15976,295935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(15977,295935)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15987,295935), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(15988,295935)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15992,295935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15993,295935)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15993,295935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15994,295935)
GPGPU-Sim uArch: cycles simulated: 311935  inst.: 41522304 (ipc=692.1) sim_rate=407081 (inst/sec) elapsed = 0:0:01:42 / Wed Dec  9 00:10:10 2015
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(13,5,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (16108,295935), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(16109,295935)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(11,6,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (16134,295935), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(16135,295935)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (16183,295935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(16184,295935)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(3,11,0) tid=(15,5,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(7,11,0) tid=(15,9,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(7,6,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (16486,295935), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(16487,295935)
GPGPU-Sim uArch: cycles simulated: 312435  inst.: 41927904 (ipc=695.7) sim_rate=407067 (inst/sec) elapsed = 0:0:01:43 / Wed Dec  9 00:10:11 2015
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16562,295935), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(16563,295935)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(2,6,0) tid=(15,15,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(8,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(4,8,0) tid=(15,3,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(6,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(5,7,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (17176,295935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(17177,295935)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(6,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(5,8,0) tid=(15,7,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(12,6,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (17451,295935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(17452,295935)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (17474,295935), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(17475,295935)
GPGPU-Sim uArch: cycles simulated: 313435  inst.: 42725984 (ipc=701.5) sim_rate=410826 (inst/sec) elapsed = 0:0:01:44 / Wed Dec  9 00:10:12 2015
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17543,295935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(17544,295935)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(5,8,0) tid=(15,5,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(0,7,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17766,295935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(17767,295935)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(9,7,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17846,295935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(17847,295935)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17864,295935), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (17864,295935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(17865,295935)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(17865,295935)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17868,295935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(17869,295935)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(4,7,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17959,295935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(17960,295935)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17978,295935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(17979,295935)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17994,295935), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(17995,295935)
GPGPU-Sim uArch: cycles simulated: 313935  inst.: 43140000 (ipc=705.0) sim_rate=410857 (inst/sec) elapsed = 0:0:01:45 / Wed Dec  9 00:10:13 2015
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(5,12,0) tid=(15,13,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(7,7,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18221,295935), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18222,295935)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(0,7,0) tid=(15,5,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(8,7,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18410,295935), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18411,295935)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(4,8,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 314435  inst.: 43551488 (ipc=708.2) sim_rate=410863 (inst/sec) elapsed = 0:0:01:46 / Wed Dec  9 00:10:14 2015
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(6,8,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18622,295935), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18623,295935)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(0,7,0) tid=(15,5,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(8,8,0) tid=(15,7,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(4,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(8,12,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19177,295935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19178,295935)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(12,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(5,8,0) tid=(15,9,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(2,8,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 315435  inst.: 44357856 (ipc=713.3) sim_rate=414559 (inst/sec) elapsed = 0:0:01:47 / Wed Dec  9 00:10:15 2015
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19538,295935), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19539,295935)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(11,8,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19624,295935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19625,295935)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19674,295935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19675,295935)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(6,8,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19780,295935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19781,295935)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(0,8,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19834,295935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19835,295935)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19839,295935), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19840,295935)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19844,295935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19845,295935)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19902,295935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19903,295935)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(7,13,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19980,295935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19981,295935)
GPGPU-Sim uArch: cycles simulated: 315935  inst.: 44765088 (ipc=715.8) sim_rate=414491 (inst/sec) elapsed = 0:0:01:48 / Wed Dec  9 00:10:16 2015
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(12,10,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20056,295935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20057,295935)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20114,295935), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(20115,295935)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(13,8,0) tid=(15,11,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(12,13,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20337,295935), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20338,295935)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(11,8,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 316435  inst.: 45178688 (ipc=718.5) sim_rate=414483 (inst/sec) elapsed = 0:0:01:49 / Wed Dec  9 00:10:17 2015
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(9,8,0) tid=(15,9,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(8,13,0) tid=(15,9,0)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(8,8,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20799,295935), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20803,295935), 5 CTAs running
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(12,9,0) tid=(15,1,0)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(10,8,0) tid=(15,13,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(5,8,0) tid=(15,11,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(13,8,0) tid=(15,7,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(9,8,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21454,295935), 5 CTAs running
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(5,9,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 317435  inst.: 45987456 (ipc=722.7) sim_rate=418067 (inst/sec) elapsed = 0:0:01:50 / Wed Dec  9 00:10:18 2015
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(3,9,0) tid=(15,9,0)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(1,9,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21792,295935), 5 CTAs running
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(5,10,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21867,295935), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21889,295935), 5 CTAs running
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(7,9,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21957,295935), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21971,295935), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 317935  inst.: 46392864 (ipc=724.7) sim_rate=417953 (inst/sec) elapsed = 0:0:01:51 / Wed Dec  9 00:10:19 2015
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(10,9,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22100,295935), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22141,295935), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22143,295935), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22170,295935), 5 CTAs running
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(10,9,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22247,295935), 5 CTAs running
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(3,9,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22389,295935), 5 CTAs running
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(1,10,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (22438,295935), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 318435  inst.: 46797216 (ipc=726.6) sim_rate=417832 (inst/sec) elapsed = 0:0:01:52 / Wed Dec  9 00:10:20 2015
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(11,8,0) tid=(15,13,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(9,9,0) tid=(15,5,0)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(13,10,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22788,295935), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22857,295935), 4 CTAs running
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(7,9,0) tid=(15,3,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(6,9,0) tid=(15,13,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(1,10,0) tid=(15,7,0)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(12,8,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23369,295935), 4 CTAs running
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(0,9,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 319435  inst.: 47586592 (ipc=729.2) sim_rate=421120 (inst/sec) elapsed = 0:0:01:53 / Wed Dec  9 00:10:21 2015
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(9,10,0) tid=(15,3,0)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(0,10,0) tid=(15,15,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(0,10,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23777,295935), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23796,295935), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23840,295935), 4 CTAs running
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(5,10,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 319935  inst.: 47977408 (ipc=730.3) sim_rate=420854 (inst/sec) elapsed = 0:0:01:54 / Wed Dec  9 00:10:22 2015
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(11,12,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24023,295935), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24032,295935), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24058,295935), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24096,295935), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24104,295935), 4 CTAs running
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(11,11,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24140,295935), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24205,295935), 4 CTAs running
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(6,10,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24304,295935), 4 CTAs running
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(5,11,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (24485,295935), 4 CTAs running
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(10,11,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 320435  inst.: 48381472 (ipc=731.9) sim_rate=420708 (inst/sec) elapsed = 0:0:01:55 / Wed Dec  9 00:10:23 2015
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(11,11,0) tid=(15,1,0)
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(3,10,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (24831,295935), 3 CTAs running
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(1,11,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24853,295935), 3 CTAs running
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(1,11,0) tid=(15,11,0)
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(10,11,0) tid=(15,1,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(8,11,0) tid=(15,3,0)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(12,10,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (25448,295935), 3 CTAs running
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(3,10,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 321435  inst.: 49172832 (ipc=734.3) sim_rate=423903 (inst/sec) elapsed = 0:0:01:56 / Wed Dec  9 00:10:24 2015
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(7,11,0) tid=(15,3,0)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(13,10,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (25705,295935), 3 CTAs running
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(0,12,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (25859,295935), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25902,295935), 3 CTAs running
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(10,11,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (25995,295935), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 321935  inst.: 49576704 (ipc=735.7) sim_rate=423732 (inst/sec) elapsed = 0:0:01:57 / Wed Dec  9 00:10:25 2015
GPGPU-Sim uArch: Shader 6 finished CTA #3 (26027,295935), 3 CTAs running
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(9,12,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (26083,295935), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (26134,295935), 3 CTAs running
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(4,11,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (26180,295935), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (26198,295935), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (26287,295935), 3 CTAs running
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(13,10,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (26363,295935), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (26372,295935), 3 CTAs running
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(13,10,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 322435  inst.: 49980064 (ipc=737.0) sim_rate=423559 (inst/sec) elapsed = 0:0:01:58 / Wed Dec  9 00:10:26 2015
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(1,11,0) tid=(15,9,0)
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(3,11,0) tid=(15,1,0)
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(10,12,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (26783,295935), 2 CTAs running
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(9,11,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26911,295935), 2 CTAs running
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(0,12,0) tid=(15,9,0)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(12,11,0) tid=(15,7,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(8,12,0) tid=(15,13,0)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(1,12,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (27393,295935), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 323435  inst.: 50767456 (ipc=738.8) sim_rate=426617 (inst/sec) elapsed = 0:0:01:59 / Wed Dec  9 00:10:27 2015
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(8,12,0) tid=(15,3,0)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(3,12,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (27689,295935), 2 CTAs running
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(10,12,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (27793,295935), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (27877,295935), 2 CTAs running
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(9,12,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (27954,295935), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (27966,295935), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 323935  inst.: 51143584 (ipc=739.1) sim_rate=426196 (inst/sec) elapsed = 0:0:02:00 / Wed Dec  9 00:10:28 2015
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(10,12,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (28106,295935), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (28128,295935), 2 CTAs running
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(9,13,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (28169,295935), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (28182,295935), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (28199,295935), 2 CTAs running
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(8,13,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (28313,295935), 2 CTAs running
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(10,12,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (28461,295935), 2 CTAs running
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(2,13,0) tid=(15,9,0)
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(8,12,0) tid=(15,11,0)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(0,13,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (28785,295935), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (28873,295935), 1 CTAs running
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(3,12,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 324935  inst.: 51910496 (ipc=740.0) sim_rate=429012 (inst/sec) elapsed = 0:0:02:01 / Wed Dec  9 00:10:29 2015
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(2,13,0) tid=(15,9,0)
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(2,13,0) tid=(15,15,0)
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(8,13,0) tid=(15,5,0)
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(9,13,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (29476,295935), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 325435  inst.: 52245056 (ipc=738.8) sim_rate=428238 (inst/sec) elapsed = 0:0:02:02 / Wed Dec  9 00:10:30 2015
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(5,12,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (29802,295935), 1 CTAs running
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(11,13,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (29853,295935), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (29961,295935), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (29977,295935), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (29984,295935), 1 CTAs running
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(10,13,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (30006,295935), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (30028,295935), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (30106,295935), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (30126,295935), 1 CTAs running
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(9,13,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (30208,295935), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (30333,295935), 1 CTAs running
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(4,13,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30436,295935), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=6, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      56576     0.058824        0.058824         1768
        1068    intrinsic          fa8      53248     1.000000        1.000000         1664


GPGPU-Sim uArch: Shader 8 finished CTA #0 (30444,295935), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 326435  inst.: 52763552 (ipc=731.6) sim_rate=428971 (inst/sec) elapsed = 0:0:02:03 / Wed Dec  9 00:10:31 2015
GPGPU-Sim uArch: Shader 13 finished CTA #0 (30506,295935), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=6, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      56576     0.058824        0.058824         1768
        1068    intrinsic          fa8      53248     1.000000        1.000000         1664


GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(1,13,0) tid=(15,15,0)
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(10,13,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31068,295935), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=6, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      56576     0.058824        0.058824         1768
        1068    intrinsic          fa8      53248     1.000000        1.000000         1664


GPGPU-Sim uArch: Shader 14 finished CTA #0 (31358,295935), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=6, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      56576     0.058824        0.058824         1768
        1068    intrinsic          fa8      53248     1.000000        1.000000         1664


GPGPU-Sim uArch: Shader 1 finished CTA #0 (31432,295935), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=6, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      56576     0.058824        0.058824         1768
        1068    intrinsic          fa8      53248     1.000000        1.000000         1664


GPGPU-Sim uArch: Shader 0 finished CTA #0 (31482,295935), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=6, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      56576     0.058824        0.058824         1768
        1068    intrinsic          fa8      53248     1.000000        1.000000         1664


GPGPU-Sim uArch: Shader 6 finished CTA #0 (31653,295935), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=6, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      56576     0.058824        0.058824         1768
        1068    intrinsic          fa8      53248     1.000000        1.000000         1664


GPGPU-Sim uArch: Shader 4 finished CTA #0 (31712,295935), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=6, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      56576     0.058824        0.058824         1768
        1068    intrinsic          fa8      53248     1.000000        1.000000         1664


GPGPU-Sim uArch: Shader 7 finished CTA #0 (31734,295935), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=6, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      56576     0.058824        0.058824         1768
        1068    intrinsic          fa8      53248     1.000000        1.000000         1664


GPGPU-Sim uArch: Shader 5 finished CTA #0 (31740,295935), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=6, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      56576     0.058824        0.058824         1768
        1068    intrinsic          fa8      53248     1.000000        1.000000         1664


GPGPU-Sim uArch: Shader 3 finished CTA #0 (31748,295935), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=6, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      56576     0.058824        0.058824         1768
        1068    intrinsic          fa8      53248     1.000000        1.000000         1664


GPGPU-Sim uArch: Shader 10 finished CTA #0 (31823,295935), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=6, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      56576     0.058824        0.058824         1768
        1068    intrinsic          fa8      53248     1.000000        1.000000         1664


GPGPU-Sim uArch: Shader 11 finished CTA #0 (31840,295935), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=6, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      56576     0.058824        0.058824         1768
        1068    intrinsic          fa8      53248     1.000000        1.000000         1664


GPGPU-Sim uArch: Shader 12 finished CTA #0 (31976,295935), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=6, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      56576     0.058824        0.058824         1768
        1068    intrinsic          fa8      53248     1.000000        1.000000         1664


GPGPU-Sim uArch: Shader 8 finished CTA #1 (32103,295935), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=6, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      60928     0.058824        0.058824         1904
        1068    intrinsic          fa8      57344     1.000000        1.000000         1792


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 8.


BRANCH_STATS_PRINT: For Kernel(uid=6, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070     852992     0.058824        0.058824        26656
        1068    intrinsic          fa8     802816     1.000000        1.000000        25088


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

    10713600,            0,            0

kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 32104
gpu_sim_insn = 22529024
gpu_ipc =     701.7513
gpu_tot_sim_cycle = 328039
gpu_tot_sim_insn = 52978464
gpu_tot_ipc =     161.5005
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15971
gpu_stall_icnt2sh    = 24073
gpu_total_sim_rate=430719

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 977263
	L1I_total_cache_misses = 4287
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10662
L1D_cache:
	L1D_cache_core[0]: Access = 2142, Miss = 1278, Miss_rate = 0.597, Pending_hits = 107, Reservation_fails = 4001
	L1D_cache_core[1]: Access = 2263, Miss = 1335, Miss_rate = 0.590, Pending_hits = 123, Reservation_fails = 4110
	L1D_cache_core[2]: Access = 2142, Miss = 1186, Miss_rate = 0.554, Pending_hits = 104, Reservation_fails = 3886
	L1D_cache_core[3]: Access = 2142, Miss = 1299, Miss_rate = 0.606, Pending_hits = 116, Reservation_fails = 3931
	L1D_cache_core[4]: Access = 2142, Miss = 1224, Miss_rate = 0.571, Pending_hits = 94, Reservation_fails = 4589
	L1D_cache_core[5]: Access = 2142, Miss = 1252, Miss_rate = 0.585, Pending_hits = 116, Reservation_fails = 3933
	L1D_cache_core[6]: Access = 2142, Miss = 1328, Miss_rate = 0.620, Pending_hits = 97, Reservation_fails = 3971
	L1D_cache_core[7]: Access = 2142, Miss = 1199, Miss_rate = 0.560, Pending_hits = 121, Reservation_fails = 4779
	L1D_cache_core[8]: Access = 2152, Miss = 1268, Miss_rate = 0.589, Pending_hits = 119, Reservation_fails = 3912
	L1D_cache_core[9]: Access = 2142, Miss = 1260, Miss_rate = 0.588, Pending_hits = 104, Reservation_fails = 3538
	L1D_cache_core[10]: Access = 2142, Miss = 1279, Miss_rate = 0.597, Pending_hits = 117, Reservation_fails = 4668
	L1D_cache_core[11]: Access = 2142, Miss = 1321, Miss_rate = 0.617, Pending_hits = 107, Reservation_fails = 4656
	L1D_cache_core[12]: Access = 2142, Miss = 1302, Miss_rate = 0.608, Pending_hits = 116, Reservation_fails = 5078
	L1D_cache_core[13]: Access = 2142, Miss = 1305, Miss_rate = 0.609, Pending_hits = 101, Reservation_fails = 3771
	L1D_cache_core[14]: Access = 2142, Miss = 1267, Miss_rate = 0.592, Pending_hits = 121, Reservation_fails = 4157
	L1D_total_cache_accesses = 32261
	L1D_total_cache_misses = 19103
	L1D_total_cache_miss_rate = 0.5921
	L1D_total_cache_pending_hits = 1663
	L1D_total_cache_reservation_fails = 62980
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 10197
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62980
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1391
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 91
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10166
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 1482
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 972976
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4287
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10662
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
22720, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 
gpgpu_n_tot_thrd_icount = 59948704
gpgpu_n_tot_w_icount = 1873397
gpgpu_n_stall_shd_mem = 157442
gpgpu_n_mem_read_local = 91
gpgpu_n_mem_write_local = 1482
gpgpu_n_mem_read_global = 17521
gpgpu_n_mem_write_global = 7665
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 346112
gpgpu_n_store_insn = 122640
gpgpu_n_shmem_insn = 4180384
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 372192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 80990
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 76452
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:208070	W0_Idle:2425196	W0_Scoreboard:1725617	W1:2038	W2:1904	W3:1770	W4:1636	W5:1502	W6:1368	W7:1234	W8:1100	W9:966	W10:832	W11:698	W12:564	W13:430	W14:296	W15:162	W16:290255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1566642
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 140168 {8:17521,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 551880 {72:7665,}
traffic_breakdown_coretomem[INST_ACC_R] = 5888 {8:736,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 728 {8:91,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 105168 {40:48,72:1434,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2382856 {136:17521,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61320 {8:7665,}
traffic_breakdown_memtocore[INST_ACC_R] = 100096 {136:736,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 12376 {136:91,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 11856 {8:1482,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 239 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 328038 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21080 	3178 	1707 	809 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23600 	836 	265 	178 	179 	574 	1793 	83 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6780 	10122 	707 	18 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	3690 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	310 	39 	8 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       1739       979    none      none        2924      2759     10558      2392     14396      1294      5705      1306      3249      1304      3156      1311
dram[1]:       1591       976    none      none        2417      1769      3094      2409      1296      1273      1304      1325      1306      1333      1300      1318
dram[2]:       1579      1151    none      none        2719      2764      2728     10812      1297     14454      1321      5490      1299      3251      1307      3160
dram[3]:       1273      1089    none      none        1745      2244      2870      2459      1275      1295      1318      1297      1330      1305      1314      1294
dram[4]:       1250      1377    none      none        2894      2600     11166      2357     15181      1287      6003      1312      3257      1301      3160      1314
dram[5]:       1440      1773    none      none        2344      1605      2616      2405      1303      1276      1308      1310      1302      1323      1298      1325
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       420      1346       275      1330       288       271       276       267       273
dram[1]:        274       277         0         0       306       268       577       436       274       272       273       294       283       288       277       279
dram[2]:        278       265         0         0       270       268       506      1449       273      1405       285      1314       280       354       273       298
dram[3]:        281       268         0         0       268       301       566       420       283       278       290       273       273       270       273       272
dram[4]:        279       300         0         0       268       268      1506       393      1451       278      1439       283       275       273       273       276
dram[5]:        270       262         0         0       306       268       500       431       282       276       275       271       275       283       275       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=433006 n_nop=432242 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.00339
n_activity=5751 dram_eff=0.2553
bk0: 26a 432675i bk1: 20a 432841i bk2: 0a 433001i bk3: 0a 433004i bk4: 20a 432953i bk5: 20a 432951i bk6: 64a 432862i bk7: 64a 432854i bk8: 64a 432865i bk9: 64a 432864i bk10: 64a 432864i bk11: 64a 432867i bk12: 64a 432867i bk13: 64a 432862i bk14: 64a 432866i bk15: 64a 432860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000702069
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=433006 n_nop=432254 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.003381
n_activity=5541 dram_eff=0.2642
bk0: 24a 432789i bk1: 20a 432891i bk2: 0a 433002i bk3: 0a 433006i bk4: 20a 432956i bk5: 20a 432955i bk6: 64a 432855i bk7: 64a 432851i bk8: 64a 432866i bk9: 64a 432866i bk10: 64a 432865i bk11: 64a 432849i bk12: 64a 432862i bk13: 64a 432858i bk14: 64a 432861i bk15: 64a 432861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000448031
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=433006 n_nop=432248 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.003399
n_activity=5675 dram_eff=0.2594
bk0: 24a 432799i bk1: 20a 432891i bk2: 0a 433004i bk3: 0a 433008i bk4: 20a 432955i bk5: 24a 432947i bk6: 64a 432856i bk7: 64a 432862i bk8: 64a 432864i bk9: 64a 432860i bk10: 64a 432860i bk11: 64a 432863i bk12: 64a 432862i bk13: 64a 432859i bk14: 64a 432865i bk15: 64a 432865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000260966
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=433006 n_nop=432252 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.003372
n_activity=5623 dram_eff=0.2596
bk0: 24a 432750i bk1: 16a 432895i bk2: 0a 433002i bk3: 0a 433004i bk4: 20a 432955i bk5: 24a 432948i bk6: 64a 432858i bk7: 64a 432864i bk8: 64a 432865i bk9: 64a 432862i bk10: 64a 432866i bk11: 64a 432864i bk12: 64a 432863i bk13: 64a 432857i bk14: 64a 432864i bk15: 64a 432865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000489601
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=433006 n_nop=432255 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.003376
n_activity=5628 dram_eff=0.2598
bk0: 24a 432843i bk1: 16a 432865i bk2: 0a 433002i bk3: 0a 433005i bk4: 20a 432954i bk5: 24a 432943i bk6: 64a 432861i bk7: 64a 432852i bk8: 64a 432863i bk9: 64a 432856i bk10: 64a 432864i bk11: 64a 432850i bk12: 64a 432868i bk13: 64a 432867i bk14: 64a 432869i bk15: 64a 432867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000489601
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=433006 n_nop=432258 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.003363
n_activity=5501 dram_eff=0.2647
bk0: 20a 432870i bk1: 16a 432865i bk2: 0a 433001i bk3: 0a 433004i bk4: 20a 432954i bk5: 24a 432947i bk6: 64a 432858i bk7: 64a 432854i bk8: 64a 432861i bk9: 64a 432864i bk10: 64a 432865i bk11: 64a 432861i bk12: 64a 432863i bk13: 64a 432852i bk14: 64a 432865i bk15: 64a 432861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000381057

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3936, Miss = 183, Miss_rate = 0.046, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 1749, Miss = 180, Miss_rate = 0.103, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 1858, Miss = 182, Miss_rate = 0.098, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 1679, Miss = 180, Miss_rate = 0.107, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 1901, Miss = 182, Miss_rate = 0.096, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 3771, Miss = 182, Miss_rate = 0.048, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 1765, Miss = 182, Miss_rate = 0.103, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 1723, Miss = 180, Miss_rate = 0.104, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 3804, Miss = 182, Miss_rate = 0.048, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 1801, Miss = 180, Miss_rate = 0.100, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 1766, Miss = 180, Miss_rate = 0.102, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 1757, Miss = 180, Miss_rate = 0.102, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 27510
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0790
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7665
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1437
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 673
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=100932
icnt_total_pkts_simt_to_mem=45756
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 37.6002
	minimum = 6
	maximum = 991
Network latency average = 24.5309
	minimum = 6
	maximum = 716
Slowest packet = 34544
Flit latency average = 14.4568
	minimum = 6
	maximum = 716
Slowest flit = 92372
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0259827
	minimum = 0.0223337 (at node 7)
	maximum = 0.0449788 (at node 23)
Accepted packet rate average = 0.0259827
	minimum = 0.0223337 (at node 7)
	maximum = 0.0449788 (at node 23)
Injected flit rate average = 0.0707123
	minimum = 0.0352916 (at node 7)
	maximum = 0.206205 (at node 23)
Accepted flit rate average= 0.0707123
	minimum = 0.0423 (at node 22)
	maximum = 0.100112 (at node 8)
Injected packet length average = 2.72152
Accepted packet length average = 2.72152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.644 (6 samples)
	minimum = 6 (6 samples)
	maximum = 338.833 (6 samples)
Network latency average = 13.0701 (6 samples)
	minimum = 6 (6 samples)
	maximum = 228.833 (6 samples)
Flit latency average = 8.85331 (6 samples)
	minimum = 6 (6 samples)
	maximum = 228.167 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00916068 (6 samples)
	minimum = 0.00721039 (6 samples)
	maximum = 0.0178405 (6 samples)
Accepted packet rate average = 0.00916068 (6 samples)
	minimum = 0.00721039 (6 samples)
	maximum = 0.0178405 (6 samples)
Injected flit rate average = 0.0246029 (6 samples)
	minimum = 0.0119863 (6 samples)
	maximum = 0.0765437 (6 samples)
Accepted flit rate average = 0.0246029 (6 samples)
	minimum = 0.0137333 (6 samples)
	maximum = 0.0365629 (6 samples)
Injected packet size average = 2.68571 (6 samples)
Accepted packet size average = 2.68571 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 3 sec (123 sec)
gpgpu_simulation_rate = 430719 (inst/sec)
gpgpu_simulation_rate = 2666 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4020ba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,328039)
GPGPU-Sim uArch: cycles simulated: 331039  inst.: 52982544 (ipc= 1.4) sim_rate=427278 (inst/sec) elapsed = 0:0:02:04 / Wed Dec  9 00:10:32 2015
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(0,0,0) tid=(12,0,0)
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 348539  inst.: 53009648 (ipc= 1.5) sim_rate=424077 (inst/sec) elapsed = 0:0:02:05 / Wed Dec  9 00:10:33 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 365539  inst.: 53025496 (ipc= 1.3) sim_rate=420837 (inst/sec) elapsed = 0:0:02:06 / Wed Dec  9 00:10:34 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 383039  inst.: 53032463 (ipc= 1.0) sim_rate=417578 (inst/sec) elapsed = 0:0:02:07 / Wed Dec  9 00:10:35 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (59330,328039), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z12lud_diagonalPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=7, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 9.


BRANCH_STATS_PRINT: For Kernel(uid=7, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       61704,       146208,        84760

kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
gpu_sim_cycle = 59331
gpu_sim_insn = 59360
gpu_ipc =       1.0005
gpu_tot_sim_cycle = 387370
gpu_tot_sim_insn = 53037824
gpu_tot_ipc =     136.9177
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15971
gpu_stall_icnt2sh    = 24073
gpu_total_sim_rate=417620

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 982083
	L1I_total_cache_misses = 4298
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10662
L1D_cache:
	L1D_cache_core[0]: Access = 2142, Miss = 1278, Miss_rate = 0.597, Pending_hits = 107, Reservation_fails = 4001
	L1D_cache_core[1]: Access = 2263, Miss = 1335, Miss_rate = 0.590, Pending_hits = 123, Reservation_fails = 4110
	L1D_cache_core[2]: Access = 2142, Miss = 1186, Miss_rate = 0.554, Pending_hits = 104, Reservation_fails = 3886
	L1D_cache_core[3]: Access = 2142, Miss = 1299, Miss_rate = 0.606, Pending_hits = 116, Reservation_fails = 3931
	L1D_cache_core[4]: Access = 2142, Miss = 1224, Miss_rate = 0.571, Pending_hits = 94, Reservation_fails = 4589
	L1D_cache_core[5]: Access = 2142, Miss = 1252, Miss_rate = 0.585, Pending_hits = 116, Reservation_fails = 3933
	L1D_cache_core[6]: Access = 2142, Miss = 1328, Miss_rate = 0.620, Pending_hits = 97, Reservation_fails = 3971
	L1D_cache_core[7]: Access = 2142, Miss = 1199, Miss_rate = 0.560, Pending_hits = 121, Reservation_fails = 4779
	L1D_cache_core[8]: Access = 2152, Miss = 1268, Miss_rate = 0.589, Pending_hits = 119, Reservation_fails = 3912
	L1D_cache_core[9]: Access = 2263, Miss = 1324, Miss_rate = 0.585, Pending_hits = 104, Reservation_fails = 3538
	L1D_cache_core[10]: Access = 2142, Miss = 1279, Miss_rate = 0.597, Pending_hits = 117, Reservation_fails = 4668
	L1D_cache_core[11]: Access = 2142, Miss = 1321, Miss_rate = 0.617, Pending_hits = 107, Reservation_fails = 4656
	L1D_cache_core[12]: Access = 2142, Miss = 1302, Miss_rate = 0.608, Pending_hits = 116, Reservation_fails = 5078
	L1D_cache_core[13]: Access = 2142, Miss = 1305, Miss_rate = 0.609, Pending_hits = 101, Reservation_fails = 3771
	L1D_cache_core[14]: Access = 2142, Miss = 1267, Miss_rate = 0.592, Pending_hits = 121, Reservation_fails = 4157
	L1D_total_cache_accesses = 32382
	L1D_total_cache_misses = 19167
	L1D_total_cache_miss_rate = 0.5919
	L1D_total_cache_pending_hits = 1663
	L1D_total_cache_reservation_fails = 62980
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 10200
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62980
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 1433
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 94
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10169
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 1527
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 977785
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10662
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
22720, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 
gpgpu_n_tot_thrd_icount = 60241376
gpgpu_n_tot_w_icount = 1882543
gpgpu_n_stall_shd_mem = 158149
gpgpu_n_mem_read_local = 94
gpgpu_n_mem_write_local = 1527
gpgpu_n_mem_read_global = 17537
gpgpu_n_mem_write_global = 7680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 346368
gpgpu_n_store_insn = 122880
gpgpu_n_shmem_insn = 4186200
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 372960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 81697
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 76452
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:208070	W0_Idle:2491389	W0_Scoreboard:1768968	W1:3057	W2:2856	W3:2655	W4:2454	W5:2253	W6:2052	W7:1851	W8:1650	W9:1449	W10:1248	W11:1047	W12:846	W13:645	W14:444	W15:243	W16:291151	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1566642
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 140296 {8:17537,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 552960 {72:7680,}
traffic_breakdown_coretomem[INST_ACC_R] = 5976 {8:747,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 752 {8:94,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 107640 {40:72,72:1455,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2385032 {136:17537,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61440 {8:7680,}
traffic_breakdown_memtocore[INST_ACC_R] = 101592 {136:747,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 12784 {136:94,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 12216 {8:1527,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 239 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 387369 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21159 	3178 	1707 	809 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23690 	836 	265 	178 	179 	574 	1793 	83 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6798 	10123 	707 	18 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	3750 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	340 	39 	8 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       1850       991    none      none        2924      2759     10603      2392     14396      1294      5705      1306      3249      1304      3156      1311
dram[1]:       1591       988    none      none        2417      1769      3094      2409      1296      1273      1304      1325      1306      1333      1300      1318
dram[2]:       1579      1151    none      none        2719      2764      2728     10857      1297     14454      1321      5490      1299      3251      1307      3160
dram[3]:       1405      1089    none      none        1745      2244      2870      2459      1275      1295      1318      1297      1330      1305      1314      1294
dram[4]:       1382      1390    none      none        2894      2600     11215      2357     15181      1287      6003      1312      3257      1301      3160      1314
dram[5]:       1440      1773    none      none        2344      1605      2616      2405      1303      1276      1308      1310      1302      1323      1298      1325
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       420      1346       275      1330       288       271       276       267       273
dram[1]:        274       277         0         0       306       268       577       436       274       272       273       294       283       288       277       279
dram[2]:        278       265         0         0       270       268       506      1449       273      1405       285      1314       280       354       273       298
dram[3]:        281       268         0         0       268       301       566       420       283       278       290       273       273       270       273       272
dram[4]:        279       300         0         0       268       268      1506       393      1451       278      1439       283       275       273       273       276
dram[5]:        270       262         0         0       306       268       500       431       282       276       275       271       275       283       275       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511322 n_nop=510558 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.002871
n_activity=5751 dram_eff=0.2553
bk0: 26a 510991i bk1: 20a 511157i bk2: 0a 511317i bk3: 0a 511320i bk4: 20a 511269i bk5: 20a 511267i bk6: 64a 511178i bk7: 64a 511170i bk8: 64a 511181i bk9: 64a 511180i bk10: 64a 511180i bk11: 64a 511183i bk12: 64a 511183i bk13: 64a 511178i bk14: 64a 511182i bk15: 64a 511176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000594537
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511322 n_nop=510570 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.002863
n_activity=5541 dram_eff=0.2642
bk0: 24a 511105i bk1: 20a 511207i bk2: 0a 511318i bk3: 0a 511322i bk4: 20a 511272i bk5: 20a 511271i bk6: 64a 511171i bk7: 64a 511167i bk8: 64a 511182i bk9: 64a 511182i bk10: 64a 511181i bk11: 64a 511165i bk12: 64a 511178i bk13: 64a 511174i bk14: 64a 511177i bk15: 64a 511177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000379409
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511322 n_nop=510564 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.002879
n_activity=5675 dram_eff=0.2594
bk0: 24a 511115i bk1: 20a 511207i bk2: 0a 511320i bk3: 0a 511324i bk4: 20a 511271i bk5: 24a 511263i bk6: 64a 511172i bk7: 64a 511178i bk8: 64a 511180i bk9: 64a 511176i bk10: 64a 511176i bk11: 64a 511179i bk12: 64a 511178i bk13: 64a 511175i bk14: 64a 511181i bk15: 64a 511181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000220996
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511322 n_nop=510568 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.002855
n_activity=5623 dram_eff=0.2596
bk0: 24a 511066i bk1: 16a 511211i bk2: 0a 511318i bk3: 0a 511320i bk4: 20a 511271i bk5: 24a 511264i bk6: 64a 511174i bk7: 64a 511180i bk8: 64a 511181i bk9: 64a 511178i bk10: 64a 511182i bk11: 64a 511180i bk12: 64a 511179i bk13: 64a 511173i bk14: 64a 511180i bk15: 64a 511181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000414612
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511322 n_nop=510571 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.002859
n_activity=5628 dram_eff=0.2598
bk0: 24a 511159i bk1: 16a 511181i bk2: 0a 511318i bk3: 0a 511321i bk4: 20a 511270i bk5: 24a 511259i bk6: 64a 511177i bk7: 64a 511168i bk8: 64a 511179i bk9: 64a 511172i bk10: 64a 511180i bk11: 64a 511166i bk12: 64a 511184i bk13: 64a 511183i bk14: 64a 511185i bk15: 64a 511183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000414612
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511322 n_nop=510574 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.002848
n_activity=5501 dram_eff=0.2647
bk0: 20a 511186i bk1: 16a 511181i bk2: 0a 511317i bk3: 0a 511320i bk4: 20a 511270i bk5: 24a 511263i bk6: 64a 511174i bk7: 64a 511170i bk8: 64a 511177i bk9: 64a 511180i bk10: 64a 511181i bk11: 64a 511177i bk12: 64a 511179i bk13: 64a 511168i bk14: 64a 511181i bk15: 64a 511177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000322693

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3963, Miss = 183, Miss_rate = 0.046, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 1750, Miss = 180, Miss_rate = 0.103, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 1860, Miss = 182, Miss_rate = 0.098, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 1680, Miss = 180, Miss_rate = 0.107, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 1903, Miss = 182, Miss_rate = 0.096, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 3781, Miss = 182, Miss_rate = 0.048, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 1782, Miss = 182, Miss_rate = 0.102, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 1723, Miss = 180, Miss_rate = 0.104, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 3832, Miss = 182, Miss_rate = 0.047, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 1802, Miss = 180, Miss_rate = 0.100, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 1767, Miss = 180, Miss_rate = 0.102, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 1757, Miss = 180, Miss_rate = 0.102, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 27600
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0787
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1482
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 684
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=101142
icnt_total_pkts_simt_to_mem=45942
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.23889
	minimum = 6
	maximum = 14
Network latency average = 7.23333
	minimum = 6
	maximum = 14
Slowest packet = 55069
Flit latency average = 6.05556
	minimum = 6
	maximum = 10
Slowest flit = 146829
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000112364
	minimum = 0 (at node 0)
	maximum = 0.00151691 (at node 9)
Accepted packet rate average = 0.000112364
	minimum = 0 (at node 0)
	maximum = 0.00151691 (at node 9)
Injected flit rate average = 0.000247201
	minimum = 0 (at node 0)
	maximum = 0.00313495 (at node 9)
Accepted flit rate average= 0.000247201
	minimum = 0 (at node 0)
	maximum = 0.00353947 (at node 9)
Injected packet length average = 2.2
Accepted packet length average = 2.2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.1576 (7 samples)
	minimum = 6 (7 samples)
	maximum = 292.429 (7 samples)
Network latency average = 12.2362 (7 samples)
	minimum = 6 (7 samples)
	maximum = 198.143 (7 samples)
Flit latency average = 8.45363 (7 samples)
	minimum = 6 (7 samples)
	maximum = 197 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00786806 (7 samples)
	minimum = 0.00618034 (7 samples)
	maximum = 0.0155085 (7 samples)
Accepted packet rate average = 0.00786806 (7 samples)
	minimum = 0.00618034 (7 samples)
	maximum = 0.0155085 (7 samples)
Injected flit rate average = 0.0211236 (7 samples)
	minimum = 0.0102739 (7 samples)
	maximum = 0.0660568 (7 samples)
Accepted flit rate average = 0.0211236 (7 samples)
	minimum = 0.0117714 (7 samples)
	maximum = 0.0318452 (7 samples)
Injected packet size average = 2.68472 (7 samples)
Accepted packet size average = 2.68472 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 7 sec (127 sec)
gpgpu_simulation_rate = 417620 (inst/sec)
gpgpu_simulation_rate = 3050 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402175 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (13,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,387370)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,387370)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,387370)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,387370)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,387370)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,387370)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,387370)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,387370)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,387370)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,387370)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,387370)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,387370)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,387370)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 391370  inst.: 53098400 (ipc=15.1) sim_rate=414831 (inst/sec) elapsed = 0:0:02:08 / Wed Dec  9 00:10:36 2015
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(4,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 396870  inst.: 53196720 (ipc=16.7) sim_rate=412377 (inst/sec) elapsed = 0:0:02:09 / Wed Dec  9 00:10:37 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(9,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 402370  inst.: 53315248 (ipc=18.5) sim_rate=410117 (inst/sec) elapsed = 0:0:02:10 / Wed Dec  9 00:10:38 2015
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(8,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 407370  inst.: 53482624 (ipc=22.2) sim_rate=408264 (inst/sec) elapsed = 0:0:02:11 / Wed Dec  9 00:10:39 2015
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(10,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(8,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 412370  inst.: 53650336 (ipc=24.5) sim_rate=406441 (inst/sec) elapsed = 0:0:02:12 / Wed Dec  9 00:10:40 2015
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(12,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(11,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 416870  inst.: 53801232 (ipc=25.9) sim_rate=404520 (inst/sec) elapsed = 0:0:02:13 / Wed Dec  9 00:10:41 2015
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(8,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 421870  inst.: 53969152 (ipc=27.0) sim_rate=402754 (inst/sec) elapsed = 0:0:02:14 / Wed Dec  9 00:10:42 2015
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(6,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(10,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 426870  inst.: 54136272 (ipc=27.8) sim_rate=401009 (inst/sec) elapsed = 0:0:02:15 / Wed Dec  9 00:10:43 2015
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(8,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 431870  inst.: 54303328 (ipc=28.4) sim_rate=399289 (inst/sec) elapsed = 0:0:02:16 / Wed Dec  9 00:10:44 2015
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(7,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(7,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 436870  inst.: 54479056 (ipc=29.1) sim_rate=397657 (inst/sec) elapsed = 0:0:02:17 / Wed Dec  9 00:10:45 2015
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(10,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 441870  inst.: 54654944 (ipc=29.7) sim_rate=396050 (inst/sec) elapsed = 0:0:02:18 / Wed Dec  9 00:10:46 2015
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 446870  inst.: 54830752 (ipc=30.1) sim_rate=394465 (inst/sec) elapsed = 0:0:02:19 / Wed Dec  9 00:10:47 2015
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(9,0,0) tid=(7,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(6,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 451870  inst.: 54987920 (ipc=30.2) sim_rate=392770 (inst/sec) elapsed = 0:0:02:20 / Wed Dec  9 00:10:48 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (64562,387370), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=8, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(9,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (66297,387370), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=8, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (66303,387370), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=8, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (66311,387370), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=8, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (66317,387370), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=8, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 0 finished CTA #0 (66323,387370), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=8, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 1 finished CTA #0 (66332,387370), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=8, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 2 finished CTA #0 (66340,387370), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=8, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (66347,387370), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=8, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (66360,387370), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=8, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (66367,387370), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=8, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (66373,387370), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=8, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 7 finished CTA #0 (66379,387370), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=8, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 7.


BRANCH_STATS_PRINT: For Kernel(uid=8, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720        416     0.500000        0.500000           13
         758    extrinsic          7e0       1872     0.111111        0.055556          117
         7d8    extrinsic          748       1664     1.000000        0.500000          104
         818    extrinsic          8a0       3536     0.058824        0.029412          221
         898    extrinsic          808       3328     1.000000        0.500000          208
         5d0    extrinsic          658       1872     0.111111        0.055556          117
         650    extrinsic          5c0       1664     1.000000        0.500000          104
         678    extrinsic          718       3536     0.058824        0.029412          221
         710    extrinsic          668       3328     1.000000        0.500000          208
         718    extrinsic          8a0        208     1.000000        0.500000           13
         8c0    extrinsic          a08        416     0.500000        0.500000           13
         a30    intrinsic          c40       3536     0.058824        0.029412          221
         a50    intrinsic          b38      28288     0.117647        0.058824         1768
         c38    intrinsic          a20       3328     1.000000        0.500000          208
         b30    intrinsic          a40      24960     1.000000        0.500000         1560
         8e8    intrinsic          a00       3328     0.062500        0.031250          208
         908    intrinsic          9f0      28080     0.111111        0.055556         1755
         9e8    intrinsic          8f8      24960     1.000000        0.500000         1560
         9f8    intrinsic          8d8       3120     1.000000        0.500000          195
         a00    extrinsic          c40        208     1.000000        0.500000           13
         c60    extrinsic          d40        416     0.500000        0.500000           13
         d88    extrinsic          e10       3536     0.058824        0.029412          221
         e08    extrinsic          d78       3328     1.000000        0.500000          208
         c98    extrinsic          d38       3328     0.062500        0.031250          208
         d30    extrinsic          c88       3120     1.000000        0.500000          195
         d38    extrinsic          e10        208     1.000000        0.500000           13


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

     2076464,      2068976,            0

kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
gpu_sim_cycle = 66380
gpu_sim_insn = 2003040
gpu_ipc =      30.1754
gpu_tot_sim_cycle = 453750
gpu_tot_sim_insn = 55040864
gpu_tot_ipc =     121.3022
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15971
gpu_stall_icnt2sh    = 24105
gpu_total_sim_rate=393149

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1050320
	L1I_total_cache_misses = 4545
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10662
L1D_cache:
	L1D_cache_core[0]: Access = 2317, Miss = 1377, Miss_rate = 0.594, Pending_hits = 107, Reservation_fails = 4001
	L1D_cache_core[1]: Access = 2438, Miss = 1434, Miss_rate = 0.588, Pending_hits = 123, Reservation_fails = 4110
	L1D_cache_core[2]: Access = 2317, Miss = 1285, Miss_rate = 0.555, Pending_hits = 104, Reservation_fails = 3886
	L1D_cache_core[3]: Access = 2317, Miss = 1398, Miss_rate = 0.603, Pending_hits = 116, Reservation_fails = 3931
	L1D_cache_core[4]: Access = 2317, Miss = 1323, Miss_rate = 0.571, Pending_hits = 94, Reservation_fails = 4589
	L1D_cache_core[5]: Access = 2317, Miss = 1352, Miss_rate = 0.584, Pending_hits = 116, Reservation_fails = 3933
	L1D_cache_core[6]: Access = 2317, Miss = 1427, Miss_rate = 0.616, Pending_hits = 97, Reservation_fails = 3971
	L1D_cache_core[7]: Access = 2317, Miss = 1298, Miss_rate = 0.560, Pending_hits = 121, Reservation_fails = 4779
	L1D_cache_core[8]: Access = 2152, Miss = 1268, Miss_rate = 0.589, Pending_hits = 119, Reservation_fails = 3912
	L1D_cache_core[9]: Access = 2263, Miss = 1324, Miss_rate = 0.585, Pending_hits = 104, Reservation_fails = 3538
	L1D_cache_core[10]: Access = 2317, Miss = 1362, Miss_rate = 0.588, Pending_hits = 117, Reservation_fails = 4668
	L1D_cache_core[11]: Access = 2317, Miss = 1420, Miss_rate = 0.613, Pending_hits = 107, Reservation_fails = 4656
	L1D_cache_core[12]: Access = 2317, Miss = 1401, Miss_rate = 0.605, Pending_hits = 116, Reservation_fails = 5078
	L1D_cache_core[13]: Access = 2317, Miss = 1404, Miss_rate = 0.606, Pending_hits = 101, Reservation_fails = 3771
	L1D_cache_core[14]: Access = 2317, Miss = 1366, Miss_rate = 0.590, Pending_hits = 121, Reservation_fails = 4157
	L1D_total_cache_accesses = 34657
	L1D_total_cache_misses = 20439
	L1D_total_cache_miss_rate = 0.5898
	L1D_total_cache_pending_hits = 1663
	L1D_total_cache_reservation_fails = 62980
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 10239
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62980
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 2018
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 133
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10208
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 2151
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1045775
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4545
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10662
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
32685, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 1860, 
gpgpu_n_tot_thrd_icount = 64386816
gpgpu_n_tot_w_icount = 2012088
gpgpu_n_stall_shd_mem = 193821
gpgpu_n_mem_read_local = 133
gpgpu_n_mem_write_local = 2151
gpgpu_n_mem_read_global = 18145
gpgpu_n_mem_write_global = 8083
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 356352
gpgpu_n_store_insn = 129328
gpgpu_n_shmem_insn = 4412296
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 117369
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 76452
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:208070	W0_Idle:3462987	W0_Scoreboard:2389077	W1:3057	W2:2856	W3:2655	W4:2454	W5:2253	W6:2052	W7:1851	W8:1650	W9:1449	W10:1248	W11:1047	W12:846	W13:645	W14:444	W15:243	W16:420462	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1566876
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 145160 {8:18145,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 581976 {72:8083,}
traffic_breakdown_coretomem[INST_ACC_R] = 7952 {8:994,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1064 {8:133,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 152568 {40:72,72:2079,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2467720 {136:18145,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 64664 {8:8083,}
traffic_breakdown_memtocore[INST_ACC_R] = 135184 {136:994,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18088 {136:133,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 17208 {8:2151,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 233 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 453749 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22833 	3178 	1707 	809 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	25602 	844 	266 	178 	179 	574 	1793 	83 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7423 	10145 	707 	18 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	4777 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	404 	39 	8 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       2460      1428    none      none        2924      2759     10960      2587     14538      1294      5847      1306      3391      1304      3298      1311
dram[1]:       2360      1413    none      none        2417      1769      3272      2605      1296      1273      1304      1325      1306      1333      1300      1318
dram[2]:       2223      1601    none      none        2719      2764      2906     11223      1297     14596      1321      5632      1299      3393      1307      3302
dram[3]:       1865      1599    none      none        1745      2244      3048      2636      1275      1295      1318      1297      1330      1305      1314      1294
dram[4]:       1701      2020    none      none        2894      2600     11631      2535     15323      1287      6145      1312      3399      1301      3302      1314
dram[5]:       2115      2360    none      none        2344      1605      2811      2582      1303      1276      1308      1310      1302      1323      1298      1325
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       420      1346       275      1330       288       271       276       267       273
dram[1]:        274       277         0         0       306       268       577       436       274       272       273       294       283       288       277       279
dram[2]:        278       265         0         0       270       268       506      1449       273      1405       285      1314       280       354       273       298
dram[3]:        281       268         0         0       268       301       566       420       283       278       290       273       273       270       273       272
dram[4]:        279       300         0         0       268       268      1506       393      1451       278      1439       283       275       273       273       276
dram[5]:        270       262         0         0       306       268       500       431       282       276       275       271       275       283       275       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598943 n_nop=598179 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.002451
n_activity=5751 dram_eff=0.2553
bk0: 26a 598612i bk1: 20a 598778i bk2: 0a 598938i bk3: 0a 598941i bk4: 20a 598890i bk5: 20a 598888i bk6: 64a 598799i bk7: 64a 598791i bk8: 64a 598802i bk9: 64a 598801i bk10: 64a 598801i bk11: 64a 598804i bk12: 64a 598804i bk13: 64a 598799i bk14: 64a 598803i bk15: 64a 598797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000507561
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598943 n_nop=598191 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.002444
n_activity=5541 dram_eff=0.2642
bk0: 24a 598726i bk1: 20a 598828i bk2: 0a 598939i bk3: 0a 598943i bk4: 20a 598893i bk5: 20a 598892i bk6: 64a 598792i bk7: 64a 598788i bk8: 64a 598803i bk9: 64a 598803i bk10: 64a 598802i bk11: 64a 598786i bk12: 64a 598799i bk13: 64a 598795i bk14: 64a 598798i bk15: 64a 598798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000323904
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598943 n_nop=598185 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.002458
n_activity=5675 dram_eff=0.2594
bk0: 24a 598736i bk1: 20a 598828i bk2: 0a 598941i bk3: 0a 598945i bk4: 20a 598892i bk5: 24a 598884i bk6: 64a 598793i bk7: 64a 598799i bk8: 64a 598801i bk9: 64a 598797i bk10: 64a 598797i bk11: 64a 598800i bk12: 64a 598799i bk13: 64a 598796i bk14: 64a 598802i bk15: 64a 598802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000188666
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598943 n_nop=598189 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.002438
n_activity=5623 dram_eff=0.2596
bk0: 24a 598687i bk1: 16a 598832i bk2: 0a 598939i bk3: 0a 598941i bk4: 20a 598892i bk5: 24a 598885i bk6: 64a 598795i bk7: 64a 598801i bk8: 64a 598802i bk9: 64a 598799i bk10: 64a 598803i bk11: 64a 598801i bk12: 64a 598800i bk13: 64a 598794i bk14: 64a 598801i bk15: 64a 598802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000353957
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598943 n_nop=598192 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.002441
n_activity=5628 dram_eff=0.2598
bk0: 24a 598780i bk1: 16a 598802i bk2: 0a 598939i bk3: 0a 598942i bk4: 20a 598891i bk5: 24a 598880i bk6: 64a 598798i bk7: 64a 598789i bk8: 64a 598800i bk9: 64a 598793i bk10: 64a 598801i bk11: 64a 598787i bk12: 64a 598805i bk13: 64a 598804i bk14: 64a 598806i bk15: 64a 598804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000353957
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=598943 n_nop=598195 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.002431
n_activity=5501 dram_eff=0.2647
bk0: 20a 598807i bk1: 16a 598802i bk2: 0a 598938i bk3: 0a 598941i bk4: 20a 598891i bk5: 24a 598884i bk6: 64a 598795i bk7: 64a 598791i bk8: 64a 598798i bk9: 64a 598801i bk10: 64a 598802i bk11: 64a 598798i bk12: 64a 598800i bk13: 64a 598789i bk14: 64a 598802i bk15: 64a 598798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000275485

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4292, Miss = 183, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 1857, Miss = 180, Miss_rate = 0.097, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 2024, Miss = 182, Miss_rate = 0.090, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 1786, Miss = 180, Miss_rate = 0.101, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 2038, Miss = 182, Miss_rate = 0.089, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 4042, Miss = 182, Miss_rate = 0.045, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 1874, Miss = 182, Miss_rate = 0.097, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 1825, Miss = 180, Miss_rate = 0.099, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 4089, Miss = 182, Miss_rate = 0.045, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 1917, Miss = 180, Miss_rate = 0.094, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 1904, Miss = 180, Miss_rate = 0.095, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 1873, Miss = 180, Miss_rate = 0.096, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 29521
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0736
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8083
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 2106
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 931
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=106639
icnt_total_pkts_simt_to_mem=49917
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.63118
	minimum = 6
	maximum = 30
Network latency average = 7.60541
	minimum = 6
	maximum = 30
Slowest packet = 55207
Flit latency average = 6.16079
	minimum = 6
	maximum = 30
Slowest flit = 147091
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00214366
	minimum = 0 (at node 8)
	maximum = 0.00495631 (at node 15)
Accepted packet rate average = 0.00214366
	minimum = 0 (at node 8)
	maximum = 0.00495631 (at node 15)
Injected flit rate average = 0.00528495
	minimum = 0 (at node 8)
	maximum = 0.0155017 (at node 15)
Accepted flit rate average= 0.00528495
	minimum = 0 (at node 8)
	maximum = 0.00959626 (at node 15)
Injected packet length average = 2.46538
Accepted packet length average = 2.46538
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0918 (8 samples)
	minimum = 6 (8 samples)
	maximum = 259.625 (8 samples)
Network latency average = 11.6574 (8 samples)
	minimum = 6 (8 samples)
	maximum = 177.125 (8 samples)
Flit latency average = 8.16703 (8 samples)
	minimum = 6 (8 samples)
	maximum = 176.125 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00715251 (8 samples)
	minimum = 0.00540779 (8 samples)
	maximum = 0.0141895 (8 samples)
Accepted packet rate average = 0.00715251 (8 samples)
	minimum = 0.00540779 (8 samples)
	maximum = 0.0141895 (8 samples)
Injected flit rate average = 0.0191437 (8 samples)
	minimum = 0.0089897 (8 samples)
	maximum = 0.0597374 (8 samples)
Accepted flit rate average = 0.0191437 (8 samples)
	minimum = 0.0103 (8 samples)
	maximum = 0.0290641 (8 samples)
Injected packet size average = 2.6765 (8 samples)
Accepted packet size average = 2.6765 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 20 sec (140 sec)
gpgpu_simulation_rate = 393149 (inst/sec)
gpgpu_simulation_rate = 3241 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402230 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (13,13,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,453750)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,453750)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,453750)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,453750)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,453750)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,453750)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,453750)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,453750)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,453750)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,453750)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,453750)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,453750)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,453750)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,453750)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,453750)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,453750)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,453750)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,453750)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,453750)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,453750)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,453750)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,453750)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,453750)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,453750)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,453750)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,453750)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,453750)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,453750)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,453750)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,453750)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,453750)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,453750)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,453750)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,453750)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,453750)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,453750)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,453750)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,453750)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,453750)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,453750)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,453750)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,453750)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,453750)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,453750)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,453750)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,453750)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,453750)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,453750)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,453750)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,453750)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,453750)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,453750)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,453750)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,453750)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,453750)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,453750)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,453750)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,453750)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,453750)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,453750)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,453750)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,453750)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,453750)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,453750)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,453750)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,453750)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,453750)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,453750)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,453750)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,453750)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,453750)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,453750)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,453750)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,453750)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,453750)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,453750)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,453750)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,453750)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,453750)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,453750)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,453750)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,453750)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,453750)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,453750)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,453750)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,453750)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,453750)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,453750)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,453750)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,453750)
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(3,3,0) tid=(7,8,0)
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(10,6,0) tid=(7,8,0)
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(11,4,0) tid=(7,14,0)
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 454250  inst.: 55437376 (ipc=793.0) sim_rate=393172 (inst/sec) elapsed = 0:0:02:21 / Wed Dec  9 00:10:49 2015
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(11,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(9,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(3,3,0) tid=(7,14,0)
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 455250  inst.: 55833920 (ipc=528.7) sim_rate=393196 (inst/sec) elapsed = 0:0:02:22 / Wed Dec  9 00:10:50 2015
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(1,4,0) tid=(7,8,0)
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(6,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(2,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 456750  inst.: 56260864 (ipc=406.7) sim_rate=393432 (inst/sec) elapsed = 0:0:02:23 / Wed Dec  9 00:10:51 2015
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(1,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(3,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(9,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(6,0,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 457750  inst.: 56717280 (ipc=419.1) sim_rate=393870 (inst/sec) elapsed = 0:0:02:24 / Wed Dec  9 00:10:52 2015
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(12,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(0,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(4,0,0) tid=(7,14,0)
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(10,0,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4518,453750), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4519,453750)
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(3,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(2,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(7,0,0) tid=(7,14,0)
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(12,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 458750  inst.: 57533568 (ipc=498.5) sim_rate=396783 (inst/sec) elapsed = 0:0:02:25 / Wed Dec  9 00:10:53 2015
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(9,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(4,0,0) tid=(7,14,0)
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(8,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(1,1,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 459250  inst.: 57944608 (ipc=528.0) sim_rate=396880 (inst/sec) elapsed = 0:0:02:26 / Wed Dec  9 00:10:54 2015
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5664,453750), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5665,453750)
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(0,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(12,0,0) tid=(7,14,0)
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(3,0,0) tid=(7,12,0)
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(1,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(11,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 460250  inst.: 58767264 (ipc=573.3) sim_rate=399777 (inst/sec) elapsed = 0:0:02:27 / Wed Dec  9 00:10:55 2015
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(4,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(10,0,0) tid=(7,12,0)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(0,2,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6854,453750), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6855,453750)
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(12,1,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6982,453750), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6983,453750)
GPGPU-Sim uArch: cycles simulated: 460750  inst.: 59179936 (ipc=591.3) sim_rate=399864 (inst/sec) elapsed = 0:0:02:28 / Wed Dec  9 00:10:56 2015
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(11,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7025,453750), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7026,453750)
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(0,1,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7188,453750), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7189,453750)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(1,3,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7259,453750), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7260,453750)
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(4,2,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7372,453750), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7373,453750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7466,453750), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7467,453750)
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(5,3,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 461250  inst.: 59598560 (ipc=607.7) sim_rate=399990 (inst/sec) elapsed = 0:0:02:29 / Wed Dec  9 00:10:57 2015
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7559,453750), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7560,453750)
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(7,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(2,2,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7723,453750), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7724,453750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7756,453750), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7757,453750)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7769,453750), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7770,453750)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7823,453750), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(7824,453750)
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(0,2,0) tid=(7,10,0)
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(2,2,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7949,453750), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7950,453750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8029,453750), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8030,453750)
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8105,453750), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8106,453750)
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(3,4,0) tid=(7,8,0)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(6,4,0) tid=(7,8,0)
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(10,2,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 462250  inst.: 60430528 (ipc=634.1) sim_rate=402870 (inst/sec) elapsed = 0:0:02:30 / Wed Dec  9 00:10:58 2015
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(2,3,0) tid=(7,14,0)
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(12,2,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8640,453750), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(8641,453750)
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(11,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(8,4,0) tid=(7,14,0)
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 462750  inst.: 60842240 (ipc=644.6) sim_rate=402928 (inst/sec) elapsed = 0:0:02:31 / Wed Dec  9 00:10:59 2015
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9018,453750), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9019,453750)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9023,453750), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9024,453750)
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(3,4,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9325,453750), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9326,453750)
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(6,3,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9343,453750), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9344,453750)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9345,453750), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9346,453750)
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(5,8,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9497,453750), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9498,453750)
GPGPU-Sim uArch: cycles simulated: 463250  inst.: 61256768 (ipc=654.3) sim_rate=403005 (inst/sec) elapsed = 0:0:02:32 / Wed Dec  9 00:11:00 2015
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(10,2,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9643,453750), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9644,453750)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9657,453750), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9658,453750)
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(6,3,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9746,453750), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9747,453750)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9751,453750), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9752,453750)
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(12,3,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9806,453750), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9807,453750)
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(7,3,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9924,453750), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9925,453750)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9960,453750), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9961,453750)
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(8,4,0) tid=(7,14,0)
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(6,5,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10183,453750), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10184,453750)
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(12,3,0) tid=(7,8,0)
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(10,5,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 464250  inst.: 62083872 (ipc=670.8) sim_rate=405776 (inst/sec) elapsed = 0:0:02:33 / Wed Dec  9 00:11:01 2015
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(9,3,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (10705,453750), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(10706,453750)
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10863,453750), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10864,453750)
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(10,4,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10987,453750), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10988,453750)
GPGPU-Sim uArch: cycles simulated: 464750  inst.: 62495712 (ipc=677.7) sim_rate=405816 (inst/sec) elapsed = 0:0:02:34 / Wed Dec  9 00:11:02 2015
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(6,4,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11115,453750), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11116,453750)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11162,453750), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11163,453750)
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(6,4,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11315,453750), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11316,453750)
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(5,9,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11393,453750), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11394,453750)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11402,453750), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11403,453750)
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 465250  inst.: 62912864 (ipc=684.5) sim_rate=405889 (inst/sec) elapsed = 0:0:02:35 / Wed Dec  9 00:11:03 2015
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11501,453750), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11502,453750)
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(4,5,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11635,453750), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11636,453750)
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(2,5,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11684,453750), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11685,453750)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (11712,453750), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(11713,453750)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11746,453750), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11747,453750)
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(6,4,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11798,453750), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11799,453750)
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(6,5,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11934,453750), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11935,453750)
GPGPU-Sim uArch: cycles simulated: 465750  inst.: 63330400 (ipc=690.8) sim_rate=405964 (inst/sec) elapsed = 0:0:02:36 / Wed Dec  9 00:11:04 2015
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(4,5,0) tid=(7,12,0)
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(9,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(11,6,0) tid=(7,10,0)
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(1,5,0) tid=(7,14,0)
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(9,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(2,5,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (12677,453750), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(12678,453750)
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(0,9,0) tid=(7,0,0)
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(1,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(9,5,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 466750  inst.: 64155360 (ipc=701.1) sim_rate=408632 (inst/sec) elapsed = 0:0:02:37 / Wed Dec  9 00:11:05 2015
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13004,453750), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(13005,453750)
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(1,7,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13101,453750), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(13102,453750)
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(9,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(3,6,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13344,453750), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(13345,453750)
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(10,5,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (13453,453750), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(13454,453750)
GPGPU-Sim uArch: cycles simulated: 467250  inst.: 64566784 (ipc=705.6) sim_rate=408650 (inst/sec) elapsed = 0:0:02:38 / Wed Dec  9 00:11:06 2015
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13516,453750), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13517,453750)
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(10,5,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13563,453750), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(13564,453750)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13581,453750), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13582,453750)
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(0,6,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13660,453750), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13661,453750)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13732,453750), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(13733,453750)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (13739,453750), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(13740,453750)
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(10,5,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (13784,453750), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(13785,453750)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13815,453750), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(13816,453750)
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(5,6,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (13985,453750), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(13986,453750)
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(12,10,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 467750  inst.: 64982176 (ipc=710.1) sim_rate=408692 (inst/sec) elapsed = 0:0:02:39 / Wed Dec  9 00:11:07 2015
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14023,453750), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(14024,453750)
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(8,6,0) tid=(7,14,0)
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(8,7,0) tid=(7,6,0)
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(7,6,0) tid=(7,8,0)
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(11,6,0) tid=(7,10,0)
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(0,5,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (14679,453750), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(14680,453750)
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(0,5,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14833,453750), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(14834,453750)
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(10,6,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (14916,453750), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(14917,453750)
GPGPU-Sim uArch: cycles simulated: 468750  inst.: 65743424 (ipc=713.5) sim_rate=410896 (inst/sec) elapsed = 0:0:02:40 / Wed Dec  9 00:11:08 2015
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(4,7,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15099,453750), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(15100,453750)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15107,453750), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15108,453750)
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(4,6,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (15251,453750), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(15252,453750)
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(6,6,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15327,453750), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15328,453750)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15331,453750), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15332,453750)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (15390,453750), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(15391,453750)
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(4,6,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15459,453750), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(15460,453750)
GPGPU-Sim uArch: cycles simulated: 469250  inst.: 66125792 (ipc=715.2) sim_rate=410719 (inst/sec) elapsed = 0:0:02:41 / Wed Dec  9 00:11:09 2015
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(11,7,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (15567,453750), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(15568,453750)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15616,453750), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(15617,453750)
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(2,8,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15667,453750), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(15668,453750)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (15699,453750), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(15700,453750)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15741,453750), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15742,453750)
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(9,7,0) tid=(7,14,0)
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(4,7,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 469750  inst.: 66528000 (ipc=717.9) sim_rate=410666 (inst/sec) elapsed = 0:0:02:42 / Wed Dec  9 00:11:10 2015
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(0,8,0) tid=(7,8,0)
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(1,7,0) tid=(7,14,0)
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(1,8,0) tid=(7,8,0)
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(9,6,0) tid=(7,10,0)
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(11,7,0) tid=(7,2,0)
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(3,8,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (16623,453750), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(16624,453750)
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(11,8,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (16798,453750), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(16799,453750)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (16851,453750), 5 CTAs running
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(8,8,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16874,453750), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16882,453750), 5 CTAs running
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(5,8,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 470750  inst.: 67318880 (ipc=722.2) sim_rate=412999 (inst/sec) elapsed = 0:0:02:43 / Wed Dec  9 00:11:11 2015
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(4,7,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17104,453750), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17119,453750), 5 CTAs running
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(0,9,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (17316,453750), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17330,453750), 5 CTAs running
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(4,8,0) tid=(7,0,0)
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(11,8,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17481,453750), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 471250  inst.: 67726272 (ipc=724.9) sim_rate=412965 (inst/sec) elapsed = 0:0:02:44 / Wed Dec  9 00:11:12 2015
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17543,453750), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17559,453750), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17562,453750), 5 CTAs running
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(6,8,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17598,453750), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17609,453750), 5 CTAs running
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(9,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(10,8,0) tid=(7,10,0)
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(9,8,0) tid=(7,10,0)
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(6,8,0) tid=(7,12,0)
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(12,8,0) tid=(7,4,0)
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(0,8,0) tid=(7,12,0)
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(4,9,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 472250  inst.: 68528960 (ipc=729.1) sim_rate=415327 (inst/sec) elapsed = 0:0:02:45 / Wed Dec  9 00:11:13 2015
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(1,9,0) tid=(7,14,0)
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(3,9,0) tid=(7,0,0)
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(2,7,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18789,453750), 5 CTAs running
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(6,8,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18919,453750), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18924,453750), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18952,453750), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 472750  inst.: 68911520 (ipc=730.0) sim_rate=415129 (inst/sec) elapsed = 0:0:02:46 / Wed Dec  9 00:11:14 2015
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(11,9,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19049,453750), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19086,453750), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19157,453750), 4 CTAs running
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(1,9,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19197,453750), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19262,453750), 4 CTAs running
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(0,10,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19338,453750), 4 CTAs running
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(3,8,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19401,453750), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19438,453750), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19478,453750), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 473250  inst.: 69313696 (ipc=731.9) sim_rate=415052 (inst/sec) elapsed = 0:0:02:47 / Wed Dec  9 00:11:15 2015
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(7,8,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19532,453750), 4 CTAs running
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(12,8,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19690,453750), 4 CTAs running
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(9,8,0) tid=(7,12,0)
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(4,10,0) tid=(7,12,0)
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(6,8,0) tid=(7,12,0)
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(7,9,0) tid=(7,2,0)
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(7,9,0) tid=(7,8,0)
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(0,10,0) tid=(7,0,0)
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(1,10,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 474250  inst.: 70107776 (ipc=735.0) sim_rate=417308 (inst/sec) elapsed = 0:0:02:48 / Wed Dec  9 00:11:16 2015
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(5,9,0) tid=(7,0,0)
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(4,10,0) tid=(7,6,0)
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(5,9,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (20900,453750), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20933,453750), 3 CTAs running
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(9,9,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 474750  inst.: 70505056 (ipc=736.4) sim_rate=417189 (inst/sec) elapsed = 0:0:02:49 / Wed Dec  9 00:11:17 2015
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21012,453750), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21050,453750), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21051,453750), 3 CTAs running
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(10,8,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21148,453750), 3 CTAs running
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(12,9,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21251,453750), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21271,453750), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21325,453750), 3 CTAs running
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(5,11,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21423,453750), 3 CTAs running
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(5,10,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 475250  inst.: 70911232 (ipc=738.2) sim_rate=417124 (inst/sec) elapsed = 0:0:02:50 / Wed Dec  9 00:11:18 2015
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21519,453750), 3 CTAs running
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(2,10,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21613,453750), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21634,453750), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21638,453750), 3 CTAs running
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(0,10,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21695,453750), 3 CTAs running
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(8,11,0) tid=(7,2,0)
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(7,10,0) tid=(7,4,0)
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(5,11,0) tid=(7,12,0)
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(11,11,0) tid=(7,10,0)
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(0,10,0) tid=(7,12,0)
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(8,10,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 476250  inst.: 71713120 (ipc=741.0) sim_rate=419374 (inst/sec) elapsed = 0:0:02:51 / Wed Dec  9 00:11:19 2015
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(8,9,0) tid=(7,10,0)
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(5,10,0) tid=(7,8,0)
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(11,10,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22827,453750), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22877,453750), 3 CTAs running
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(5,11,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22989,453750), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 476750  inst.: 72087264 (ipc=741.1) sim_rate=419112 (inst/sec) elapsed = 0:0:02:52 / Wed Dec  9 00:11:20 2015
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(8,10,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23052,453750), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23062,453750), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23116,453750), 2 CTAs running
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(10,10,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23193,453750), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23244,453750), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23265,453750), 2 CTAs running
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(4,11,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23375,453750), 2 CTAs running
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(9,10,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23486,453750), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 477250  inst.: 72477024 (ipc=742.0) sim_rate=418942 (inst/sec) elapsed = 0:0:02:53 / Wed Dec  9 00:11:21 2015
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(0,12,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (23558,453750), 2 CTAs running
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(2,12,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23708,453750), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23730,453750), 2 CTAs running
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(4,11,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23786,453750), 2 CTAs running
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(0,11,0) tid=(7,6,0)
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(10,12,0) tid=(7,6,0)
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(11,10,0) tid=(7,10,0)
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(8,10,0) tid=(7,14,0)
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(4,12,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 478250  inst.: 73252160 (ipc=743.3) sim_rate=420989 (inst/sec) elapsed = 0:0:02:54 / Wed Dec  9 00:11:22 2015
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(3,12,0) tid=(7,10,0)
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(0,12,0) tid=(7,14,0)
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(2,12,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (24864,453750), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24931,453750), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (24946,453750), 1 CTAs running
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(3,11,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 478750  inst.: 73588768 (ipc=741.9) sim_rate=420507 (inst/sec) elapsed = 0:0:02:55 / Wed Dec  9 00:11:23 2015
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25008,453750), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25054,453750), 1 CTAs running
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(1,12,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (25122,453750), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (25152,453750), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (25222,453750), 1 CTAs running
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(8,12,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (25359,453750), 1 CTAs running
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(5,12,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (25474,453750), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25546,453750), 1 CTAs running
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(11,12,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (25587,453750), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (25612,453750), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25654,453750), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (25671,453750), 1 CTAs running
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(3,12,0) tid=(7,8,0)
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(9,11,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 479750  inst.: 74181216 (ipc=736.2) sim_rate=421484 (inst/sec) elapsed = 0:0:02:56 / Wed Dec  9 00:11:24 2015
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(7,12,0) tid=(7,14,0)
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(12,11,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (26532,453750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=9, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      47872     0.058824        0.058824         1496
        1068    intrinsic          fa8      45056     1.000000        1.000000         1408


GPGPU-Sim uArch: Shader 8 finished CTA #5 (26627,453750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=9, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      52224     0.058824        0.058824         1632
        1068    intrinsic          fa8      49152     1.000000        1.000000         1536


GPGPU-Sim uArch: Shader 9 finished CTA #4 (26641,453750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=9, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      47872     0.058824        0.058824         1496
        1068    intrinsic          fa8      45056     1.000000        1.000000         1408


GPGPU-Sim uArch: Shader 3 finished CTA #4 (26791,453750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=9, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      47872     0.058824        0.058824         1496
        1068    intrinsic          fa8      45056     1.000000        1.000000         1408


GPGPU-Sim uArch: Shader 1 finished CTA #4 (26802,453750), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (26873,453750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=9, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      47872     0.058824        0.058824         1496
        1068    intrinsic          fa8      45056     1.000000        1.000000         1408


GPGPU-Sim uArch: Shader 7 finished CTA #4 (26935,453750), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (26944,453750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=9, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      47872     0.058824        0.058824         1496
        1068    intrinsic          fa8      45056     1.000000        1.000000         1408


GPGPU-Sim uArch: Shader 2 finished CTA #4 (26966,453750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=9, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      47872     0.058824        0.058824         1496
        1068    intrinsic          fa8      45056     1.000000        1.000000         1408


GPGPU-Sim uArch: Shader 10 finished CTA #4 (27051,453750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=9, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      47872     0.058824        0.058824         1496
        1068    intrinsic          fa8      45056     1.000000        1.000000         1408


GPGPU-Sim uArch: Shader 6 finished CTA #4 (27159,453750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=9, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      47872     0.058824        0.058824         1496
        1068    intrinsic          fa8      45056     1.000000        1.000000         1408


GPGPU-Sim uArch: Shader 13 finished CTA #4 (27164,453750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=9, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      47872     0.058824        0.058824         1496
        1068    intrinsic          fa8      45056     1.000000        1.000000         1408


GPGPU-Sim uArch: Shader 0 finished CTA #4 (27206,453750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=9, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      47872     0.058824        0.058824         1496
        1068    intrinsic          fa8      45056     1.000000        1.000000         1408


GPGPU-Sim uArch: Shader 5 finished CTA #4 (27298,453750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=9, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      47872     0.058824        0.058824         1496
        1068    intrinsic          fa8      45056     1.000000        1.000000         1408


GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(11,12,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (27423,453750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=9, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      52224     0.058824        0.058824         1632
        1068    intrinsic          fa8      49152     1.000000        1.000000         1536


GPGPU-Sim uArch: Shader 1 finished CTA #5 (28500,453750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=9, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      52224     0.058824        0.058824         1632
        1068    intrinsic          fa8      49152     1.000000        1.000000         1536


GPGPU-Sim uArch: Shader 7 finished CTA #5 (28598,453750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=9, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      52224     0.058824        0.058824         1632
        1068    intrinsic          fa8      49152     1.000000        1.000000         1536


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 7.


BRANCH_STATS_PRINT: For Kernel(uid=9, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070     735488     0.058824        0.058824        22984
        1068    intrinsic          fa8     692224     1.000000        1.000000        21632


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

    10713600,            0,            0

kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
gpu_sim_cycle = 28599
gpu_sim_insn = 19425536
gpu_ipc =     679.2383
gpu_tot_sim_cycle = 482349
gpu_tot_sim_insn = 74466400
gpu_tot_ipc =     154.3828
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 26733
gpu_stall_icnt2sh    = 39704
gpu_total_sim_rate=423104

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1377354
	L1I_total_cache_misses = 5747
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10953
L1D_cache:
	L1D_cache_core[0]: Access = 3021, Miss = 1839, Miss_rate = 0.609, Pending_hits = 107, Reservation_fails = 6953
	L1D_cache_core[1]: Access = 3206, Miss = 1985, Miss_rate = 0.619, Pending_hits = 123, Reservation_fails = 6477
	L1D_cache_core[2]: Access = 3021, Miss = 1750, Miss_rate = 0.579, Pending_hits = 104, Reservation_fails = 6129
	L1D_cache_core[3]: Access = 3021, Miss = 1907, Miss_rate = 0.631, Pending_hits = 116, Reservation_fails = 6224
	L1D_cache_core[4]: Access = 3021, Miss = 1749, Miss_rate = 0.579, Pending_hits = 94, Reservation_fails = 7504
	L1D_cache_core[5]: Access = 3021, Miss = 1879, Miss_rate = 0.622, Pending_hits = 116, Reservation_fails = 6728
	L1D_cache_core[6]: Access = 3021, Miss = 1906, Miss_rate = 0.631, Pending_hits = 97, Reservation_fails = 6833
	L1D_cache_core[7]: Access = 3085, Miss = 1853, Miss_rate = 0.601, Pending_hits = 121, Reservation_fails = 7347
	L1D_cache_core[8]: Access = 2920, Miss = 1806, Miss_rate = 0.618, Pending_hits = 119, Reservation_fails = 4396
	L1D_cache_core[9]: Access = 2967, Miss = 1810, Miss_rate = 0.610, Pending_hits = 104, Reservation_fails = 5942
	L1D_cache_core[10]: Access = 3021, Miss = 1858, Miss_rate = 0.615, Pending_hits = 117, Reservation_fails = 7574
	L1D_cache_core[11]: Access = 3021, Miss = 1876, Miss_rate = 0.621, Pending_hits = 107, Reservation_fails = 6926
	L1D_cache_core[12]: Access = 3085, Miss = 1926, Miss_rate = 0.624, Pending_hits = 116, Reservation_fails = 6376
	L1D_cache_core[13]: Access = 3021, Miss = 1856, Miss_rate = 0.614, Pending_hits = 101, Reservation_fails = 6340
	L1D_cache_core[14]: Access = 3021, Miss = 1853, Miss_rate = 0.613, Pending_hits = 121, Reservation_fails = 6904
	L1D_total_cache_accesses = 45473
	L1D_total_cache_misses = 27853
	L1D_total_cache_miss_rate = 0.6125
	L1D_total_cache_pending_hits = 1663
	L1D_total_cache_reservation_fails = 98653
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 14295
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 98653
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 2018
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 133
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14264
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 2151
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1371607
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5747
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10953
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33615, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 
gpgpu_n_tot_thrd_icount = 84504576
gpgpu_n_tot_w_icount = 2640768
gpgpu_n_stall_shd_mem = 234902
gpgpu_n_mem_read_local = 133
gpgpu_n_mem_write_local = 2151
gpgpu_n_mem_read_global = 25559
gpgpu_n_mem_write_global = 10787
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 486144
gpgpu_n_store_insn = 172592
gpgpu_n_shmem_insn = 5883272
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 523968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 117369
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 117533
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:300600	W0_Idle:3474633	W0_Scoreboard:2471797	W1:3057	W2:2856	W3:2655	W4:2454	W5:2253	W6:2052	W7:1851	W8:1650	W9:1449	W10:1248	W11:1047	W12:846	W13:645	W14:444	W15:243	W16:420462	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2195556
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 204472 {8:25559,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 776664 {72:10787,}
traffic_breakdown_coretomem[INST_ACC_R] = 8504 {8:1063,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1064 {8:133,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 152568 {40:72,72:2079,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3476024 {136:25559,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86296 {8:10787,}
traffic_breakdown_memtocore[INST_ACC_R] = 144568 {136:1063,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18088 {136:133,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 17208 {8:2151,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 238 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 482348 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30633 	4250 	2839 	923 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	33416 	1226 	506 	413 	515 	1188 	2355 	87 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9743 	14624 	1296 	44 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7481 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	454 	42 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       2460      1428    none      none        2924      2759     11858      5663     18718      1872     10340      1890      4406      1886      4306      1891
dram[1]:       2360      1413    none      none        2417      1769      5311      5246      1880      1853      1884      1905      1887      1912      1881      1897
dram[2]:       2223      1601    none      none        2719      2764      4977     12387      1876     19236      1902     10498      1879      4422      1887      4317
dram[3]:       1865      1599    none      none        1745      2244      5109      5322      1854      1878      1900      1880      1913      1884      1895      1875
dram[4]:       1701      2020    none      none        2894      2600     12616      4867     19590      1865     10802      1896      4424      1882      4313      1893
dram[5]:       2115      2360    none      none        2344      1605      6077      4678      1886      1861      1888      1891      1882      1903      1881      1903
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       275      1330       288       271       276       267       273
dram[1]:        274       277         0         0       306       268       780       798       274       272       273       294       283       288       277       279
dram[2]:        278       265         0         0       270       268       841      1449       273      1405       285      1314       280       354       273       298
dram[3]:        281       268         0         0       268       301       786       836       283       278       290       273       273       270       273       272
dram[4]:        279       300         0         0       268       268      1506       841      1451       278      1439       283       275       273       273       276
dram[5]:        270       262         0         0       306       268       837       779       282       276       275       271       275       283       275       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636693 n_nop=635929 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.002306
n_activity=5751 dram_eff=0.2553
bk0: 26a 636362i bk1: 20a 636528i bk2: 0a 636688i bk3: 0a 636691i bk4: 20a 636640i bk5: 20a 636638i bk6: 64a 636549i bk7: 64a 636541i bk8: 64a 636552i bk9: 64a 636551i bk10: 64a 636551i bk11: 64a 636554i bk12: 64a 636554i bk13: 64a 636549i bk14: 64a 636553i bk15: 64a 636547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000477467
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636693 n_nop=635941 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.002299
n_activity=5541 dram_eff=0.2642
bk0: 24a 636476i bk1: 20a 636578i bk2: 0a 636689i bk3: 0a 636693i bk4: 20a 636643i bk5: 20a 636642i bk6: 64a 636542i bk7: 64a 636538i bk8: 64a 636553i bk9: 64a 636553i bk10: 64a 636552i bk11: 64a 636536i bk12: 64a 636549i bk13: 64a 636545i bk14: 64a 636548i bk15: 64a 636548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000304699
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636693 n_nop=635935 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.002312
n_activity=5675 dram_eff=0.2594
bk0: 24a 636486i bk1: 20a 636578i bk2: 0a 636691i bk3: 0a 636695i bk4: 20a 636642i bk5: 24a 636634i bk6: 64a 636543i bk7: 64a 636549i bk8: 64a 636551i bk9: 64a 636547i bk10: 64a 636547i bk11: 64a 636550i bk12: 64a 636549i bk13: 64a 636546i bk14: 64a 636552i bk15: 64a 636552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00017748
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636693 n_nop=635939 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.002293
n_activity=5623 dram_eff=0.2596
bk0: 24a 636437i bk1: 16a 636582i bk2: 0a 636689i bk3: 0a 636691i bk4: 20a 636642i bk5: 24a 636635i bk6: 64a 636545i bk7: 64a 636551i bk8: 64a 636552i bk9: 64a 636549i bk10: 64a 636553i bk11: 64a 636551i bk12: 64a 636550i bk13: 64a 636544i bk14: 64a 636551i bk15: 64a 636552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000332971
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636693 n_nop=635942 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.002296
n_activity=5628 dram_eff=0.2598
bk0: 24a 636530i bk1: 16a 636552i bk2: 0a 636689i bk3: 0a 636692i bk4: 20a 636641i bk5: 24a 636630i bk6: 64a 636548i bk7: 64a 636539i bk8: 64a 636550i bk9: 64a 636543i bk10: 64a 636551i bk11: 64a 636537i bk12: 64a 636555i bk13: 64a 636554i bk14: 64a 636556i bk15: 64a 636554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000332971
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636693 n_nop=635945 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.002287
n_activity=5501 dram_eff=0.2647
bk0: 20a 636557i bk1: 16a 636552i bk2: 0a 636688i bk3: 0a 636691i bk4: 20a 636641i bk5: 24a 636634i bk6: 64a 636545i bk7: 64a 636541i bk8: 64a 636548i bk9: 64a 636551i bk10: 64a 636552i bk11: 64a 636548i bk12: 64a 636550i bk13: 64a 636539i bk14: 64a 636552i bk15: 64a 636548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000259152

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5269, Miss = 183, Miss_rate = 0.035, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 2680, Miss = 180, Miss_rate = 0.067, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 2801, Miss = 182, Miss_rate = 0.065, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 2607, Miss = 180, Miss_rate = 0.069, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 2833, Miss = 182, Miss_rate = 0.064, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 5039, Miss = 182, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 2679, Miss = 182, Miss_rate = 0.068, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 2610, Miss = 180, Miss_rate = 0.069, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 5103, Miss = 182, Miss_rate = 0.036, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 2704, Miss = 180, Miss_rate = 0.067, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 2726, Miss = 180, Miss_rate = 0.066, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 2657, Miss = 180, Miss_rate = 0.068, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 39708
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0547
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22838
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10787
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 2106
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=146758
icnt_total_pkts_simt_to_mem=65512
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 35.8971
	minimum = 6
	maximum = 807
Network latency average = 23.8444
	minimum = 6
	maximum = 537
Slowest packet = 61726
Flit latency average = 14.4604
	minimum = 6
	maximum = 537
Slowest flit = 167133
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0263853
	minimum = 0.0212245 (at node 4)
	maximum = 0.0354558 (at node 23)
Accepted packet rate average = 0.0263853
	minimum = 0.0212245 (at node 4)
	maximum = 0.0354558 (at node 23)
Injected flit rate average = 0.0721522
	minimum = 0.0335326 (at node 4)
	maximum = 0.167628 (at node 23)
Accepted flit rate average= 0.0721522
	minimum = 0.0389874 (at node 15)
	maximum = 0.104619 (at node 7)
Injected packet length average = 2.73456
Accepted packet length average = 2.73456
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4035 (9 samples)
	minimum = 6 (9 samples)
	maximum = 320.444 (9 samples)
Network latency average = 13.0115 (9 samples)
	minimum = 6 (9 samples)
	maximum = 217.111 (9 samples)
Flit latency average = 8.8663 (9 samples)
	minimum = 6 (9 samples)
	maximum = 216.222 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.00928949 (9 samples)
	minimum = 0.00716521 (9 samples)
	maximum = 0.0165524 (9 samples)
Accepted packet rate average = 0.00928949 (9 samples)
	minimum = 0.00716521 (9 samples)
	maximum = 0.0165524 (9 samples)
Injected flit rate average = 0.0250336 (9 samples)
	minimum = 0.0117167 (9 samples)
	maximum = 0.0717253 (9 samples)
Accepted flit rate average = 0.0250336 (9 samples)
	minimum = 0.0134875 (9 samples)
	maximum = 0.0374591 (9 samples)
Injected packet size average = 2.69483 (9 samples)
Accepted packet size average = 2.69483 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 56 sec (176 sec)
gpgpu_simulation_rate = 423104 (inst/sec)
gpgpu_simulation_rate = 2740 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4020ba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,482349)
GPGPU-Sim uArch: cycles simulated: 482849  inst.: 74467040 (ipc= 1.3) sim_rate=420717 (inst/sec) elapsed = 0:0:02:57 / Wed Dec  9 00:11:25 2015
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 499849  inst.: 74494656 (ipc= 1.6) sim_rate=418509 (inst/sec) elapsed = 0:0:02:58 / Wed Dec  9 00:11:26 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 516849  inst.: 74511916 (ipc= 1.3) sim_rate=416267 (inst/sec) elapsed = 0:0:02:59 / Wed Dec  9 00:11:27 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 534849  inst.: 74520041 (ipc= 1.0) sim_rate=414000 (inst/sec) elapsed = 0:0:03:00 / Wed Dec  9 00:11:28 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58489,482349), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z12lud_diagonalPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=10, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 8.


BRANCH_STATS_PRINT: For Kernel(uid=10, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       61704,       146208,        84760

kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
gpu_sim_cycle = 58490
gpu_sim_insn = 59360
gpu_ipc =       1.0149
gpu_tot_sim_cycle = 540839
gpu_tot_sim_insn = 74525760
gpu_tot_ipc =     137.7966
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 26733
gpu_stall_icnt2sh    = 39704
gpu_total_sim_rate=414032

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1382168
	L1I_total_cache_misses = 5752
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10953
L1D_cache:
	L1D_cache_core[0]: Access = 3021, Miss = 1839, Miss_rate = 0.609, Pending_hits = 107, Reservation_fails = 6953
	L1D_cache_core[1]: Access = 3206, Miss = 1985, Miss_rate = 0.619, Pending_hits = 123, Reservation_fails = 6477
	L1D_cache_core[2]: Access = 3021, Miss = 1750, Miss_rate = 0.579, Pending_hits = 104, Reservation_fails = 6129
	L1D_cache_core[3]: Access = 3021, Miss = 1907, Miss_rate = 0.631, Pending_hits = 116, Reservation_fails = 6224
	L1D_cache_core[4]: Access = 3021, Miss = 1749, Miss_rate = 0.579, Pending_hits = 94, Reservation_fails = 7504
	L1D_cache_core[5]: Access = 3021, Miss = 1879, Miss_rate = 0.622, Pending_hits = 116, Reservation_fails = 6728
	L1D_cache_core[6]: Access = 3021, Miss = 1906, Miss_rate = 0.631, Pending_hits = 97, Reservation_fails = 6833
	L1D_cache_core[7]: Access = 3085, Miss = 1853, Miss_rate = 0.601, Pending_hits = 121, Reservation_fails = 7347
	L1D_cache_core[8]: Access = 3041, Miss = 1870, Miss_rate = 0.615, Pending_hits = 119, Reservation_fails = 4396
	L1D_cache_core[9]: Access = 2967, Miss = 1810, Miss_rate = 0.610, Pending_hits = 104, Reservation_fails = 5942
	L1D_cache_core[10]: Access = 3021, Miss = 1858, Miss_rate = 0.615, Pending_hits = 117, Reservation_fails = 7574
	L1D_cache_core[11]: Access = 3021, Miss = 1876, Miss_rate = 0.621, Pending_hits = 107, Reservation_fails = 6926
	L1D_cache_core[12]: Access = 3085, Miss = 1926, Miss_rate = 0.624, Pending_hits = 116, Reservation_fails = 6376
	L1D_cache_core[13]: Access = 3021, Miss = 1856, Miss_rate = 0.614, Pending_hits = 101, Reservation_fails = 6340
	L1D_cache_core[14]: Access = 3021, Miss = 1853, Miss_rate = 0.613, Pending_hits = 121, Reservation_fails = 6904
	L1D_total_cache_accesses = 45594
	L1D_total_cache_misses = 27917
	L1D_total_cache_miss_rate = 0.6123
	L1D_total_cache_pending_hits = 1663
	L1D_total_cache_reservation_fails = 98653
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 14298
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 98653
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 2060
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 136
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14267
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 2196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1376416
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5752
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10953
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33615, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 
gpgpu_n_tot_thrd_icount = 84797248
gpgpu_n_tot_w_icount = 2649914
gpgpu_n_stall_shd_mem = 235609
gpgpu_n_mem_read_local = 136
gpgpu_n_mem_write_local = 2196
gpgpu_n_mem_read_global = 25575
gpgpu_n_mem_write_global = 10802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 486400
gpgpu_n_store_insn = 172832
gpgpu_n_shmem_insn = 5889088
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 524736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 118076
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 117533
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:300600	W0_Idle:3539127	W0_Scoreboard:2515165	W1:4076	W2:3808	W3:3540	W4:3272	W5:3004	W6:2736	W7:2468	W8:2200	W9:1932	W10:1664	W11:1396	W12:1128	W13:860	W14:592	W15:324	W16:421358	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2195556
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 204600 {8:25575,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 777744 {72:10802,}
traffic_breakdown_coretomem[INST_ACC_R] = 8544 {8:1068,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1088 {8:136,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 155040 {40:96,72:2100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3478200 {136:25575,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86416 {8:10802,}
traffic_breakdown_memtocore[INST_ACC_R] = 145248 {136:1068,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 18496 {136:136,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 17568 {8:2196,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 237 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 540838 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30712 	4250 	2839 	923 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	33500 	1226 	506 	413 	515 	1188 	2355 	87 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9761 	14625 	1296 	44 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	21 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	484 	42 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       2460      1428    none      none        2924      2759     11903      5663     18718      1872     10340      1890      4406      1886      4306      1891
dram[1]:       2360      1424    none      none        2417      1769      5311      5246      1880      1853      1884      1905      1887      1912      1881      1897
dram[2]:       2340      1601    none      none        2719      2764      4977     12436      1876     19236      1902     10498      1879      4422      1887      4317
dram[3]:       1865      1599    none      none        1745      2244      5109      5322      1854      1878      1900      1880      1913      1884      1895      1875
dram[4]:       1832      2033    none      none        2894      2600     12660      4867     19590      1865     10802      1896      4424      1882      4313      1893
dram[5]:       2126      2536    none      none        2344      1605      6077      4678      1886      1861      1888      1891      1882      1903      1881      1903
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       275      1330       288       271       276       267       273
dram[1]:        274       277         0         0       306       268       780       798       274       272       273       294       283       288       277       279
dram[2]:        278       265         0         0       270       268       841      1449       273      1405       285      1314       280       354       273       298
dram[3]:        281       268         0         0       268       301       786       836       283       278       290       273       273       270       273       272
dram[4]:        279       300         0         0       268       268      1506       841      1451       278      1439       283       275       273       273       276
dram[5]:        270       262         0         0       306       268       837       779       282       276       275       271       275       283       275       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713899 n_nop=713135 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.002056
n_activity=5751 dram_eff=0.2553
bk0: 26a 713568i bk1: 20a 713734i bk2: 0a 713894i bk3: 0a 713897i bk4: 20a 713846i bk5: 20a 713844i bk6: 64a 713755i bk7: 64a 713747i bk8: 64a 713758i bk9: 64a 713757i bk10: 64a 713757i bk11: 64a 713760i bk12: 64a 713760i bk13: 64a 713755i bk14: 64a 713759i bk15: 64a 713753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000425831
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713899 n_nop=713147 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.002051
n_activity=5541 dram_eff=0.2642
bk0: 24a 713682i bk1: 20a 713784i bk2: 0a 713895i bk3: 0a 713899i bk4: 20a 713849i bk5: 20a 713848i bk6: 64a 713748i bk7: 64a 713744i bk8: 64a 713759i bk9: 64a 713759i bk10: 64a 713758i bk11: 64a 713742i bk12: 64a 713755i bk13: 64a 713751i bk14: 64a 713754i bk15: 64a 713754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000271747
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713899 n_nop=713141 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.002062
n_activity=5675 dram_eff=0.2594
bk0: 24a 713692i bk1: 20a 713784i bk2: 0a 713897i bk3: 0a 713901i bk4: 20a 713848i bk5: 24a 713840i bk6: 64a 713749i bk7: 64a 713755i bk8: 64a 713757i bk9: 64a 713753i bk10: 64a 713753i bk11: 64a 713756i bk12: 64a 713755i bk13: 64a 713752i bk14: 64a 713758i bk15: 64a 713758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000158286
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713899 n_nop=713145 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.002045
n_activity=5623 dram_eff=0.2596
bk0: 24a 713643i bk1: 16a 713788i bk2: 0a 713895i bk3: 0a 713897i bk4: 20a 713848i bk5: 24a 713841i bk6: 64a 713751i bk7: 64a 713757i bk8: 64a 713758i bk9: 64a 713755i bk10: 64a 713759i bk11: 64a 713757i bk12: 64a 713756i bk13: 64a 713750i bk14: 64a 713757i bk15: 64a 713758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000296961
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713899 n_nop=713148 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.002048
n_activity=5628 dram_eff=0.2598
bk0: 24a 713736i bk1: 16a 713758i bk2: 0a 713895i bk3: 0a 713898i bk4: 20a 713847i bk5: 24a 713836i bk6: 64a 713754i bk7: 64a 713745i bk8: 64a 713756i bk9: 64a 713749i bk10: 64a 713757i bk11: 64a 713743i bk12: 64a 713761i bk13: 64a 713760i bk14: 64a 713762i bk15: 64a 713760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000296961
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713899 n_nop=713151 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.00204
n_activity=5501 dram_eff=0.2647
bk0: 20a 713763i bk1: 16a 713758i bk2: 0a 713894i bk3: 0a 713897i bk4: 20a 713847i bk5: 24a 713840i bk6: 64a 713751i bk7: 64a 713747i bk8: 64a 713754i bk9: 64a 713757i bk10: 64a 713758i bk11: 64a 713754i bk12: 64a 713756i bk13: 64a 713745i bk14: 64a 713758i bk15: 64a 713754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000231125

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5280, Miss = 183, Miss_rate = 0.035, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 2680, Miss = 180, Miss_rate = 0.067, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 2801, Miss = 182, Miss_rate = 0.065, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 2608, Miss = 180, Miss_rate = 0.069, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 2850, Miss = 182, Miss_rate = 0.064, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 5050, Miss = 182, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 2679, Miss = 182, Miss_rate = 0.068, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 2610, Miss = 180, Miss_rate = 0.069, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 5130, Miss = 182, Miss_rate = 0.035, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 2705, Miss = 180, Miss_rate = 0.067, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 2727, Miss = 180, Miss_rate = 0.066, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 2672, Miss = 180, Miss_rate = 0.067, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 39792
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0546
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22854
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 91
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10802
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 2151
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1005
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=146938
icnt_total_pkts_simt_to_mem=65692
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.17262
	minimum = 6
	maximum = 14
Network latency average = 7.17262
	minimum = 6
	maximum = 14
Slowest packet = 79461
Flit latency average = 6.05833
	minimum = 6
	maximum = 10
Slowest flit = 212399
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000106381
	minimum = 0 (at node 0)
	maximum = 0.00143614 (at node 8)
Accepted packet rate average = 0.000106381
	minimum = 0 (at node 0)
	maximum = 0.00143614 (at node 8)
Injected flit rate average = 0.000227959
	minimum = 0 (at node 0)
	maximum = 0.00307745 (at node 8)
Accepted flit rate average= 0.000227959
	minimum = 0 (at node 0)
	maximum = 0.00307745 (at node 8)
Injected packet length average = 2.14286
Accepted packet length average = 2.14286
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.3804 (10 samples)
	minimum = 6 (10 samples)
	maximum = 289.8 (10 samples)
Network latency average = 12.4276 (10 samples)
	minimum = 6 (10 samples)
	maximum = 196.8 (10 samples)
Flit latency average = 8.5855 (10 samples)
	minimum = 6 (10 samples)
	maximum = 195.6 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.00837118 (10 samples)
	minimum = 0.00644869 (10 samples)
	maximum = 0.0150408 (10 samples)
Accepted packet rate average = 0.00837118 (10 samples)
	minimum = 0.00644869 (10 samples)
	maximum = 0.0150408 (10 samples)
Injected flit rate average = 0.022553 (10 samples)
	minimum = 0.010545 (10 samples)
	maximum = 0.0648605 (10 samples)
Accepted flit rate average = 0.022553 (10 samples)
	minimum = 0.0121387 (10 samples)
	maximum = 0.0340209 (10 samples)
Injected packet size average = 2.69413 (10 samples)
Accepted packet size average = 2.69413 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 0 sec (180 sec)
gpgpu_simulation_rate = 414032 (inst/sec)
gpgpu_simulation_rate = 3004 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402175 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (12,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,540839)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,540839)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,540839)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,540839)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,540839)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,540839)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,540839)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,540839)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,540839)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,540839)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,540839)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,540839)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 544839  inst.: 74586352 (ipc=15.1) sim_rate=412079 (inst/sec) elapsed = 0:0:03:01 / Wed Dec  9 00:11:29 2015
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(2,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 550839  inst.: 74685472 (ipc=16.0) sim_rate=410359 (inst/sec) elapsed = 0:0:03:02 / Wed Dec  9 00:11:30 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 556339  inst.: 74805920 (ipc=18.1) sim_rate=408775 (inst/sec) elapsed = 0:0:03:03 / Wed Dec  9 00:11:31 2015
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(2,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 561339  inst.: 74960128 (ipc=21.2) sim_rate=407392 (inst/sec) elapsed = 0:0:03:04 / Wed Dec  9 00:11:32 2015
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 566839  inst.: 75130272 (ipc=23.3) sim_rate=406109 (inst/sec) elapsed = 0:0:03:05 / Wed Dec  9 00:11:33 2015
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 571839  inst.: 75285296 (ipc=24.5) sim_rate=404759 (inst/sec) elapsed = 0:0:03:06 / Wed Dec  9 00:11:34 2015
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(8,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 576839  inst.: 75440336 (ipc=25.4) sim_rate=403424 (inst/sec) elapsed = 0:0:03:07 / Wed Dec  9 00:11:35 2015
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(2,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(2,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 582339  inst.: 75605328 (ipc=26.0) sim_rate=402156 (inst/sec) elapsed = 0:0:03:08 / Wed Dec  9 00:11:36 2015
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(11,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 587839  inst.: 75783728 (ipc=26.8) sim_rate=400972 (inst/sec) elapsed = 0:0:03:09 / Wed Dec  9 00:11:37 2015
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(1,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(8,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 592839  inst.: 75946080 (ipc=27.3) sim_rate=399716 (inst/sec) elapsed = 0:0:03:10 / Wed Dec  9 00:11:38 2015
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(9,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(5,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 597839  inst.: 76108400 (ipc=27.8) sim_rate=398473 (inst/sec) elapsed = 0:0:03:11 / Wed Dec  9 00:11:39 2015
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(9,0,0) tid=(15,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 603339  inst.: 76273840 (ipc=28.0) sim_rate=397259 (inst/sec) elapsed = 0:0:03:12 / Wed Dec  9 00:11:40 2015
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(10,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (64651,540839), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=11, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (64669,540839), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=11, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (65265,540839), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=11, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(4,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (66121,540839), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=11, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 9 finished CTA #0 (66236,540839), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=11, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (66291,540839), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=11, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (66298,540839), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=11, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (66304,540839), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=11, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (66316,540839), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=11, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 0 finished CTA #0 (66322,540839), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=11, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (66341,540839), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=11, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (66352,540839), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=11, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 4.


BRANCH_STATS_PRINT: For Kernel(uid=11, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720        384     0.500000        0.500000           12
         758    extrinsic          7e0       1728     0.111111        0.055556          108
         7d8    extrinsic          748       1536     1.000000        0.500000           96
         818    extrinsic          8a0       3264     0.058824        0.029412          204
         898    extrinsic          808       3072     1.000000        0.500000          192
         5d0    extrinsic          658       1728     0.111111        0.055556          108
         650    extrinsic          5c0       1536     1.000000        0.500000           96
         678    extrinsic          718       3264     0.058824        0.029412          204
         710    extrinsic          668       3072     1.000000        0.500000          192
         718    extrinsic          8a0        192     1.000000        0.500000           12
         8c0    extrinsic          a08        384     0.500000        0.500000           12
         a30    intrinsic          c40       3264     0.058824        0.029412          204
         a50    intrinsic          b38      26112     0.117647        0.058824         1632
         c38    intrinsic          a20       3072     1.000000        0.500000          192
         b30    intrinsic          a40      23040     1.000000        0.500000         1440
         8e8    intrinsic          a00       3072     0.062500        0.031250          192
         908    intrinsic          9f0      25920     0.111111        0.055556         1620
         9e8    intrinsic          8f8      23040     1.000000        0.500000         1440
         9f8    intrinsic          8d8       2880     1.000000        0.500000          180
         a00    extrinsic          c40        192     1.000000        0.500000           12
         c60    extrinsic          d40        384     0.500000        0.500000           12
         d88    extrinsic          e10       3264     0.058824        0.029412          204
         e08    extrinsic          d78       3072     1.000000        0.500000          192
         c98    extrinsic          d38       3072     0.062500        0.031250          192
         d30    extrinsic          c88       2880     1.000000        0.500000          180
         d38    extrinsic          e10        192     1.000000        0.500000           12


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

     1916736,      1909824,            0

kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 11 
gpu_sim_cycle = 66353
gpu_sim_insn = 1848960
gpu_ipc =      27.8655
gpu_tot_sim_cycle = 607192
gpu_tot_sim_insn = 76374720
gpu_tot_ipc =     125.7835
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 26733
gpu_stall_icnt2sh    = 39731
gpu_total_sim_rate=397785

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1445156
	L1I_total_cache_misses = 5980
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 10953
L1D_cache:
	L1D_cache_core[0]: Access = 3196, Miss = 1938, Miss_rate = 0.606, Pending_hits = 107, Reservation_fails = 6953
	L1D_cache_core[1]: Access = 3381, Miss = 2083, Miss_rate = 0.616, Pending_hits = 123, Reservation_fails = 6477
	L1D_cache_core[2]: Access = 3196, Miss = 1834, Miss_rate = 0.574, Pending_hits = 104, Reservation_fails = 6129
	L1D_cache_core[3]: Access = 3196, Miss = 2006, Miss_rate = 0.628, Pending_hits = 116, Reservation_fails = 6224
	L1D_cache_core[4]: Access = 3196, Miss = 1848, Miss_rate = 0.578, Pending_hits = 94, Reservation_fails = 7504
	L1D_cache_core[5]: Access = 3196, Miss = 1962, Miss_rate = 0.614, Pending_hits = 116, Reservation_fails = 6728
	L1D_cache_core[6]: Access = 3021, Miss = 1906, Miss_rate = 0.631, Pending_hits = 97, Reservation_fails = 6833
	L1D_cache_core[7]: Access = 3085, Miss = 1853, Miss_rate = 0.601, Pending_hits = 121, Reservation_fails = 7347
	L1D_cache_core[8]: Access = 3041, Miss = 1870, Miss_rate = 0.615, Pending_hits = 119, Reservation_fails = 4396
	L1D_cache_core[9]: Access = 3142, Miss = 1909, Miss_rate = 0.608, Pending_hits = 104, Reservation_fails = 5942
	L1D_cache_core[10]: Access = 3196, Miss = 1957, Miss_rate = 0.612, Pending_hits = 117, Reservation_fails = 7574
	L1D_cache_core[11]: Access = 3196, Miss = 1975, Miss_rate = 0.618, Pending_hits = 107, Reservation_fails = 6926
	L1D_cache_core[12]: Access = 3260, Miss = 2025, Miss_rate = 0.621, Pending_hits = 116, Reservation_fails = 6376
	L1D_cache_core[13]: Access = 3196, Miss = 1955, Miss_rate = 0.612, Pending_hits = 101, Reservation_fails = 6340
	L1D_cache_core[14]: Access = 3196, Miss = 1943, Miss_rate = 0.608, Pending_hits = 121, Reservation_fails = 6904
	L1D_total_cache_accesses = 47694
	L1D_total_cache_misses = 29064
	L1D_total_cache_miss_rate = 0.6094
	L1D_total_cache_pending_hits = 1663
	L1D_total_cache_reservation_fails = 98653
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 14334
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 98653
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 2600
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 172
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14303
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 2772
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1439176
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5980
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10953
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
43580, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 2325, 
gpgpu_n_tot_thrd_icount = 88623808
gpgpu_n_tot_w_icount = 2769494
gpgpu_n_stall_shd_mem = 268537
gpgpu_n_mem_read_local = 172
gpgpu_n_mem_write_local = 2772
gpgpu_n_mem_read_global = 26107
gpgpu_n_mem_write_global = 11174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 495616
gpgpu_n_store_insn = 178784
gpgpu_n_shmem_insn = 6097792
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 544320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 151004
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 117533
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:300600	W0_Idle:4432650	W0_Scoreboard:3084424	W1:4076	W2:3808	W3:3540	W4:3272	W5:3004	W6:2736	W7:2468	W8:2200	W9:1932	W10:1664	W11:1396	W12:1128	W13:860	W14:592	W15:324	W16:540722	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2195772
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 208856 {8:26107,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 804528 {72:11174,}
traffic_breakdown_coretomem[INST_ACC_R] = 10368 {8:1296,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1376 {8:172,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 196512 {40:96,72:2676,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3550552 {136:26107,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 89392 {8:11174,}
traffic_breakdown_memtocore[INST_ACC_R] = 176256 {136:1296,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 23392 {136:172,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 22176 {8:2772,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 234 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 607191 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32228 	4250 	2839 	923 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	35236 	1234 	506 	413 	515 	1188 	2355 	87 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	10306 	14648 	1296 	44 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	969 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	567 	42 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       3188      1852    none      none        2924      2759     12171      5840     18860      1872     10468      1890      4526      1886      4426      1891
dram[1]:       3003      1862    none      none        2417      1769      5488      5423      1880      1853      1884      1905      1887      1912      1881      1897
dram[2]:       2858      2051    none      none        2719      2764      5154     12758      1876     19378      1902     10626      1879      4533      1887      4432
dram[3]:       2184      2081    none      none        1745      2244      5287      5518      1854      1878      1900      1880      1913      1884      1895      1875
dram[4]:       2283      2470    none      none        2894      2600     12929      5062     19732      1865     10926      1896      4540      1882      4433      1893
dram[5]:       2792      2936    none      none        2344      1605      6254      4874      1886      1861      1888      1891      1882      1903      1881      1903
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       275      1330       288       271       276       267       273
dram[1]:        274       277         0         0       306       268       780       798       274       272       273       294       283       288       277       279
dram[2]:        278       265         0         0       270       268       841      1449       273      1405       285      1314       280       354       273       298
dram[3]:        281       268         0         0       268       301       786       836       283       278       290       273       273       270       273       272
dram[4]:        279       300         0         0       268       268      1506       841      1451       278      1439       283       275       273       273       276
dram[5]:        270       262         0         0       306       268       837       779       282       276       275       271       275       283       275       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801484 n_nop=800720 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.001832
n_activity=5751 dram_eff=0.2553
bk0: 26a 801153i bk1: 20a 801319i bk2: 0a 801479i bk3: 0a 801482i bk4: 20a 801431i bk5: 20a 801429i bk6: 64a 801340i bk7: 64a 801332i bk8: 64a 801343i bk9: 64a 801342i bk10: 64a 801342i bk11: 64a 801345i bk12: 64a 801345i bk13: 64a 801340i bk14: 64a 801344i bk15: 64a 801338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000379296
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801484 n_nop=800732 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.001827
n_activity=5541 dram_eff=0.2642
bk0: 24a 801267i bk1: 20a 801369i bk2: 0a 801480i bk3: 0a 801484i bk4: 20a 801434i bk5: 20a 801433i bk6: 64a 801333i bk7: 64a 801329i bk8: 64a 801344i bk9: 64a 801344i bk10: 64a 801343i bk11: 64a 801327i bk12: 64a 801340i bk13: 64a 801336i bk14: 64a 801339i bk15: 64a 801339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000242051
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801484 n_nop=800726 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.001837
n_activity=5675 dram_eff=0.2594
bk0: 24a 801277i bk1: 20a 801369i bk2: 0a 801482i bk3: 0a 801486i bk4: 20a 801433i bk5: 24a 801425i bk6: 64a 801334i bk7: 64a 801340i bk8: 64a 801342i bk9: 64a 801338i bk10: 64a 801338i bk11: 64a 801341i bk12: 64a 801340i bk13: 64a 801337i bk14: 64a 801343i bk15: 64a 801343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000140988
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801484 n_nop=800730 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.001822
n_activity=5623 dram_eff=0.2596
bk0: 24a 801228i bk1: 16a 801373i bk2: 0a 801480i bk3: 0a 801482i bk4: 20a 801433i bk5: 24a 801426i bk6: 64a 801336i bk7: 64a 801342i bk8: 64a 801343i bk9: 64a 801340i bk10: 64a 801344i bk11: 64a 801342i bk12: 64a 801341i bk13: 64a 801335i bk14: 64a 801342i bk15: 64a 801343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000264509
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801484 n_nop=800733 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.001824
n_activity=5628 dram_eff=0.2598
bk0: 24a 801321i bk1: 16a 801343i bk2: 0a 801480i bk3: 0a 801483i bk4: 20a 801432i bk5: 24a 801421i bk6: 64a 801339i bk7: 64a 801330i bk8: 64a 801341i bk9: 64a 801334i bk10: 64a 801342i bk11: 64a 801328i bk12: 64a 801346i bk13: 64a 801345i bk14: 64a 801347i bk15: 64a 801345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000264509
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801484 n_nop=800736 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.001817
n_activity=5501 dram_eff=0.2647
bk0: 20a 801348i bk1: 16a 801343i bk2: 0a 801479i bk3: 0a 801482i bk4: 20a 801432i bk5: 24a 801425i bk6: 64a 801336i bk7: 64a 801332i bk8: 64a 801339i bk9: 64a 801342i bk10: 64a 801343i bk11: 64a 801339i bk12: 64a 801341i bk13: 64a 801330i bk14: 64a 801343i bk15: 64a 801339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000205868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5589, Miss = 183, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 2780, Miss = 180, Miss_rate = 0.065, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 2947, Miss = 182, Miss_rate = 0.062, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 2709, Miss = 180, Miss_rate = 0.066, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 2968, Miss = 182, Miss_rate = 0.061, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 5285, Miss = 182, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 2755, Miss = 182, Miss_rate = 0.066, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 2712, Miss = 180, Miss_rate = 0.066, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 5354, Miss = 182, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 2807, Miss = 180, Miss_rate = 0.064, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 2856, Miss = 180, Miss_rate = 0.063, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 2774, Miss = 180, Miss_rate = 0.065, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 41536
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0523
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 127
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11174
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 2727
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1233
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151866
icnt_total_pkts_simt_to_mem=69332
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.59977
	minimum = 6
	maximum = 26
Network latency average = 7.57683
	minimum = 6
	maximum = 26
Slowest packet = 79589
Flit latency average = 6.13609
	minimum = 6
	maximum = 26
Slowest flit = 212635
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00194694
	minimum = 0 (at node 6)
	maximum = 0.00465691 (at node 15)
Accepted packet rate average = 0.00194694
	minimum = 0 (at node 6)
	maximum = 0.00465691 (at node 15)
Injected flit rate average = 0.0047825
	minimum = 0 (at node 6)
	maximum = 0.0136392 (at node 15)
Accepted flit rate average= 0.0047825
	minimum = 0 (at node 6)
	maximum = 0.0094796 (at node 15)
Injected packet length average = 2.45642
Accepted packet length average = 2.45642
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.5822 (11 samples)
	minimum = 6 (11 samples)
	maximum = 265.818 (11 samples)
Network latency average = 11.9866 (11 samples)
	minimum = 6 (11 samples)
	maximum = 181.273 (11 samples)
Flit latency average = 8.36283 (11 samples)
	minimum = 6 (11 samples)
	maximum = 180.182 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.00778716 (11 samples)
	minimum = 0.00586244 (11 samples)
	maximum = 0.0140968 (11 samples)
Accepted packet rate average = 0.00778716 (11 samples)
	minimum = 0.00586244 (11 samples)
	maximum = 0.0140968 (11 samples)
Injected flit rate average = 0.0209375 (11 samples)
	minimum = 0.00958638 (11 samples)
	maximum = 0.060204 (11 samples)
Accepted flit rate average = 0.0209375 (11 samples)
	minimum = 0.0110352 (11 samples)
	maximum = 0.0317899 (11 samples)
Injected packet size average = 2.68872 (11 samples)
Accepted packet size average = 2.68872 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 12 sec (192 sec)
gpgpu_simulation_rate = 397785 (inst/sec)
gpgpu_simulation_rate = 3162 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402230 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (12,12,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,607192)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,607192)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,607192)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,607192)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,607192)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,607192)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,607192)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,607192)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,607192)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,607192)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,607192)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,607192)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,607192)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,607192)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,607192)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,607192)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,607192)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,607192)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,607192)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,607192)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,607192)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,607192)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,607192)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,607192)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,607192)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,607192)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,607192)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,607192)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,607192)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,607192)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,607192)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,607192)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,607192)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,607192)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,607192)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,607192)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,607192)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,607192)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,607192)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,607192)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,607192)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,607192)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,607192)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,607192)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,607192)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,607192)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,607192)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,607192)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,607192)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,607192)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,607192)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,607192)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,607192)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,607192)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,607192)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,607192)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,607192)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,607192)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,607192)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,607192)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,607192)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,607192)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,607192)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,607192)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,607192)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,607192)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,607192)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,607192)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,607192)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,607192)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,607192)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,607192)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,607192)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,607192)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,607192)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,607192)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,607192)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,607192)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,607192)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,607192)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,607192)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,607192)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,607192)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,607192)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,607192)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,607192)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,607192)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,607192)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,607192)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,607192)
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(5,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(11,4,0) tid=(15,15,0)
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(11,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(9,4,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 607692  inst.: 76770848 (ipc=792.3) sim_rate=397776 (inst/sec) elapsed = 0:0:03:13 / Wed Dec  9 00:11:41 2015
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(1,4,0) tid=(15,13,0)
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(8,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(3,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(5,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(3,4,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 608692  inst.: 77295360 (ipc=613.8) sim_rate=398429 (inst/sec) elapsed = 0:0:03:14 / Wed Dec  9 00:11:42 2015
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(3,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(1,0,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 609692  inst.: 77541440 (ipc=466.7) sim_rate=397648 (inst/sec) elapsed = 0:0:03:15 / Wed Dec  9 00:11:43 2015
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(9,2,0) tid=(15,11,0)
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(10,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(10,0,0) tid=(15,9,0)
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(1,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(8,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(10,1,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 611192  inst.: 78160992 (ipc=446.6) sim_rate=398780 (inst/sec) elapsed = 0:0:03:16 / Wed Dec  9 00:11:44 2015
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(2,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(7,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(10,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(3,2,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 611692  inst.: 78569632 (ipc=487.8) sim_rate=398830 (inst/sec) elapsed = 0:0:03:17 / Wed Dec  9 00:11:45 2015
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(3,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(4,6,0) tid=(15,13,0)
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(8,0,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4814,607192), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4815,607192)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4885,607192), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4886,607192)
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(6,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(11,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(5,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(11,1,0) tid=(15,11,0)
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(8,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(2,1,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 612692  inst.: 79392288 (ipc=548.6) sim_rate=400971 (inst/sec) elapsed = 0:0:03:18 / Wed Dec  9 00:11:46 2015
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(10,0,0) tid=(15,13,0)
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(1,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(4,0,0) tid=(15,13,0)
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(5,2,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 613192  inst.: 79803584 (ipc=571.5) sim_rate=401023 (inst/sec) elapsed = 0:0:03:19 / Wed Dec  9 00:11:47 2015
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(8,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(5,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(8,0,0) tid=(15,9,0)
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(4,0,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6443,607192), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6444,607192)
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(4,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(6,1,0) tid=(15,9,0)
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(8,2,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6779,607192), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6780,607192)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6879,607192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6880,607192)
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(0,2,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6955,607192), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6956,607192)
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(2,0,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 614192  inst.: 80628192 (ipc=607.6) sim_rate=403140 (inst/sec) elapsed = 0:0:03:20 / Wed Dec  9 00:11:48 2015
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7006,607192), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7007,607192)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7030,607192), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7031,607192)
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(5,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(1,1,0) tid=(15,15,0)
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(8,1,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7429,607192), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7430,607192)
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(5,3,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 614692  inst.: 81044864 (ipc=622.7) sim_rate=403208 (inst/sec) elapsed = 0:0:03:21 / Wed Dec  9 00:11:49 2015
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(9,3,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7599,607192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7600,607192)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7682,607192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7683,607192)
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(3,3,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7778,607192), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7779,607192)
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(7,3,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7869,607192), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7870,607192)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7875,607192), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7876,607192)
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(9,1,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7946,607192), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7947,607192)
GPGPU-Sim uArch: cycles simulated: 615192  inst.: 81461088 (ipc=635.8) sim_rate=403272 (inst/sec) elapsed = 0:0:03:22 / Wed Dec  9 00:11:50 2015
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(8,2,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8083,607192), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8084,607192)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8127,607192), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8128,607192)
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(10,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(1,5,0) tid=(15,5,0)
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(0,3,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8473,607192), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8474,607192)
GPGPU-Sim uArch: cycles simulated: 615692  inst.: 81874688 (ipc=647.1) sim_rate=403323 (inst/sec) elapsed = 0:0:03:23 / Wed Dec  9 00:11:51 2015
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(10,1,0) tid=(15,11,0)
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(5,3,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8714,607192), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8715,607192)
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(4,4,0) tid=(15,9,0)
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(9,4,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8922,607192), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8923,607192)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8965,607192), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8966,607192)
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(0,5,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8983,607192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8984,607192)
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(9,2,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9118,607192), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9119,607192)
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(9,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(8,1,0) tid=(15,15,0)
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(0,4,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9477,607192), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9478,607192)
GPGPU-Sim uArch: cycles simulated: 616692  inst.: 82702304 (ipc=666.1) sim_rate=405403 (inst/sec) elapsed = 0:0:03:24 / Wed Dec  9 00:11:52 2015
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(6,4,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9617,607192), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9618,607192)
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(2,5,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9705,607192), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9706,607192)
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(10,2,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9793,607192), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9794,607192)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9828,607192), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9829,607192)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9874,607192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9875,607192)
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(9,3,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9925,607192), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9926,607192)
GPGPU-Sim uArch: cycles simulated: 617192  inst.: 83116448 (ipc=674.2) sim_rate=405446 (inst/sec) elapsed = 0:0:03:25 / Wed Dec  9 00:11:53 2015
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(2,4,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10036,607192), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10037,607192)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10072,607192), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10073,607192)
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(6,4,0) tid=(15,9,0)
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(11,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(0,6,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10467,607192), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10468,607192)
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(7,5,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 617692  inst.: 83532448 (ipc=681.7) sim_rate=405497 (inst/sec) elapsed = 0:0:03:26 / Wed Dec  9 00:11:54 2015
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(4,6,0) tid=(15,11,0)
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(7,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(11,5,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10849,607192), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(10850,607192)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10858,607192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10859,607192)
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(4,9,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10963,607192), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(10964,607192)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10978,607192), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(10979,607192)
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(3,3,0) tid=(15,15,0)
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(4,6,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (11228,607192), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(11229,607192)
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(11,5,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11305,607192), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11306,607192)
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(0,6,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 618692  inst.: 84362976 (ipc=694.6) sim_rate=407550 (inst/sec) elapsed = 0:0:03:27 / Wed Dec  9 00:11:55 2015
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(11,6,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11534,607192), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11535,607192)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11624,607192), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11624,607192), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11625,607192)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11625,607192)
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(6,5,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11666,607192), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11667,607192)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11688,607192), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11689,607192)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11723,607192), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11724,607192)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11749,607192), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11750,607192)
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(4,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(1,5,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11875,607192), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11876,607192)
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(10,5,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 619192  inst.: 84779488 (ipc=700.4) sim_rate=407593 (inst/sec) elapsed = 0:0:03:28 / Wed Dec  9 00:11:56 2015
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(4,6,0) tid=(15,3,0)
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(3,6,0) tid=(15,7,0)
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(3,5,0) tid=(15,9,0)
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(10,4,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 619692  inst.: 85188576 (ipc=705.1) sim_rate=407600 (inst/sec) elapsed = 0:0:03:29 / Wed Dec  9 00:11:57 2015
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(1,7,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12687,607192), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(12688,607192)
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(11,5,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (12696,607192), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(12697,607192)
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(8,9,0) tid=(15,1,0)
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(1,7,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12969,607192), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(12970,607192)
GPGPU-Sim uArch: cycles simulated: 620192  inst.: 85601376 (ipc=709.7) sim_rate=407625 (inst/sec) elapsed = 0:0:03:30 / Wed Dec  9 00:11:58 2015
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(3,5,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13090,607192), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13091,607192)
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(0,7,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13247,607192), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13248,607192)
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(10,6,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (13304,607192), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(13305,607192)
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(6,7,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (13466,607192), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(13467,607192)
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(8,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(2,8,0) tid=(15,11,0)
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(4,5,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13783,607192), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13823,607192), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13830,607192), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13856,607192), 5 CTAs running
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(7,7,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (13932,607192), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (13978,607192), 5 CTAs running
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(10,6,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13984,607192), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 621192  inst.: 86427040 (ipc=718.0) sim_rate=409606 (inst/sec) elapsed = 0:0:03:31 / Wed Dec  9 00:11:59 2015
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14020,607192), 5 CTAs running
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(0,10,0) tid=(15,13,0)
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(6,6,0) tid=(15,11,0)
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(10,6,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (14381,607192), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 621692  inst.: 86803552 (ipc=719.2) sim_rate=409450 (inst/sec) elapsed = 0:0:03:32 / Wed Dec  9 00:12:00 2015
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(5,5,0) tid=(15,11,0)
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(6,6,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (14769,607192), 5 CTAs running
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(11,7,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14794,607192), 5 CTAs running
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(8,7,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (14956,607192), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (14972,607192), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (15039,607192), 5 CTAs running
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(11,6,0) tid=(15,15,0)
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(8,6,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (15250,607192), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15283,607192), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15366,607192), 4 CTAs running
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15430,607192), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15473,607192), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15479,607192), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 622692  inst.: 87466176 (ipc=715.6) sim_rate=410639 (inst/sec) elapsed = 0:0:03:33 / Wed Dec  9 00:12:01 2015
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15518,607192), 4 CTAs running
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(2,8,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (15571,607192), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15636,607192), 4 CTAs running
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(8,7,0) tid=(15,5,0)
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(1,8,0) tid=(15,3,0)
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(7,8,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 623192  inst.: 87839456 (ipc=716.5) sim_rate=410464 (inst/sec) elapsed = 0:0:03:34 / Wed Dec  9 00:12:02 2015
GPGPU-Sim uArch: Shader 1 finished CTA #5 (16013,607192), 4 CTAs running
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(5,8,0) tid=(15,7,0)
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(11,8,0) tid=(15,1,0)
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(8,6,0) tid=(15,15,0)
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(11,8,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16521,607192), 4 CTAs running
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(2,8,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (16606,607192), 4 CTAs running
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(5,7,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16748,607192), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (16753,607192), 4 CTAs running
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(3,8,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16883,607192), 4 CTAs running
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(4,8,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 624192  inst.: 88622720 (ipc=720.5) sim_rate=412198 (inst/sec) elapsed = 0:0:03:35 / Wed Dec  9 00:12:03 2015
GPGPU-Sim uArch: Shader 8 finished CTA #5 (17007,607192), 4 CTAs running
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(10,9,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17104,607192), 3 CTAs running
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(9,9,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17157,607192), 3 CTAs running
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(9,9,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17278,607192), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17330,607192), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (17341,607192), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17347,607192), 3 CTAs running
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(8,9,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17425,607192), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17434,607192), 3 CTAs running
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(9,7,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 624692  inst.: 89029504 (ipc=723.1) sim_rate=412173 (inst/sec) elapsed = 0:0:03:36 / Wed Dec  9 00:12:04 2015
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(5,9,0) tid=(15,3,0)
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(4,8,0) tid=(15,3,0)
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(6,8,0) tid=(15,9,0)
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(7,8,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 625192  inst.: 89431648 (ipc=725.4) sim_rate=412127 (inst/sec) elapsed = 0:0:03:37 / Wed Dec  9 00:12:05 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18073,607192), 3 CTAs running
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(10,8,0) tid=(15,7,0)
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(11,8,0) tid=(15,7,0)
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(4,8,0) tid=(15,11,0)
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(2,10,0) tid=(15,9,0)
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(6,10,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18605,607192), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18625,607192), 3 CTAs running
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(2,10,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18724,607192), 3 CTAs running
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(7,10,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18904,607192), 3 CTAs running
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(5,9,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 626192  inst.: 90208512 (ipc=728.1) sim_rate=413800 (inst/sec) elapsed = 0:0:03:38 / Wed Dec  9 00:12:06 2015
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19021,607192), 3 CTAs running
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(0,9,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19087,607192), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19133,607192), 2 CTAs running
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(7,10,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19228,607192), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19309,607192), 2 CTAs running
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(0,11,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19342,607192), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19381,607192), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19451,607192), 2 CTAs running
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(2,11,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19485,607192), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 626692  inst.: 90595904 (ipc=729.3) sim_rate=413679 (inst/sec) elapsed = 0:0:03:39 / Wed Dec  9 00:12:07 2015
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19504,607192), 2 CTAs running
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(9,9,0) tid=(15,1,0)
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(1,9,0) tid=(15,5,0)
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(4,10,0) tid=(15,7,0)
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(3,11,0) tid=(15,9,0)
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(4,10,0) tid=(15,7,0)
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(1,11,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (20251,607192), 2 CTAs running
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(11,10,0) tid=(15,1,0)
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(6,10,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 627692  inst.: 91368448 (ipc=731.4) sim_rate=415311 (inst/sec) elapsed = 0:0:03:40 / Wed Dec  9 00:12:08 2015
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(9,10,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20667,607192), 2 CTAs running
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(1,10,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20718,607192), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20809,607192), 2 CTAs running
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(8,11,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20903,607192), 2 CTAs running
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(11,11,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 628192  inst.: 91727680 (ipc=731.1) sim_rate=415057 (inst/sec) elapsed = 0:0:03:41 / Wed Dec  9 00:12:09 2015
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21033,607192), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21083,607192), 2 CTAs running
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(6,11,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21152,607192), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21217,607192), 1 CTAs running
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(8,11,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21274,607192), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21351,607192), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21364,607192), 1 CTAs running
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(2,11,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21407,607192), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21410,607192), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21416,607192), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 628692  inst.: 92071232 (ipc=730.1) sim_rate=414735 (inst/sec) elapsed = 0:0:03:42 / Wed Dec  9 00:12:10 2015
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(3,11,0) tid=(15,7,0)
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(11,11,0) tid=(15,1,0)
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(9,11,0) tid=(15,9,0)
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(8,10,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22159,607192), 1 CTAs running
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(11,10,0) tid=(15,11,0)
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(10,11,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 629692  inst.: 92623552 (ipc=722.2) sim_rate=415352 (inst/sec) elapsed = 0:0:03:43 / Wed Dec  9 00:12:11 2015
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22603,607192), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22648,607192), 1 CTAs running
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(8,11,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22727,607192), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=12, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      39168     0.058824        0.058824         1224
        1068    intrinsic          fa8      36864     1.000000        1.000000         1152


GPGPU-Sim uArch: Shader 3 finished CTA #2 (22809,607192), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22838,607192), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22869,607192), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=12, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      39168     0.058824        0.058824         1224
        1068    intrinsic          fa8      36864     1.000000        1.000000         1152


GPGPU-Sim uArch: Shader 10 finished CTA #2 (22930,607192), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=12, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      39168     0.058824        0.058824         1224
        1068    intrinsic          fa8      36864     1.000000        1.000000         1152


GPGPU-Sim uArch: Shader 11 finished CTA #2 (22976,607192), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=12, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      39168     0.058824        0.058824         1224
        1068    intrinsic          fa8      36864     1.000000        1.000000         1152


GPGPU-Sim uArch: Shader 4 finished CTA #2 (23003,607192), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=12, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      39168     0.058824        0.058824         1224
        1068    intrinsic          fa8      36864     1.000000        1.000000         1152


GPGPU-Sim uArch: Shader 5 finished CTA #2 (23005,607192), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=12, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      39168     0.058824        0.058824         1224
        1068    intrinsic          fa8      36864     1.000000        1.000000         1152


GPGPU-Sim uArch: Shader 8 finished CTA #2 (23030,607192), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23033,607192), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (23040,607192), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=12, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      39168     0.058824        0.058824         1224
        1068    intrinsic          fa8      36864     1.000000        1.000000         1152


GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(10,11,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23111,607192), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=12, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      39168     0.058824        0.058824         1224
        1068    intrinsic          fa8      36864     1.000000        1.000000         1152


GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(8,11,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23771,607192), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=12, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      43520     0.058824        0.058824         1360
        1068    intrinsic          fa8      40960     1.000000        1.000000         1280


GPGPU-Sim uArch: Shader 2 finished CTA #3 (24300,607192), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=12, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      43520     0.058824        0.058824         1360
        1068    intrinsic          fa8      40960     1.000000        1.000000         1280


GPGPU-Sim uArch: Shader 14 finished CTA #3 (24344,607192), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=12, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      43520     0.058824        0.058824         1360
        1068    intrinsic          fa8      40960     1.000000        1.000000         1280


GPGPU-Sim uArch: Shader 7 finished CTA #4 (24482,607192), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=12, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      47872     0.058824        0.058824         1496
        1068    intrinsic          fa8      45056     1.000000        1.000000         1408


GPGPU-Sim uArch: Shader 3 finished CTA #3 (24504,607192), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=12, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      43520     0.058824        0.058824         1360
        1068    intrinsic          fa8      40960     1.000000        1.000000         1280


GPGPU-Sim uArch: Shader 6 finished CTA #4 (24676,607192), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=12, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      47872     0.058824        0.058824         1496
        1068    intrinsic          fa8      45056     1.000000        1.000000         1408


GPGPU-Sim uArch: Shader 8 finished CTA #3 (24745,607192), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=12, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      43520     0.058824        0.058824         1360
        1068    intrinsic          fa8      40960     1.000000        1.000000         1280


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 8.


BRANCH_STATS_PRINT: For Kernel(uid=12, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070     626688     0.058824        0.058824        19584
        1068    intrinsic          fa8     589824     1.000000        1.000000        18432


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

    10713600,            0,            0

kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 12 
gpu_sim_cycle = 24746
gpu_sim_insn = 16551936
gpu_ipc =     668.8732
gpu_tot_sim_cycle = 631938
gpu_tot_sim_insn = 92926656
gpu_tot_ipc =     147.0503
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 35993
gpu_stall_icnt2sh    = 53996
gpu_total_sim_rate=416711

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1724179
	L1I_total_cache_misses = 7371
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11355
L1D_cache:
	L1D_cache_core[0]: Access = 3772, Miss = 2307, Miss_rate = 0.612, Pending_hits = 122, Reservation_fails = 9006
	L1D_cache_core[1]: Access = 4021, Miss = 2512, Miss_rate = 0.625, Pending_hits = 139, Reservation_fails = 8383
	L1D_cache_core[2]: Access = 3836, Miss = 2259, Miss_rate = 0.589, Pending_hits = 110, Reservation_fails = 7987
	L1D_cache_core[3]: Access = 3836, Miss = 2437, Miss_rate = 0.635, Pending_hits = 137, Reservation_fails = 8288
	L1D_cache_core[4]: Access = 3772, Miss = 2242, Miss_rate = 0.594, Pending_hits = 120, Reservation_fails = 10078
	L1D_cache_core[5]: Access = 3772, Miss = 2345, Miss_rate = 0.622, Pending_hits = 141, Reservation_fails = 9018
	L1D_cache_core[6]: Access = 3725, Miss = 2382, Miss_rate = 0.639, Pending_hits = 97, Reservation_fails = 7489
	L1D_cache_core[7]: Access = 3789, Miss = 2333, Miss_rate = 0.616, Pending_hits = 121, Reservation_fails = 7857
	L1D_cache_core[8]: Access = 3681, Miss = 2314, Miss_rate = 0.629, Pending_hits = 128, Reservation_fails = 6662
	L1D_cache_core[9]: Access = 3718, Miss = 2308, Miss_rate = 0.621, Pending_hits = 127, Reservation_fails = 8509
	L1D_cache_core[10]: Access = 3772, Miss = 2356, Miss_rate = 0.625, Pending_hits = 144, Reservation_fails = 10046
	L1D_cache_core[11]: Access = 3772, Miss = 2374, Miss_rate = 0.629, Pending_hits = 134, Reservation_fails = 9244
	L1D_cache_core[12]: Access = 3836, Miss = 2422, Miss_rate = 0.631, Pending_hits = 145, Reservation_fails = 8869
	L1D_cache_core[13]: Access = 3772, Miss = 2336, Miss_rate = 0.619, Pending_hits = 115, Reservation_fails = 8279
	L1D_cache_core[14]: Access = 3836, Miss = 2390, Miss_rate = 0.623, Pending_hits = 135, Reservation_fails = 8879
	L1D_total_cache_accesses = 56910
	L1D_total_cache_misses = 35317
	L1D_total_cache_miss_rate = 0.6206
	L1D_total_cache_pending_hits = 1915
	L1D_total_cache_reservation_fails = 128594
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 17790
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 128594
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 2600
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 172
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17759
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 2772
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1716808
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7371
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11355
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
44510, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 
gpgpu_n_tot_thrd_icount = 105765568
gpgpu_n_tot_w_icount = 3305174
gpgpu_n_stall_shd_mem = 303086
gpgpu_n_mem_read_local = 172
gpgpu_n_mem_write_local = 2772
gpgpu_n_mem_read_global = 32360
gpgpu_n_mem_write_global = 13478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 606208
gpgpu_n_store_insn = 215648
gpgpu_n_shmem_insn = 7351168
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 654912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 151004
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 152082
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:378631	W0_Idle:4445982	W0_Scoreboard:3166377	W1:4076	W2:3808	W3:3540	W4:3272	W5:3004	W6:2736	W7:2468	W8:2200	W9:1932	W10:1664	W11:1396	W12:1128	W13:860	W14:592	W15:324	W16:540722	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2731452
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 258880 {8:32360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 970416 {72:13478,}
traffic_breakdown_coretomem[INST_ACC_R] = 10880 {8:1360,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1376 {8:172,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 196512 {40:96,72:2676,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400960 {136:32360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 107824 {8:13478,}
traffic_breakdown_memtocore[INST_ACC_R] = 184960 {136:1360,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 23392 {136:172,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 22176 {8:2772,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 239 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 631937 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38723 	5137 	3905 	1032 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	41667 	1591 	707 	587 	844 	1653 	3012 	94 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12192 	18527 	1759 	69 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	3273 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	609 	45 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       3188      1852    none      none        2924      2759     12171      7138     22367      2461     15478      2469      7325      2469      5320      2472
dram[1]:       3003      1862    none      none        2417      1769      6879      6826      2474      2434      2465      2488      2469      2494      2462      2478
dram[2]:       2858      2051    none      none        2719      2764      6782     12758      2476     22783      2483     15305      2461      6939      2464      5328
dram[3]:       2184      2081    none      none        1745      2244      6797      7414      2439      2467      2480      2460      2495      2466      2474      2456
dram[4]:       2283      2470    none      none        2894      2600     12929      7324     23069      2453     15690      2476      7239      2462      5321      2473
dram[5]:       2792      2936    none      none        2344      1605      7588      6773      2482      2444      2470      2474      2463      2485      2461      2483
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       275      1330       288      1121       276       267       273
dram[1]:        274       277         0         0       306       268       780       798       274       272       273       294       283       288       277       279
dram[2]:        278       265         0         0       270       268       841      1449       273      1405       285      1314       280      1095       273       298
dram[3]:        281       268         0         0       268       301       786       836       283       278       290       273       273       270       273       272
dram[4]:        279       300         0         0       268       268      1506       841      1451       278      1439       283      1091       273       273       276
dram[5]:        270       262         0         0       306       268       837       779       282       276       275       271       275       283       275       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=834148 n_nop=833384 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.00176
n_activity=5751 dram_eff=0.2553
bk0: 26a 833817i bk1: 20a 833983i bk2: 0a 834143i bk3: 0a 834146i bk4: 20a 834095i bk5: 20a 834093i bk6: 64a 834004i bk7: 64a 833996i bk8: 64a 834007i bk9: 64a 834006i bk10: 64a 834006i bk11: 64a 834009i bk12: 64a 834009i bk13: 64a 834004i bk14: 64a 834008i bk15: 64a 834002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000364444
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=834148 n_nop=833396 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.001755
n_activity=5541 dram_eff=0.2642
bk0: 24a 833931i bk1: 20a 834033i bk2: 0a 834144i bk3: 0a 834148i bk4: 20a 834098i bk5: 20a 834097i bk6: 64a 833997i bk7: 64a 833993i bk8: 64a 834008i bk9: 64a 834008i bk10: 64a 834007i bk11: 64a 833991i bk12: 64a 834004i bk13: 64a 834000i bk14: 64a 834003i bk15: 64a 834003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000232573
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=834148 n_nop=833390 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.001765
n_activity=5675 dram_eff=0.2594
bk0: 24a 833941i bk1: 20a 834033i bk2: 0a 834146i bk3: 0a 834150i bk4: 20a 834097i bk5: 24a 834089i bk6: 64a 833998i bk7: 64a 834004i bk8: 64a 834006i bk9: 64a 834002i bk10: 64a 834002i bk11: 64a 834005i bk12: 64a 834004i bk13: 64a 834001i bk14: 64a 834007i bk15: 64a 834007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000135468
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=834148 n_nop=833394 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.00175
n_activity=5623 dram_eff=0.2596
bk0: 24a 833892i bk1: 16a 834037i bk2: 0a 834144i bk3: 0a 834146i bk4: 20a 834097i bk5: 24a 834090i bk6: 64a 834000i bk7: 64a 834006i bk8: 64a 834007i bk9: 64a 834004i bk10: 64a 834008i bk11: 64a 834006i bk12: 64a 834005i bk13: 64a 833999i bk14: 64a 834006i bk15: 64a 834007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000254152
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=834148 n_nop=833397 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.001753
n_activity=5628 dram_eff=0.2598
bk0: 24a 833985i bk1: 16a 834007i bk2: 0a 834144i bk3: 0a 834147i bk4: 20a 834096i bk5: 24a 834085i bk6: 64a 834003i bk7: 64a 833994i bk8: 64a 834005i bk9: 64a 833998i bk10: 64a 834006i bk11: 64a 833992i bk12: 64a 834010i bk13: 64a 834009i bk14: 64a 834011i bk15: 64a 834009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000254152
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=834148 n_nop=833400 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.001745
n_activity=5501 dram_eff=0.2647
bk0: 20a 834012i bk1: 16a 834007i bk2: 0a 834143i bk3: 0a 834146i bk4: 20a 834096i bk5: 24a 834089i bk6: 64a 834000i bk7: 64a 833996i bk8: 64a 834003i bk9: 64a 834006i bk10: 64a 834007i bk11: 64a 834003i bk12: 64a 834005i bk13: 64a 833994i bk14: 64a 834007i bk15: 64a 834003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000197807

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6337, Miss = 183, Miss_rate = 0.029, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 3466, Miss = 180, Miss_rate = 0.052, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 3637, Miss = 182, Miss_rate = 0.050, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 3411, Miss = 180, Miss_rate = 0.053, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 3663, Miss = 182, Miss_rate = 0.050, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6033, Miss = 182, Miss_rate = 0.030, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 3481, Miss = 182, Miss_rate = 0.052, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 3431, Miss = 180, Miss_rate = 0.052, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6124, Miss = 182, Miss_rate = 0.030, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 3517, Miss = 180, Miss_rate = 0.051, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 3547, Miss = 180, Miss_rate = 0.051, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 3510, Miss = 180, Miss_rate = 0.051, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 50157
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0433
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29639
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 127
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13478
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 2727
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1297
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=185755
icnt_total_pkts_simt_to_mem=82561
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 41.6475
	minimum = 6
	maximum = 760
Network latency average = 27.0552
	minimum = 6
	maximum = 543
Slowest packet = 85731
Flit latency average = 15.5788
	minimum = 6
	maximum = 543
Slowest flit = 230157
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0258059
	minimum = 0.0209327 (at node 0)
	maximum = 0.0311161 (at node 23)
Accepted packet rate average = 0.0258059
	minimum = 0.0209327 (at node 0)
	maximum = 0.0311161 (at node 23)
Injected flit rate average = 0.0705209
	minimum = 0.0325709 (at node 0)
	maximum = 0.155581 (at node 23)
Accepted flit rate average= 0.0705209
	minimum = 0.0302271 (at node 15)
	maximum = 0.104098 (at node 7)
Injected packet length average = 2.73275
Accepted packet length average = 2.73275
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.7543 (12 samples)
	minimum = 6 (12 samples)
	maximum = 307 (12 samples)
Network latency average = 13.2423 (12 samples)
	minimum = 6 (12 samples)
	maximum = 211.417 (12 samples)
Flit latency average = 8.96415 (12 samples)
	minimum = 6 (12 samples)
	maximum = 210.417 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.00928872 (12 samples)
	minimum = 0.0071183 (12 samples)
	maximum = 0.0155151 (12 samples)
Accepted packet rate average = 0.00928872 (12 samples)
	minimum = 0.0071183 (12 samples)
	maximum = 0.0155151 (12 samples)
Injected flit rate average = 0.0250695 (12 samples)
	minimum = 0.0115018 (12 samples)
	maximum = 0.0681521 (12 samples)
Accepted flit rate average = 0.0250695 (12 samples)
	minimum = 0.0126345 (12 samples)
	maximum = 0.0378156 (12 samples)
Injected packet size average = 2.69891 (12 samples)
Accepted packet size average = 2.69891 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 43 sec (223 sec)
gpgpu_simulation_rate = 416711 (inst/sec)
gpgpu_simulation_rate = 2833 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4020ba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,631938)
GPGPU-Sim uArch: cycles simulated: 634938  inst.: 92930736 (ipc= 1.4) sim_rate=414869 (inst/sec) elapsed = 0:0:03:44 / Wed Dec  9 00:12:12 2015
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 652438  inst.: 92957960 (ipc= 1.5) sim_rate=413146 (inst/sec) elapsed = 0:0:03:45 / Wed Dec  9 00:12:13 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 669938  inst.: 92974064 (ipc= 1.2) sim_rate=411389 (inst/sec) elapsed = 0:0:03:46 / Wed Dec  9 00:12:14 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 687438  inst.: 92980750 (ipc= 1.0) sim_rate=409606 (inst/sec) elapsed = 0:0:03:47 / Wed Dec  9 00:12:15 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (59229,631938), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 13 '_Z12lud_diagonalPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=13, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 9.


BRANCH_STATS_PRINT: For Kernel(uid=13, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       61704,       146208,        84760

kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 13 
gpu_sim_cycle = 59230
gpu_sim_insn = 59360
gpu_ipc =       1.0022
gpu_tot_sim_cycle = 691168
gpu_tot_sim_insn = 92986016
gpu_tot_ipc =     134.5346
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 35993
gpu_stall_icnt2sh    = 53996
gpu_total_sim_rate=409630

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1728999
	L1I_total_cache_misses = 7382
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11355
L1D_cache:
	L1D_cache_core[0]: Access = 3772, Miss = 2307, Miss_rate = 0.612, Pending_hits = 122, Reservation_fails = 9006
	L1D_cache_core[1]: Access = 4021, Miss = 2512, Miss_rate = 0.625, Pending_hits = 139, Reservation_fails = 8383
	L1D_cache_core[2]: Access = 3836, Miss = 2259, Miss_rate = 0.589, Pending_hits = 110, Reservation_fails = 7987
	L1D_cache_core[3]: Access = 3836, Miss = 2437, Miss_rate = 0.635, Pending_hits = 137, Reservation_fails = 8288
	L1D_cache_core[4]: Access = 3772, Miss = 2242, Miss_rate = 0.594, Pending_hits = 120, Reservation_fails = 10078
	L1D_cache_core[5]: Access = 3772, Miss = 2345, Miss_rate = 0.622, Pending_hits = 141, Reservation_fails = 9018
	L1D_cache_core[6]: Access = 3725, Miss = 2382, Miss_rate = 0.639, Pending_hits = 97, Reservation_fails = 7489
	L1D_cache_core[7]: Access = 3789, Miss = 2333, Miss_rate = 0.616, Pending_hits = 121, Reservation_fails = 7857
	L1D_cache_core[8]: Access = 3681, Miss = 2314, Miss_rate = 0.629, Pending_hits = 128, Reservation_fails = 6662
	L1D_cache_core[9]: Access = 3839, Miss = 2371, Miss_rate = 0.618, Pending_hits = 127, Reservation_fails = 8509
	L1D_cache_core[10]: Access = 3772, Miss = 2356, Miss_rate = 0.625, Pending_hits = 144, Reservation_fails = 10046
	L1D_cache_core[11]: Access = 3772, Miss = 2374, Miss_rate = 0.629, Pending_hits = 134, Reservation_fails = 9244
	L1D_cache_core[12]: Access = 3836, Miss = 2422, Miss_rate = 0.631, Pending_hits = 145, Reservation_fails = 8869
	L1D_cache_core[13]: Access = 3772, Miss = 2336, Miss_rate = 0.619, Pending_hits = 115, Reservation_fails = 8279
	L1D_cache_core[14]: Access = 3836, Miss = 2390, Miss_rate = 0.623, Pending_hits = 135, Reservation_fails = 8879
	L1D_total_cache_accesses = 57031
	L1D_total_cache_misses = 35380
	L1D_total_cache_miss_rate = 0.6204
	L1D_total_cache_pending_hits = 1915
	L1D_total_cache_reservation_fails = 128594
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 17793
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 128594
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 2643
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 174
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17762
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 2817
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1721617
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7382
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11355
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
44510, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 
gpgpu_n_tot_thrd_icount = 106058240
gpgpu_n_tot_w_icount = 3314320
gpgpu_n_stall_shd_mem = 303793
gpgpu_n_mem_read_local = 174
gpgpu_n_mem_write_local = 2817
gpgpu_n_mem_read_global = 32376
gpgpu_n_mem_write_global = 13493
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 606464
gpgpu_n_store_insn = 215888
gpgpu_n_shmem_insn = 7356984
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 655680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 151711
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 152082
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:378631	W0_Idle:4512074	W0_Scoreboard:3209627	W1:5095	W2:4760	W3:4425	W4:4090	W5:3755	W6:3420	W7:3085	W8:2750	W9:2415	W10:2080	W11:1745	W12:1410	W13:1075	W14:740	W15:405	W16:541618	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2731452
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 259008 {8:32376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 971496 {72:13493,}
traffic_breakdown_coretomem[INST_ACC_R] = 10968 {8:1371,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1392 {8:174,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 198984 {40:120,72:2697,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4403136 {136:32376,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 107944 {8:13493,}
traffic_breakdown_memtocore[INST_ACC_R] = 186456 {136:1371,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 23664 {136:174,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 22536 {8:2817,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 239 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 691167 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38801 	5137 	3905 	1032 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	41756 	1591 	707 	587 	844 	1653 	3012 	94 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12209 	18528 	1759 	69 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	3333 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	636 	45 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       3299      1864    none      none        2924      2759     12171      7138     22367      2461     15478      2469      7325      2469      5320      2472
dram[1]:       3003      1862    none      none        2417      1769      6879      6826      2523      2434      2465      2488      2469      2494      2462      2478
dram[2]:       2858      2051    none      none        2719      2764      6782     12758      2476     22783      2483     15305      2461      6939      2464      5328
dram[3]:       2316      2081    none      none        1745      2244      6797      7414      2439      2511      2480      2460      2495      2466      2474      2456
dram[4]:       2415      2483    none      none        2894      2600     12929      7324     23069      2453     15690      2476      7239      2462      5321      2473
dram[5]:       2792      2936    none      none        2344      1605      7588      6773      2527      2444      2470      2474      2463      2485      2461      2483
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       275      1330       288      1121       276       267       273
dram[1]:        274       277         0         0       306       268       780       798       274       272       273       294       283       288       277       279
dram[2]:        278       265         0         0       270       268       841      1449       273      1405       285      1314       280      1095       273       298
dram[3]:        281       268         0         0       268       301       786       836       283       278       290       273       273       270       273       272
dram[4]:        279       300         0         0       268       268      1506       841      1451       278      1439       283      1091       273       273       276
dram[5]:        270       262         0         0       306       268       837       779       282       276       275       271       275       283       275       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=912331 n_nop=911567 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.001609
n_activity=5751 dram_eff=0.2553
bk0: 26a 912000i bk1: 20a 912166i bk2: 0a 912326i bk3: 0a 912329i bk4: 20a 912278i bk5: 20a 912276i bk6: 64a 912187i bk7: 64a 912179i bk8: 64a 912190i bk9: 64a 912189i bk10: 64a 912189i bk11: 64a 912192i bk12: 64a 912192i bk13: 64a 912187i bk14: 64a 912191i bk15: 64a 912185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000333212
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=912331 n_nop=911579 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.001605
n_activity=5541 dram_eff=0.2642
bk0: 24a 912114i bk1: 20a 912216i bk2: 0a 912327i bk3: 0a 912331i bk4: 20a 912281i bk5: 20a 912280i bk6: 64a 912180i bk7: 64a 912176i bk8: 64a 912191i bk9: 64a 912191i bk10: 64a 912190i bk11: 64a 912174i bk12: 64a 912187i bk13: 64a 912183i bk14: 64a 912186i bk15: 64a 912186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000212642
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=912331 n_nop=911573 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.001613
n_activity=5675 dram_eff=0.2594
bk0: 24a 912124i bk1: 20a 912216i bk2: 0a 912329i bk3: 0a 912333i bk4: 20a 912280i bk5: 24a 912272i bk6: 64a 912181i bk7: 64a 912187i bk8: 64a 912189i bk9: 64a 912185i bk10: 64a 912185i bk11: 64a 912188i bk12: 64a 912187i bk13: 64a 912184i bk14: 64a 912190i bk15: 64a 912190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000123859
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=912331 n_nop=911577 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0016
n_activity=5623 dram_eff=0.2596
bk0: 24a 912075i bk1: 16a 912220i bk2: 0a 912327i bk3: 0a 912329i bk4: 20a 912280i bk5: 24a 912273i bk6: 64a 912183i bk7: 64a 912189i bk8: 64a 912190i bk9: 64a 912187i bk10: 64a 912191i bk11: 64a 912189i bk12: 64a 912188i bk13: 64a 912182i bk14: 64a 912189i bk15: 64a 912190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000232372
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=912331 n_nop=911580 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.001602
n_activity=5628 dram_eff=0.2598
bk0: 24a 912168i bk1: 16a 912190i bk2: 0a 912327i bk3: 0a 912330i bk4: 20a 912279i bk5: 24a 912268i bk6: 64a 912186i bk7: 64a 912177i bk8: 64a 912188i bk9: 64a 912181i bk10: 64a 912189i bk11: 64a 912175i bk12: 64a 912193i bk13: 64a 912192i bk14: 64a 912194i bk15: 64a 912192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000232372
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=912331 n_nop=911583 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.001596
n_activity=5501 dram_eff=0.2647
bk0: 20a 912195i bk1: 16a 912190i bk2: 0a 912326i bk3: 0a 912329i bk4: 20a 912279i bk5: 24a 912272i bk6: 64a 912183i bk7: 64a 912179i bk8: 64a 912186i bk9: 64a 912189i bk10: 64a 912190i bk11: 64a 912186i bk12: 64a 912188i bk13: 64a 912177i bk14: 64a 912190i bk15: 64a 912186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000180855

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6354, Miss = 183, Miss_rate = 0.029, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 3467, Miss = 180, Miss_rate = 0.052, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 3650, Miss = 182, Miss_rate = 0.050, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 3411, Miss = 180, Miss_rate = 0.053, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 3665, Miss = 182, Miss_rate = 0.050, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6033, Miss = 182, Miss_rate = 0.030, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 3498, Miss = 182, Miss_rate = 0.052, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 3441, Miss = 180, Miss_rate = 0.052, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6141, Miss = 182, Miss_rate = 0.030, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 3518, Miss = 180, Miss_rate = 0.051, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 3558, Miss = 180, Miss_rate = 0.051, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 3510, Miss = 180, Miss_rate = 0.051, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 50246
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0432
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 129
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13493
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 2772
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1308
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=185960
icnt_total_pkts_simt_to_mem=82746
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.23034
	minimum = 6
	maximum = 14
Network latency average = 7.22472
	minimum = 6
	maximum = 14
Slowest packet = 100363
Flit latency average = 6.05641
	minimum = 6
	maximum = 10
Slowest flit = 268457
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000111305
	minimum = 0 (at node 0)
	maximum = 0.00150262 (at node 9)
Accepted packet rate average = 0.000111305
	minimum = 0 (at node 0)
	maximum = 0.00150262 (at node 9)
Injected flit rate average = 0.00024387
	minimum = 0 (at node 0)
	maximum = 0.00312342 (at node 9)
Accepted flit rate average= 0.00024387
	minimum = 0 (at node 0)
	maximum = 0.00346108 (at node 9)
Injected packet length average = 2.19101
Accepted packet length average = 2.19101
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.9447 (13 samples)
	minimum = 6 (13 samples)
	maximum = 284.462 (13 samples)
Network latency average = 12.7795 (13 samples)
	minimum = 6 (13 samples)
	maximum = 196.231 (13 samples)
Flit latency average = 8.74048 (13 samples)
	minimum = 6 (13 samples)
	maximum = 195 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.00858276 (13 samples)
	minimum = 0.00657073 (13 samples)
	maximum = 0.0144372 (13 samples)
Accepted packet rate average = 0.00858276 (13 samples)
	minimum = 0.00657073 (13 samples)
	maximum = 0.0144372 (13 samples)
Injected flit rate average = 0.0231598 (13 samples)
	minimum = 0.010617 (13 samples)
	maximum = 0.0631498 (13 samples)
Accepted flit rate average = 0.0231598 (13 samples)
	minimum = 0.0116626 (13 samples)
	maximum = 0.0351729 (13 samples)
Injected packet size average = 2.69841 (13 samples)
Accepted packet size average = 2.69841 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 47 sec (227 sec)
gpgpu_simulation_rate = 409630 (inst/sec)
gpgpu_simulation_rate = 3044 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402175 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (11,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,691168)
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,691168)
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,691168)
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,691168)
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,691168)
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,691168)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,691168)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,691168)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,691168)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,691168)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,691168)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 696168  inst.: 93053008 (ipc=13.4) sim_rate=408127 (inst/sec) elapsed = 0:0:03:48 / Wed Dec  9 00:12:16 2015
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(8,0,0) tid=(7,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 702668  inst.: 93151024 (ipc=14.3) sim_rate=406773 (inst/sec) elapsed = 0:0:03:49 / Wed Dec  9 00:12:17 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(4,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(1,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 708168  inst.: 93278368 (ipc=17.2) sim_rate=405558 (inst/sec) elapsed = 0:0:03:50 / Wed Dec  9 00:12:18 2015
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 714168  inst.: 93448272 (ipc=20.1) sim_rate=404537 (inst/sec) elapsed = 0:0:03:51 / Wed Dec  9 00:12:19 2015
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(8,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(5,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 719668  inst.: 93604384 (ipc=21.7) sim_rate=403467 (inst/sec) elapsed = 0:0:03:52 / Wed Dec  9 00:12:20 2015
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(4,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 725168  inst.: 93760544 (ipc=22.8) sim_rate=402405 (inst/sec) elapsed = 0:0:03:53 / Wed Dec  9 00:12:21 2015
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(9,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 730668  inst.: 93916272 (ipc=23.6) sim_rate=401351 (inst/sec) elapsed = 0:0:03:54 / Wed Dec  9 00:12:22 2015
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(6,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 736168  inst.: 94072640 (ipc=24.1) sim_rate=400309 (inst/sec) elapsed = 0:0:03:55 / Wed Dec  9 00:12:23 2015
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(10,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 742168  inst.: 94251040 (ipc=24.8) sim_rate=399368 (inst/sec) elapsed = 0:0:03:56 / Wed Dec  9 00:12:24 2015
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(10,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 747668  inst.: 94414944 (ipc=25.3) sim_rate=398375 (inst/sec) elapsed = 0:0:03:57 / Wed Dec  9 00:12:25 2015
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(6,0,0) tid=(7,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 753168  inst.: 94575264 (ipc=25.6) sim_rate=397375 (inst/sec) elapsed = 0:0:03:58 / Wed Dec  9 00:12:26 2015
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(3,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (64557,691168), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 14 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=14, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (66298,691168), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 14 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=14, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (66304,691168), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 14 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=14, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (66310,691168), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=14, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (66316,691168), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 14 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=14, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 0 finished CTA #0 (66325,691168), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 14 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=14, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 1 finished CTA #0 (66333,691168), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 14 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=14, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 2 finished CTA #0 (66339,691168), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 14 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=14, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (66346,691168), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 14 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=14, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 4 finished CTA #0 (66363,691168), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 14 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=14, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (66369,691168), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 14 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=14, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 5.


BRANCH_STATS_PRINT: For Kernel(uid=14, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720        352     0.500000        0.500000           11
         758    extrinsic          7e0       1584     0.111111        0.055556           99
         7d8    extrinsic          748       1408     1.000000        0.500000           88
         818    extrinsic          8a0       2992     0.058824        0.029412          187
         898    extrinsic          808       2816     1.000000        0.500000          176
         5d0    extrinsic          658       1584     0.111111        0.055556           99
         650    extrinsic          5c0       1408     1.000000        0.500000           88
         678    extrinsic          718       2992     0.058824        0.029412          187
         710    extrinsic          668       2816     1.000000        0.500000          176
         718    extrinsic          8a0        176     1.000000        0.500000           11
         8c0    extrinsic          a08        352     0.500000        0.500000           11
         a30    intrinsic          c40       2992     0.058824        0.029412          187
         a50    intrinsic          b38      23936     0.117647        0.058824         1496
         c38    intrinsic          a20       2816     1.000000        0.500000          176
         b30    intrinsic          a40      21120     1.000000        0.500000         1320
         8e8    intrinsic          a00       2816     0.062500        0.031250          176
         908    intrinsic          9f0      23760     0.111111        0.055556         1485
         9e8    intrinsic          8f8      21120     1.000000        0.500000         1320
         9f8    intrinsic          8d8       2640     1.000000        0.500000          165
         a00    extrinsic          c40        176     1.000000        0.500000           11
         c60    extrinsic          d40        352     0.500000        0.500000           11
         d88    extrinsic          e10       2992     0.058824        0.029412          187
         e08    extrinsic          d78       2816     1.000000        0.500000          176
         c98    extrinsic          d38       2816     0.062500        0.031250          176
         d30    extrinsic          c88       2640     1.000000        0.500000          165
         d38    extrinsic          e10        176     1.000000        0.500000           11


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

     1757008,      1750672,            0

kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 14 
gpu_sim_cycle = 66370
gpu_sim_insn = 1694880
gpu_ipc =      25.5368
gpu_tot_sim_cycle = 757538
gpu_tot_sim_insn = 94680896
gpu_tot_ipc =     124.9850
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 35993
gpu_stall_icnt2sh    = 54018
gpu_total_sim_rate=397818

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1786738
	L1I_total_cache_misses = 7591
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11355
L1D_cache:
	L1D_cache_core[0]: Access = 3947, Miss = 2406, Miss_rate = 0.610, Pending_hits = 122, Reservation_fails = 9006
	L1D_cache_core[1]: Access = 4196, Miss = 2613, Miss_rate = 0.623, Pending_hits = 139, Reservation_fails = 8383
	L1D_cache_core[2]: Access = 4011, Miss = 2358, Miss_rate = 0.588, Pending_hits = 110, Reservation_fails = 7987
	L1D_cache_core[3]: Access = 4011, Miss = 2536, Miss_rate = 0.632, Pending_hits = 137, Reservation_fails = 8288
	L1D_cache_core[4]: Access = 3947, Miss = 2342, Miss_rate = 0.593, Pending_hits = 120, Reservation_fails = 10078
	L1D_cache_core[5]: Access = 3947, Miss = 2444, Miss_rate = 0.619, Pending_hits = 141, Reservation_fails = 9018
	L1D_cache_core[6]: Access = 3725, Miss = 2382, Miss_rate = 0.639, Pending_hits = 97, Reservation_fails = 7489
	L1D_cache_core[7]: Access = 3789, Miss = 2333, Miss_rate = 0.616, Pending_hits = 121, Reservation_fails = 7857
	L1D_cache_core[8]: Access = 3681, Miss = 2314, Miss_rate = 0.629, Pending_hits = 128, Reservation_fails = 6662
	L1D_cache_core[9]: Access = 3839, Miss = 2371, Miss_rate = 0.618, Pending_hits = 127, Reservation_fails = 8509
	L1D_cache_core[10]: Access = 3947, Miss = 2438, Miss_rate = 0.618, Pending_hits = 144, Reservation_fails = 10046
	L1D_cache_core[11]: Access = 3947, Miss = 2473, Miss_rate = 0.627, Pending_hits = 134, Reservation_fails = 9244
	L1D_cache_core[12]: Access = 4011, Miss = 2521, Miss_rate = 0.629, Pending_hits = 145, Reservation_fails = 8869
	L1D_cache_core[13]: Access = 3947, Miss = 2435, Miss_rate = 0.617, Pending_hits = 115, Reservation_fails = 8279
	L1D_cache_core[14]: Access = 4011, Miss = 2489, Miss_rate = 0.621, Pending_hits = 135, Reservation_fails = 8879
	L1D_total_cache_accesses = 58956
	L1D_total_cache_misses = 36455
	L1D_total_cache_miss_rate = 0.6183
	L1D_total_cache_pending_hits = 1915
	L1D_total_cache_reservation_fails = 128594
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 17826
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 128594
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 3139
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 206
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17795
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 3345
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1779147
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7591
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11355
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
54475, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 
gpgpu_n_tot_thrd_icount = 109565920
gpgpu_n_tot_w_icount = 3423935
gpgpu_n_stall_shd_mem = 333977
gpgpu_n_mem_read_local = 206
gpgpu_n_mem_write_local = 3345
gpgpu_n_mem_read_global = 32888
gpgpu_n_mem_write_global = 13834
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 614912
gpgpu_n_store_insn = 221344
gpgpu_n_shmem_insn = 7548296
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 673632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 181895
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 152082
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:378631	W0_Idle:5333766	W0_Scoreboard:3734070	W1:5095	W2:4760	W3:4425	W4:4090	W5:3755	W6:3420	W7:3085	W8:2750	W9:2415	W10:2080	W11:1745	W12:1410	W13:1075	W14:740	W15:405	W16:651035	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2731650
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263104 {8:32888,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 996048 {72:13834,}
traffic_breakdown_coretomem[INST_ACC_R] = 12640 {8:1580,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1648 {8:206,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 237000 {40:120,72:3225,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4472768 {136:32888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 110672 {8:13834,}
traffic_breakdown_memtocore[INST_ACC_R] = 214880 {136:1580,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 28016 {136:206,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 26760 {8:3345,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 236 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 757537 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40214 	5137 	3905 	1032 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	43371 	1598 	707 	587 	844 	1653 	3012 	94 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12734 	18547 	1759 	69 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	4202 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	700 	45 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       3909      2276    none      none        2924      2759     12171      7138     22367      2638     15478      2469      7325      2469      5320      2472
dram[1]:       3646      2287    none      none        2417      1769      6879      6826      3027      2612      2607      2488      2611      2494      2604      2478
dram[2]:       3376      2500    none      none        2719      2764      6782     12758      2671     22783      2483     15305      2461      6939      2464      5328
dram[3]:       2494      2562    none      none        1745      2244      6797      7414      2634      2965      2480      2602      2495      2608      2474      2598
dram[4]:       2725      2909    none      none        2894      2600     12929      7324     23069      2630     15690      2476      7239      2462      5321      2473
dram[5]:       3457      3324    none      none        2344      1605      7588      6773      2981      2621      2612      2474      2605      2485      2603      2483
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       275      1330       288      1121       276       267       273
dram[1]:        274       277         0         0       306       268       780       798       274       272       273       294       283       288       277       279
dram[2]:        278       265         0         0       270       268       841      1449       273      1405       285      1314       280      1095       273       298
dram[3]:        281       268         0         0       268       301       786       836       283       278       290       273       273       270       273       272
dram[4]:        279       300         0         0       268       268      1506       841      1451       278      1439       283      1091       273       273       276
dram[5]:        270       262         0         0       306       268       837       779       282       276       275       271       275       283       275       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999939 n_nop=999175 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.001468
n_activity=5751 dram_eff=0.2553
bk0: 26a 999608i bk1: 20a 999774i bk2: 0a 999934i bk3: 0a 999937i bk4: 20a 999886i bk5: 20a 999884i bk6: 64a 999795i bk7: 64a 999787i bk8: 64a 999798i bk9: 64a 999797i bk10: 64a 999797i bk11: 64a 999800i bk12: 64a 999800i bk13: 64a 999795i bk14: 64a 999799i bk15: 64a 999793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000304019
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999939 n_nop=999187 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.001464
n_activity=5541 dram_eff=0.2642
bk0: 24a 999722i bk1: 20a 999824i bk2: 0a 999935i bk3: 0a 999939i bk4: 20a 999889i bk5: 20a 999888i bk6: 64a 999788i bk7: 64a 999784i bk8: 64a 999799i bk9: 64a 999799i bk10: 64a 999798i bk11: 64a 999782i bk12: 64a 999795i bk13: 64a 999791i bk14: 64a 999794i bk15: 64a 999794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000194012
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999939 n_nop=999181 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.001472
n_activity=5675 dram_eff=0.2594
bk0: 24a 999732i bk1: 20a 999824i bk2: 0a 999937i bk3: 0a 999941i bk4: 20a 999888i bk5: 24a 999880i bk6: 64a 999789i bk7: 64a 999795i bk8: 64a 999797i bk9: 64a 999793i bk10: 64a 999793i bk11: 64a 999796i bk12: 64a 999795i bk13: 64a 999792i bk14: 64a 999798i bk15: 64a 999798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000113007
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999939 n_nop=999185 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.00146
n_activity=5623 dram_eff=0.2596
bk0: 24a 999683i bk1: 16a 999828i bk2: 0a 999935i bk3: 0a 999937i bk4: 20a 999888i bk5: 24a 999881i bk6: 64a 999791i bk7: 64a 999797i bk8: 64a 999798i bk9: 64a 999795i bk10: 64a 999799i bk11: 64a 999797i bk12: 64a 999796i bk13: 64a 999790i bk14: 64a 999797i bk15: 64a 999798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000212013
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999939 n_nop=999188 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.001462
n_activity=5628 dram_eff=0.2598
bk0: 24a 999776i bk1: 16a 999798i bk2: 0a 999935i bk3: 0a 999938i bk4: 20a 999887i bk5: 24a 999876i bk6: 64a 999794i bk7: 64a 999785i bk8: 64a 999796i bk9: 64a 999789i bk10: 64a 999797i bk11: 64a 999783i bk12: 64a 999801i bk13: 64a 999800i bk14: 64a 999802i bk15: 64a 999800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000212013
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999939 n_nop=999191 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.001456
n_activity=5501 dram_eff=0.2647
bk0: 20a 999803i bk1: 16a 999798i bk2: 0a 999934i bk3: 0a 999937i bk4: 20a 999887i bk5: 24a 999880i bk6: 64a 999791i bk7: 64a 999787i bk8: 64a 999794i bk9: 64a 999797i bk10: 64a 999798i bk11: 64a 999794i bk12: 64a 999796i bk13: 64a 999785i bk14: 64a 999798i bk15: 64a 999794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00016501

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6469, Miss = 183, Miss_rate = 0.028, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 3564, Miss = 180, Miss_rate = 0.051, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 3963, Miss = 182, Miss_rate = 0.046, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 3509, Miss = 180, Miss_rate = 0.051, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 3786, Miss = 182, Miss_rate = 0.048, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6082, Miss = 182, Miss_rate = 0.030, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 3562, Miss = 182, Miss_rate = 0.051, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 3695, Miss = 180, Miss_rate = 0.049, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6176, Miss = 182, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 3613, Miss = 180, Miss_rate = 0.050, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 3844, Miss = 180, Miss_rate = 0.047, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 3605, Miss = 180, Miss_rate = 0.050, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 51868
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0419
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13834
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3300
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1517
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=190594
icnt_total_pkts_simt_to_mem=86106
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.61621
	minimum = 6
	maximum = 26
Network latency average = 7.59371
	minimum = 6
	maximum = 26
Slowest packet = 100497
Flit latency average = 6.15024
	minimum = 6
	maximum = 26
Slowest flit = 268711
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00181028
	minimum = 0 (at node 6)
	maximum = 0.00471599 (at node 17)
Accepted packet rate average = 0.00181028
	minimum = 0 (at node 6)
	maximum = 0.00471599 (at node 17)
Injected flit rate average = 0.00446096
	minimum = 0 (at node 6)
	maximum = 0.0143589 (at node 17)
Accepted flit rate average= 0.00446096
	minimum = 0 (at node 6)
	maximum = 0.0093265 (at node 17)
Injected packet length average = 2.46424
Accepted packet length average = 2.46424
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.2784 (14 samples)
	minimum = 6 (14 samples)
	maximum = 266 (14 samples)
Network latency average = 12.409 (14 samples)
	minimum = 6 (14 samples)
	maximum = 184.071 (14 samples)
Flit latency average = 8.55546 (14 samples)
	minimum = 6 (14 samples)
	maximum = 182.929 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.00809901 (14 samples)
	minimum = 0.0061014 (14 samples)
	maximum = 0.0137428 (14 samples)
Accepted packet rate average = 0.00809901 (14 samples)
	minimum = 0.0061014 (14 samples)
	maximum = 0.0137428 (14 samples)
Injected flit rate average = 0.0218242 (14 samples)
	minimum = 0.00985865 (14 samples)
	maximum = 0.0596648 (14 samples)
Accepted flit rate average = 0.0218242 (14 samples)
	minimum = 0.0108296 (14 samples)
	maximum = 0.0333267 (14 samples)
Injected packet size average = 2.69467 (14 samples)
Accepted packet size average = 2.69467 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 58 sec (238 sec)
gpgpu_simulation_rate = 397818 (inst/sec)
gpgpu_simulation_rate = 3182 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402230 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (11,11,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,757538)
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,757538)
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,757538)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,757538)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,757538)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,757538)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,757538)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,757538)
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,757538)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,757538)
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,757538)
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,757538)
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,757538)
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,757538)
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,757538)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,757538)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,757538)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,757538)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,757538)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,757538)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,757538)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,757538)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,757538)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,757538)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,757538)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,757538)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,757538)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,757538)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,757538)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,757538)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,757538)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,757538)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,757538)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,757538)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,757538)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,757538)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,757538)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,757538)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,757538)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,757538)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,757538)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,757538)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,757538)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,757538)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,757538)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,757538)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,757538)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,757538)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,757538)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,757538)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,757538)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,757538)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,757538)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,757538)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,757538)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,757538)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,757538)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,757538)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,757538)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,757538)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,757538)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,757538)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,757538)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,757538)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,757538)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,757538)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,757538)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,757538)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,757538)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,757538)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,757538)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,757538)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,757538)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,757538)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,757538)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,757538)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,757538)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,757538)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,757538)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,757538)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,757538)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,757538)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,757538)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,757538)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,757538)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,757538)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,757538)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,757538)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,757538)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,757538)
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(1,3,0) tid=(7,8,0)
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(1,3,0) tid=(7,12,0)
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(10,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 758038  inst.: 95079264 (ipc=796.7) sim_rate=397821 (inst/sec) elapsed = 0:0:03:59 / Wed Dec  9 00:12:27 2015
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(0,8,0) tid=(7,14,0)
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(6,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 758538  inst.: 95317024 (ipc=636.1) sim_rate=397154 (inst/sec) elapsed = 0:0:04:00 / Wed Dec  9 00:12:28 2015
GPGPU-Sim PTX: 98800000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 98900000 instructions simulated : ctaid=(7,1,0) tid=(7,10,0)
GPGPU-Sim PTX: 99000000 instructions simulated : ctaid=(3,5,0) tid=(7,12,0)
GPGPU-Sim PTX: 99100000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 760038  inst.: 95761248 (ipc=432.1) sim_rate=397349 (inst/sec) elapsed = 0:0:04:01 / Wed Dec  9 00:12:29 2015
GPGPU-Sim PTX: 99200000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 99300000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 99400000 instructions simulated : ctaid=(1,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 99500000 instructions simulated : ctaid=(2,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 99600000 instructions simulated : ctaid=(3,1,0) tid=(7,8,0)
GPGPU-Sim PTX: 99700000 instructions simulated : ctaid=(10,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 99800000 instructions simulated : ctaid=(1,2,0) tid=(7,12,0)
GPGPU-Sim PTX: 99900000 instructions simulated : ctaid=(9,3,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 761538  inst.: 96478880 (ipc=449.5) sim_rate=398673 (inst/sec) elapsed = 0:0:04:02 / Wed Dec  9 00:12:30 2015
GPGPU-Sim PTX: 100000000 instructions simulated : ctaid=(3,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 100100000 instructions simulated : ctaid=(2,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 100200000 instructions simulated : ctaid=(10,1,0) tid=(7,12,0)
GPGPU-Sim PTX: 100300000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 762038  inst.: 96890592 (ipc=491.0) sim_rate=398726 (inst/sec) elapsed = 0:0:04:03 / Wed Dec  9 00:12:31 2015
GPGPU-Sim PTX: 100400000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 100500000 instructions simulated : ctaid=(10,1,0) tid=(7,8,0)
GPGPU-Sim PTX: 100600000 instructions simulated : ctaid=(8,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 100700000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 100800000 instructions simulated : ctaid=(4,1,0) tid=(7,8,0)
GPGPU-Sim PTX: 100900000 instructions simulated : ctaid=(3,2,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5250,757538), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5251,757538)
GPGPU-Sim PTX: 101000000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 101100000 instructions simulated : ctaid=(8,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 763038  inst.: 97714752 (ipc=551.6) sim_rate=400470 (inst/sec) elapsed = 0:0:04:04 / Wed Dec  9 00:12:32 2015
GPGPU-Sim PTX: 101200000 instructions simulated : ctaid=(10,1,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5609,757538), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5610,757538)
GPGPU-Sim PTX: 101300000 instructions simulated : ctaid=(8,1,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5670,757538), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5671,757538)
GPGPU-Sim PTX: 101400000 instructions simulated : ctaid=(3,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 101500000 instructions simulated : ctaid=(8,2,0) tid=(7,12,0)
GPGPU-Sim PTX: 101600000 instructions simulated : ctaid=(9,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 763538  inst.: 98126720 (ipc=574.3) sim_rate=400517 (inst/sec) elapsed = 0:0:04:05 / Wed Dec  9 00:12:33 2015
GPGPU-Sim PTX: 101700000 instructions simulated : ctaid=(1,1,0) tid=(7,12,0)
GPGPU-Sim PTX: 101800000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 101900000 instructions simulated : ctaid=(8,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 102000000 instructions simulated : ctaid=(10,3,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 764038  inst.: 98538720 (ipc=593.5) sim_rate=400563 (inst/sec) elapsed = 0:0:04:06 / Wed Dec  9 00:12:34 2015
GPGPU-Sim PTX: 102100000 instructions simulated : ctaid=(6,2,0) tid=(7,10,0)
GPGPU-Sim PTX: 102200000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim PTX: 102300000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 102400000 instructions simulated : ctaid=(10,2,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6963,757538), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6964,757538)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6994,757538), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6995,757538)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7002,757538), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7003,757538)
GPGPU-Sim PTX: 102500000 instructions simulated : ctaid=(5,2,0) tid=(7,10,0)
GPGPU-Sim PTX: 102600000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7225,757538), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7226,757538)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7226,757538), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7227,757538)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7228,757538), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7229,757538)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7230,757538), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7231,757538)
GPGPU-Sim PTX: 102700000 instructions simulated : ctaid=(3,2,0) tid=(7,12,0)
GPGPU-Sim PTX: 102800000 instructions simulated : ctaid=(7,1,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7386,757538), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7387,757538)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7434,757538), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7435,757538)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7463,757538), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7464,757538)
GPGPU-Sim PTX: 102900000 instructions simulated : ctaid=(6,3,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 765038  inst.: 99371584 (ipc=625.4) sim_rate=402314 (inst/sec) elapsed = 0:0:04:07 / Wed Dec  9 00:12:35 2015
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7500,757538), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7501,757538)
GPGPU-Sim PTX: 103000000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7693,757538), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7694,757538)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7712,757538), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7713,757538)
GPGPU-Sim PTX: 103100000 instructions simulated : ctaid=(9,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 103200000 instructions simulated : ctaid=(10,1,0) tid=(7,14,0)
GPGPU-Sim PTX: 103300000 instructions simulated : ctaid=(8,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 765538  inst.: 99788736 (ipc=638.5) sim_rate=402373 (inst/sec) elapsed = 0:0:04:08 / Wed Dec  9 00:12:36 2015
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8040,757538), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8041,757538)
GPGPU-Sim PTX: 103400000 instructions simulated : ctaid=(3,3,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8121,757538), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8122,757538)
GPGPU-Sim PTX: 103500000 instructions simulated : ctaid=(6,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 103600000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 103700000 instructions simulated : ctaid=(8,4,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 766038  inst.: 100200928 (ipc=649.4) sim_rate=402413 (inst/sec) elapsed = 0:0:04:09 / Wed Dec  9 00:12:37 2015
GPGPU-Sim PTX: 103800000 instructions simulated : ctaid=(2,3,0) tid=(7,10,0)
GPGPU-Sim PTX: 103900000 instructions simulated : ctaid=(0,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 104000000 instructions simulated : ctaid=(10,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 104100000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8927,757538), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8928,757538)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8966,757538), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8967,757538)
GPGPU-Sim PTX: 104200000 instructions simulated : ctaid=(8,3,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9072,757538), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9073,757538)
GPGPU-Sim PTX: 104300000 instructions simulated : ctaid=(0,5,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9233,757538), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9234,757538)
GPGPU-Sim PTX: 104400000 instructions simulated : ctaid=(10,3,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9267,757538), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9268,757538)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9271,757538), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9272,757538)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9280,757538), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9281,757538)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9288,757538), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9289,757538)
GPGPU-Sim PTX: 104500000 instructions simulated : ctaid=(3,4,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9409,757538), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9410,757538)
GPGPU-Sim PTX: 104600000 instructions simulated : ctaid=(6,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 767038  inst.: 101024864 (ipc=667.8) sim_rate=404099 (inst/sec) elapsed = 0:0:04:10 / Wed Dec  9 00:12:38 2015
GPGPU-Sim PTX: 104700000 instructions simulated : ctaid=(6,5,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9625,757538), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9626,757538)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9626,757538), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9627,757538)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9648,757538), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9649,757538)
GPGPU-Sim PTX: 104800000 instructions simulated : ctaid=(7,5,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9758,757538), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9759,757538)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9775,757538), 5 CTAs running
GPGPU-Sim PTX: 104900000 instructions simulated : ctaid=(10,3,0) tid=(7,12,0)
GPGPU-Sim PTX: 105000000 instructions simulated : ctaid=(8,3,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 767538  inst.: 101441152 (ipc=676.0) sim_rate=404148 (inst/sec) elapsed = 0:0:04:11 / Wed Dec  9 00:12:39 2015
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10036,757538), 5 CTAs running
GPGPU-Sim PTX: 105100000 instructions simulated : ctaid=(6,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 105200000 instructions simulated : ctaid=(6,4,0) tid=(7,8,0)
GPGPU-Sim PTX: 105300000 instructions simulated : ctaid=(0,6,0) tid=(7,12,0)
GPGPU-Sim PTX: 105400000 instructions simulated : ctaid=(1,5,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 768038  inst.: 101852640 (ipc=683.0) sim_rate=404177 (inst/sec) elapsed = 0:0:04:12 / Wed Dec  9 00:12:40 2015
GPGPU-Sim PTX: 105500000 instructions simulated : ctaid=(6,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 105600000 instructions simulated : ctaid=(1,5,0) tid=(7,8,0)
GPGPU-Sim PTX: 105700000 instructions simulated : ctaid=(4,4,0) tid=(7,12,0)
GPGPU-Sim PTX: 105800000 instructions simulated : ctaid=(10,3,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10912,757538), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10914,757538), 5 CTAs running
GPGPU-Sim PTX: 105900000 instructions simulated : ctaid=(6,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 768538  inst.: 102264000 (ipc=689.4) sim_rate=404205 (inst/sec) elapsed = 0:0:04:13 / Wed Dec  9 00:12:41 2015
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11013,757538), 5 CTAs running
GPGPU-Sim PTX: 106000000 instructions simulated : ctaid=(0,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 106100000 instructions simulated : ctaid=(0,5,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11225,757538), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11234,757538), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11234,757538), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (11295,757538), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11297,757538), 5 CTAs running
GPGPU-Sim PTX: 106200000 instructions simulated : ctaid=(10,5,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11408,757538), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11440,757538), 5 CTAs running
GPGPU-Sim PTX: 106300000 instructions simulated : ctaid=(2,5,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11507,757538), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11517,757538), 5 CTAs running
GPGPU-Sim PTX: 106400000 instructions simulated : ctaid=(7,5,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (11618,757538), 5 CTAs running
GPGPU-Sim PTX: 106500000 instructions simulated : ctaid=(9,7,0) tid=(7,12,0)
GPGPU-Sim PTX: 106600000 instructions simulated : ctaid=(8,4,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11860,757538), 4 CTAs running
GPGPU-Sim PTX: 106700000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (11977,757538), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 769538  inst.: 103086464 (ipc=700.5) sim_rate=405852 (inst/sec) elapsed = 0:0:04:14 / Wed Dec  9 00:12:42 2015
GPGPU-Sim PTX: 106800000 instructions simulated : ctaid=(0,7,0) tid=(7,6,0)
GPGPU-Sim PTX: 106900000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 107000000 instructions simulated : ctaid=(5,6,0) tid=(7,10,0)
GPGPU-Sim PTX: 107100000 instructions simulated : ctaid=(10,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 770038  inst.: 103493056 (ipc=705.0) sim_rate=405855 (inst/sec) elapsed = 0:0:04:15 / Wed Dec  9 00:12:43 2015
GPGPU-Sim PTX: 107200000 instructions simulated : ctaid=(1,7,0) tid=(7,2,0)
GPGPU-Sim PTX: 107300000 instructions simulated : ctaid=(9,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 107400000 instructions simulated : ctaid=(7,7,0) tid=(7,12,0)
GPGPU-Sim PTX: 107500000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 107600000 instructions simulated : ctaid=(1,6,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 770538  inst.: 103898688 (ipc=709.1) sim_rate=405854 (inst/sec) elapsed = 0:0:04:16 / Wed Dec  9 00:12:44 2015
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13057,757538), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (13085,757538), 4 CTAs running
GPGPU-Sim PTX: 107700000 instructions simulated : ctaid=(8,7,0) tid=(7,2,0)
GPGPU-Sim PTX: 107800000 instructions simulated : ctaid=(0,8,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13234,757538), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13261,757538), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13334,757538), 4 CTAs running
GPGPU-Sim PTX: 107900000 instructions simulated : ctaid=(4,4,0) tid=(7,14,0)
GPGPU-Sim PTX: 108000000 instructions simulated : ctaid=(1,6,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13461,757538), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (13491,757538), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (13519,757538), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13550,757538), 4 CTAs running
GPGPU-Sim PTX: 108100000 instructions simulated : ctaid=(3,7,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13626,757538), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13659,757538), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13697,757538), 4 CTAs running
GPGPU-Sim PTX: 108200000 instructions simulated : ctaid=(3,7,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (13704,757538), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13739,757538), 4 CTAs running
GPGPU-Sim PTX: 108300000 instructions simulated : ctaid=(3,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 108400000 instructions simulated : ctaid=(6,8,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 771538  inst.: 104685888 (ipc=714.6) sim_rate=407338 (inst/sec) elapsed = 0:0:04:17 / Wed Dec  9 00:12:45 2015
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14071,757538), 3 CTAs running
GPGPU-Sim PTX: 108500000 instructions simulated : ctaid=(1,7,0) tid=(7,12,0)
GPGPU-Sim PTX: 108600000 instructions simulated : ctaid=(6,6,0) tid=(7,10,0)
GPGPU-Sim PTX: 108700000 instructions simulated : ctaid=(5,6,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 772038  inst.: 105018592 (ipc=712.9) sim_rate=407048 (inst/sec) elapsed = 0:0:04:18 / Wed Dec  9 00:12:46 2015
GPGPU-Sim PTX: 108800000 instructions simulated : ctaid=(4,7,0) tid=(7,14,0)
GPGPU-Sim PTX: 108900000 instructions simulated : ctaid=(0,9,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (14786,757538), 3 CTAs running
GPGPU-Sim PTX: 109000000 instructions simulated : ctaid=(2,8,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (14876,757538), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14880,757538), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14937,757538), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14957,757538), 3 CTAs running
GPGPU-Sim PTX: 109100000 instructions simulated : ctaid=(6,7,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (15113,757538), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15138,757538), 3 CTAs running
GPGPU-Sim PTX: 109200000 instructions simulated : ctaid=(2,8,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15205,757538), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15234,757538), 3 CTAs running
GPGPU-Sim PTX: 109300000 instructions simulated : ctaid=(4,8,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (15311,757538), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15314,757538), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15324,757538), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15347,757538), 3 CTAs running
GPGPU-Sim PTX: 109400000 instructions simulated : ctaid=(10,7,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 773038  inst.: 105692896 (ipc=710.5) sim_rate=408080 (inst/sec) elapsed = 0:0:04:19 / Wed Dec  9 00:12:47 2015
GPGPU-Sim PTX: 109500000 instructions simulated : ctaid=(4,9,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15624,757538), 2 CTAs running
GPGPU-Sim PTX: 109600000 instructions simulated : ctaid=(7,8,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (15696,757538), 3 CTAs running
GPGPU-Sim PTX: 109700000 instructions simulated : ctaid=(2,9,0) tid=(7,0,0)
GPGPU-Sim PTX: 109800000 instructions simulated : ctaid=(10,8,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 773538  inst.: 106063552 (ipc=711.4) sim_rate=407936 (inst/sec) elapsed = 0:0:04:20 / Wed Dec  9 00:12:48 2015
GPGPU-Sim PTX: 109900000 instructions simulated : ctaid=(10,7,0) tid=(7,10,0)
GPGPU-Sim PTX: 110000000 instructions simulated : ctaid=(3,7,0) tid=(7,10,0)
GPGPU-Sim PTX: 110100000 instructions simulated : ctaid=(4,9,0) tid=(7,6,0)
GPGPU-Sim PTX: 110200000 instructions simulated : ctaid=(0,9,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (16505,757538), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (16558,757538), 2 CTAs running
GPGPU-Sim PTX: 110300000 instructions simulated : ctaid=(0,9,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (16594,757538), 2 CTAs running
GPGPU-Sim PTX: 110400000 instructions simulated : ctaid=(7,9,0) tid=(7,10,0)
GPGPU-Sim PTX: 110500000 instructions simulated : ctaid=(8,8,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (16910,757538), 2 CTAs running
GPGPU-Sim PTX: 110600000 instructions simulated : ctaid=(5,9,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (16949,757538), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (16972,757538), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 774538  inst.: 106829056 (ipc=714.6) sim_rate=409306 (inst/sec) elapsed = 0:0:04:21 / Wed Dec  9 00:12:49 2015
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17006,757538), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17024,757538), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (17031,757538), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17044,757538), 2 CTAs running
GPGPU-Sim PTX: 110700000 instructions simulated : ctaid=(4,9,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17068,757538), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17113,757538), 2 CTAs running
GPGPU-Sim PTX: 110800000 instructions simulated : ctaid=(7,10,0) tid=(7,8,0)
GPGPU-Sim PTX: 110900000 instructions simulated : ctaid=(3,9,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17347,757538), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17373,757538), 2 CTAs running
GPGPU-Sim PTX: 111000000 instructions simulated : ctaid=(0,9,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 775038  inst.: 107213056 (ipc=716.1) sim_rate=409210 (inst/sec) elapsed = 0:0:04:22 / Wed Dec  9 00:12:50 2015
GPGPU-Sim PTX: 111100000 instructions simulated : ctaid=(2,9,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17565,757538), 2 CTAs running
GPGPU-Sim PTX: 111200000 instructions simulated : ctaid=(8,9,0) tid=(7,0,0)
GPGPU-Sim PTX: 111300000 instructions simulated : ctaid=(8,10,0) tid=(7,4,0)
GPGPU-Sim PTX: 111400000 instructions simulated : ctaid=(9,9,0) tid=(7,2,0)
GPGPU-Sim PTX: 111500000 instructions simulated : ctaid=(0,9,0) tid=(7,12,0)
GPGPU-Sim PTX: 111600000 instructions simulated : ctaid=(10,10,0) tid=(7,0,0)
GPGPU-Sim PTX: 111700000 instructions simulated : ctaid=(1,10,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 776038  inst.: 107912832 (ipc=715.2) sim_rate=410314 (inst/sec) elapsed = 0:0:04:23 / Wed Dec  9 00:12:51 2015
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18531,757538), 1 CTAs running
GPGPU-Sim PTX: 111800000 instructions simulated : ctaid=(3,9,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18594,757538), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18653,757538), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18700,757538), 1 CTAs running
GPGPU-Sim PTX: 111900000 instructions simulated : ctaid=(6,10,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18746,757538), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 15 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=15, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      30464     0.058824        0.058824          952
        1068    intrinsic          fa8      28672     1.000000        1.000000          896


GPGPU-Sim PTX: 112000000 instructions simulated : ctaid=(6,10,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18914,757538), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18956,757538), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18980,757538), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 15 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=15, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      30464     0.058824        0.058824          952
        1068    intrinsic          fa8      28672     1.000000        1.000000          896


GPGPU-Sim uArch: Shader 10 finished CTA #0 (18980,757538), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18999,757538), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19007,757538), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19014,757538), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19066,757538), 1 CTAs running
GPGPU-Sim PTX: 112100000 instructions simulated : ctaid=(9,10,0) tid=(7,2,0)
GPGPU-Sim PTX: 112200000 instructions simulated : ctaid=(9,9,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19374,757538), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 777038  inst.: 108398208 (ipc=703.5) sim_rate=410599 (inst/sec) elapsed = 0:0:04:24 / Wed Dec  9 00:12:52 2015
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19564,757538), 1 CTAs running
GPGPU-Sim PTX: 112300000 instructions simulated : ctaid=(0,10,0) tid=(7,12,0)
GPGPU-Sim PTX: 112400000 instructions simulated : ctaid=(8,10,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20219,757538), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 15 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=15, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      34816     0.058824        0.058824         1088
        1068    intrinsic          fa8      32768     1.000000        1.000000         1024


GPGPU-Sim uArch: Shader 0 finished CTA #1 (20363,757538), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 15 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=15, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      34816     0.058824        0.058824         1088
        1068    intrinsic          fa8      32768     1.000000        1.000000         1024


GPGPU-Sim uArch: Shader 1 finished CTA #1 (20388,757538), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 15 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=15, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      34816     0.058824        0.058824         1088
        1068    intrinsic          fa8      32768     1.000000        1.000000         1024


GPGPU-Sim uArch: Shader 14 finished CTA #1 (20585,757538), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 15 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=15, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      34816     0.058824        0.058824         1088
        1068    intrinsic          fa8      32768     1.000000        1.000000         1024


GPGPU-Sim uArch: Shader 5 finished CTA #1 (20695,757538), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 15 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=15, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      34816     0.058824        0.058824         1088
        1068    intrinsic          fa8      32768     1.000000        1.000000         1024


GPGPU-Sim uArch: Shader 12 finished CTA #1 (20698,757538), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 15 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=15, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      34816     0.058824        0.058824         1088
        1068    intrinsic          fa8      32768     1.000000        1.000000         1024


GPGPU-Sim uArch: Shader 10 finished CTA #1 (20705,757538), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 15 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=15, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      34816     0.058824        0.058824         1088
        1068    intrinsic          fa8      32768     1.000000        1.000000         1024


GPGPU-Sim uArch: Shader 7 finished CTA #2 (20713,757538), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 15 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=15, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      39168     0.058824        0.058824         1224
        1068    intrinsic          fa8      36864     1.000000        1.000000         1152


GPGPU-Sim uArch: Shader 13 finished CTA #1 (20733,757538), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 15 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=15, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      34816     0.058824        0.058824         1088
        1068    intrinsic          fa8      32768     1.000000        1.000000         1024


GPGPU-Sim uArch: Shader 2 finished CTA #1 (20827,757538), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 15 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=15, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      34816     0.058824        0.058824         1088
        1068    intrinsic          fa8      32768     1.000000        1.000000         1024


GPGPU-Sim uArch: Shader 11 finished CTA #1 (20841,757538), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 15 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=15, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      34816     0.058824        0.058824         1088
        1068    intrinsic          fa8      32768     1.000000        1.000000         1024


GPGPU-Sim uArch: Shader 8 finished CTA #2 (21075,757538), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 15 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=15, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      39168     0.058824        0.058824         1224
        1068    intrinsic          fa8      36864     1.000000        1.000000         1152


GPGPU-Sim uArch: Shader 6 finished CTA #2 (21292,757538), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 15 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=15, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      39168     0.058824        0.058824         1224
        1068    intrinsic          fa8      36864     1.000000        1.000000         1152


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 6.


BRANCH_STATS_PRINT: For Kernel(uid=15, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070     526592     0.058824        0.058824        16456
        1068    intrinsic          fa8     495616     1.000000        1.000000        15488


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

    10713600,            0,            0

kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 15 
gpu_sim_cycle = 21293
gpu_sim_insn = 13908224
gpu_ipc =     653.1829
gpu_tot_sim_cycle = 778831
gpu_tot_sim_insn = 108589120
gpu_tot_ipc =     139.4258
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 46338
gpu_stall_icnt2sh    = 68650
gpu_total_sim_rate=411322

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2021271
	L1I_total_cache_misses = 8836
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14053
L1D_cache:
	L1D_cache_core[0]: Access = 4459, Miss = 2747, Miss_rate = 0.616, Pending_hits = 122, Reservation_fails = 11466
	L1D_cache_core[1]: Access = 4708, Miss = 2933, Miss_rate = 0.623, Pending_hits = 167, Reservation_fails = 10475
	L1D_cache_core[2]: Access = 4523, Miss = 2709, Miss_rate = 0.599, Pending_hits = 110, Reservation_fails = 10876
	L1D_cache_core[3]: Access = 4459, Miss = 2824, Miss_rate = 0.633, Pending_hits = 174, Reservation_fails = 10964
	L1D_cache_core[4]: Access = 4459, Miss = 2656, Miss_rate = 0.596, Pending_hits = 120, Reservation_fails = 12650
	L1D_cache_core[5]: Access = 4459, Miss = 2766, Miss_rate = 0.620, Pending_hits = 172, Reservation_fails = 11206
	L1D_cache_core[6]: Access = 4301, Miss = 2798, Miss_rate = 0.651, Pending_hits = 97, Reservation_fails = 9198
	L1D_cache_core[7]: Access = 4365, Miss = 2707, Miss_rate = 0.620, Pending_hits = 130, Reservation_fails = 8658
	L1D_cache_core[8]: Access = 4257, Miss = 2714, Miss_rate = 0.638, Pending_hits = 128, Reservation_fails = 8002
	L1D_cache_core[9]: Access = 4287, Miss = 2666, Miss_rate = 0.622, Pending_hits = 147, Reservation_fails = 11319
	L1D_cache_core[10]: Access = 4459, Miss = 2805, Miss_rate = 0.629, Pending_hits = 154, Reservation_fails = 12458
	L1D_cache_core[11]: Access = 4459, Miss = 2824, Miss_rate = 0.633, Pending_hits = 161, Reservation_fails = 11571
	L1D_cache_core[12]: Access = 4523, Miss = 2834, Miss_rate = 0.627, Pending_hits = 157, Reservation_fails = 11235
	L1D_cache_core[13]: Access = 4459, Miss = 2769, Miss_rate = 0.621, Pending_hits = 131, Reservation_fails = 10585
	L1D_cache_core[14]: Access = 4523, Miss = 2825, Miss_rate = 0.625, Pending_hits = 167, Reservation_fails = 11112
	L1D_total_cache_accesses = 66700
	L1D_total_cache_misses = 41577
	L1D_total_cache_miss_rate = 0.6233
	L1D_total_cache_pending_hits = 2137
	L1D_total_cache_reservation_fails = 161775
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 20730
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 161775
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 3139
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 206
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 20699
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 3345
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2012435
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8836
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14053
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
55405, 5580, 5580, 5580, 5580, 5580, 5580, 5580, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 
gpgpu_n_tot_thrd_icount = 123969760
gpgpu_n_tot_w_icount = 3874055
gpgpu_n_stall_shd_mem = 371030
gpgpu_n_mem_read_local = 206
gpgpu_n_mem_write_local = 3345
gpgpu_n_mem_read_global = 38010
gpgpu_n_mem_write_global = 15770
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 707840
gpgpu_n_store_insn = 252320
gpgpu_n_shmem_insn = 8601480
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 766560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 181895
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 189135
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:457624	W0_Idle:5348299	W0_Scoreboard:3804174	W1:5095	W2:4760	W3:4425	W4:4090	W5:3755	W6:3420	W7:3085	W8:2750	W9:2415	W10:2080	W11:1745	W12:1410	W13:1075	W14:740	W15:405	W16:651035	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3181770
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 304080 {8:38010,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1135440 {72:15770,}
traffic_breakdown_coretomem[INST_ACC_R] = 13112 {8:1639,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1648 {8:206,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 237000 {40:120,72:3225,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5169360 {136:38010,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126160 {8:15770,}
traffic_breakdown_memtocore[INST_ACC_R] = 222904 {136:1639,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 28016 {136:206,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 26760 {8:3345,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 244 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 778830 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	45069 	6083 	5000 	1194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	48219 	1930 	940 	803 	1125 	2162 	3700 	103 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14107 	21831 	2203 	90 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	6138 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	735 	47 	24 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       3909      2276    none      none        2924      2759     12171      7138     22367      4590     15478      3049      7325      3049      5320      3052
dram[1]:       3646      2287    none      none        2417      1769      6879      6826      6887      4580      7685      3068      7517      3076      4012      3058
dram[2]:       3376      2500    none      none        2719      2764      6782     12758      5234     22783      3063     15305      3045      6939      3045      5328
dram[3]:       2494      2562    none      none        1745      2244      6797      7414      5209      6588      3059      7390      3077      7014      3054      3947
dram[4]:       2725      2909    none      none        2894      2600     12929      7324     23069      4457     15690      3057      7239      3044      5321      3052
dram[5]:       3457      3324    none      none        2344      1605      7588      6773      6495      4520      7329      3053      7062      3066      3949      3062
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       288      1121       276       267       273
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       294      1455       288       999       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       285      1314       280      1095       273       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       290      1311       273      1257       273       921
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       283      1091       273       273       276
dram[5]:        270       262         0         0       306       268       837       779      1344       724      1299       271      1366       283       825       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028045 n_nop=1027281 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.001428
n_activity=5751 dram_eff=0.2553
bk0: 26a 1027714i bk1: 20a 1027880i bk2: 0a 1028040i bk3: 0a 1028043i bk4: 20a 1027992i bk5: 20a 1027990i bk6: 64a 1027901i bk7: 64a 1027893i bk8: 64a 1027904i bk9: 64a 1027903i bk10: 64a 1027903i bk11: 64a 1027906i bk12: 64a 1027906i bk13: 64a 1027901i bk14: 64a 1027905i bk15: 64a 1027899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000295707
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028045 n_nop=1027293 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.001424
n_activity=5541 dram_eff=0.2642
bk0: 24a 1027828i bk1: 20a 1027930i bk2: 0a 1028041i bk3: 0a 1028045i bk4: 20a 1027995i bk5: 20a 1027994i bk6: 64a 1027894i bk7: 64a 1027890i bk8: 64a 1027905i bk9: 64a 1027905i bk10: 64a 1027904i bk11: 64a 1027888i bk12: 64a 1027901i bk13: 64a 1027897i bk14: 64a 1027900i bk15: 64a 1027900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000188708
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028045 n_nop=1027287 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.001432
n_activity=5675 dram_eff=0.2594
bk0: 24a 1027838i bk1: 20a 1027930i bk2: 0a 1028043i bk3: 0a 1028047i bk4: 20a 1027994i bk5: 24a 1027986i bk6: 64a 1027895i bk7: 64a 1027901i bk8: 64a 1027903i bk9: 64a 1027899i bk10: 64a 1027899i bk11: 64a 1027902i bk12: 64a 1027901i bk13: 64a 1027898i bk14: 64a 1027904i bk15: 64a 1027904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000109917
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028045 n_nop=1027291 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.00142
n_activity=5623 dram_eff=0.2596
bk0: 24a 1027789i bk1: 16a 1027934i bk2: 0a 1028041i bk3: 0a 1028043i bk4: 20a 1027994i bk5: 24a 1027987i bk6: 64a 1027897i bk7: 64a 1027903i bk8: 64a 1027904i bk9: 64a 1027901i bk10: 64a 1027905i bk11: 64a 1027903i bk12: 64a 1027902i bk13: 64a 1027896i bk14: 64a 1027903i bk15: 64a 1027904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000206217
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028045 n_nop=1027294 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.001422
n_activity=5628 dram_eff=0.2598
bk0: 24a 1027882i bk1: 16a 1027904i bk2: 0a 1028041i bk3: 0a 1028044i bk4: 20a 1027993i bk5: 24a 1027982i bk6: 64a 1027900i bk7: 64a 1027891i bk8: 64a 1027902i bk9: 64a 1027895i bk10: 64a 1027903i bk11: 64a 1027889i bk12: 64a 1027907i bk13: 64a 1027906i bk14: 64a 1027908i bk15: 64a 1027906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000206217
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1028045 n_nop=1027297 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.001416
n_activity=5501 dram_eff=0.2647
bk0: 20a 1027909i bk1: 16a 1027904i bk2: 0a 1028040i bk3: 0a 1028043i bk4: 20a 1027993i bk5: 24a 1027986i bk6: 64a 1027897i bk7: 64a 1027893i bk8: 64a 1027900i bk9: 64a 1027903i bk10: 64a 1027904i bk11: 64a 1027900i bk12: 64a 1027902i bk13: 64a 1027891i bk14: 64a 1027904i bk15: 64a 1027900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000160499

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6469, Miss = 183, Miss_rate = 0.028, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 4202, Miss = 180, Miss_rate = 0.043, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 5022, Miss = 182, Miss_rate = 0.036, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 4150, Miss = 180, Miss_rate = 0.043, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 4463, Miss = 182, Miss_rate = 0.041, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6082, Miss = 182, Miss_rate = 0.030, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 4248, Miss = 182, Miss_rate = 0.043, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 4750, Miss = 180, Miss_rate = 0.038, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6200, Miss = 182, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 4253, Miss = 180, Miss_rate = 0.042, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 4900, Miss = 180, Miss_rate = 0.037, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 4246, Miss = 180, Miss_rate = 0.042, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 58985
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0368
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15770
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3300
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1576
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=218435
icnt_total_pkts_simt_to_mem=97095
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.6906
	minimum = 6
	maximum = 889
Network latency average = 31.6601
	minimum = 6
	maximum = 466
Slowest packet = 105693
Flit latency average = 17.35
	minimum = 6
	maximum = 466
Slowest flit = 283110
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0247586
	minimum = 0 (at node 15)
	maximum = 0.0497347 (at node 17)
Accepted packet rate average = 0.0247586
	minimum = 0 (at node 15)
	maximum = 0.0497347 (at node 17)
Injected flit rate average = 0.0675409
	minimum = 0 (at node 15)
	maximum = 0.215986 (at node 17)
Accepted flit rate average= 0.0675409
	minimum = 0 (at node 15)
	maximum = 0.104447 (at node 6)
Injected packet length average = 2.72798
Accepted packet length average = 2.72798
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.5726 (15 samples)
	minimum = 6 (15 samples)
	maximum = 307.533 (15 samples)
Network latency average = 13.6924 (15 samples)
	minimum = 6 (15 samples)
	maximum = 202.867 (15 samples)
Flit latency average = 9.14176 (15 samples)
	minimum = 6 (15 samples)
	maximum = 201.8 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.00920965 (15 samples)
	minimum = 0.00569464 (15 samples)
	maximum = 0.0161423 (15 samples)
Accepted packet rate average = 0.00920965 (15 samples)
	minimum = 0.00569464 (15 samples)
	maximum = 0.0161423 (15 samples)
Injected flit rate average = 0.0248719 (15 samples)
	minimum = 0.00920141 (15 samples)
	maximum = 0.0700862 (15 samples)
Accepted flit rate average = 0.0248719 (15 samples)
	minimum = 0.0101076 (15 samples)
	maximum = 0.0380681 (15 samples)
Injected packet size average = 2.70064 (15 samples)
Accepted packet size average = 2.70064 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 24 sec (264 sec)
gpgpu_simulation_rate = 411322 (inst/sec)
gpgpu_simulation_rate = 2950 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4020ba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,778831)
GPGPU-Sim uArch: cycles simulated: 782831  inst.: 108594464 (ipc= 1.3) sim_rate=409790 (inst/sec) elapsed = 0:0:04:25 / Wed Dec  9 00:12:53 2015
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim PTX: 112500000 instructions simulated : ctaid=(0,0,0) tid=(11,0,0)
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 799831  inst.: 108620920 (ipc= 1.5) sim_rate=408349 (inst/sec) elapsed = 0:0:04:26 / Wed Dec  9 00:12:54 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 816831  inst.: 108636464 (ipc= 1.2) sim_rate=406878 (inst/sec) elapsed = 0:0:04:27 / Wed Dec  9 00:12:55 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 834331  inst.: 108643197 (ipc= 1.0) sim_rate=405385 (inst/sec) elapsed = 0:0:04:28 / Wed Dec  9 00:12:56 2015
GPGPU-Sim uArch: Shader 7 finished CTA #0 (59330,778831), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 16 '_Z12lud_diagonalPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=16, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 7.


BRANCH_STATS_PRINT: For Kernel(uid=16, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       61704,       146208,        84760

kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 16 
gpu_sim_cycle = 59331
gpu_sim_insn = 59360
gpu_ipc =       1.0005
gpu_tot_sim_cycle = 838162
gpu_tot_sim_insn = 108648480
gpu_tot_ipc =     129.6271
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 46338
gpu_stall_icnt2sh    = 68650
gpu_total_sim_rate=405404

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2026091
	L1I_total_cache_misses = 8847
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14053
L1D_cache:
	L1D_cache_core[0]: Access = 4459, Miss = 2747, Miss_rate = 0.616, Pending_hits = 122, Reservation_fails = 11466
	L1D_cache_core[1]: Access = 4708, Miss = 2933, Miss_rate = 0.623, Pending_hits = 167, Reservation_fails = 10475
	L1D_cache_core[2]: Access = 4523, Miss = 2709, Miss_rate = 0.599, Pending_hits = 110, Reservation_fails = 10876
	L1D_cache_core[3]: Access = 4459, Miss = 2824, Miss_rate = 0.633, Pending_hits = 174, Reservation_fails = 10964
	L1D_cache_core[4]: Access = 4459, Miss = 2656, Miss_rate = 0.596, Pending_hits = 120, Reservation_fails = 12650
	L1D_cache_core[5]: Access = 4459, Miss = 2766, Miss_rate = 0.620, Pending_hits = 172, Reservation_fails = 11206
	L1D_cache_core[6]: Access = 4301, Miss = 2798, Miss_rate = 0.651, Pending_hits = 97, Reservation_fails = 9198
	L1D_cache_core[7]: Access = 4486, Miss = 2771, Miss_rate = 0.618, Pending_hits = 130, Reservation_fails = 8658
	L1D_cache_core[8]: Access = 4257, Miss = 2714, Miss_rate = 0.638, Pending_hits = 128, Reservation_fails = 8002
	L1D_cache_core[9]: Access = 4287, Miss = 2666, Miss_rate = 0.622, Pending_hits = 147, Reservation_fails = 11319
	L1D_cache_core[10]: Access = 4459, Miss = 2805, Miss_rate = 0.629, Pending_hits = 154, Reservation_fails = 12458
	L1D_cache_core[11]: Access = 4459, Miss = 2824, Miss_rate = 0.633, Pending_hits = 161, Reservation_fails = 11571
	L1D_cache_core[12]: Access = 4523, Miss = 2834, Miss_rate = 0.627, Pending_hits = 157, Reservation_fails = 11235
	L1D_cache_core[13]: Access = 4459, Miss = 2769, Miss_rate = 0.621, Pending_hits = 131, Reservation_fails = 10585
	L1D_cache_core[14]: Access = 4523, Miss = 2825, Miss_rate = 0.625, Pending_hits = 167, Reservation_fails = 11112
	L1D_total_cache_accesses = 66821
	L1D_total_cache_misses = 41641
	L1D_total_cache_miss_rate = 0.6232
	L1D_total_cache_pending_hits = 2137
	L1D_total_cache_reservation_fails = 161775
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 20733
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 161775
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 3181
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 209
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 20702
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 3390
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2017244
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8847
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14053
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
55405, 5580, 5580, 5580, 5580, 5580, 5580, 5580, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 
gpgpu_n_tot_thrd_icount = 124262432
gpgpu_n_tot_w_icount = 3883201
gpgpu_n_stall_shd_mem = 371737
gpgpu_n_mem_read_local = 209
gpgpu_n_mem_write_local = 3390
gpgpu_n_mem_read_global = 38026
gpgpu_n_mem_write_global = 15785
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 708096
gpgpu_n_store_insn = 252560
gpgpu_n_shmem_insn = 8607296
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 767328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 182602
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 189135
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:457624	W0_Idle:5414492	W0_Scoreboard:3847525	W1:6114	W2:5712	W3:5310	W4:4908	W5:4506	W6:4104	W7:3702	W8:3300	W9:2898	W10:2496	W11:2094	W12:1692	W13:1290	W14:888	W15:486	W16:651931	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3181770
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 304208 {8:38026,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1136520 {72:15785,}
traffic_breakdown_coretomem[INST_ACC_R] = 13200 {8:1650,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1672 {8:209,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 239472 {40:144,72:3246,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5171536 {136:38026,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126280 {8:15785,}
traffic_breakdown_memtocore[INST_ACC_R] = 224400 {136:1650,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 28424 {136:209,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 27120 {8:3390,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 244 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 838161 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	45148 	6083 	5000 	1194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	48309 	1930 	940 	803 	1125 	2162 	3700 	103 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14125 	21832 	2203 	90 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	6198 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	765 	47 	24 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       3909      2288    none      none        2924      2759     12171      7138     22367      4590     15478      3049      7325      3049      5320      3052
dram[1]:       3646      2287    none      none        2417      1769      6879      6826      6932      4580      7685      3068      7517      3076      4012      3058
dram[2]:       3493      2500    none      none        2719      2764      6782     12758      5234     22783      3063     15305      3045      6939      3045      5328
dram[3]:       2626      2576    none      none        1745      2244      6797      7414      5209      6633      3059      7390      3077      7014      3054      3947
dram[4]:       2725      2909    none      none        2894      2600     12929      7324     23069      4457     15690      3057      7239      3044      5321      3052
dram[5]:       3467      3499    none      none        2344      1605      7588      6773      6544      4520      7329      3053      7062      3066      3949      3062
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       288      1121       276       267       273
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       294      1455       288       999       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       285      1314       280      1095       273       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       290      1311       273      1257       273       921
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       283      1091       273       273       276
dram[5]:        270       262         0         0       306       268       837       779      1344       724      1299       271      1366       283       825       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106361 n_nop=1105597 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.001327
n_activity=5751 dram_eff=0.2553
bk0: 26a 1106030i bk1: 20a 1106196i bk2: 0a 1106356i bk3: 0a 1106359i bk4: 20a 1106308i bk5: 20a 1106306i bk6: 64a 1106217i bk7: 64a 1106209i bk8: 64a 1106220i bk9: 64a 1106219i bk10: 64a 1106219i bk11: 64a 1106222i bk12: 64a 1106222i bk13: 64a 1106217i bk14: 64a 1106221i bk15: 64a 1106215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000274775
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106361 n_nop=1105609 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.001323
n_activity=5541 dram_eff=0.2642
bk0: 24a 1106144i bk1: 20a 1106246i bk2: 0a 1106357i bk3: 0a 1106361i bk4: 20a 1106311i bk5: 20a 1106310i bk6: 64a 1106210i bk7: 64a 1106206i bk8: 64a 1106221i bk9: 64a 1106221i bk10: 64a 1106220i bk11: 64a 1106204i bk12: 64a 1106217i bk13: 64a 1106213i bk14: 64a 1106216i bk15: 64a 1106216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00017535
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106361 n_nop=1105603 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.00133
n_activity=5675 dram_eff=0.2594
bk0: 24a 1106154i bk1: 20a 1106246i bk2: 0a 1106359i bk3: 0a 1106363i bk4: 20a 1106310i bk5: 24a 1106302i bk6: 64a 1106211i bk7: 64a 1106217i bk8: 64a 1106219i bk9: 64a 1106215i bk10: 64a 1106215i bk11: 64a 1106218i bk12: 64a 1106217i bk13: 64a 1106214i bk14: 64a 1106220i bk15: 64a 1106220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000102137
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106361 n_nop=1105607 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.00132
n_activity=5623 dram_eff=0.2596
bk0: 24a 1106105i bk1: 16a 1106250i bk2: 0a 1106357i bk3: 0a 1106359i bk4: 20a 1106310i bk5: 24a 1106303i bk6: 64a 1106213i bk7: 64a 1106219i bk8: 64a 1106220i bk9: 64a 1106217i bk10: 64a 1106221i bk11: 64a 1106219i bk12: 64a 1106218i bk13: 64a 1106212i bk14: 64a 1106219i bk15: 64a 1106220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000191619
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106361 n_nop=1105610 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.001321
n_activity=5628 dram_eff=0.2598
bk0: 24a 1106198i bk1: 16a 1106220i bk2: 0a 1106357i bk3: 0a 1106360i bk4: 20a 1106309i bk5: 24a 1106298i bk6: 64a 1106216i bk7: 64a 1106207i bk8: 64a 1106218i bk9: 64a 1106211i bk10: 64a 1106219i bk11: 64a 1106205i bk12: 64a 1106223i bk13: 64a 1106222i bk14: 64a 1106224i bk15: 64a 1106222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000191619
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1106361 n_nop=1105613 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.001316
n_activity=5501 dram_eff=0.2647
bk0: 20a 1106225i bk1: 16a 1106220i bk2: 0a 1106356i bk3: 0a 1106359i bk4: 20a 1106309i bk5: 24a 1106302i bk6: 64a 1106213i bk7: 64a 1106209i bk8: 64a 1106216i bk9: 64a 1106219i bk10: 64a 1106220i bk11: 64a 1106216i bk12: 64a 1106218i bk13: 64a 1106207i bk14: 64a 1106220i bk15: 64a 1106216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000149138

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6471, Miss = 183, Miss_rate = 0.028, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 4203, Miss = 180, Miss_rate = 0.043, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 5034, Miss = 182, Miss_rate = 0.036, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 4150, Miss = 180, Miss_rate = 0.043, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 4480, Miss = 182, Miss_rate = 0.041, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6082, Miss = 182, Miss_rate = 0.030, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 4265, Miss = 182, Miss_rate = 0.043, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 4761, Miss = 180, Miss_rate = 0.038, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6202, Miss = 182, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 4253, Miss = 180, Miss_rate = 0.042, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 4913, Miss = 180, Miss_rate = 0.037, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 4261, Miss = 180, Miss_rate = 0.042, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 59075
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0368
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 164
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15785
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3345
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1587
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=218645
icnt_total_pkts_simt_to_mem=97281
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.23889
	minimum = 6
	maximum = 14
Network latency average = 7.23889
	minimum = 6
	maximum = 14
Slowest packet = 118019
Flit latency average = 6.05808
	minimum = 6
	maximum = 10
Slowest flit = 315671
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000112364
	minimum = 0 (at node 0)
	maximum = 0.00151691 (at node 7)
Accepted packet rate average = 0.000112364
	minimum = 0 (at node 0)
	maximum = 0.00151691 (at node 7)
Injected flit rate average = 0.000247201
	minimum = 0 (at node 0)
	maximum = 0.00313495 (at node 7)
Accepted flit rate average= 0.000247201
	minimum = 0 (at node 0)
	maximum = 0.00353947 (at node 7)
Injected packet length average = 2.2
Accepted packet length average = 2.2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.8642 (16 samples)
	minimum = 6 (16 samples)
	maximum = 289.188 (16 samples)
Network latency average = 13.2891 (16 samples)
	minimum = 6 (16 samples)
	maximum = 191.062 (16 samples)
Flit latency average = 8.94903 (16 samples)
	minimum = 6 (16 samples)
	maximum = 189.812 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.00864107 (16 samples)
	minimum = 0.00533872 (16 samples)
	maximum = 0.0152282 (16 samples)
Accepted packet rate average = 0.00864107 (16 samples)
	minimum = 0.00533872 (16 samples)
	maximum = 0.0152282 (16 samples)
Injected flit rate average = 0.0233329 (16 samples)
	minimum = 0.00862632 (16 samples)
	maximum = 0.0659018 (16 samples)
Accepted flit rate average = 0.0233329 (16 samples)
	minimum = 0.0094759 (16 samples)
	maximum = 0.0359101 (16 samples)
Injected packet size average = 2.70023 (16 samples)
Accepted packet size average = 2.70023 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 28 sec (268 sec)
gpgpu_simulation_rate = 405404 (inst/sec)
gpgpu_simulation_rate = 3127 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402175 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (10,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,838162)
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,838162)
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,838162)
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,838162)
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,838162)
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,838162)
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,838162)
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,838162)
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,838162)
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,838162)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 112600000 instructions simulated : ctaid=(9,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 843162  inst.: 108723760 (ipc=15.1) sim_rate=404177 (inst/sec) elapsed = 0:0:04:29 / Wed Dec  9 00:12:57 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 112700000 instructions simulated : ctaid=(5,0,0) tid=(15,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 850162  inst.: 108820416 (ipc=14.3) sim_rate=403038 (inst/sec) elapsed = 0:0:04:30 / Wed Dec  9 00:12:58 2015
GPGPU-Sim PTX: 112800000 instructions simulated : ctaid=(6,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 856162  inst.: 108967472 (ipc=17.7) sim_rate=402093 (inst/sec) elapsed = 0:0:04:31 / Wed Dec  9 00:12:59 2015
GPGPU-Sim PTX: 112900000 instructions simulated : ctaid=(9,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 113000000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 862162  inst.: 109122144 (ipc=19.7) sim_rate=401184 (inst/sec) elapsed = 0:0:04:32 / Wed Dec  9 00:13:00 2015
GPGPU-Sim PTX: 113100000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 867662  inst.: 109264064 (ipc=20.9) sim_rate=400234 (inst/sec) elapsed = 0:0:04:33 / Wed Dec  9 00:13:01 2015
GPGPU-Sim PTX: 113200000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 113300000 instructions simulated : ctaid=(3,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 873662  inst.: 109419216 (ipc=21.7) sim_rate=399340 (inst/sec) elapsed = 0:0:04:34 / Wed Dec  9 00:13:02 2015
GPGPU-Sim PTX: 113400000 instructions simulated : ctaid=(8,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 879662  inst.: 109570576 (ipc=22.2) sim_rate=398438 (inst/sec) elapsed = 0:0:04:35 / Wed Dec  9 00:13:03 2015
GPGPU-Sim PTX: 113500000 instructions simulated : ctaid=(8,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 113600000 instructions simulated : ctaid=(6,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 885662  inst.: 109732800 (ipc=22.8) sim_rate=397582 (inst/sec) elapsed = 0:0:04:36 / Wed Dec  9 00:13:04 2015
GPGPU-Sim PTX: 113700000 instructions simulated : ctaid=(4,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 113800000 instructions simulated : ctaid=(5,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 891662  inst.: 109895200 (ipc=23.3) sim_rate=396733 (inst/sec) elapsed = 0:0:04:37 / Wed Dec  9 00:13:05 2015
GPGPU-Sim PTX: 113900000 instructions simulated : ctaid=(4,0,0) tid=(15,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 897662  inst.: 110056832 (ipc=23.7) sim_rate=395887 (inst/sec) elapsed = 0:0:04:38 / Wed Dec  9 00:13:06 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 114000000 instructions simulated : ctaid=(5,0,0) tid=(15,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: Shader 1 finished CTA #0 (63488,838162), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 17 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=17, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim PTX: 114100000 instructions simulated : ctaid=(7,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (63996,838162), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 17 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=17, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 0 finished CTA #0 (64644,838162), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 17 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=17, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (64726,838162), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 17 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=17, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (64849,838162), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 17 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=17, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 2 finished CTA #0 (64866,838162), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 17 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=17, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (65891,838162), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 17 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=17, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: cycles simulated: 904162  inst.: 110188448 (ipc=23.3) sim_rate=394940 (inst/sec) elapsed = 0:0:04:39 / Wed Dec  9 00:13:07 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (66015,838162), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 17 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=17, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (66218,838162), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 17 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=17, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (66294,838162), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 17 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=17, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 10.


BRANCH_STATS_PRINT: For Kernel(uid=17, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720        320     0.500000        0.500000           10
         758    extrinsic          7e0       1440     0.111111        0.055556           90
         7d8    extrinsic          748       1280     1.000000        0.500000           80
         818    extrinsic          8a0       2720     0.058824        0.029412          170
         898    extrinsic          808       2560     1.000000        0.500000          160
         5d0    extrinsic          658       1440     0.111111        0.055556           90
         650    extrinsic          5c0       1280     1.000000        0.500000           80
         678    extrinsic          718       2720     0.058824        0.029412          170
         710    extrinsic          668       2560     1.000000        0.500000          160
         718    extrinsic          8a0        160     1.000000        0.500000           10
         8c0    extrinsic          a08        320     0.500000        0.500000           10
         a30    intrinsic          c40       2720     0.058824        0.029412          170
         a50    intrinsic          b38      21760     0.117647        0.058824         1360
         c38    intrinsic          a20       2560     1.000000        0.500000          160
         b30    intrinsic          a40      19200     1.000000        0.500000         1200
         8e8    intrinsic          a00       2560     0.062500        0.031250          160
         908    intrinsic          9f0      21600     0.111111        0.055556         1350
         9e8    intrinsic          8f8      19200     1.000000        0.500000         1200
         9f8    intrinsic          8d8       2400     1.000000        0.500000          150
         a00    extrinsic          c40        160     1.000000        0.500000           10
         c60    extrinsic          d40        320     0.500000        0.500000           10
         d88    extrinsic          e10       2720     0.058824        0.029412          170
         e08    extrinsic          d78       2560     1.000000        0.500000          160
         c98    extrinsic          d38       2560     0.062500        0.031250          160
         d30    extrinsic          c88       2400     1.000000        0.500000          150
         d38    extrinsic          e10        160     1.000000        0.500000           10


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

     1597280,      1591520,            0

kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 17 
gpu_sim_cycle = 66295
gpu_sim_insn = 1540800
gpu_ipc =      23.2416
gpu_tot_sim_cycle = 904457
gpu_tot_sim_insn = 110189280
gpu_tot_ipc =     121.8292
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 46338
gpu_stall_icnt2sh    = 68667
gpu_total_sim_rate=394943

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2078581
	L1I_total_cache_misses = 9037
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 14053
L1D_cache:
	L1D_cache_core[0]: Access = 4634, Miss = 2830, Miss_rate = 0.611, Pending_hits = 122, Reservation_fails = 11466
	L1D_cache_core[1]: Access = 4883, Miss = 3004, Miss_rate = 0.615, Pending_hits = 167, Reservation_fails = 10475
	L1D_cache_core[2]: Access = 4698, Miss = 2795, Miss_rate = 0.595, Pending_hits = 110, Reservation_fails = 10876
	L1D_cache_core[3]: Access = 4459, Miss = 2824, Miss_rate = 0.633, Pending_hits = 174, Reservation_fails = 10964
	L1D_cache_core[4]: Access = 4459, Miss = 2656, Miss_rate = 0.596, Pending_hits = 120, Reservation_fails = 12650
	L1D_cache_core[5]: Access = 4459, Miss = 2766, Miss_rate = 0.620, Pending_hits = 172, Reservation_fails = 11206
	L1D_cache_core[6]: Access = 4301, Miss = 2798, Miss_rate = 0.651, Pending_hits = 97, Reservation_fails = 9198
	L1D_cache_core[7]: Access = 4486, Miss = 2771, Miss_rate = 0.618, Pending_hits = 130, Reservation_fails = 8658
	L1D_cache_core[8]: Access = 4432, Miss = 2813, Miss_rate = 0.635, Pending_hits = 128, Reservation_fails = 8002
	L1D_cache_core[9]: Access = 4462, Miss = 2763, Miss_rate = 0.619, Pending_hits = 147, Reservation_fails = 11319
	L1D_cache_core[10]: Access = 4634, Miss = 2904, Miss_rate = 0.627, Pending_hits = 154, Reservation_fails = 12458
	L1D_cache_core[11]: Access = 4634, Miss = 2901, Miss_rate = 0.626, Pending_hits = 161, Reservation_fails = 11571
	L1D_cache_core[12]: Access = 4698, Miss = 2918, Miss_rate = 0.621, Pending_hits = 157, Reservation_fails = 11235
	L1D_cache_core[13]: Access = 4634, Miss = 2864, Miss_rate = 0.618, Pending_hits = 131, Reservation_fails = 10585
	L1D_cache_core[14]: Access = 4698, Miss = 2910, Miss_rate = 0.619, Pending_hits = 167, Reservation_fails = 11112
	L1D_total_cache_accesses = 68571
	L1D_total_cache_misses = 42517
	L1D_total_cache_miss_rate = 0.6200
	L1D_total_cache_pending_hits = 2137
	L1D_total_cache_reservation_fails = 161775
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 20763
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0015
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 161775
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 3631
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 239
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 20732
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 3870
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2069544
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9037
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14053
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
65370, 5580, 5580, 5580, 5580, 5580, 5580, 5580, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 3255, 
gpgpu_n_tot_thrd_icount = 127451232
gpgpu_n_tot_w_icount = 3982851
gpgpu_n_stall_shd_mem = 399177
gpgpu_n_mem_read_local = 239
gpgpu_n_mem_write_local = 3870
gpgpu_n_mem_read_global = 38390
gpgpu_n_mem_write_global = 16095
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 715776
gpgpu_n_store_insn = 257520
gpgpu_n_shmem_insn = 8781216
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 783648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 210042
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 189135
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:457624	W0_Idle:6150714	W0_Scoreboard:4313657	W1:6114	W2:5712	W3:5310	W4:4908	W5:4506	W6:4104	W7:3702	W8:3300	W9:2898	W10:2496	W11:2094	W12:1692	W13:1290	W14:888	W15:486	W16:751401	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3181950
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 307120 {8:38390,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1158840 {72:16095,}
traffic_breakdown_coretomem[INST_ACC_R] = 14720 {8:1840,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1912 {8:239,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 274032 {40:144,72:3726,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5221040 {136:38390,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 128760 {8:16095,}
traffic_breakdown_memtocore[INST_ACC_R] = 250240 {136:1840,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 32504 {136:239,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 30960 {8:3870,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 242 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 904456 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46332 	6083 	5000 	1194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	49676 	1937 	940 	803 	1125 	2162 	3700 	103 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14498 	21853 	2203 	90 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	6988 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	854 	47 	24 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       4399      2713    none      none        2924      2759     12171      7138     22367      4785     15478      3049      7325      3049      5320      3052
dram[1]:       4039      2724    none      none        2417      1769      6879      6826      7230      4775      7804      3068      7641      3076      4092      3058
dram[2]:       3886      2926    none      none        2719      2764      6782     12758      5412     22783      3063     15305      3045      6939      3045      5328
dram[3]:       2926      2606    none      none        1745      2244      6797      7414      5386      6936      3059      7505      3077      7130      3054      4027
dram[4]:       3298      3153    none      none        2894      2600     12929      7324     23069      4635     15690      3057      7239      3044      5321      3052
dram[5]:       4123      4087    none      none        2344      1605      7588      6773      6879      4698      7448      3053      7186      3066      4029      3062
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       288      1121       276       267       273
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       294      1455       288       999       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       285      1314       280      1095       273       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       290      1311       273      1257       273       921
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       283      1091       273       273       276
dram[5]:        270       262         0         0       306       268       837       779      1344       724      1299       271      1366       283       825       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1193870 n_nop=1193106 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.00123
n_activity=5751 dram_eff=0.2553
bk0: 26a 1193539i bk1: 20a 1193705i bk2: 0a 1193865i bk3: 0a 1193868i bk4: 20a 1193817i bk5: 20a 1193815i bk6: 64a 1193726i bk7: 64a 1193718i bk8: 64a 1193729i bk9: 64a 1193728i bk10: 64a 1193728i bk11: 64a 1193731i bk12: 64a 1193731i bk13: 64a 1193726i bk14: 64a 1193730i bk15: 64a 1193724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000254634
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1193870 n_nop=1193118 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.001226
n_activity=5541 dram_eff=0.2642
bk0: 24a 1193653i bk1: 20a 1193755i bk2: 0a 1193866i bk3: 0a 1193870i bk4: 20a 1193820i bk5: 20a 1193819i bk6: 64a 1193719i bk7: 64a 1193715i bk8: 64a 1193730i bk9: 64a 1193730i bk10: 64a 1193729i bk11: 64a 1193713i bk12: 64a 1193726i bk13: 64a 1193722i bk14: 64a 1193725i bk15: 64a 1193725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000162497
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1193870 n_nop=1193112 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.001233
n_activity=5675 dram_eff=0.2594
bk0: 24a 1193663i bk1: 20a 1193755i bk2: 0a 1193868i bk3: 0a 1193872i bk4: 20a 1193819i bk5: 24a 1193811i bk6: 64a 1193720i bk7: 64a 1193726i bk8: 64a 1193728i bk9: 64a 1193724i bk10: 64a 1193724i bk11: 64a 1193727i bk12: 64a 1193726i bk13: 64a 1193723i bk14: 64a 1193729i bk15: 64a 1193729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.46502e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1193870 n_nop=1193116 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.001223
n_activity=5623 dram_eff=0.2596
bk0: 24a 1193614i bk1: 16a 1193759i bk2: 0a 1193866i bk3: 0a 1193868i bk4: 20a 1193819i bk5: 24a 1193812i bk6: 64a 1193722i bk7: 64a 1193728i bk8: 64a 1193729i bk9: 64a 1193726i bk10: 64a 1193730i bk11: 64a 1193728i bk12: 64a 1193727i bk13: 64a 1193721i bk14: 64a 1193728i bk15: 64a 1193729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000177574
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1193870 n_nop=1193119 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.001225
n_activity=5628 dram_eff=0.2598
bk0: 24a 1193707i bk1: 16a 1193729i bk2: 0a 1193866i bk3: 0a 1193869i bk4: 20a 1193818i bk5: 24a 1193807i bk6: 64a 1193725i bk7: 64a 1193716i bk8: 64a 1193727i bk9: 64a 1193720i bk10: 64a 1193728i bk11: 64a 1193714i bk12: 64a 1193732i bk13: 64a 1193731i bk14: 64a 1193733i bk15: 64a 1193731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000177574
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1193870 n_nop=1193122 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.00122
n_activity=5501 dram_eff=0.2647
bk0: 20a 1193734i bk1: 16a 1193729i bk2: 0a 1193865i bk3: 0a 1193868i bk4: 20a 1193818i bk5: 24a 1193811i bk6: 64a 1193722i bk7: 64a 1193718i bk8: 64a 1193725i bk9: 64a 1193728i bk10: 64a 1193729i bk11: 64a 1193725i bk12: 64a 1193727i bk13: 64a 1193716i bk14: 64a 1193729i bk15: 64a 1193725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000138206

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6567, Miss = 183, Miss_rate = 0.028, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 4303, Miss = 180, Miss_rate = 0.042, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 5244, Miss = 182, Miss_rate = 0.035, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 4251, Miss = 180, Miss_rate = 0.042, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 4580, Miss = 182, Miss_rate = 0.040, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6130, Miss = 182, Miss_rate = 0.030, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 4339, Miss = 182, Miss_rate = 0.042, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 4921, Miss = 180, Miss_rate = 0.037, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6267, Miss = 182, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 4332, Miss = 180, Miss_rate = 0.042, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 5144, Miss = 180, Miss_rate = 0.035, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 4371, Miss = 180, Miss_rate = 0.041, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 60449
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0359
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35669
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 194
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16095
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3825
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1777
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=222355
icnt_total_pkts_simt_to_mem=100235
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5706
	minimum = 6
	maximum = 21
Network latency average = 7.54803
	minimum = 6
	maximum = 21
Slowest packet = 118159
Flit latency average = 6.14436
	minimum = 6
	maximum = 21
Slowest flit = 315935
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00153523
	minimum = 0 (at node 3)
	maximum = 0.00348443 (at node 25)
Accepted packet rate average = 0.00153523
	minimum = 0 (at node 3)
	maximum = 0.00348443 (at node 25)
Injected flit rate average = 0.00372298
	minimum = 0 (at node 3)
	maximum = 0.00975941 (at node 25)
Accepted flit rate average= 0.00372298
	minimum = 0 (at node 3)
	maximum = 0.00731579 (at node 25)
Injected packet length average = 2.42504
Accepted packet length average = 2.42504
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.2587 (17 samples)
	minimum = 6 (17 samples)
	maximum = 273.412 (17 samples)
Network latency average = 12.9514 (17 samples)
	minimum = 6 (17 samples)
	maximum = 181.059 (17 samples)
Flit latency average = 8.78405 (17 samples)
	minimum = 6 (17 samples)
	maximum = 179.882 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.00822308 (17 samples)
	minimum = 0.00502468 (17 samples)
	maximum = 0.0145374 (17 samples)
Accepted packet rate average = 0.00822308 (17 samples)
	minimum = 0.00502468 (17 samples)
	maximum = 0.0145374 (17 samples)
Injected flit rate average = 0.0221794 (17 samples)
	minimum = 0.00811889 (17 samples)
	maximum = 0.0625993 (17 samples)
Accepted flit rate average = 0.0221794 (17 samples)
	minimum = 0.00891849 (17 samples)
	maximum = 0.0342281 (17 samples)
Injected packet size average = 2.69721 (17 samples)
Accepted packet size average = 2.69721 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 39 sec (279 sec)
gpgpu_simulation_rate = 394943 (inst/sec)
gpgpu_simulation_rate = 3241 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402230 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (10,10,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,904457)
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,904457)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,904457)
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,904457)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,904457)
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,904457)
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,904457)
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,904457)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,904457)
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,904457)
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,904457)
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,904457)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,904457)
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,904457)
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,904457)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,904457)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,904457)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,904457)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,904457)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,904457)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,904457)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,904457)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,904457)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,904457)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,904457)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,904457)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,904457)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,904457)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,904457)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,904457)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,904457)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,904457)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,904457)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,904457)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,904457)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,904457)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,904457)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,904457)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,904457)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,904457)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,904457)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,904457)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,904457)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,904457)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,904457)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,904457)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,904457)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,904457)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,904457)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,904457)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,904457)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,904457)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,904457)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,904457)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,904457)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,904457)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,904457)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,904457)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,904457)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,904457)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,904457)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,904457)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,904457)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,904457)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,904457)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,904457)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,904457)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,904457)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,904457)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,904457)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,904457)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,904457)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,904457)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,904457)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,904457)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,904457)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,904457)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,904457)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,904457)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,904457)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,904457)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,904457)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,904457)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,904457)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,904457)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,904457)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,904457)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,904457)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,904457)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,904457)
GPGPU-Sim PTX: 114200000 instructions simulated : ctaid=(1,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 114300000 instructions simulated : ctaid=(1,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 114400000 instructions simulated : ctaid=(7,5,0) tid=(15,11,0)
GPGPU-Sim PTX: 114500000 instructions simulated : ctaid=(0,1,0) tid=(15,15,0)
GPGPU-Sim PTX: 114600000 instructions simulated : ctaid=(6,6,0) tid=(15,9,0)
GPGPU-Sim PTX: 114700000 instructions simulated : ctaid=(3,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 114800000 instructions simulated : ctaid=(7,4,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 905457  inst.: 110916064 (ipc=726.8) sim_rate=396128 (inst/sec) elapsed = 0:0:04:40 / Wed Dec  9 00:13:08 2015
GPGPU-Sim PTX: 114900000 instructions simulated : ctaid=(1,1,0) tid=(15,15,0)
GPGPU-Sim PTX: 115000000 instructions simulated : ctaid=(9,5,0) tid=(15,11,0)
GPGPU-Sim PTX: 115100000 instructions simulated : ctaid=(7,1,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 905957  inst.: 111217856 (ipc=685.7) sim_rate=395793 (inst/sec) elapsed = 0:0:04:41 / Wed Dec  9 00:13:09 2015
GPGPU-Sim PTX: 115200000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 115300000 instructions simulated : ctaid=(6,1,0) tid=(15,11,0)
GPGPU-Sim PTX: 115400000 instructions simulated : ctaid=(8,5,0) tid=(15,11,0)
GPGPU-Sim PTX: 115500000 instructions simulated : ctaid=(6,1,0) tid=(15,13,0)
GPGPU-Sim PTX: 115600000 instructions simulated : ctaid=(5,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 115700000 instructions simulated : ctaid=(1,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 115800000 instructions simulated : ctaid=(1,2,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 907457  inst.: 111842592 (ipc=551.1) sim_rate=396604 (inst/sec) elapsed = 0:0:04:42 / Wed Dec  9 00:13:10 2015
GPGPU-Sim PTX: 115900000 instructions simulated : ctaid=(6,1,0) tid=(15,13,0)
GPGPU-Sim PTX: 116000000 instructions simulated : ctaid=(1,0,0) tid=(15,9,0)
GPGPU-Sim PTX: 116100000 instructions simulated : ctaid=(3,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 116200000 instructions simulated : ctaid=(9,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 116300000 instructions simulated : ctaid=(2,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 116400000 instructions simulated : ctaid=(5,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 116500000 instructions simulated : ctaid=(6,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 116600000 instructions simulated : ctaid=(8,1,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 908457  inst.: 112642464 (ipc=613.3) sim_rate=398029 (inst/sec) elapsed = 0:0:04:43 / Wed Dec  9 00:13:11 2015
GPGPU-Sim PTX: 116700000 instructions simulated : ctaid=(6,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 116800000 instructions simulated : ctaid=(3,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 116900000 instructions simulated : ctaid=(8,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 117000000 instructions simulated : ctaid=(5,2,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 908957  inst.: 113053152 (ipc=636.4) sim_rate=398074 (inst/sec) elapsed = 0:0:04:44 / Wed Dec  9 00:13:12 2015
GPGPU-Sim PTX: 117100000 instructions simulated : ctaid=(8,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 117200000 instructions simulated : ctaid=(7,2,0) tid=(15,9,0)
GPGPU-Sim PTX: 117300000 instructions simulated : ctaid=(4,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 117400000 instructions simulated : ctaid=(1,2,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4893,904457), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4894,904457)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4936,904457), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4937,904457)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4979,904457), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4980,904457)
GPGPU-Sim PTX: 117500000 instructions simulated : ctaid=(0,6,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 909457  inst.: 113465888 (ipc=655.3) sim_rate=398125 (inst/sec) elapsed = 0:0:04:45 / Wed Dec  9 00:13:13 2015
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5017,904457), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5018,904457)
GPGPU-Sim PTX: 117600000 instructions simulated : ctaid=(0,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 117700000 instructions simulated : ctaid=(2,1,0) tid=(15,15,0)
GPGPU-Sim PTX: 117800000 instructions simulated : ctaid=(9,1,0) tid=(15,13,0)
GPGPU-Sim PTX: 117900000 instructions simulated : ctaid=(4,2,0) tid=(15,15,0)
GPGPU-Sim PTX: 118000000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 118100000 instructions simulated : ctaid=(3,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 118200000 instructions simulated : ctaid=(7,1,0) tid=(15,13,0)
GPGPU-Sim PTX: 118300000 instructions simulated : ctaid=(8,0,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 910457  inst.: 114293312 (ipc=684.0) sim_rate=399626 (inst/sec) elapsed = 0:0:04:46 / Wed Dec  9 00:13:14 2015
GPGPU-Sim PTX: 118400000 instructions simulated : ctaid=(9,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 118500000 instructions simulated : ctaid=(3,3,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6227,904457), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6228,904457)
GPGPU-Sim PTX: 118600000 instructions simulated : ctaid=(6,3,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6291,904457), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6292,904457)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6376,904457), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6377,904457)
GPGPU-Sim PTX: 118700000 instructions simulated : ctaid=(2,4,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6481,904457), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6482,904457)
GPGPU-Sim PTX: 118800000 instructions simulated : ctaid=(5,9,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 910957  inst.: 114709792 (ipc=695.5) sim_rate=399685 (inst/sec) elapsed = 0:0:04:47 / Wed Dec  9 00:13:15 2015
GPGPU-Sim PTX: 118900000 instructions simulated : ctaid=(6,3,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6649,904457), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6650,904457)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6673,904457), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6674,904457)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6714,904457), 5 CTAs running
GPGPU-Sim PTX: 119000000 instructions simulated : ctaid=(0,3,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6833,904457), 5 CTAs running
GPGPU-Sim PTX: 119100000 instructions simulated : ctaid=(4,3,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6879,904457), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6931,904457), 5 CTAs running
GPGPU-Sim PTX: 119200000 instructions simulated : ctaid=(4,4,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6976,904457), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6977,904457), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 911457  inst.: 115125440 (ipc=705.2) sim_rate=399741 (inst/sec) elapsed = 0:0:04:48 / Wed Dec  9 00:13:16 2015
GPGPU-Sim PTX: 119300000 instructions simulated : ctaid=(2,3,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7130,904457), 5 CTAs running
GPGPU-Sim PTX: 119400000 instructions simulated : ctaid=(0,4,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7207,904457), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7209,904457), 5 CTAs running
GPGPU-Sim PTX: 119500000 instructions simulated : ctaid=(2,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 119600000 instructions simulated : ctaid=(1,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 119700000 instructions simulated : ctaid=(4,3,0) tid=(15,11,0)
GPGPU-Sim PTX: 119800000 instructions simulated : ctaid=(9,2,0) tid=(15,15,0)
GPGPU-Sim PTX: 119900000 instructions simulated : ctaid=(9,5,0) tid=(15,13,0)
GPGPU-Sim PTX: 120000000 instructions simulated : ctaid=(3,3,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 912457  inst.: 115943552 (ipc=719.3) sim_rate=401188 (inst/sec) elapsed = 0:0:04:49 / Wed Dec  9 00:13:17 2015
GPGPU-Sim PTX: 120100000 instructions simulated : ctaid=(5,5,0) tid=(15,11,0)
GPGPU-Sim PTX: 120200000 instructions simulated : ctaid=(5,7,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8231,904457), 5 CTAs running
GPGPU-Sim PTX: 120300000 instructions simulated : ctaid=(9,3,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8331,904457), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8367,904457), 5 CTAs running
GPGPU-Sim PTX: 120400000 instructions simulated : ctaid=(2,3,0) tid=(15,15,0)
GPGPU-Sim PTX: 120500000 instructions simulated : ctaid=(9,3,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 912957  inst.: 116349376 (ipc=724.7) sim_rate=401204 (inst/sec) elapsed = 0:0:04:50 / Wed Dec  9 00:13:18 2015
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8557,904457), 4 CTAs running
GPGPU-Sim PTX: 120600000 instructions simulated : ctaid=(8,4,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8642,904457), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8655,904457), 5 CTAs running
GPGPU-Sim PTX: 120700000 instructions simulated : ctaid=(4,3,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8751,904457), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8772,904457), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8801,904457), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8841,904457), 4 CTAs running
GPGPU-Sim PTX: 120800000 instructions simulated : ctaid=(1,7,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8847,904457), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8872,904457), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8959,904457), 4 CTAs running
GPGPU-Sim PTX: 120900000 instructions simulated : ctaid=(7,4,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8978,904457), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 913457  inst.: 116759136 (ipc=730.0) sim_rate=401234 (inst/sec) elapsed = 0:0:04:51 / Wed Dec  9 00:13:19 2015
GPGPU-Sim PTX: 121000000 instructions simulated : ctaid=(3,6,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9112,904457), 4 CTAs running
GPGPU-Sim PTX: 121100000 instructions simulated : ctaid=(2,7,0) tid=(15,1,0)
GPGPU-Sim PTX: 121200000 instructions simulated : ctaid=(8,4,0) tid=(15,11,0)
GPGPU-Sim PTX: 121300000 instructions simulated : ctaid=(3,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 121400000 instructions simulated : ctaid=(9,4,0) tid=(15,15,0)
GPGPU-Sim PTX: 121500000 instructions simulated : ctaid=(5,4,0) tid=(15,15,0)
GPGPU-Sim PTX: 121600000 instructions simulated : ctaid=(3,7,0) tid=(15,1,0)
GPGPU-Sim PTX: 121700000 instructions simulated : ctaid=(9,4,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 914457  inst.: 117565472 (ipc=737.6) sim_rate=402621 (inst/sec) elapsed = 0:0:04:52 / Wed Dec  9 00:13:20 2015
GPGPU-Sim PTX: 121800000 instructions simulated : ctaid=(7,5,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10125,904457), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10153,904457), 4 CTAs running
GPGPU-Sim PTX: 121900000 instructions simulated : ctaid=(7,7,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10235,904457), 4 CTAs running
GPGPU-Sim PTX: 122000000 instructions simulated : ctaid=(7,7,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10357,904457), 4 CTAs running
GPGPU-Sim PTX: 122100000 instructions simulated : ctaid=(6,6,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 914957  inst.: 117976576 (ipc=741.6) sim_rate=402650 (inst/sec) elapsed = 0:0:04:53 / Wed Dec  9 00:13:21 2015
GPGPU-Sim PTX: 122200000 instructions simulated : ctaid=(6,6,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (10537,904457), 3 CTAs running
GPGPU-Sim PTX: 122300000 instructions simulated : ctaid=(8,7,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10644,904457), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10660,904457), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10676,904457), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10704,904457), 4 CTAs running
GPGPU-Sim PTX: 122400000 instructions simulated : ctaid=(0,6,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10818,904457), 3 CTAs running
GPGPU-Sim PTX: 122500000 instructions simulated : ctaid=(0,6,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10893,904457), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10909,904457), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (10953,904457), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (10969,904457), 3 CTAs running
GPGPU-Sim PTX: 122600000 instructions simulated : ctaid=(6,6,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 915457  inst.: 118387136 (ipc=745.3) sim_rate=402677 (inst/sec) elapsed = 0:0:04:54 / Wed Dec  9 00:13:22 2015
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11071,904457), 3 CTAs running
GPGPU-Sim PTX: 122700000 instructions simulated : ctaid=(8,7,0) tid=(15,15,0)
GPGPU-Sim PTX: 122800000 instructions simulated : ctaid=(1,7,0) tid=(15,15,0)
GPGPU-Sim PTX: 122900000 instructions simulated : ctaid=(0,9,0) tid=(15,7,0)
GPGPU-Sim PTX: 123000000 instructions simulated : ctaid=(5,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 123100000 instructions simulated : ctaid=(9,8,0) tid=(15,13,0)
GPGPU-Sim PTX: 123200000 instructions simulated : ctaid=(1,6,0) tid=(15,11,0)
GPGPU-Sim PTX: 123300000 instructions simulated : ctaid=(0,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 123400000 instructions simulated : ctaid=(3,7,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 916457  inst.: 119193056 (ipc=750.3) sim_rate=404044 (inst/sec) elapsed = 0:0:04:55 / Wed Dec  9 00:13:23 2015
GPGPU-Sim PTX: 123500000 instructions simulated : ctaid=(7,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 123600000 instructions simulated : ctaid=(1,8,0) tid=(15,3,0)
GPGPU-Sim PTX: 123700000 instructions simulated : ctaid=(8,8,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (12308,904457), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (12414,904457), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12417,904457), 2 CTAs running
GPGPU-Sim PTX: 123800000 instructions simulated : ctaid=(8,6,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (12497,904457), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 916957  inst.: 119588064 (ipc=751.9) sim_rate=404013 (inst/sec) elapsed = 0:0:04:56 / Wed Dec  9 00:13:24 2015
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12511,904457), 3 CTAs running
GPGPU-Sim PTX: 123900000 instructions simulated : ctaid=(7,7,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12548,904457), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (12626,904457), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12658,904457), 3 CTAs running
GPGPU-Sim PTX: 124000000 instructions simulated : ctaid=(6,7,0) tid=(15,1,0)
GPGPU-Sim PTX: 124100000 instructions simulated : ctaid=(1,8,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12847,904457), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12883,904457), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12892,904457), 3 CTAs running
GPGPU-Sim PTX: 124200000 instructions simulated : ctaid=(4,8,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12961,904457), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (12983,904457), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (12997,904457), 2 CTAs running
GPGPU-Sim PTX: 124300000 instructions simulated : ctaid=(7,7,0) tid=(15,11,0)
GPGPU-Sim PTX: 124400000 instructions simulated : ctaid=(5,8,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13310,904457), 2 CTAs running
GPGPU-Sim PTX: 124500000 instructions simulated : ctaid=(1,9,0) tid=(15,5,0)
GPGPU-Sim PTX: 124600000 instructions simulated : ctaid=(2,9,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 917957  inst.: 120323296 (ipc=750.7) sim_rate=405128 (inst/sec) elapsed = 0:0:04:57 / Wed Dec  9 00:13:25 2015
GPGPU-Sim PTX: 124700000 instructions simulated : ctaid=(7,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 124800000 instructions simulated : ctaid=(2,9,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (13871,904457), 2 CTAs running
GPGPU-Sim PTX: 124900000 instructions simulated : ctaid=(5,8,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13989,904457), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 918457  inst.: 120615552 (ipc=744.7) sim_rate=404750 (inst/sec) elapsed = 0:0:04:58 / Wed Dec  9 00:13:26 2015
GPGPU-Sim uArch: Shader 7 finished CTA #4 (14046,904457), 2 CTAs running
GPGPU-Sim PTX: 125000000 instructions simulated : ctaid=(7,8,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14145,904457), 2 CTAs running
GPGPU-Sim PTX: 125100000 instructions simulated : ctaid=(7,9,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (14338,904457), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (14382,904457), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (14385,904457), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (14411,904457), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (14415,904457), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (14426,904457), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14460,904457), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14462,904457), 1 CTAs running
GPGPU-Sim PTX: 125200000 instructions simulated : ctaid=(6,9,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (14495,904457), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (14526,904457), 1 CTAs running
GPGPU-Sim PTX: 125300000 instructions simulated : ctaid=(1,9,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (14782,904457), 1 CTAs running
GPGPU-Sim PTX: 125400000 instructions simulated : ctaid=(6,9,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 919457  inst.: 121142752 (ipc=730.2) sim_rate=405159 (inst/sec) elapsed = 0:0:04:59 / Wed Dec  9 00:13:27 2015
GPGPU-Sim PTX: 125500000 instructions simulated : ctaid=(9,7,0) tid=(15,15,0)
GPGPU-Sim PTX: 125600000 instructions simulated : ctaid=(6,9,0) tid=(15,5,0)
GPGPU-Sim PTX: 125700000 instructions simulated : ctaid=(8,8,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (15578,904457), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15745,904457), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15758,904457), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15783,904457), 1 CTAs running
GPGPU-Sim PTX: 125800000 instructions simulated : ctaid=(5,9,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15966,904457), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=18, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      26112     0.058824        0.058824          816
        1068    intrinsic          fa8      24576     1.000000        1.000000          768


GPGPU-Sim uArch: Shader 1 finished CTA #5 (16012,904457), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=18, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      26112     0.058824        0.058824          816
        1068    intrinsic          fa8      24576     1.000000        1.000000          768


GPGPU-Sim uArch: Shader 14 finished CTA #5 (16021,904457), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=18, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      26112     0.058824        0.058824          816
        1068    intrinsic          fa8      24576     1.000000        1.000000          768


GPGPU-Sim uArch: Shader 2 finished CTA #5 (16027,904457), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=18, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      26112     0.058824        0.058824          816
        1068    intrinsic          fa8      24576     1.000000        1.000000          768


GPGPU-Sim uArch: Shader 3 finished CTA #0 (16083,904457), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=18, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      30464     0.058824        0.058824          952
        1068    intrinsic          fa8      28672     1.000000        1.000000          896


GPGPU-Sim uArch: Shader 6 finished CTA #0 (16108,904457), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=18, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      30464     0.058824        0.058824          952
        1068    intrinsic          fa8      28672     1.000000        1.000000          896


GPGPU-Sim uArch: Shader 8 finished CTA #5 (16110,904457), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16115,904457), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=18, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      30464     0.058824        0.058824          952
        1068    intrinsic          fa8      28672     1.000000        1.000000          896


GPGPU-Sim uArch: Shader 5 finished CTA #0 (16204,904457), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=18, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      30464     0.058824        0.058824          952
        1068    intrinsic          fa8      28672     1.000000        1.000000          896


GPGPU-Sim uArch: Shader 0 finished CTA #5 (16212,904457), 1 CTAs running
GPGPU-Sim PTX: 125900000 instructions simulated : ctaid=(4,9,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16386,904457), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=18, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      26112     0.058824        0.058824          816
        1068    intrinsic          fa8      24576     1.000000        1.000000          768


GPGPU-Sim PTX: 126000000 instructions simulated : ctaid=(7,9,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 921457  inst.: 121666560 (ipc=675.1) sim_rate=405555 (inst/sec) elapsed = 0:0:05:00 / Wed Dec  9 00:13:28 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17300,904457), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=18, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      30464     0.058824        0.058824          952
        1068    intrinsic          fa8      28672     1.000000        1.000000          896


GPGPU-Sim uArch: Shader 12 finished CTA #0 (17422,904457), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=18, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      30464     0.058824        0.058824          952
        1068    intrinsic          fa8      28672     1.000000        1.000000          896


GPGPU-Sim uArch: Shader 7 finished CTA #0 (17451,904457), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=18, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      30464     0.058824        0.058824          952
        1068    intrinsic          fa8      28672     1.000000        1.000000          896


GPGPU-Sim uArch: Shader 13 finished CTA #0 (17542,904457), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=18, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      30464     0.058824        0.058824          952
        1068    intrinsic          fa8      28672     1.000000        1.000000          896


GPGPU-Sim uArch: Shader 8 finished CTA #0 (17841,904457), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=18, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      30464     0.058824        0.058824          952
        1068    intrinsic          fa8      28672     1.000000        1.000000          896


GPGPU-Sim uArch: Shader 0 finished CTA #0 (17853,904457), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=18, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      30464     0.058824        0.058824          952
        1068    intrinsic          fa8      28672     1.000000        1.000000          896


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 0.


BRANCH_STATS_PRINT: For Kernel(uid=18, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070     435200     0.058824        0.058824        13600
        1068    intrinsic          fa8     409600     1.000000        1.000000        12800


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

    10713600,            0,            0

kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 18 
gpu_sim_cycle = 17854
gpu_sim_insn = 11494400
gpu_ipc =     643.7997
gpu_tot_sim_cycle = 922311
gpu_tot_sim_insn = 121683680
gpu_tot_ipc =     131.9335
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 52527
gpu_stall_icnt2sh    = 78886
gpu_total_sim_rate=405612

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2272637
	L1I_total_cache_misses = 10293
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16516
L1D_cache:
	L1D_cache_core[0]: Access = 5082, Miss = 3096, Miss_rate = 0.609, Pending_hits = 184, Reservation_fails = 12961
	L1D_cache_core[1]: Access = 5267, Miss = 3201, Miss_rate = 0.608, Pending_hits = 225, Reservation_fails = 11649
	L1D_cache_core[2]: Access = 5082, Miss = 2998, Miss_rate = 0.590, Pending_hits = 172, Reservation_fails = 12226
	L1D_cache_core[3]: Access = 4907, Miss = 3068, Miss_rate = 0.625, Pending_hits = 189, Reservation_fails = 10964
	L1D_cache_core[4]: Access = 4907, Miss = 2902, Miss_rate = 0.591, Pending_hits = 137, Reservation_fails = 12806
	L1D_cache_core[5]: Access = 4907, Miss = 3036, Miss_rate = 0.619, Pending_hits = 191, Reservation_fails = 11555
	L1D_cache_core[6]: Access = 4749, Miss = 3050, Miss_rate = 0.642, Pending_hits = 113, Reservation_fails = 9434
	L1D_cache_core[7]: Access = 4934, Miss = 3029, Miss_rate = 0.614, Pending_hits = 194, Reservation_fails = 9574
	L1D_cache_core[8]: Access = 4880, Miss = 3082, Miss_rate = 0.632, Pending_hits = 184, Reservation_fails = 9539
	L1D_cache_core[9]: Access = 4910, Miss = 3004, Miss_rate = 0.612, Pending_hits = 194, Reservation_fails = 12070
	L1D_cache_core[10]: Access = 5018, Miss = 3127, Miss_rate = 0.623, Pending_hits = 203, Reservation_fails = 14119
	L1D_cache_core[11]: Access = 5018, Miss = 3122, Miss_rate = 0.622, Pending_hits = 223, Reservation_fails = 13343
	L1D_cache_core[12]: Access = 5146, Miss = 3174, Miss_rate = 0.617, Pending_hits = 218, Reservation_fails = 12199
	L1D_cache_core[13]: Access = 5082, Miss = 3129, Miss_rate = 0.616, Pending_hits = 177, Reservation_fails = 11933
	L1D_cache_core[14]: Access = 5082, Miss = 3133, Miss_rate = 0.616, Pending_hits = 225, Reservation_fails = 12673
	L1D_total_cache_accesses = 74971
	L1D_total_cache_misses = 46151
	L1D_total_cache_miss_rate = 0.6156
	L1D_total_cache_pending_hits = 2829
	L1D_total_cache_reservation_fails = 177045
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 23163
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0013
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 177045
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 3631
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 239
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23132
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 3870
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2262344
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10293
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16516
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
66300, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 5580, 5580, 5580, 5580, 5580, 5580, 5580, 5580, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 139355232
gpgpu_n_tot_w_icount = 4354851
gpgpu_n_stall_shd_mem = 417647
gpgpu_n_mem_read_local = 239
gpgpu_n_mem_write_local = 3870
gpgpu_n_mem_read_global = 42024
gpgpu_n_mem_write_global = 17695
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 792576
gpgpu_n_store_insn = 283120
gpgpu_n_shmem_insn = 9651616
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 210042
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 207605
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:509928	W0_Idle:6169203	W0_Scoreboard:4371556	W1:6114	W2:5712	W3:5310	W4:4908	W5:4506	W6:4104	W7:3702	W8:3300	W9:2898	W10:2496	W11:2094	W12:1692	W13:1290	W14:888	W15:486	W16:751401	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3553950
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336192 {8:42024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1274040 {72:17695,}
traffic_breakdown_coretomem[INST_ACC_R] = 15152 {8:1894,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1912 {8:239,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 274032 {40:144,72:3726,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5715264 {136:42024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 141560 {8:17695,}
traffic_breakdown_memtocore[INST_ACC_R] = 257584 {136:1894,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 32504 {136:239,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 30960 {8:3870,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 244 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 922310 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	50182 	6689 	5756 	1216 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	53545 	2281 	1112 	885 	1226 	2608 	3974 	103 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15508 	24124 	2531 	115 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	8588 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	883 	49 	28 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       4399      2713    none      none        2924      2759     12171      7138     22367      5756     15478      3633      7325      3629      5320      3631
dram[1]:       4039      2724    none      none        2417      1769      6879      6826      8144      5857     10355      3648     10347      3657      5884      3638
dram[2]:       3886      2926    none      none        2719      2764      6782     12758      6260     22783      3647     15305      3627      6939      3626      5328
dram[3]:       2926      2606    none      none        1745      2244      6797      7414      6272      8125      3638     10406      3656     10135      3635      6058
dram[4]:       3298      3153    none      none        2894      2600     12929      7324     23069      5429     15690      3639      7239      3624      5321      3633
dram[5]:       4123      4087    none      none        2344      1605      7588      6773      7997      5588     10479      3634     10330      3645      6304      3642
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       288      1121       276       267       273
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       294      1455       288       999       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       285      1314       280      1095       273       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       290      1311       273      1257       273       951
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       283      1091       273       273       276
dram[5]:        270       262         0         0       306       268       837       779      1344       724      1299       271      1366       283       963       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217436 n_nop=1216672 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.001206
n_activity=5751 dram_eff=0.2553
bk0: 26a 1217105i bk1: 20a 1217271i bk2: 0a 1217431i bk3: 0a 1217434i bk4: 20a 1217383i bk5: 20a 1217381i bk6: 64a 1217292i bk7: 64a 1217284i bk8: 64a 1217295i bk9: 64a 1217294i bk10: 64a 1217294i bk11: 64a 1217297i bk12: 64a 1217297i bk13: 64a 1217292i bk14: 64a 1217296i bk15: 64a 1217290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000249705
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217436 n_nop=1216684 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.001203
n_activity=5541 dram_eff=0.2642
bk0: 24a 1217219i bk1: 20a 1217321i bk2: 0a 1217432i bk3: 0a 1217436i bk4: 20a 1217386i bk5: 20a 1217385i bk6: 64a 1217285i bk7: 64a 1217281i bk8: 64a 1217296i bk9: 64a 1217296i bk10: 64a 1217295i bk11: 64a 1217279i bk12: 64a 1217292i bk13: 64a 1217288i bk14: 64a 1217291i bk15: 64a 1217291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000159351
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217436 n_nop=1216678 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.001209
n_activity=5675 dram_eff=0.2594
bk0: 24a 1217229i bk1: 20a 1217321i bk2: 0a 1217434i bk3: 0a 1217438i bk4: 20a 1217385i bk5: 24a 1217377i bk6: 64a 1217286i bk7: 64a 1217292i bk8: 64a 1217294i bk9: 64a 1217290i bk10: 64a 1217290i bk11: 64a 1217293i bk12: 64a 1217292i bk13: 64a 1217289i bk14: 64a 1217295i bk15: 64a 1217295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.2818e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217436 n_nop=1216682 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.001199
n_activity=5623 dram_eff=0.2596
bk0: 24a 1217180i bk1: 16a 1217325i bk2: 0a 1217432i bk3: 0a 1217434i bk4: 20a 1217385i bk5: 24a 1217378i bk6: 64a 1217288i bk7: 64a 1217294i bk8: 64a 1217295i bk9: 64a 1217292i bk10: 64a 1217296i bk11: 64a 1217294i bk12: 64a 1217293i bk13: 64a 1217287i bk14: 64a 1217294i bk15: 64a 1217295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000174136
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217436 n_nop=1216685 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.001201
n_activity=5628 dram_eff=0.2598
bk0: 24a 1217273i bk1: 16a 1217295i bk2: 0a 1217432i bk3: 0a 1217435i bk4: 20a 1217384i bk5: 24a 1217373i bk6: 64a 1217291i bk7: 64a 1217282i bk8: 64a 1217293i bk9: 64a 1217286i bk10: 64a 1217294i bk11: 64a 1217280i bk12: 64a 1217298i bk13: 64a 1217297i bk14: 64a 1217299i bk15: 64a 1217297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000174136
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1217436 n_nop=1216688 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.001196
n_activity=5501 dram_eff=0.2647
bk0: 20a 1217300i bk1: 16a 1217295i bk2: 0a 1217431i bk3: 0a 1217434i bk4: 20a 1217384i bk5: 24a 1217377i bk6: 64a 1217288i bk7: 64a 1217284i bk8: 64a 1217291i bk9: 64a 1217294i bk10: 64a 1217295i bk11: 64a 1217291i bk12: 64a 1217293i bk13: 64a 1217282i bk14: 64a 1217295i bk15: 64a 1217291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000135531

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6567, Miss = 183, Miss_rate = 0.028, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 4820, Miss = 180, Miss_rate = 0.037, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 5954, Miss = 182, Miss_rate = 0.031, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 4767, Miss = 180, Miss_rate = 0.038, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 5099, Miss = 182, Miss_rate = 0.036, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6130, Miss = 182, Miss_rate = 0.030, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 4863, Miss = 182, Miss_rate = 0.037, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 5654, Miss = 180, Miss_rate = 0.032, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6289, Miss = 182, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 4846, Miss = 180, Miss_rate = 0.037, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 5865, Miss = 180, Miss_rate = 0.031, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 4883, Miss = 180, Miss_rate = 0.037, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 65737
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0331
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 194
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17695
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3825
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1831
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=242395
icnt_total_pkts_simt_to_mem=108723
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.1373
	minimum = 6
	maximum = 727
Network latency average = 25.0311
	minimum = 6
	maximum = 512
Slowest packet = 122542
Flit latency average = 14.9408
	minimum = 6
	maximum = 512
Slowest flit = 327056
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0219393
	minimum = 0 (at node 15)
	maximum = 0.0410552 (at node 22)
Accepted packet rate average = 0.0219393
	minimum = 0 (at node 15)
	maximum = 0.0410552 (at node 22)
Injected flit rate average = 0.0591796
	minimum = 0 (at node 15)
	maximum = 0.18108 (at node 22)
Accepted flit rate average= 0.0591796
	minimum = 0 (at node 15)
	maximum = 0.0830066 (at node 8)
Injected packet length average = 2.69743
Accepted packet length average = 2.69743
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.4186 (18 samples)
	minimum = 6 (18 samples)
	maximum = 298.611 (18 samples)
Network latency average = 13.6225 (18 samples)
	minimum = 6 (18 samples)
	maximum = 199.444 (18 samples)
Flit latency average = 9.12609 (18 samples)
	minimum = 6 (18 samples)
	maximum = 198.333 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.00898509 (18 samples)
	minimum = 0.00474553 (18 samples)
	maximum = 0.0160106 (18 samples)
Accepted packet rate average = 0.00898509 (18 samples)
	minimum = 0.00474553 (18 samples)
	maximum = 0.0160106 (18 samples)
Injected flit rate average = 0.0242349 (18 samples)
	minimum = 0.00766784 (18 samples)
	maximum = 0.0691815 (18 samples)
Accepted flit rate average = 0.0242349 (18 samples)
	minimum = 0.00842302 (18 samples)
	maximum = 0.036938 (18 samples)
Injected packet size average = 2.69724 (18 samples)
Accepted packet size average = 2.69724 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 0 sec (300 sec)
gpgpu_simulation_rate = 405612 (inst/sec)
gpgpu_simulation_rate = 3074 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4020ba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,922311)
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 936311  inst.: 121705706 (ipc= 1.6) sim_rate=404337 (inst/sec) elapsed = 0:0:05:01 / Wed Dec  9 00:13:29 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 953811  inst.: 121726246 (ipc= 1.4) sim_rate=403067 (inst/sec) elapsed = 0:0:05:02 / Wed Dec  9 00:13:30 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 971311  inst.: 121736218 (ipc= 1.1) sim_rate=401769 (inst/sec) elapsed = 0:0:05:03 / Wed Dec  9 00:13:31 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 9 finished CTA #0 (59330,922311), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 19 '_Z12lud_diagonalPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=19, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 9.


BRANCH_STATS_PRINT: For Kernel(uid=19, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       61704,       146208,        84760

kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 19 
gpu_sim_cycle = 59331
gpu_sim_insn = 59360
gpu_ipc =       1.0005
gpu_tot_sim_cycle = 981642
gpu_tot_sim_insn = 121743040
gpu_tot_ipc =     124.0198
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 52527
gpu_stall_icnt2sh    = 78886
gpu_total_sim_rate=401792

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2277457
	L1I_total_cache_misses = 10304
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16516
L1D_cache:
	L1D_cache_core[0]: Access = 5082, Miss = 3096, Miss_rate = 0.609, Pending_hits = 184, Reservation_fails = 12961
	L1D_cache_core[1]: Access = 5267, Miss = 3201, Miss_rate = 0.608, Pending_hits = 225, Reservation_fails = 11649
	L1D_cache_core[2]: Access = 5082, Miss = 2998, Miss_rate = 0.590, Pending_hits = 172, Reservation_fails = 12226
	L1D_cache_core[3]: Access = 4907, Miss = 3068, Miss_rate = 0.625, Pending_hits = 189, Reservation_fails = 10964
	L1D_cache_core[4]: Access = 4907, Miss = 2902, Miss_rate = 0.591, Pending_hits = 137, Reservation_fails = 12806
	L1D_cache_core[5]: Access = 4907, Miss = 3036, Miss_rate = 0.619, Pending_hits = 191, Reservation_fails = 11555
	L1D_cache_core[6]: Access = 4749, Miss = 3050, Miss_rate = 0.642, Pending_hits = 113, Reservation_fails = 9434
	L1D_cache_core[7]: Access = 4934, Miss = 3029, Miss_rate = 0.614, Pending_hits = 194, Reservation_fails = 9574
	L1D_cache_core[8]: Access = 4880, Miss = 3082, Miss_rate = 0.632, Pending_hits = 184, Reservation_fails = 9539
	L1D_cache_core[9]: Access = 5031, Miss = 3068, Miss_rate = 0.610, Pending_hits = 194, Reservation_fails = 12070
	L1D_cache_core[10]: Access = 5018, Miss = 3127, Miss_rate = 0.623, Pending_hits = 203, Reservation_fails = 14119
	L1D_cache_core[11]: Access = 5018, Miss = 3122, Miss_rate = 0.622, Pending_hits = 223, Reservation_fails = 13343
	L1D_cache_core[12]: Access = 5146, Miss = 3174, Miss_rate = 0.617, Pending_hits = 218, Reservation_fails = 12199
	L1D_cache_core[13]: Access = 5082, Miss = 3129, Miss_rate = 0.616, Pending_hits = 177, Reservation_fails = 11933
	L1D_cache_core[14]: Access = 5082, Miss = 3133, Miss_rate = 0.616, Pending_hits = 225, Reservation_fails = 12673
	L1D_total_cache_accesses = 75092
	L1D_total_cache_misses = 46215
	L1D_total_cache_miss_rate = 0.6154
	L1D_total_cache_pending_hits = 2829
	L1D_total_cache_reservation_fails = 177045
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 23166
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0013
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 177045
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 3673
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 242
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23135
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 3915
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2267153
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10304
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16516
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
66300, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 5580, 5580, 5580, 5580, 5580, 5580, 5580, 5580, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 139647904
gpgpu_n_tot_w_icount = 4363997
gpgpu_n_stall_shd_mem = 418354
gpgpu_n_mem_read_local = 242
gpgpu_n_mem_write_local = 3915
gpgpu_n_mem_read_global = 42040
gpgpu_n_mem_write_global = 17710
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 792832
gpgpu_n_store_insn = 283360
gpgpu_n_shmem_insn = 9657432
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 861216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 210749
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 207605
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:509928	W0_Idle:6235396	W0_Scoreboard:4414907	W1:7133	W2:6664	W3:6195	W4:5726	W5:5257	W6:4788	W7:4319	W8:3850	W9:3381	W10:2912	W11:2443	W12:1974	W13:1505	W14:1036	W15:567	W16:752297	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3553950
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336320 {8:42040,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1275120 {72:17710,}
traffic_breakdown_coretomem[INST_ACC_R] = 15240 {8:1905,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1936 {8:242,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 276504 {40:168,72:3747,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5717440 {136:42040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 141680 {8:17710,}
traffic_breakdown_memtocore[INST_ACC_R] = 259080 {136:1905,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 32912 {136:242,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 31320 {8:3915,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 243 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 981641 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	50261 	6689 	5756 	1216 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	53635 	2281 	1112 	885 	1226 	2608 	3974 	103 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15526 	24125 	2531 	115 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	8648 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	913 	49 	28 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       4510      2725    none      none        2924      2759     12171      7138     22367      5756     15478      3633      7325      3629      5320      3631
dram[1]:       4039      2736    none      none        2417      1769      6879      6826      8189      5857     10355      3648     10347      3657      5884      3638
dram[2]:       3886      2926    none      none        2719      2764      6782     12758      6260     22783      3647     15305      3627      6939      3626      5328
dram[3]:       3058      2606    none      none        1745      2244      6797      7414      6272      8174      3638     10406      3656     10135      3635      6058
dram[4]:       3430      3166    none      none        2894      2600     12929      7324     23069      5429     15690      3639      7239      3624      5321      3633
dram[5]:       4123      4087    none      none        2344      1605      7588      6773      8042      5588     10479      3634     10330      3645      6304      3642
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       288      1121       276       267       273
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       294      1455       288       999       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       285      1314       280      1095       273       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       290      1311       273      1257       273       951
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       283      1091       273       273       276
dram[5]:        270       262         0         0       306       268       837       779      1344       724      1299       271      1366       283       963       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1295752 n_nop=1294988 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.001133
n_activity=5751 dram_eff=0.2553
bk0: 26a 1295421i bk1: 20a 1295587i bk2: 0a 1295747i bk3: 0a 1295750i bk4: 20a 1295699i bk5: 20a 1295697i bk6: 64a 1295608i bk7: 64a 1295600i bk8: 64a 1295611i bk9: 64a 1295610i bk10: 64a 1295610i bk11: 64a 1295613i bk12: 64a 1295613i bk13: 64a 1295608i bk14: 64a 1295612i bk15: 64a 1295606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000234613
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1295752 n_nop=1295000 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.00113
n_activity=5541 dram_eff=0.2642
bk0: 24a 1295535i bk1: 20a 1295637i bk2: 0a 1295748i bk3: 0a 1295752i bk4: 20a 1295702i bk5: 20a 1295701i bk6: 64a 1295601i bk7: 64a 1295597i bk8: 64a 1295612i bk9: 64a 1295612i bk10: 64a 1295611i bk11: 64a 1295595i bk12: 64a 1295608i bk13: 64a 1295604i bk14: 64a 1295607i bk15: 64a 1295607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00014972
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1295752 n_nop=1294994 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.001136
n_activity=5675 dram_eff=0.2594
bk0: 24a 1295545i bk1: 20a 1295637i bk2: 0a 1295750i bk3: 0a 1295754i bk4: 20a 1295701i bk5: 24a 1295693i bk6: 64a 1295602i bk7: 64a 1295608i bk8: 64a 1295610i bk9: 64a 1295606i bk10: 64a 1295606i bk11: 64a 1295609i bk12: 64a 1295608i bk13: 64a 1295605i bk14: 64a 1295611i bk15: 64a 1295611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.7208e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1295752 n_nop=1294998 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.001127
n_activity=5623 dram_eff=0.2596
bk0: 24a 1295496i bk1: 16a 1295641i bk2: 0a 1295748i bk3: 0a 1295750i bk4: 20a 1295701i bk5: 24a 1295694i bk6: 64a 1295604i bk7: 64a 1295610i bk8: 64a 1295611i bk9: 64a 1295608i bk10: 64a 1295612i bk11: 64a 1295610i bk12: 64a 1295609i bk13: 64a 1295603i bk14: 64a 1295610i bk15: 64a 1295611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000163612
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1295752 n_nop=1295001 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.001128
n_activity=5628 dram_eff=0.2598
bk0: 24a 1295589i bk1: 16a 1295611i bk2: 0a 1295748i bk3: 0a 1295751i bk4: 20a 1295700i bk5: 24a 1295689i bk6: 64a 1295607i bk7: 64a 1295598i bk8: 64a 1295609i bk9: 64a 1295602i bk10: 64a 1295610i bk11: 64a 1295596i bk12: 64a 1295614i bk13: 64a 1295613i bk14: 64a 1295615i bk15: 64a 1295613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000163612
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1295752 n_nop=1295004 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.001124
n_activity=5501 dram_eff=0.2647
bk0: 20a 1295616i bk1: 16a 1295611i bk2: 0a 1295747i bk3: 0a 1295750i bk4: 20a 1295700i bk5: 24a 1295693i bk6: 64a 1295604i bk7: 64a 1295600i bk8: 64a 1295607i bk9: 64a 1295610i bk10: 64a 1295611i bk11: 64a 1295607i bk12: 64a 1295609i bk13: 64a 1295598i bk14: 64a 1295611i bk15: 64a 1295607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000127339

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6584, Miss = 183, Miss_rate = 0.028, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 4821, Miss = 180, Miss_rate = 0.037, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 5966, Miss = 182, Miss_rate = 0.031, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 4768, Miss = 180, Miss_rate = 0.038, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 5101, Miss = 182, Miss_rate = 0.036, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6130, Miss = 182, Miss_rate = 0.030, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 4880, Miss = 182, Miss_rate = 0.037, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 5665, Miss = 180, Miss_rate = 0.032, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6306, Miss = 182, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 4847, Miss = 180, Miss_rate = 0.037, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 5876, Miss = 180, Miss_rate = 0.031, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 4883, Miss = 180, Miss_rate = 0.037, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 65827
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0330
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 197
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17710
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3870
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1842
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=242605
icnt_total_pkts_simt_to_mem=108909
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.23889
	minimum = 6
	maximum = 14
Network latency average = 7.23333
	minimum = 6
	maximum = 14
Slowest packet = 131523
Flit latency average = 6.05556
	minimum = 6
	maximum = 10
Slowest flit = 351259
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000112364
	minimum = 0 (at node 0)
	maximum = 0.00151691 (at node 9)
Accepted packet rate average = 0.000112364
	minimum = 0 (at node 0)
	maximum = 0.00151691 (at node 9)
Injected flit rate average = 0.000247201
	minimum = 0 (at node 0)
	maximum = 0.00313495 (at node 9)
Accepted flit rate average= 0.000247201
	minimum = 0 (at node 0)
	maximum = 0.00353947 (at node 9)
Injected packet length average = 2.2
Accepted packet length average = 2.2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.8302 (19 samples)
	minimum = 6 (19 samples)
	maximum = 283.632 (19 samples)
Network latency average = 13.2862 (19 samples)
	minimum = 6 (19 samples)
	maximum = 189.684 (19 samples)
Flit latency average = 8.96449 (19 samples)
	minimum = 6 (19 samples)
	maximum = 188.421 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.00851811 (19 samples)
	minimum = 0.00449577 (19 samples)
	maximum = 0.0152478 (19 samples)
Accepted packet rate average = 0.00851811 (19 samples)
	minimum = 0.00449577 (19 samples)
	maximum = 0.0152478 (19 samples)
Injected flit rate average = 0.0229724 (19 samples)
	minimum = 0.00726427 (19 samples)
	maximum = 0.0657054 (19 samples)
Accepted flit rate average = 0.0229724 (19 samples)
	minimum = 0.0079797 (19 samples)
	maximum = 0.0351802 (19 samples)
Injected packet size average = 2.69689 (19 samples)
Accepted packet size average = 2.69689 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 3 sec (303 sec)
gpgpu_simulation_rate = 401792 (inst/sec)
gpgpu_simulation_rate = 3239 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402175 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (9,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,981642)
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,981642)
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,981642)
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,981642)
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,981642)
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,981642)
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,981642)
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,981642)
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,981642)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 126100000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 984642  inst.: 121773248 (ipc=10.1) sim_rate=400569 (inst/sec) elapsed = 0:0:05:04 / Wed Dec  9 00:13:32 2015
GPGPU-Sim PTX: 126200000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 992142  inst.: 121866176 (ipc=11.7) sim_rate=399561 (inst/sec) elapsed = 0:0:05:05 / Wed Dec  9 00:13:33 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 126300000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 998642  inst.: 121983152 (ipc=14.1) sim_rate=398637 (inst/sec) elapsed = 0:0:05:06 / Wed Dec  9 00:13:34 2015
GPGPU-Sim PTX: 126400000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1005142  inst.: 122133856 (ipc=16.6) sim_rate=397830 (inst/sec) elapsed = 0:0:05:07 / Wed Dec  9 00:13:35 2015
GPGPU-Sim PTX: 126500000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 126600000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1011642  inst.: 122285056 (ipc=18.1) sim_rate=397029 (inst/sec) elapsed = 0:0:05:08 / Wed Dec  9 00:13:36 2015
GPGPU-Sim PTX: 126700000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 126800000 instructions simulated : ctaid=(6,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1018142  inst.: 122435888 (ipc=19.0) sim_rate=396232 (inst/sec) elapsed = 0:0:05:09 / Wed Dec  9 00:13:37 2015
GPGPU-Sim PTX: 126900000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1024642  inst.: 122584448 (ipc=19.6) sim_rate=395433 (inst/sec) elapsed = 0:0:05:10 / Wed Dec  9 00:13:38 2015
GPGPU-Sim PTX: 127000000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 127100000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1031142  inst.: 122742608 (ipc=20.2) sim_rate=394670 (inst/sec) elapsed = 0:0:05:11 / Wed Dec  9 00:13:39 2015
GPGPU-Sim PTX: 127200000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1037642  inst.: 122900960 (ipc=20.7) sim_rate=393913 (inst/sec) elapsed = 0:0:05:12 / Wed Dec  9 00:13:40 2015
GPGPU-Sim PTX: 127300000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 127400000 instructions simulated : ctaid=(6,0,0) tid=(7,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 1044142  inst.: 123049296 (ipc=20.9) sim_rate=393128 (inst/sec) elapsed = 0:0:05:13 / Wed Dec  9 00:13:41 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (64562,981642), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 20 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=20, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim PTX: 127500000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (66296,981642), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 20 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=20, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (66303,981642), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 20 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=20, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (66311,981642), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 20 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=20, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (66317,981642), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 20 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=20, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 0 finished CTA #0 (66323,981642), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 20 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=20, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 1 finished CTA #0 (66332,981642), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 20 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=20, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 2 finished CTA #0 (66339,981642), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 20 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=20, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (66352,981642), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 20 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=20, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 3.


BRANCH_STATS_PRINT: For Kernel(uid=20, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720        288     0.500000        0.500000            9
         758    extrinsic          7e0       1296     0.111111        0.055556           81
         7d8    extrinsic          748       1152     1.000000        0.500000           72
         818    extrinsic          8a0       2448     0.058824        0.029412          153
         898    extrinsic          808       2304     1.000000        0.500000          144
         5d0    extrinsic          658       1296     0.111111        0.055556           81
         650    extrinsic          5c0       1152     1.000000        0.500000           72
         678    extrinsic          718       2448     0.058824        0.029412          153
         710    extrinsic          668       2304     1.000000        0.500000          144
         718    extrinsic          8a0        144     1.000000        0.500000            9
         8c0    extrinsic          a08        288     0.500000        0.500000            9
         a30    intrinsic          c40       2448     0.058824        0.029412          153
         a50    intrinsic          b38      19584     0.117647        0.058824         1224
         c38    intrinsic          a20       2304     1.000000        0.500000          144
         b30    intrinsic          a40      17280     1.000000        0.500000         1080
         8e8    intrinsic          a00       2304     0.062500        0.031250          144
         908    intrinsic          9f0      19440     0.111111        0.055556         1215
         9e8    intrinsic          8f8      17280     1.000000        0.500000         1080
         9f8    intrinsic          8d8       2160     1.000000        0.500000          135
         a00    extrinsic          c40        144     1.000000        0.500000            9
         c60    extrinsic          d40        288     0.500000        0.500000            9
         d88    extrinsic          e10       2448     0.058824        0.029412          153
         e08    extrinsic          d78       2304     1.000000        0.500000          144
         c98    extrinsic          d38       2304     0.062500        0.031250          144
         d30    extrinsic          c88       2160     1.000000        0.500000          135
         d38    extrinsic          e10        144     1.000000        0.500000            9


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

     1437552,      1432368,            0

kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 20 
gpu_sim_cycle = 66353
gpu_sim_insn = 1386720
gpu_ipc =      20.8991
gpu_tot_sim_cycle = 1047995
gpu_tot_sim_insn = 123129760
gpu_tot_ipc =     117.4908
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 52527
gpu_stall_icnt2sh    = 78898
gpu_total_sim_rate=393385

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2324698
	L1I_total_cache_misses = 10475
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16516
L1D_cache:
	L1D_cache_core[0]: Access = 5257, Miss = 3196, Miss_rate = 0.608, Pending_hits = 184, Reservation_fails = 12961
	L1D_cache_core[1]: Access = 5442, Miss = 3300, Miss_rate = 0.606, Pending_hits = 225, Reservation_fails = 11649
	L1D_cache_core[2]: Access = 5257, Miss = 3096, Miss_rate = 0.589, Pending_hits = 172, Reservation_fails = 12226
	L1D_cache_core[3]: Access = 5082, Miss = 3167, Miss_rate = 0.623, Pending_hits = 189, Reservation_fails = 10964
	L1D_cache_core[4]: Access = 4907, Miss = 2902, Miss_rate = 0.591, Pending_hits = 137, Reservation_fails = 12806
	L1D_cache_core[5]: Access = 4907, Miss = 3036, Miss_rate = 0.619, Pending_hits = 191, Reservation_fails = 11555
	L1D_cache_core[6]: Access = 4749, Miss = 3050, Miss_rate = 0.642, Pending_hits = 113, Reservation_fails = 9434
	L1D_cache_core[7]: Access = 4934, Miss = 3029, Miss_rate = 0.614, Pending_hits = 194, Reservation_fails = 9574
	L1D_cache_core[8]: Access = 4880, Miss = 3082, Miss_rate = 0.632, Pending_hits = 184, Reservation_fails = 9539
	L1D_cache_core[9]: Access = 5031, Miss = 3068, Miss_rate = 0.610, Pending_hits = 194, Reservation_fails = 12070
	L1D_cache_core[10]: Access = 5193, Miss = 3209, Miss_rate = 0.618, Pending_hits = 203, Reservation_fails = 14119
	L1D_cache_core[11]: Access = 5193, Miss = 3221, Miss_rate = 0.620, Pending_hits = 223, Reservation_fails = 13343
	L1D_cache_core[12]: Access = 5321, Miss = 3274, Miss_rate = 0.615, Pending_hits = 218, Reservation_fails = 12199
	L1D_cache_core[13]: Access = 5257, Miss = 3227, Miss_rate = 0.614, Pending_hits = 177, Reservation_fails = 11933
	L1D_cache_core[14]: Access = 5257, Miss = 3231, Miss_rate = 0.615, Pending_hits = 225, Reservation_fails = 12673
	L1D_total_cache_accesses = 76667
	L1D_total_cache_misses = 47088
	L1D_total_cache_miss_rate = 0.6142
	L1D_total_cache_pending_hits = 2829
	L1D_total_cache_reservation_fails = 177045
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 23193
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0013
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 177045
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4082
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 265
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 4347
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2314223
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10475
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16516
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
76265, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 5580, 5580, 5580, 5580, 5580, 5580, 5580, 5580, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 4185, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 142517824
gpgpu_n_tot_w_icount = 4453682
gpgpu_n_stall_shd_mem = 443050
gpgpu_n_mem_read_local = 265
gpgpu_n_mem_write_local = 4347
gpgpu_n_mem_read_global = 42456
gpgpu_n_mem_write_global = 17989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 799744
gpgpu_n_store_insn = 287824
gpgpu_n_shmem_insn = 9813960
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 875904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 235445
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 207605
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:509928	W0_Idle:6907237	W0_Scoreboard:4843681	W1:7133	W2:6664	W3:6195	W4:5726	W5:5257	W6:4788	W7:4319	W8:3850	W9:3381	W10:2912	W11:2443	W12:1974	W13:1505	W14:1036	W15:567	W16:841820	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3554112
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 339648 {8:42456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1295208 {72:17989,}
traffic_breakdown_coretomem[INST_ACC_R] = 16608 {8:2076,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2120 {8:265,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 307608 {40:168,72:4179,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5774016 {136:42456,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143912 {8:17989,}
traffic_breakdown_memtocore[INST_ACC_R] = 282336 {136:2076,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 36040 {136:265,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 34776 {8:4347,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 242 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1047994 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51411 	6689 	5756 	1216 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	54951 	2286 	1112 	885 	1226 	2608 	3974 	103 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15951 	24139 	2531 	115 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	977 	49 	28 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       5001      3137    none      none        2924      2759     12171      7138     22367      5933     15478      3633      7325      3629      5320      3631
dram[1]:       4549      3161    none      none        2417      1769      6879      6826      8412      6034     10497      3648     10489      3657      6026      3638
dram[2]:       4154      3340    none      none        2719      2764      6782     12758      6437     22783      3647     15305      3627      6939      3626      5328
dram[3]:       3227      2847    none      none        1745      2244      6797      7414      6450      8438      3638     10548      3656     10277      3635      6200
dram[4]:       3721      3386    none      none        2894      2600     12929      7324     23069      5625     15690      3639      7239      3624      5321      3633
dram[5]:       4767      4487    none      none        2344      1605      7588      6773      8265      5784     10621      3634     10472      3645      6446      3642
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       288      1121       276       267       273
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       294      1455       288       999       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       285      1314       280      1095       273       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       290      1311       273      1257       273       951
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       283      1091       273       273       276
dram[5]:        270       262         0         0       306       268       837       779      1344       724      1299       271      1366       283       963       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383337 n_nop=1382573 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.001061
n_activity=5751 dram_eff=0.2553
bk0: 26a 1383006i bk1: 20a 1383172i bk2: 0a 1383332i bk3: 0a 1383335i bk4: 20a 1383284i bk5: 20a 1383282i bk6: 64a 1383193i bk7: 64a 1383185i bk8: 64a 1383196i bk9: 64a 1383195i bk10: 64a 1383195i bk11: 64a 1383198i bk12: 64a 1383198i bk13: 64a 1383193i bk14: 64a 1383197i bk15: 64a 1383191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000219758
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383337 n_nop=1382585 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.001058
n_activity=5541 dram_eff=0.2642
bk0: 24a 1383120i bk1: 20a 1383222i bk2: 0a 1383333i bk3: 0a 1383337i bk4: 20a 1383287i bk5: 20a 1383286i bk6: 64a 1383186i bk7: 64a 1383182i bk8: 64a 1383197i bk9: 64a 1383197i bk10: 64a 1383196i bk11: 64a 1383180i bk12: 64a 1383193i bk13: 64a 1383189i bk14: 64a 1383192i bk15: 64a 1383192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000140241
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383337 n_nop=1382579 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.001064
n_activity=5675 dram_eff=0.2594
bk0: 24a 1383130i bk1: 20a 1383222i bk2: 0a 1383335i bk3: 0a 1383339i bk4: 20a 1383286i bk5: 24a 1383278i bk6: 64a 1383187i bk7: 64a 1383193i bk8: 64a 1383195i bk9: 64a 1383191i bk10: 64a 1383191i bk11: 64a 1383194i bk12: 64a 1383193i bk13: 64a 1383190i bk14: 64a 1383196i bk15: 64a 1383196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.16865e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383337 n_nop=1382583 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.001055
n_activity=5623 dram_eff=0.2596
bk0: 24a 1383081i bk1: 16a 1383226i bk2: 0a 1383333i bk3: 0a 1383335i bk4: 20a 1383286i bk5: 24a 1383279i bk6: 64a 1383189i bk7: 64a 1383195i bk8: 64a 1383196i bk9: 64a 1383193i bk10: 64a 1383197i bk11: 64a 1383195i bk12: 64a 1383194i bk13: 64a 1383188i bk14: 64a 1383195i bk15: 64a 1383196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000153253
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383337 n_nop=1382586 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.001057
n_activity=5628 dram_eff=0.2598
bk0: 24a 1383174i bk1: 16a 1383196i bk2: 0a 1383333i bk3: 0a 1383336i bk4: 20a 1383285i bk5: 24a 1383274i bk6: 64a 1383192i bk7: 64a 1383183i bk8: 64a 1383194i bk9: 64a 1383187i bk10: 64a 1383195i bk11: 64a 1383181i bk12: 64a 1383199i bk13: 64a 1383198i bk14: 64a 1383200i bk15: 64a 1383198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000153253
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1383337 n_nop=1382589 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.001053
n_activity=5501 dram_eff=0.2647
bk0: 20a 1383201i bk1: 16a 1383196i bk2: 0a 1383332i bk3: 0a 1383335i bk4: 20a 1383285i bk5: 24a 1383278i bk6: 64a 1383189i bk7: 64a 1383185i bk8: 64a 1383192i bk9: 64a 1383195i bk10: 64a 1383196i bk11: 64a 1383192i bk12: 64a 1383194i bk13: 64a 1383183i bk14: 64a 1383196i bk15: 64a 1383192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000119277

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6677, Miss = 183, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 4914, Miss = 180, Miss_rate = 0.037, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 6195, Miss = 182, Miss_rate = 0.029, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 4862, Miss = 180, Miss_rate = 0.037, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 5184, Miss = 182, Miss_rate = 0.035, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6174, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 4939, Miss = 182, Miss_rate = 0.037, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 5855, Miss = 180, Miss_rate = 0.031, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6339, Miss = 182, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 4926, Miss = 180, Miss_rate = 0.037, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 6104, Miss = 180, Miss_rate = 0.029, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 4979, Miss = 180, Miss_rate = 0.036, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 67148
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0324
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39735
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17989
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4302
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2013
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=246366
icnt_total_pkts_simt_to_mem=111652
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.59387
	minimum = 6
	maximum = 22
Network latency average = 7.57343
	minimum = 6
	maximum = 22
Slowest packet = 131657
Flit latency average = 6.13146
	minimum = 6
	maximum = 22
Slowest flit = 351517
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00147472
	minimum = 0 (at node 4)
	maximum = 0.00345124 (at node 17)
Accepted packet rate average = 0.00147472
	minimum = 0 (at node 4)
	maximum = 0.00345124 (at node 17)
Injected flit rate average = 0.00363041
	minimum = 0 (at node 4)
	maximum = 0.010203 (at node 17)
Accepted flit rate average= 0.00363041
	minimum = 0 (at node 4)
	maximum = 0.00697783 (at node 17)
Injected packet length average = 2.46177
Accepted packet length average = 2.46177
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.3184 (20 samples)
	minimum = 6 (20 samples)
	maximum = 270.55 (20 samples)
Network latency average = 13.0006 (20 samples)
	minimum = 6 (20 samples)
	maximum = 181.3 (20 samples)
Flit latency average = 8.82283 (20 samples)
	minimum = 6 (20 samples)
	maximum = 180.1 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.00816594 (20 samples)
	minimum = 0.00427098 (20 samples)
	maximum = 0.0146579 (20 samples)
Accepted packet rate average = 0.00816594 (20 samples)
	minimum = 0.00427098 (20 samples)
	maximum = 0.0146579 (20 samples)
Injected flit rate average = 0.0220053 (20 samples)
	minimum = 0.00690106 (20 samples)
	maximum = 0.0629303 (20 samples)
Accepted flit rate average = 0.0220053 (20 samples)
	minimum = 0.00758072 (20 samples)
	maximum = 0.03377 (20 samples)
Injected packet size average = 2.69477 (20 samples)
Accepted packet size average = 2.69477 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 13 sec (313 sec)
gpgpu_simulation_rate = 393385 (inst/sec)
gpgpu_simulation_rate = 3348 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402230 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (9,9,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1047995)
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1047995)
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1047995)
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1047995)
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1047995)
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1047995)
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1047995)
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1047995)
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1047995)
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1047995)
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1047995)
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1047995)
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1047995)
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1047995)
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1047995)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1047995)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1047995)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1047995)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1047995)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1047995)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1047995)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1047995)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1047995)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1047995)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1047995)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1047995)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1047995)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1047995)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1047995)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1047995)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1047995)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1047995)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1047995)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1047995)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1047995)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1047995)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1047995)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1047995)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1047995)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1047995)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1047995)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1047995)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1047995)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1047995)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1047995)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,1047995)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,1047995)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,1047995)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,1047995)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,1047995)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,1047995)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,1047995)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,1047995)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,1047995)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,1047995)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,1047995)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,1047995)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,1047995)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,1047995)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,1047995)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,1047995)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,1047995)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,1047995)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,1047995)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,1047995)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,1047995)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,1047995)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,1047995)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,1047995)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,1047995)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,1047995)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,1047995)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,1047995)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,1047995)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,1047995)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,1047995)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,1047995)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,1047995)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,1047995)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,1047995)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,1047995)
GPGPU-Sim PTX: 127600000 instructions simulated : ctaid=(7,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 127700000 instructions simulated : ctaid=(2,4,0) tid=(7,12,0)
GPGPU-Sim PTX: 127800000 instructions simulated : ctaid=(1,1,0) tid=(7,10,0)
GPGPU-Sim PTX: 127900000 instructions simulated : ctaid=(7,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1048495  inst.: 123527552 (ipc=795.6) sim_rate=393399 (inst/sec) elapsed = 0:0:05:14 / Wed Dec  9 00:13:42 2015
GPGPU-Sim PTX: 128000000 instructions simulated : ctaid=(2,7,0) tid=(7,10,0)
GPGPU-Sim PTX: 128100000 instructions simulated : ctaid=(4,7,0) tid=(7,2,0)
GPGPU-Sim PTX: 128200000 instructions simulated : ctaid=(0,6,0) tid=(7,10,0)
GPGPU-Sim PTX: 128300000 instructions simulated : ctaid=(1,0,0) tid=(7,8,0)
GPGPU-Sim PTX: 128400000 instructions simulated : ctaid=(2,6,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 1049495  inst.: 124025600 (ipc=597.2) sim_rate=393732 (inst/sec) elapsed = 0:0:05:15 / Wed Dec  9 00:13:43 2015
GPGPU-Sim PTX: 128500000 instructions simulated : ctaid=(4,0,0) tid=(7,12,0)
GPGPU-Sim PTX: 128600000 instructions simulated : ctaid=(4,4,0) tid=(7,12,0)
GPGPU-Sim PTX: 128700000 instructions simulated : ctaid=(0,0,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 1050495  inst.: 124366944 (ipc=494.9) sim_rate=393566 (inst/sec) elapsed = 0:0:05:16 / Wed Dec  9 00:13:44 2015
GPGPU-Sim PTX: 128800000 instructions simulated : ctaid=(5,8,0) tid=(7,0,0)
GPGPU-Sim PTX: 128900000 instructions simulated : ctaid=(0,0,0) tid=(7,10,0)
GPGPU-Sim PTX: 129000000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 129100000 instructions simulated : ctaid=(2,0,0) tid=(7,14,0)
GPGPU-Sim PTX: 129200000 instructions simulated : ctaid=(8,4,0) tid=(7,10,0)
GPGPU-Sim PTX: 129300000 instructions simulated : ctaid=(1,3,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 1051495  inst.: 124924864 (ipc=512.9) sim_rate=394084 (inst/sec) elapsed = 0:0:05:17 / Wed Dec  9 00:13:45 2015
GPGPU-Sim PTX: 129400000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 129500000 instructions simulated : ctaid=(3,0,0) tid=(7,14,0)
GPGPU-Sim PTX: 129600000 instructions simulated : ctaid=(8,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 129700000 instructions simulated : ctaid=(5,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 129800000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 129900000 instructions simulated : ctaid=(7,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 130000000 instructions simulated : ctaid=(3,2,0) tid=(7,14,0)
GPGPU-Sim PTX: 130100000 instructions simulated : ctaid=(3,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 130200000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1052495  inst.: 125746944 (ipc=581.6) sim_rate=395430 (inst/sec) elapsed = 0:0:05:18 / Wed Dec  9 00:13:46 2015
GPGPU-Sim PTX: 130300000 instructions simulated : ctaid=(1,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 130400000 instructions simulated : ctaid=(5,3,0) tid=(7,4,0)
GPGPU-Sim PTX: 130500000 instructions simulated : ctaid=(2,1,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4834,1047995), 5 CTAs running
GPGPU-Sim PTX: 130600000 instructions simulated : ctaid=(6,1,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 1052995  inst.: 126158272 (ipc=605.7) sim_rate=395480 (inst/sec) elapsed = 0:0:05:19 / Wed Dec  9 00:13:47 2015
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5011,1047995), 5 CTAs running
GPGPU-Sim PTX: 130700000 instructions simulated : ctaid=(2,2,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5081,1047995), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5107,1047995), 5 CTAs running
GPGPU-Sim PTX: 130800000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 130900000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5382,1047995), 5 CTAs running
GPGPU-Sim PTX: 131000000 instructions simulated : ctaid=(0,3,0) tid=(7,8,0)
GPGPU-Sim PTX: 131100000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 131200000 instructions simulated : ctaid=(7,1,0) tid=(7,14,0)
GPGPU-Sim PTX: 131300000 instructions simulated : ctaid=(6,0,0) tid=(7,12,0)
GPGPU-Sim PTX: 131400000 instructions simulated : ctaid=(2,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 131500000 instructions simulated : ctaid=(5,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1053995  inst.: 126980640 (ipc=641.8) sim_rate=396814 (inst/sec) elapsed = 0:0:05:20 / Wed Dec  9 00:13:48 2015
GPGPU-Sim PTX: 131600000 instructions simulated : ctaid=(2,2,0) tid=(7,10,0)
GPGPU-Sim PTX: 131700000 instructions simulated : ctaid=(0,1,0) tid=(7,12,0)
GPGPU-Sim PTX: 131800000 instructions simulated : ctaid=(6,2,0) tid=(7,8,0)
GPGPU-Sim PTX: 131900000 instructions simulated : ctaid=(7,3,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 1054495  inst.: 127393728 (ipc=656.0) sim_rate=396865 (inst/sec) elapsed = 0:0:05:21 / Wed Dec  9 00:13:49 2015
GPGPU-Sim PTX: 132000000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6602,1047995), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6628,1047995), 4 CTAs running
GPGPU-Sim PTX: 132100000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6743,1047995), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6791,1047995), 4 CTAs running
GPGPU-Sim PTX: 132200000 instructions simulated : ctaid=(1,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 132300000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6969,1047995), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6984,1047995), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7006,1047995), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7032,1047995), 4 CTAs running
GPGPU-Sim PTX: 132400000 instructions simulated : ctaid=(1,4,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7098,1047995), 4 CTAs running
GPGPU-Sim PTX: 132500000 instructions simulated : ctaid=(0,4,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7172,1047995), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7227,1047995), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7251,1047995), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7264,1047995), 4 CTAs running
GPGPU-Sim PTX: 132600000 instructions simulated : ctaid=(4,5,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7329,1047995), 4 CTAs running
GPGPU-Sim PTX: 132700000 instructions simulated : ctaid=(6,5,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 1055495  inst.: 128217824 (ipc=678.4) sim_rate=398192 (inst/sec) elapsed = 0:0:05:22 / Wed Dec  9 00:13:50 2015
GPGPU-Sim PTX: 132800000 instructions simulated : ctaid=(7,4,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7602,1047995), 4 CTAs running
GPGPU-Sim PTX: 132900000 instructions simulated : ctaid=(1,5,0) tid=(7,10,0)
GPGPU-Sim PTX: 133000000 instructions simulated : ctaid=(3,3,0) tid=(7,12,0)
GPGPU-Sim PTX: 133100000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 133200000 instructions simulated : ctaid=(3,4,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 1055995  inst.: 128626656 (ipc=687.1) sim_rate=398224 (inst/sec) elapsed = 0:0:05:23 / Wed Dec  9 00:13:51 2015
GPGPU-Sim PTX: 133300000 instructions simulated : ctaid=(5,6,0) tid=(7,12,0)
GPGPU-Sim PTX: 133400000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 133500000 instructions simulated : ctaid=(2,6,0) tid=(7,8,0)
GPGPU-Sim PTX: 133600000 instructions simulated : ctaid=(0,3,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 1056495  inst.: 129035968 (ipc=694.8) sim_rate=398259 (inst/sec) elapsed = 0:0:05:24 / Wed Dec  9 00:13:52 2015
GPGPU-Sim PTX: 133700000 instructions simulated : ctaid=(0,4,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8567,1047995), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8596,1047995), 3 CTAs running
GPGPU-Sim PTX: 133800000 instructions simulated : ctaid=(1,5,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8722,1047995), 3 CTAs running
GPGPU-Sim PTX: 133900000 instructions simulated : ctaid=(8,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 134000000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8997,1047995), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8998,1047995), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9004,1047995), 3 CTAs running
GPGPU-Sim PTX: 134100000 instructions simulated : ctaid=(7,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9046,1047995), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9069,1047995), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9070,1047995), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9084,1047995), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9125,1047995), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9136,1047995), 3 CTAs running
GPGPU-Sim PTX: 134200000 instructions simulated : ctaid=(1,7,0) tid=(7,2,0)
GPGPU-Sim PTX: 134300000 instructions simulated : ctaid=(8,6,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9277,1047995), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9278,1047995), 3 CTAs running
GPGPU-Sim PTX: 134400000 instructions simulated : ctaid=(1,4,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9462,1047995), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1057495  inst.: 129848224 (ipc=707.2) sim_rate=399532 (inst/sec) elapsed = 0:0:05:25 / Wed Dec  9 00:13:53 2015
GPGPU-Sim PTX: 134500000 instructions simulated : ctaid=(5,6,0) tid=(7,12,0)
GPGPU-Sim PTX: 134600000 instructions simulated : ctaid=(3,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 134700000 instructions simulated : ctaid=(0,7,0) tid=(7,6,0)
GPGPU-Sim PTX: 134800000 instructions simulated : ctaid=(7,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 134900000 instructions simulated : ctaid=(2,8,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1057995  inst.: 130247488 (ipc=711.8) sim_rate=399532 (inst/sec) elapsed = 0:0:05:26 / Wed Dec  9 00:13:54 2015
GPGPU-Sim PTX: 135000000 instructions simulated : ctaid=(0,7,0) tid=(7,2,0)
GPGPU-Sim PTX: 135100000 instructions simulated : ctaid=(0,6,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10246,1047995), 2 CTAs running
GPGPU-Sim PTX: 135200000 instructions simulated : ctaid=(8,7,0) tid=(7,8,0)
GPGPU-Sim PTX: 135300000 instructions simulated : ctaid=(5,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1058495  inst.: 130651776 (ipc=716.4) sim_rate=399546 (inst/sec) elapsed = 0:0:05:27 / Wed Dec  9 00:13:55 2015
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10586,1047995), 2 CTAs running
GPGPU-Sim PTX: 135400000 instructions simulated : ctaid=(0,7,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10592,1047995), 2 CTAs running
GPGPU-Sim PTX: 135500000 instructions simulated : ctaid=(5,8,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10793,1047995), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10799,1047995), 2 CTAs running
GPGPU-Sim PTX: 135600000 instructions simulated : ctaid=(0,6,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (10887,1047995), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10888,1047995), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10897,1047995), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10915,1047995), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (10925,1047995), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10955,1047995), 3 CTAs running
GPGPU-Sim PTX: 135700000 instructions simulated : ctaid=(6,8,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11050,1047995), 2 CTAs running
GPGPU-Sim PTX: 135800000 instructions simulated : ctaid=(0,7,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (11134,1047995), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11190,1047995), 2 CTAs running
GPGPU-Sim PTX: 135900000 instructions simulated : ctaid=(4,7,0) tid=(7,6,0)
GPGPU-Sim PTX: 136000000 instructions simulated : ctaid=(1,6,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (11422,1047995), 2 CTAs running
GPGPU-Sim PTX: 136100000 instructions simulated : ctaid=(2,6,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 1059495  inst.: 131414848 (ipc=720.4) sim_rate=400655 (inst/sec) elapsed = 0:0:05:28 / Wed Dec  9 00:13:56 2015
GPGPU-Sim PTX: 136200000 instructions simulated : ctaid=(2,8,0) tid=(7,12,0)
GPGPU-Sim PTX: 136300000 instructions simulated : ctaid=(1,6,0) tid=(7,10,0)
GPGPU-Sim PTX: 136400000 instructions simulated : ctaid=(8,5,0) tid=(7,10,0)
GPGPU-Sim PTX: 136500000 instructions simulated : ctaid=(8,6,0) tid=(7,10,0)
GPGPU-Sim PTX: 136600000 instructions simulated : ctaid=(0,8,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12343,1047995), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12349,1047995), 1 CTAs running
GPGPU-Sim PTX: 136700000 instructions simulated : ctaid=(4,8,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12413,1047995), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (12421,1047995), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1060495  inst.: 132022048 (ipc=711.4) sim_rate=401282 (inst/sec) elapsed = 0:0:05:29 / Wed Dec  9 00:13:57 2015
GPGPU-Sim uArch: Shader 4 finished CTA #4 (12502,1047995), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12535,1047995), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (12542,1047995), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (12543,1047995), 1 CTAs running
GPGPU-Sim PTX: 136800000 instructions simulated : ctaid=(4,8,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (12772,1047995), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12778,1047995), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (12788,1047995), 1 CTAs running
GPGPU-Sim PTX: 136900000 instructions simulated : ctaid=(4,8,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12864,1047995), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12984,1047995), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13060,1047995), 1 CTAs running
GPGPU-Sim PTX: 137000000 instructions simulated : ctaid=(7,7,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (13196,1047995), 2 CTAs running
GPGPU-Sim PTX: 137100000 instructions simulated : ctaid=(2,8,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13635,1047995), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 21 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=21, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      21760     0.058824        0.058824          680
        1068    intrinsic          fa8      20480     1.000000        1.000000          640


GPGPU-Sim uArch: Shader 10 finished CTA #4 (13637,1047995), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 21 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=21, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      21760     0.058824        0.058824          680
        1068    intrinsic          fa8      20480     1.000000        1.000000          640


GPGPU-Sim uArch: Shader 0 finished CTA #4 (13760,1047995), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 21 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=21, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      21760     0.058824        0.058824          680
        1068    intrinsic          fa8      20480     1.000000        1.000000          640


GPGPU-Sim uArch: cycles simulated: 1061995  inst.: 132401088 (ipc=662.2) sim_rate=401215 (inst/sec) elapsed = 0:0:05:30 / Wed Dec  9 00:13:58 2015
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14027,1047995), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 21 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=21, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      21760     0.058824        0.058824          680
        1068    intrinsic          fa8      20480     1.000000        1.000000          640


GPGPU-Sim uArch: Shader 14 finished CTA #4 (14067,1047995), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 21 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=21, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      21760     0.058824        0.058824          680
        1068    intrinsic          fa8      20480     1.000000        1.000000          640


GPGPU-Sim uArch: Shader 11 finished CTA #4 (14091,1047995), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 21 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=21, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      21760     0.058824        0.058824          680
        1068    intrinsic          fa8      20480     1.000000        1.000000          640


GPGPU-Sim uArch: Shader 7 finished CTA #5 (14122,1047995), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 21 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=21, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      26112     0.058824        0.058824          816
        1068    intrinsic          fa8      24576     1.000000        1.000000          768


GPGPU-Sim uArch: Shader 3 finished CTA #4 (14158,1047995), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 21 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=21, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      21760     0.058824        0.058824          680
        1068    intrinsic          fa8      20480     1.000000        1.000000          640


GPGPU-Sim uArch: Shader 4 finished CTA #5 (14186,1047995), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 21 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=21, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      26112     0.058824        0.058824          816
        1068    intrinsic          fa8      24576     1.000000        1.000000          768


GPGPU-Sim uArch: Shader 12 finished CTA #4 (14188,1047995), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 21 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=21, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      21760     0.058824        0.058824          680
        1068    intrinsic          fa8      20480     1.000000        1.000000          640


GPGPU-Sim uArch: Shader 5 finished CTA #5 (14261,1047995), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 21 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=21, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      26112     0.058824        0.058824          816
        1068    intrinsic          fa8      24576     1.000000        1.000000          768


GPGPU-Sim uArch: Shader 8 finished CTA #5 (14264,1047995), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 21 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=21, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      26112     0.058824        0.058824          816
        1068    intrinsic          fa8      24576     1.000000        1.000000          768


GPGPU-Sim uArch: Shader 2 finished CTA #4 (14399,1047995), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 21 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=21, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      21760     0.058824        0.058824          680
        1068    intrinsic          fa8      20480     1.000000        1.000000          640


GPGPU-Sim uArch: Shader 6 finished CTA #5 (14530,1047995), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 21 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=21, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      26112     0.058824        0.058824          816
        1068    intrinsic          fa8      24576     1.000000        1.000000          768


GPGPU-Sim uArch: Shader 9 finished CTA #4 (14645,1047995), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (16244,1047995), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 21 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=21, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      26112     0.058824        0.058824          816
        1068    intrinsic          fa8      24576     1.000000        1.000000          768


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 9.


BRANCH_STATS_PRINT: For Kernel(uid=21, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070     352512     0.058824        0.058824        11016
        1068    intrinsic          fa8     331776     1.000000        1.000000        10368


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

     9642240,            0,            0

kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 21 
gpu_sim_cycle = 16245
gpu_sim_insn = 9310464
gpu_ipc =     573.1280
gpu_tot_sim_cycle = 1064240
gpu_tot_sim_insn = 132440224
gpu_tot_ipc =     124.4458
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 60194
gpu_stall_icnt2sh    = 90281
gpu_total_sim_rate=401334

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2481982
	L1I_total_cache_misses = 11591
	L1I_total_cache_miss_rate = 0.0047
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 5577, Miss = 3403, Miss_rate = 0.610, Pending_hits = 200, Reservation_fails = 14452
	L1D_cache_core[1]: Access = 5762, Miss = 3459, Miss_rate = 0.600, Pending_hits = 241, Reservation_fails = 12992
	L1D_cache_core[2]: Access = 5577, Miss = 3303, Miss_rate = 0.592, Pending_hits = 197, Reservation_fails = 14470
	L1D_cache_core[3]: Access = 5402, Miss = 3374, Miss_rate = 0.625, Pending_hits = 210, Reservation_fails = 12759
	L1D_cache_core[4]: Access = 5291, Miss = 3116, Miss_rate = 0.589, Pending_hits = 139, Reservation_fails = 13423
	L1D_cache_core[5]: Access = 5291, Miss = 3290, Miss_rate = 0.622, Pending_hits = 191, Reservation_fails = 12291
	L1D_cache_core[6]: Access = 5133, Miss = 3322, Miss_rate = 0.647, Pending_hits = 114, Reservation_fails = 10620
	L1D_cache_core[7]: Access = 5318, Miss = 3237, Miss_rate = 0.609, Pending_hits = 200, Reservation_fails = 10128
	L1D_cache_core[8]: Access = 5264, Miss = 3340, Miss_rate = 0.634, Pending_hits = 184, Reservation_fails = 10257
	L1D_cache_core[9]: Access = 5415, Miss = 3308, Miss_rate = 0.611, Pending_hits = 231, Reservation_fails = 14322
	L1D_cache_core[10]: Access = 5513, Miss = 3400, Miss_rate = 0.617, Pending_hits = 225, Reservation_fails = 15588
	L1D_cache_core[11]: Access = 5513, Miss = 3428, Miss_rate = 0.622, Pending_hits = 239, Reservation_fails = 15205
	L1D_cache_core[12]: Access = 5641, Miss = 3481, Miss_rate = 0.617, Pending_hits = 241, Reservation_fails = 14174
	L1D_cache_core[13]: Access = 5577, Miss = 3386, Miss_rate = 0.607, Pending_hits = 193, Reservation_fails = 13318
	L1D_cache_core[14]: Access = 5577, Miss = 3438, Miss_rate = 0.616, Pending_hits = 244, Reservation_fails = 14330
	L1D_total_cache_accesses = 81851
	L1D_total_cache_misses = 50285
	L1D_total_cache_miss_rate = 0.6143
	L1D_total_cache_pending_hits = 3049
	L1D_total_cache_reservation_fails = 198329
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 25137
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 198329
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4082
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 265
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25106
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 4347
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2470391
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11591
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
76730, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 5580, 5580, 5580, 5580, 5580, 5580, 5580, 5580, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 152160064
gpgpu_n_tot_w_icount = 4755002
gpgpu_n_stall_shd_mem = 466926
gpgpu_n_mem_read_local = 265
gpgpu_n_mem_write_local = 4347
gpgpu_n_mem_read_global = 45653
gpgpu_n_mem_write_global = 19285
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 861952
gpgpu_n_store_insn = 308560
gpgpu_n_shmem_insn = 10518984
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 938112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 235445
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 231481
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:561950	W0_Idle:6930443	W0_Scoreboard:4894301	W1:7133	W2:6664	W3:6195	W4:5726	W5:5257	W6:4788	W7:4319	W8:3850	W9:3381	W10:2912	W11:2443	W12:1974	W13:1505	W14:1036	W15:567	W16:841820	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3855432
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 365224 {8:45653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1388520 {72:19285,}
traffic_breakdown_coretomem[INST_ACC_R] = 17000 {8:2125,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2120 {8:265,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 307608 {40:168,72:4179,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6208808 {136:45653,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 154280 {8:19285,}
traffic_breakdown_memtocore[INST_ACC_R] = 289000 {136:2125,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 36040 {136:265,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 34776 {8:4347,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 246 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1064239 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54232 	7438 	6620 	1275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	57902 	2589 	1249 	1027 	1405 	3086 	4317 	112 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16605 	26290 	2907 	131 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	1296 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1003 	53 	31 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       5001      3137    none      none        2924      2759     12171      7138     22367      7015     15478      4226      7325      4208      5320      4211
dram[1]:       4549      3161    none      none        2417      1769      6879      6826      8522      7277     13360      4235     13506      4235      8861      4218
dram[2]:       4154      3340    none      none        2719      2764      6782     12758      7745     22783      4235     15305      4208      6939      4205      5328
dram[3]:       3227      2847    none      none        1745      2244      6797      7414      7934      8553      4229     12831      4235     12585      4213      8461
dram[4]:       3721      3386    none      none        2894      2600     12929      7324     23069      7196     15690      4228      7239      4202      5321      4214
dram[5]:       4767      4487    none      none        2344      1605      7588      6773      8364      7790     13408      4222     13343      4223      9153      4220
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       288      1121       276       267       273
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       294      1455       288      1091       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       285      1314       280      1095       273       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       290      1311       273      1257       273       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       283      1091       273       273       276
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       271      1366       283      1085       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404780 n_nop=1404016 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.001045
n_activity=5751 dram_eff=0.2553
bk0: 26a 1404449i bk1: 20a 1404615i bk2: 0a 1404775i bk3: 0a 1404778i bk4: 20a 1404727i bk5: 20a 1404725i bk6: 64a 1404636i bk7: 64a 1404628i bk8: 64a 1404639i bk9: 64a 1404638i bk10: 64a 1404638i bk11: 64a 1404641i bk12: 64a 1404641i bk13: 64a 1404636i bk14: 64a 1404640i bk15: 64a 1404634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000216404
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404780 n_nop=1404028 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.001042
n_activity=5541 dram_eff=0.2642
bk0: 24a 1404563i bk1: 20a 1404665i bk2: 0a 1404776i bk3: 0a 1404780i bk4: 20a 1404730i bk5: 20a 1404729i bk6: 64a 1404629i bk7: 64a 1404625i bk8: 64a 1404640i bk9: 64a 1404640i bk10: 64a 1404639i bk11: 64a 1404623i bk12: 64a 1404636i bk13: 64a 1404632i bk14: 64a 1404635i bk15: 64a 1404635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0001381
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404780 n_nop=1404022 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.001048
n_activity=5675 dram_eff=0.2594
bk0: 24a 1404573i bk1: 20a 1404665i bk2: 0a 1404778i bk3: 0a 1404782i bk4: 20a 1404729i bk5: 24a 1404721i bk6: 64a 1404630i bk7: 64a 1404636i bk8: 64a 1404638i bk9: 64a 1404634i bk10: 64a 1404634i bk11: 64a 1404637i bk12: 64a 1404636i bk13: 64a 1404633i bk14: 64a 1404639i bk15: 64a 1404639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.04396e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404780 n_nop=1404026 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.001039
n_activity=5623 dram_eff=0.2596
bk0: 24a 1404524i bk1: 16a 1404669i bk2: 0a 1404776i bk3: 0a 1404778i bk4: 20a 1404729i bk5: 24a 1404722i bk6: 64a 1404632i bk7: 64a 1404638i bk8: 64a 1404639i bk9: 64a 1404636i bk10: 64a 1404640i bk11: 64a 1404638i bk12: 64a 1404637i bk13: 64a 1404631i bk14: 64a 1404638i bk15: 64a 1404639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000150913
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404780 n_nop=1404029 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.001041
n_activity=5628 dram_eff=0.2598
bk0: 24a 1404617i bk1: 16a 1404639i bk2: 0a 1404776i bk3: 0a 1404779i bk4: 20a 1404728i bk5: 24a 1404717i bk6: 64a 1404635i bk7: 64a 1404626i bk8: 64a 1404637i bk9: 64a 1404630i bk10: 64a 1404638i bk11: 64a 1404624i bk12: 64a 1404642i bk13: 64a 1404641i bk14: 64a 1404643i bk15: 64a 1404641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000150913
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1404780 n_nop=1404032 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.001036
n_activity=5501 dram_eff=0.2647
bk0: 20a 1404644i bk1: 16a 1404639i bk2: 0a 1404775i bk3: 0a 1404778i bk4: 20a 1404728i bk5: 24a 1404721i bk6: 64a 1404632i bk7: 64a 1404628i bk8: 64a 1404635i bk9: 64a 1404638i bk10: 64a 1404639i bk11: 64a 1404635i bk12: 64a 1404637i bk13: 64a 1404626i bk14: 64a 1404639i bk15: 64a 1404635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000117456

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6677, Miss = 183, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 5403, Miss = 180, Miss_rate = 0.033, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 6690, Miss = 182, Miss_rate = 0.027, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 5362, Miss = 180, Miss_rate = 0.034, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 5685, Miss = 182, Miss_rate = 0.032, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6174, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 5456, Miss = 182, Miss_rate = 0.033, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6352, Miss = 180, Miss_rate = 0.028, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6359, Miss = 182, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 5433, Miss = 180, Miss_rate = 0.033, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 6599, Miss = 180, Miss_rate = 0.027, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 5500, Miss = 180, Miss_rate = 0.033, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 71690
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0303
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19285
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4302
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2062
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=263892
icnt_total_pkts_simt_to_mem=118786
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.2037
	minimum = 6
	maximum = 864
Network latency average = 30.9157
	minimum = 6
	maximum = 637
Slowest packet = 136346
Flit latency average = 17.4186
	minimum = 6
	maximum = 637
Slowest flit = 363640
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0207106
	minimum = 0 (at node 15)
	maximum = 0.0320714 (at node 26)
Accepted packet rate average = 0.0207106
	minimum = 0 (at node 15)
	maximum = 0.0320714 (at node 26)
Injected flit rate average = 0.0562224
	minimum = 0 (at node 15)
	maximum = 0.141151 (at node 22)
Accepted flit rate average= 0.0562224
	minimum = 0 (at node 15)
	maximum = 0.0896276 (at node 6)
Injected packet length average = 2.71466
Accepted packet length average = 2.71466
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.7891 (21 samples)
	minimum = 6 (21 samples)
	maximum = 298.81 (21 samples)
Network latency average = 13.8537 (21 samples)
	minimum = 6 (21 samples)
	maximum = 203 (21 samples)
Flit latency average = 9.23215 (21 samples)
	minimum = 6 (21 samples)
	maximum = 201.857 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.0087633 (21 samples)
	minimum = 0.0040676 (21 samples)
	maximum = 0.0154872 (21 samples)
Accepted packet rate average = 0.0087633 (21 samples)
	minimum = 0.0040676 (21 samples)
	maximum = 0.0154872 (21 samples)
Injected flit rate average = 0.0236347 (21 samples)
	minimum = 0.00657243 (21 samples)
	maximum = 0.0666551 (21 samples)
Accepted flit rate average = 0.0236347 (21 samples)
	minimum = 0.00721973 (21 samples)
	maximum = 0.0364299 (21 samples)
Injected packet size average = 2.69701 (21 samples)
Accepted packet size average = 2.69701 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 30 sec (330 sec)
gpgpu_simulation_rate = 401334 (inst/sec)
gpgpu_simulation_rate = 3224 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4020ba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1064240)
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1075740  inst.: 132460850 (ipc= 1.8) sim_rate=400183 (inst/sec) elapsed = 0:0:05:31 / Wed Dec  9 00:13:59 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim PTX: 137200000 instructions simulated : ctaid=(0,0,0) tid=(11,0,0)
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1092740  inst.: 132481705 (ipc= 1.5) sim_rate=399041 (inst/sec) elapsed = 0:0:05:32 / Wed Dec  9 00:14:00 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1110240  inst.: 132492264 (ipc= 1.1) sim_rate=397874 (inst/sec) elapsed = 0:0:05:33 / Wed Dec  9 00:14:01 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 10 finished CTA #0 (57701,1064240), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 22 '_Z12lud_diagonalPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=22, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 10.


BRANCH_STATS_PRINT: For Kernel(uid=22, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       61704,       146208,        84760

kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 22 
gpu_sim_cycle = 57702
gpu_sim_insn = 59360
gpu_ipc =       1.0287
gpu_tot_sim_cycle = 1121942
gpu_tot_sim_insn = 132499584
gpu_tot_ipc =     118.0984
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 60194
gpu_stall_icnt2sh    = 90281
gpu_total_sim_rate=397896

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2486802
	L1I_total_cache_misses = 11602
	L1I_total_cache_miss_rate = 0.0047
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 5577, Miss = 3403, Miss_rate = 0.610, Pending_hits = 200, Reservation_fails = 14452
	L1D_cache_core[1]: Access = 5762, Miss = 3459, Miss_rate = 0.600, Pending_hits = 241, Reservation_fails = 12992
	L1D_cache_core[2]: Access = 5577, Miss = 3303, Miss_rate = 0.592, Pending_hits = 197, Reservation_fails = 14470
	L1D_cache_core[3]: Access = 5402, Miss = 3374, Miss_rate = 0.625, Pending_hits = 210, Reservation_fails = 12759
	L1D_cache_core[4]: Access = 5291, Miss = 3116, Miss_rate = 0.589, Pending_hits = 139, Reservation_fails = 13423
	L1D_cache_core[5]: Access = 5291, Miss = 3290, Miss_rate = 0.622, Pending_hits = 191, Reservation_fails = 12291
	L1D_cache_core[6]: Access = 5133, Miss = 3322, Miss_rate = 0.647, Pending_hits = 114, Reservation_fails = 10620
	L1D_cache_core[7]: Access = 5318, Miss = 3237, Miss_rate = 0.609, Pending_hits = 200, Reservation_fails = 10128
	L1D_cache_core[8]: Access = 5264, Miss = 3340, Miss_rate = 0.634, Pending_hits = 184, Reservation_fails = 10257
	L1D_cache_core[9]: Access = 5415, Miss = 3308, Miss_rate = 0.611, Pending_hits = 231, Reservation_fails = 14322
	L1D_cache_core[10]: Access = 5634, Miss = 3448, Miss_rate = 0.612, Pending_hits = 225, Reservation_fails = 15588
	L1D_cache_core[11]: Access = 5513, Miss = 3428, Miss_rate = 0.622, Pending_hits = 239, Reservation_fails = 15205
	L1D_cache_core[12]: Access = 5641, Miss = 3481, Miss_rate = 0.617, Pending_hits = 241, Reservation_fails = 14174
	L1D_cache_core[13]: Access = 5577, Miss = 3386, Miss_rate = 0.607, Pending_hits = 193, Reservation_fails = 13318
	L1D_cache_core[14]: Access = 5577, Miss = 3438, Miss_rate = 0.616, Pending_hits = 244, Reservation_fails = 14330
	L1D_total_cache_accesses = 81972
	L1D_total_cache_misses = 50333
	L1D_total_cache_miss_rate = 0.6140
	L1D_total_cache_pending_hits = 3049
	L1D_total_cache_reservation_fails = 198329
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 25140
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 198329
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4124
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 268
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25109
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 4392
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2475200
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11602
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
76730, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 5580, 5580, 5580, 5580, 5580, 5580, 5580, 5580, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 152452736
gpgpu_n_tot_w_icount = 4764148
gpgpu_n_stall_shd_mem = 467633
gpgpu_n_mem_read_local = 268
gpgpu_n_mem_write_local = 4392
gpgpu_n_mem_read_global = 45653
gpgpu_n_mem_write_global = 19300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 862208
gpgpu_n_store_insn = 308800
gpgpu_n_shmem_insn = 10524800
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 938880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 236152
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 231481
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:561950	W0_Idle:6995007	W0_Scoreboard:4936023	W1:8152	W2:7616	W3:7080	W4:6544	W5:6008	W6:5472	W7:4936	W8:4400	W9:3864	W10:3328	W11:2792	W12:2256	W13:1720	W14:1184	W15:648	W16:842716	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3855432
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 365224 {8:45653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1389600 {72:19300,}
traffic_breakdown_coretomem[INST_ACC_R] = 17088 {8:2136,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2144 {8:268,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 310080 {40:192,72:4200,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6208808 {136:45653,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 154400 {8:19300,}
traffic_breakdown_memtocore[INST_ACC_R] = 290496 {136:2136,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 36448 {136:268,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 35136 {8:4392,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 246 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1121941 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54295 	7438 	6620 	1275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	57976 	2589 	1249 	1027 	1405 	3086 	4317 	112 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16607 	26291 	2907 	131 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	1356 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1025 	53 	31 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       5112      3149    none      none        2924      2759     12171      7138     22367      7015     15478      4226      7325      4208      5320      4211
dram[1]:       4549      3161    none      none        2417      1769      6879      6826      8522      7277     13382      4235     13506      4235      8861      4218
dram[2]:       4154      3352    none      none        2719      2764      6782     12758      7745     22783      4235     15305      4208      6939      4205      5328
dram[3]:       3359      2847    none      none        1745      2244      6797      7414      7934      8553      4229     12853      4235     12585      4213      8461
dram[4]:       3721      3386    none      none        2894      2600     12929      7324     23069      7196     15690      4228      7239      4202      5321      4214
dram[5]:       4918      4499    none      none        2344      1605      7588      6773      8364      7790     13430      4222     13343      4223      9153      4220
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       288      1121       276       267       273
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       294      1455       288      1091       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       285      1314       280      1095       273       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       290      1311       273      1257       273       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       283      1091       273       273       276
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       271      1366       283      1085       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1480946 n_nop=1480182 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0009913
n_activity=5751 dram_eff=0.2553
bk0: 26a 1480615i bk1: 20a 1480781i bk2: 0a 1480941i bk3: 0a 1480944i bk4: 20a 1480893i bk5: 20a 1480891i bk6: 64a 1480802i bk7: 64a 1480794i bk8: 64a 1480805i bk9: 64a 1480804i bk10: 64a 1480804i bk11: 64a 1480807i bk12: 64a 1480807i bk13: 64a 1480802i bk14: 64a 1480806i bk15: 64a 1480800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000205274
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1480946 n_nop=1480194 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0009886
n_activity=5541 dram_eff=0.2642
bk0: 24a 1480729i bk1: 20a 1480831i bk2: 0a 1480942i bk3: 0a 1480946i bk4: 20a 1480896i bk5: 20a 1480895i bk6: 64a 1480795i bk7: 64a 1480791i bk8: 64a 1480806i bk9: 64a 1480806i bk10: 64a 1480805i bk11: 64a 1480789i bk12: 64a 1480802i bk13: 64a 1480798i bk14: 64a 1480801i bk15: 64a 1480801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000130997
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1480946 n_nop=1480188 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.000994
n_activity=5675 dram_eff=0.2594
bk0: 24a 1480739i bk1: 20a 1480831i bk2: 0a 1480944i bk3: 0a 1480948i bk4: 20a 1480895i bk5: 24a 1480887i bk6: 64a 1480796i bk7: 64a 1480802i bk8: 64a 1480804i bk9: 64a 1480800i bk10: 64a 1480800i bk11: 64a 1480803i bk12: 64a 1480802i bk13: 64a 1480799i bk14: 64a 1480805i bk15: 64a 1480805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.63026e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1480946 n_nop=1480192 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0009859
n_activity=5623 dram_eff=0.2596
bk0: 24a 1480690i bk1: 16a 1480835i bk2: 0a 1480942i bk3: 0a 1480944i bk4: 20a 1480895i bk5: 24a 1480888i bk6: 64a 1480798i bk7: 64a 1480804i bk8: 64a 1480805i bk9: 64a 1480802i bk10: 64a 1480806i bk11: 64a 1480804i bk12: 64a 1480803i bk13: 64a 1480797i bk14: 64a 1480804i bk15: 64a 1480805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000143152
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1480946 n_nop=1480195 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0009872
n_activity=5628 dram_eff=0.2598
bk0: 24a 1480783i bk1: 16a 1480805i bk2: 0a 1480942i bk3: 0a 1480945i bk4: 20a 1480894i bk5: 24a 1480883i bk6: 64a 1480801i bk7: 64a 1480792i bk8: 64a 1480803i bk9: 64a 1480796i bk10: 64a 1480804i bk11: 64a 1480790i bk12: 64a 1480808i bk13: 64a 1480807i bk14: 64a 1480809i bk15: 64a 1480807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000143152
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1480946 n_nop=1480198 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0009832
n_activity=5501 dram_eff=0.2647
bk0: 20a 1480810i bk1: 16a 1480805i bk2: 0a 1480941i bk3: 0a 1480944i bk4: 20a 1480894i bk5: 24a 1480887i bk6: 64a 1480798i bk7: 64a 1480794i bk8: 64a 1480801i bk9: 64a 1480804i bk10: 64a 1480805i bk11: 64a 1480801i bk12: 64a 1480803i bk13: 64a 1480792i bk14: 64a 1480805i bk15: 64a 1480801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000111415

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6694, Miss = 183, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 5404, Miss = 180, Miss_rate = 0.033, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 6697, Miss = 182, Miss_rate = 0.027, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 5362, Miss = 180, Miss_rate = 0.034, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 5687, Miss = 182, Miss_rate = 0.032, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6175, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 5473, Miss = 182, Miss_rate = 0.033, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6357, Miss = 180, Miss_rate = 0.028, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6361, Miss = 182, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 5433, Miss = 180, Miss_rate = 0.033, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 6620, Miss = 180, Miss_rate = 0.027, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 5501, Miss = 180, Miss_rate = 0.033, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 71764
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0303
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 223
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19300
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4347
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2073
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=264022
icnt_total_pkts_simt_to_mem=118956
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.07432
	minimum = 6
	maximum = 14
Network latency average = 7.06757
	minimum = 6
	maximum = 14
Slowest packet = 143397
Flit latency average = 6.07333
	minimum = 6
	maximum = 10
Slowest flit = 382723
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 9.49964e-05
	minimum = 0 (at node 0)
	maximum = 0.00128245 (at node 10)
Accepted packet rate average = 9.49964e-05
	minimum = 0 (at node 0)
	maximum = 0.00128245 (at node 10)
Injected flit rate average = 0.00019256
	minimum = 0 (at node 0)
	maximum = 0.00294617 (at node 10)
Accepted flit rate average= 0.00019256
	minimum = 0 (at node 0)
	maximum = 0.00225295 (at node 10)
Injected packet length average = 2.02703
Accepted packet length average = 2.02703
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.2566 (22 samples)
	minimum = 6 (22 samples)
	maximum = 285.864 (22 samples)
Network latency average = 13.5452 (22 samples)
	minimum = 6 (22 samples)
	maximum = 194.409 (22 samples)
Flit latency average = 9.08857 (22 samples)
	minimum = 6 (22 samples)
	maximum = 193.136 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.00836929 (22 samples)
	minimum = 0.00388271 (22 samples)
	maximum = 0.0148415 (22 samples)
Accepted packet rate average = 0.00836929 (22 samples)
	minimum = 0.00388271 (22 samples)
	maximum = 0.0148415 (22 samples)
Injected flit rate average = 0.0225692 (22 samples)
	minimum = 0.00627369 (22 samples)
	maximum = 0.0637592 (22 samples)
Accepted flit rate average = 0.0225692 (22 samples)
	minimum = 0.00689156 (22 samples)
	maximum = 0.0348764 (22 samples)
Injected packet size average = 2.69666 (22 samples)
Accepted packet size average = 2.69666 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 33 sec (333 sec)
gpgpu_simulation_rate = 397896 (inst/sec)
gpgpu_simulation_rate = 3369 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402175 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (8,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1121942)
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1121942)
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1121942)
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1121942)
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1121942)
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1121942)
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1121942)
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1121942)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 1123942  inst.: 132518608 (ipc= 9.5) sim_rate=396762 (inst/sec) elapsed = 0:0:05:34 / Wed Dec  9 00:14:02 2015
GPGPU-Sim PTX: 137300000 instructions simulated : ctaid=(6,0,0) tid=(31,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 1131942  inst.: 132614240 (ipc=11.5) sim_rate=395863 (inst/sec) elapsed = 0:0:05:35 / Wed Dec  9 00:14:03 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 137400000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1139442  inst.: 132744224 (ipc=14.0) sim_rate=395072 (inst/sec) elapsed = 0:0:05:36 / Wed Dec  9 00:14:04 2015
GPGPU-Sim PTX: 137500000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 137600000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1146442  inst.: 132888576 (ipc=15.9) sim_rate=394328 (inst/sec) elapsed = 0:0:05:37 / Wed Dec  9 00:14:05 2015
GPGPU-Sim PTX: 137700000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1153442  inst.: 133033184 (ipc=16.9) sim_rate=393589 (inst/sec) elapsed = 0:0:05:38 / Wed Dec  9 00:14:06 2015
GPGPU-Sim PTX: 137800000 instructions simulated : ctaid=(4,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 137900000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1160442  inst.: 133174736 (ipc=17.5) sim_rate=392845 (inst/sec) elapsed = 0:0:05:39 / Wed Dec  9 00:14:07 2015
GPGPU-Sim PTX: 138000000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1167442  inst.: 133323472 (ipc=18.1) sim_rate=392127 (inst/sec) elapsed = 0:0:05:40 / Wed Dec  9 00:14:08 2015
GPGPU-Sim PTX: 138100000 instructions simulated : ctaid=(3,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 138200000 instructions simulated : ctaid=(4,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1174942  inst.: 133485856 (ipc=18.6) sim_rate=391454 (inst/sec) elapsed = 0:0:05:41 / Wed Dec  9 00:14:09 2015
GPGPU-Sim PTX: 138300000 instructions simulated : ctaid=(2,0,0) tid=(15,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 138400000 instructions simulated : ctaid=(7,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1181942  inst.: 133636384 (ipc=18.9) sim_rate=390749 (inst/sec) elapsed = 0:0:05:42 / Wed Dec  9 00:14:10 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: Shader 12 finished CTA #0 (63453,1121942), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=23, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (64562,1121942), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=23, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim PTX: 138500000 instructions simulated : ctaid=(4,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (64628,1121942), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 23 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=23, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 1 finished CTA #0 (64637,1121942), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=23, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 3 finished CTA #0 (64652,1121942), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 23 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=23, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (66303,1121942), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=23, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 0 finished CTA #0 (66315,1121942), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=23, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 2 finished CTA #0 (66328,1121942), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 23 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=23, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 2.


BRANCH_STATS_PRINT: For Kernel(uid=23, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720        256     0.500000        0.500000            8
         758    extrinsic          7e0       1152     0.111111        0.055556           72
         7d8    extrinsic          748       1024     1.000000        0.500000           64
         818    extrinsic          8a0       2176     0.058824        0.029412          136
         898    extrinsic          808       2048     1.000000        0.500000          128
         5d0    extrinsic          658       1152     0.111111        0.055556           72
         650    extrinsic          5c0       1024     1.000000        0.500000           64
         678    extrinsic          718       2176     0.058824        0.029412          136
         710    extrinsic          668       2048     1.000000        0.500000          128
         718    extrinsic          8a0        128     1.000000        0.500000            8
         8c0    extrinsic          a08        256     0.500000        0.500000            8
         a30    intrinsic          c40       2176     0.058824        0.029412          136
         a50    intrinsic          b38      17408     0.117647        0.058824         1088
         c38    intrinsic          a20       2048     1.000000        0.500000          128
         b30    intrinsic          a40      15360     1.000000        0.500000          960
         8e8    intrinsic          a00       2048     0.062500        0.031250          128
         908    intrinsic          9f0      17280     0.111111        0.055556         1080
         9e8    intrinsic          8f8      15360     1.000000        0.500000          960
         9f8    intrinsic          8d8       1920     1.000000        0.500000          120
         a00    extrinsic          c40        128     1.000000        0.500000            8
         c60    extrinsic          d40        256     0.500000        0.500000            8
         d88    extrinsic          e10       2176     0.058824        0.029412          136
         e08    extrinsic          d78       2048     1.000000        0.500000          128
         c98    extrinsic          d38       2048     0.062500        0.031250          128
         d30    extrinsic          c88       1920     1.000000        0.500000          120
         d38    extrinsic          e10        128     1.000000        0.500000            8


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

     1277824,      1273216,            0

kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 23 
gpu_sim_cycle = 66329
gpu_sim_insn = 1232640
gpu_ipc =      18.5837
gpu_tot_sim_cycle = 1188271
gpu_tot_sim_insn = 133732224
gpu_tot_ipc =     112.5435
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 60194
gpu_stall_icnt2sh    = 90288
gpu_total_sim_rate=391029

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2528794
	L1I_total_cache_misses = 11754
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 5752, Miss = 3501, Miss_rate = 0.609, Pending_hits = 200, Reservation_fails = 14452
	L1D_cache_core[1]: Access = 5937, Miss = 3542, Miss_rate = 0.597, Pending_hits = 241, Reservation_fails = 12992
	L1D_cache_core[2]: Access = 5752, Miss = 3402, Miss_rate = 0.591, Pending_hits = 197, Reservation_fails = 14470
	L1D_cache_core[3]: Access = 5577, Miss = 3457, Miss_rate = 0.620, Pending_hits = 210, Reservation_fails = 12759
	L1D_cache_core[4]: Access = 5291, Miss = 3116, Miss_rate = 0.589, Pending_hits = 139, Reservation_fails = 13423
	L1D_cache_core[5]: Access = 5291, Miss = 3290, Miss_rate = 0.622, Pending_hits = 191, Reservation_fails = 12291
	L1D_cache_core[6]: Access = 5133, Miss = 3322, Miss_rate = 0.647, Pending_hits = 114, Reservation_fails = 10620
	L1D_cache_core[7]: Access = 5318, Miss = 3237, Miss_rate = 0.609, Pending_hits = 200, Reservation_fails = 10128
	L1D_cache_core[8]: Access = 5264, Miss = 3340, Miss_rate = 0.634, Pending_hits = 184, Reservation_fails = 10257
	L1D_cache_core[9]: Access = 5415, Miss = 3308, Miss_rate = 0.611, Pending_hits = 231, Reservation_fails = 14322
	L1D_cache_core[10]: Access = 5634, Miss = 3448, Miss_rate = 0.612, Pending_hits = 225, Reservation_fails = 15588
	L1D_cache_core[11]: Access = 5688, Miss = 3509, Miss_rate = 0.617, Pending_hits = 239, Reservation_fails = 15205
	L1D_cache_core[12]: Access = 5816, Miss = 3551, Miss_rate = 0.611, Pending_hits = 241, Reservation_fails = 14174
	L1D_cache_core[13]: Access = 5752, Miss = 3485, Miss_rate = 0.606, Pending_hits = 193, Reservation_fails = 13318
	L1D_cache_core[14]: Access = 5752, Miss = 3521, Miss_rate = 0.612, Pending_hits = 244, Reservation_fails = 14330
	L1D_total_cache_accesses = 83372
	L1D_total_cache_misses = 51029
	L1D_total_cache_miss_rate = 0.6121
	L1D_total_cache_pending_hits = 3049
	L1D_total_cache_reservation_fails = 198329
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 25164
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 198329
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4488
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25133
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 4776
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2517040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11754
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
86695, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 5580, 5580, 5580, 5580, 5580, 5580, 5580, 5580, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 155003776
gpgpu_n_tot_w_icount = 4843868
gpgpu_n_stall_shd_mem = 489585
gpgpu_n_mem_read_local = 288
gpgpu_n_mem_write_local = 4776
gpgpu_n_mem_read_global = 45945
gpgpu_n_mem_write_global = 19548
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 868352
gpgpu_n_store_insn = 312768
gpgpu_n_shmem_insn = 10663936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 951936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 258104
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 231481
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:561950	W0_Idle:7584021	W0_Scoreboard:5309075	W1:8152	W2:7616	W3:7080	W4:6544	W5:6008	W6:5472	W7:4936	W8:4400	W9:3864	W10:3328	W11:2792	W12:2256	W13:1720	W14:1184	W15:648	W16:922292	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3855576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 367560 {8:45945,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1407456 {72:19548,}
traffic_breakdown_coretomem[INST_ACC_R] = 18304 {8:2288,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2304 {8:288,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 337728 {40:192,72:4584,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6248520 {136:45945,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 156384 {8:19548,}
traffic_breakdown_memtocore[INST_ACC_R] = 311168 {136:2288,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 39168 {136:288,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 38208 {8:4776,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 244 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1188270 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	55239 	7438 	6620 	1275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	59068 	2593 	1249 	1027 	1405 	3086 	4317 	112 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16906 	26304 	2907 	131 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	1988 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1094 	53 	31 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       5483      3549    none      none        2924      2759     12171      7138     22367      7015     15478      4404      7325      4208      5320      4211
dram[1]:       5066      3561    none      none        2417      1769      6879      6826      8522      7277     13614      4413     13626      4235      8953      4218
dram[2]:       4421      3765    none      none        2719      2764      6782     12758      7745     22783      4431     15305      4208      6939      4205      5328
dram[3]:       3377      3102    none      none        1745      2244      6797      7414      7934      8553      4425     13066      4235     12705      4213      8554
dram[4]:       4022      3605    none      none        2894      2600     12929      7324     23069      7196     15690      4406      7239      4202      5321      4214
dram[5]:       5401      4875    none      none        2344      1605      7588      6773      8364      7790     13644      4400     13458      4223      9251      4220
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       288      1121       276       267       273
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       294      1455       288      1091       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       285      1314       280      1095       273       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       290      1311       273      1257       273       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       283      1091       273       273       276
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       271      1366       283      1085       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1568499 n_nop=1567735 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0009359
n_activity=5751 dram_eff=0.2553
bk0: 26a 1568168i bk1: 20a 1568334i bk2: 0a 1568494i bk3: 0a 1568497i bk4: 20a 1568446i bk5: 20a 1568444i bk6: 64a 1568355i bk7: 64a 1568347i bk8: 64a 1568358i bk9: 64a 1568357i bk10: 64a 1568357i bk11: 64a 1568360i bk12: 64a 1568360i bk13: 64a 1568355i bk14: 64a 1568359i bk15: 64a 1568353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000193816
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1568499 n_nop=1567747 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0009334
n_activity=5541 dram_eff=0.2642
bk0: 24a 1568282i bk1: 20a 1568384i bk2: 0a 1568495i bk3: 0a 1568499i bk4: 20a 1568449i bk5: 20a 1568448i bk6: 64a 1568348i bk7: 64a 1568344i bk8: 64a 1568359i bk9: 64a 1568359i bk10: 64a 1568358i bk11: 64a 1568342i bk12: 64a 1568355i bk13: 64a 1568351i bk14: 64a 1568354i bk15: 64a 1568354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000123685
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1568499 n_nop=1567741 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0009385
n_activity=5675 dram_eff=0.2594
bk0: 24a 1568292i bk1: 20a 1568384i bk2: 0a 1568497i bk3: 0a 1568501i bk4: 20a 1568448i bk5: 24a 1568440i bk6: 64a 1568349i bk7: 64a 1568355i bk8: 64a 1568357i bk9: 64a 1568353i bk10: 64a 1568353i bk11: 64a 1568356i bk12: 64a 1568355i bk13: 64a 1568352i bk14: 64a 1568358i bk15: 64a 1568358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.20434e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1568499 n_nop=1567745 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0009308
n_activity=5623 dram_eff=0.2596
bk0: 24a 1568243i bk1: 16a 1568388i bk2: 0a 1568495i bk3: 0a 1568497i bk4: 20a 1568448i bk5: 24a 1568441i bk6: 64a 1568351i bk7: 64a 1568357i bk8: 64a 1568358i bk9: 64a 1568355i bk10: 64a 1568359i bk11: 64a 1568357i bk12: 64a 1568356i bk13: 64a 1568350i bk14: 64a 1568357i bk15: 64a 1568358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000135161
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1568499 n_nop=1567748 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0009321
n_activity=5628 dram_eff=0.2598
bk0: 24a 1568336i bk1: 16a 1568358i bk2: 0a 1568495i bk3: 0a 1568498i bk4: 20a 1568447i bk5: 24a 1568436i bk6: 64a 1568354i bk7: 64a 1568345i bk8: 64a 1568356i bk9: 64a 1568349i bk10: 64a 1568357i bk11: 64a 1568343i bk12: 64a 1568361i bk13: 64a 1568360i bk14: 64a 1568362i bk15: 64a 1568360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000135161
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1568499 n_nop=1567751 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0009283
n_activity=5501 dram_eff=0.2647
bk0: 20a 1568363i bk1: 16a 1568358i bk2: 0a 1568494i bk3: 0a 1568497i bk4: 20a 1568447i bk5: 24a 1568440i bk6: 64a 1568351i bk7: 64a 1568347i bk8: 64a 1568354i bk9: 64a 1568357i bk10: 64a 1568358i bk11: 64a 1568354i bk12: 64a 1568356i bk13: 64a 1568345i bk14: 64a 1568358i bk15: 64a 1568354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000105196

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6768, Miss = 183, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 5494, Miss = 180, Miss_rate = 0.033, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 6879, Miss = 182, Miss_rate = 0.026, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 5452, Miss = 180, Miss_rate = 0.033, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 5773, Miss = 182, Miss_rate = 0.032, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6218, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 5519, Miss = 182, Miss_rate = 0.033, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6487, Miss = 180, Miss_rate = 0.028, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6395, Miss = 182, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 5506, Miss = 180, Miss_rate = 0.033, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 6780, Miss = 180, Miss_rate = 0.027, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 5589, Miss = 180, Miss_rate = 0.032, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 72860
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0298
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 243
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19548
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4731
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2225
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=266974
icnt_total_pkts_simt_to_mem=121316
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.54015
	minimum = 6
	maximum = 20
Network latency average = 7.52053
	minimum = 6
	maximum = 20
Slowest packet = 143531
Flit latency average = 6.11276
	minimum = 6
	maximum = 20
Slowest flit = 382981
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00122398
	minimum = 0 (at node 4)
	maximum = 0.0027439 (at node 17)
Accepted packet rate average = 0.00122398
	minimum = 0 (at node 4)
	maximum = 0.0027439 (at node 17)
Injected flit rate average = 0.00296613
	minimum = 0 (at node 4)
	maximum = 0.00732711 (at node 17)
Accepted flit rate average= 0.00296613
	minimum = 0 (at node 4)
	maximum = 0.00646776 (at node 2)
Injected packet length average = 2.42336
Accepted packet length average = 2.42336
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.7907 (23 samples)
	minimum = 6 (23 samples)
	maximum = 274.304 (23 samples)
Network latency average = 13.2833 (23 samples)
	minimum = 6 (23 samples)
	maximum = 186.826 (23 samples)
Flit latency average = 8.95919 (23 samples)
	minimum = 6 (23 samples)
	maximum = 185.609 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.00805862 (23 samples)
	minimum = 0.00371389 (23 samples)
	maximum = 0.0143155 (23 samples)
Accepted packet rate average = 0.00805862 (23 samples)
	minimum = 0.00371389 (23 samples)
	maximum = 0.0143155 (23 samples)
Injected flit rate average = 0.0217169 (23 samples)
	minimum = 0.00600092 (23 samples)
	maximum = 0.0613057 (23 samples)
Accepted flit rate average = 0.0217169 (23 samples)
	minimum = 0.00659193 (23 samples)
	maximum = 0.0336413 (23 samples)
Injected packet size average = 2.69486 (23 samples)
Accepted packet size average = 2.69486 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 42 sec (342 sec)
gpgpu_simulation_rate = 391029 (inst/sec)
gpgpu_simulation_rate = 3474 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402230 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1188271)
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1188271)
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1188271)
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1188271)
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1188271)
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1188271)
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1188271)
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1188271)
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1188271)
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1188271)
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1188271)
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1188271)
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1188271)
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1188271)
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1188271)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1188271)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1188271)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1188271)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1188271)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1188271)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1188271)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1188271)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1188271)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1188271)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1188271)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1188271)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1188271)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1188271)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1188271)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1188271)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1188271)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1188271)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1188271)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1188271)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1188271)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1188271)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1188271)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1188271)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1188271)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1188271)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1188271)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1188271)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1188271)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1188271)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1188271)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,1188271)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,1188271)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,1188271)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,1188271)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,1188271)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,1188271)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,1188271)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,1188271)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,1188271)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,1188271)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,1188271)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,1188271)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,1188271)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,1188271)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,1188271)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,1188271)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,1188271)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,1188271)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,1188271)
GPGPU-Sim PTX: 138600000 instructions simulated : ctaid=(3,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 138700000 instructions simulated : ctaid=(3,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 138800000 instructions simulated : ctaid=(3,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 138900000 instructions simulated : ctaid=(2,2,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 1188771  inst.: 134107552 (ipc=750.7) sim_rate=390984 (inst/sec) elapsed = 0:0:05:43 / Wed Dec  9 00:14:11 2015
GPGPU-Sim PTX: 139000000 instructions simulated : ctaid=(6,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 139100000 instructions simulated : ctaid=(5,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 139200000 instructions simulated : ctaid=(4,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 139300000 instructions simulated : ctaid=(5,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 139400000 instructions simulated : ctaid=(3,0,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 1189771  inst.: 134616704 (ipc=589.7) sim_rate=391327 (inst/sec) elapsed = 0:0:05:44 / Wed Dec  9 00:14:12 2015
GPGPU-Sim PTX: 139500000 instructions simulated : ctaid=(7,1,0) tid=(15,9,0)
GPGPU-Sim PTX: 139600000 instructions simulated : ctaid=(6,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 139700000 instructions simulated : ctaid=(2,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 139800000 instructions simulated : ctaid=(2,3,0) tid=(15,13,0)
GPGPU-Sim PTX: 139900000 instructions simulated : ctaid=(0,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 140000000 instructions simulated : ctaid=(6,0,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 1190771  inst.: 135247712 (ipc=606.2) sim_rate=392022 (inst/sec) elapsed = 0:0:05:45 / Wed Dec  9 00:14:13 2015
GPGPU-Sim PTX: 140100000 instructions simulated : ctaid=(2,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 140200000 instructions simulated : ctaid=(5,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 140300000 instructions simulated : ctaid=(7,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 140400000 instructions simulated : ctaid=(2,0,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 1191271  inst.: 135657088 (ipc=641.6) sim_rate=392072 (inst/sec) elapsed = 0:0:05:46 / Wed Dec  9 00:14:14 2015
GPGPU-Sim PTX: 140500000 instructions simulated : ctaid=(4,3,0) tid=(15,11,0)
GPGPU-Sim PTX: 140600000 instructions simulated : ctaid=(1,0,0) tid=(15,9,0)
GPGPU-Sim PTX: 140700000 instructions simulated : ctaid=(2,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 140800000 instructions simulated : ctaid=(3,0,0) tid=(15,15,0)
GPGPU-Sim PTX: 140900000 instructions simulated : ctaid=(5,1,0) tid=(15,9,0)
GPGPU-Sim PTX: 141000000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 141100000 instructions simulated : ctaid=(4,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 141200000 instructions simulated : ctaid=(1,1,0) tid=(15,9,0)
GPGPU-Sim PTX: 141300000 instructions simulated : ctaid=(0,0,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 1192271  inst.: 136477888 (ipc=686.4) sim_rate=393308 (inst/sec) elapsed = 0:0:05:47 / Wed Dec  9 00:14:15 2015
GPGPU-Sim PTX: 141400000 instructions simulated : ctaid=(2,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 141500000 instructions simulated : ctaid=(7,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 141600000 instructions simulated : ctaid=(4,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 141700000 instructions simulated : ctaid=(1,3,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 1192771  inst.: 136889472 (ipc=701.6) sim_rate=393360 (inst/sec) elapsed = 0:0:05:48 / Wed Dec  9 00:14:16 2015
GPGPU-Sim PTX: 141800000 instructions simulated : ctaid=(5,1,0) tid=(15,15,0)
GPGPU-Sim PTX: 141900000 instructions simulated : ctaid=(2,1,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4676,1188271), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4704,1188271), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4734,1188271), 4 CTAs running
GPGPU-Sim PTX: 142000000 instructions simulated : ctaid=(6,0,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4807,1188271), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4823,1188271), 4 CTAs running
GPGPU-Sim PTX: 142100000 instructions simulated : ctaid=(3,1,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4883,1188271), 4 CTAs running
GPGPU-Sim PTX: 142200000 instructions simulated : ctaid=(4,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 142300000 instructions simulated : ctaid=(5,2,0) tid=(15,11,0)
GPGPU-Sim PTX: 142400000 instructions simulated : ctaid=(2,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 142500000 instructions simulated : ctaid=(6,3,0) tid=(15,9,0)
GPGPU-Sim PTX: 142600000 instructions simulated : ctaid=(5,3,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 1193771  inst.: 137704896 (ipc=722.3) sim_rate=394569 (inst/sec) elapsed = 0:0:05:49 / Wed Dec  9 00:14:17 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5507,1188271), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5531,1188271), 3 CTAs running
GPGPU-Sim PTX: 142700000 instructions simulated : ctaid=(6,3,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5585,1188271), 3 CTAs running
GPGPU-Sim PTX: 142800000 instructions simulated : ctaid=(0,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 142900000 instructions simulated : ctaid=(5,4,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5853,1188271), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5912,1188271), 3 CTAs running
GPGPU-Sim PTX: 143000000 instructions simulated : ctaid=(6,5,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5962,1188271), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5984,1188271), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5992,1188271), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1194271  inst.: 138117664 (ipc=730.9) sim_rate=394621 (inst/sec) elapsed = 0:0:05:50 / Wed Dec  9 00:14:18 2015
GPGPU-Sim PTX: 143100000 instructions simulated : ctaid=(7,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 143200000 instructions simulated : ctaid=(2,4,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6276,1188271), 3 CTAs running
GPGPU-Sim PTX: 143300000 instructions simulated : ctaid=(1,5,0) tid=(15,11,0)
GPGPU-Sim PTX: 143400000 instructions simulated : ctaid=(2,7,0) tid=(15,1,0)
GPGPU-Sim PTX: 143500000 instructions simulated : ctaid=(1,5,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6528,1188271), 3 CTAs running
GPGPU-Sim PTX: 143600000 instructions simulated : ctaid=(7,3,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6645,1188271), 2 CTAs running
GPGPU-Sim PTX: 143700000 instructions simulated : ctaid=(0,4,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6761,1188271), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6801,1188271), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6844,1188271), 2 CTAs running
GPGPU-Sim PTX: 143800000 instructions simulated : ctaid=(2,5,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6978,1188271), 3 CTAs running
GPGPU-Sim PTX: 143900000 instructions simulated : ctaid=(3,7,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 1195271  inst.: 138936192 (ipc=743.4) sim_rate=395829 (inst/sec) elapsed = 0:0:05:51 / Wed Dec  9 00:14:19 2015
GPGPU-Sim PTX: 144000000 instructions simulated : ctaid=(4,5,0) tid=(15,13,0)
GPGPU-Sim PTX: 144100000 instructions simulated : ctaid=(6,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 144200000 instructions simulated : ctaid=(4,6,0) tid=(15,1,0)
GPGPU-Sim PTX: 144300000 instructions simulated : ctaid=(3,4,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 1195771  inst.: 139341056 (ipc=747.8) sim_rate=395855 (inst/sec) elapsed = 0:0:05:52 / Wed Dec  9 00:14:20 2015
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7536,1188271), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7552,1188271), 2 CTAs running
GPGPU-Sim PTX: 144400000 instructions simulated : ctaid=(6,6,0) tid=(15,1,0)
GPGPU-Sim PTX: 144500000 instructions simulated : ctaid=(4,5,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7797,1188271), 2 CTAs running
GPGPU-Sim PTX: 144600000 instructions simulated : ctaid=(0,6,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7873,1188271), 2 CTAs running
GPGPU-Sim PTX: 144700000 instructions simulated : ctaid=(6,5,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7963,1188271), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8007,1188271), 2 CTAs running
GPGPU-Sim PTX: 144800000 instructions simulated : ctaid=(3,7,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8098,1188271), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8204,1188271), 2 CTAs running
GPGPU-Sim PTX: 144900000 instructions simulated : ctaid=(2,6,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8271,1188271), 2 CTAs running
GPGPU-Sim PTX: 145000000 instructions simulated : ctaid=(6,3,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8341,1188271), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8362,1188271), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8378,1188271), 1 CTAs running
GPGPU-Sim PTX: 145100000 instructions simulated : ctaid=(4,6,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8476,1188271), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8489,1188271), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1196771  inst.: 140107904 (ipc=750.1) sim_rate=396906 (inst/sec) elapsed = 0:0:05:53 / Wed Dec  9 00:14:21 2015
GPGPU-Sim PTX: 145200000 instructions simulated : ctaid=(6,4,0) tid=(15,13,0)
GPGPU-Sim PTX: 145300000 instructions simulated : ctaid=(1,6,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8774,1188271), 2 CTAs running
GPGPU-Sim PTX: 145400000 instructions simulated : ctaid=(7,6,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 1197271  inst.: 140438400 (ipc=745.1) sim_rate=396718 (inst/sec) elapsed = 0:0:05:54 / Wed Dec  9 00:14:22 2015
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9054,1188271), 1 CTAs running
GPGPU-Sim PTX: 145500000 instructions simulated : ctaid=(6,7,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9212,1188271), 1 CTAs running
GPGPU-Sim PTX: 145600000 instructions simulated : ctaid=(6,6,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9357,1188271), 1 CTAs running
GPGPU-Sim PTX: 145700000 instructions simulated : ctaid=(7,6,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9570,1188271), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9571,1188271), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9648,1188271), 1 CTAs running
GPGPU-Sim PTX: 145800000 instructions simulated : ctaid=(6,7,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9777,1188271), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9785,1188271), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9826,1188271), 1 CTAs running
GPGPU-Sim PTX: 145900000 instructions simulated : ctaid=(6,6,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (10057,1188271), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=24, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      17408     0.058824        0.058824          544
        1068    intrinsic          fa8      16384     1.000000        1.000000          512


GPGPU-Sim uArch: Shader 8 finished CTA #3 (10096,1188271), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=24, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      17408     0.058824        0.058824          544
        1068    intrinsic          fa8      16384     1.000000        1.000000          512


GPGPU-Sim uArch: Shader 5 finished CTA #3 (10303,1188271), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (10341,1188271), 1 CTAs running
GPGPU-Sim PTX: 146000000 instructions simulated : ctaid=(4,7,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 1198771  inst.: 140983360 (ipc=690.6) sim_rate=397136 (inst/sec) elapsed = 0:0:05:55 / Wed Dec  9 00:14:23 2015
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10505,1188271), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10534,1188271), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (10680,1188271), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 24 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=24, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      17408     0.058824        0.058824          544
        1068    intrinsic          fa8      16384     1.000000        1.000000          512


GPGPU-Sim uArch: Shader 11 finished CTA #3 (10745,1188271), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=24, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      17408     0.058824        0.058824          544
        1068    intrinsic          fa8      16384     1.000000        1.000000          512


GPGPU-Sim uArch: Shader 10 finished CTA #3 (10836,1188271), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=24, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      17408     0.058824        0.058824          544
        1068    intrinsic          fa8      16384     1.000000        1.000000          512


GPGPU-Sim PTX: 146100000 instructions simulated : ctaid=(6,7,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (11028,1188271), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=24, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      17408     0.058824        0.058824          544
        1068    intrinsic          fa8      16384     1.000000        1.000000          512


GPGPU-Sim uArch: Shader 3 finished CTA #3 (11181,1188271), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=24, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      17408     0.058824        0.058824          544
        1068    intrinsic          fa8      16384     1.000000        1.000000          512


GPGPU-Sim uArch: Shader 14 finished CTA #3 (11199,1188271), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 24 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=24, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      17408     0.058824        0.058824          544
        1068    intrinsic          fa8      16384     1.000000        1.000000          512


GPGPU-Sim uArch: Shader 2 finished CTA #3 (11216,1188271), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=24, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      17408     0.058824        0.058824          544
        1068    intrinsic          fa8      16384     1.000000        1.000000          512


GPGPU-Sim uArch: Shader 12 finished CTA #3 (11286,1188271), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=24, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      17408     0.058824        0.058824          544
        1068    intrinsic          fa8      16384     1.000000        1.000000          512


GPGPU-Sim uArch: Shader 1 finished CTA #3 (11335,1188271), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 24 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=24, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      17408     0.058824        0.058824          544
        1068    intrinsic          fa8      16384     1.000000        1.000000          512


GPGPU-Sim uArch: Shader 5 finished CTA #4 (11808,1188271), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=24, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      21760     0.058824        0.058824          680
        1068    intrinsic          fa8      20480     1.000000        1.000000          640


GPGPU-Sim uArch: Shader 7 finished CTA #4 (11921,1188271), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=24, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      21760     0.058824        0.058824          680
        1068    intrinsic          fa8      20480     1.000000        1.000000          640


GPGPU-Sim uArch: Shader 6 finished CTA #4 (11930,1188271), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=24, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      21760     0.058824        0.058824          680
        1068    intrinsic          fa8      20480     1.000000        1.000000          640


GPGPU-Sim uArch: Shader 4 finished CTA #4 (12001,1188271), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=24, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      21760     0.058824        0.058824          680
        1068    intrinsic          fa8      20480     1.000000        1.000000          640


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 4.


BRANCH_STATS_PRINT: For Kernel(uid=24, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070     278528     0.058824        0.058824         8704
        1068    intrinsic          fa8     262144     1.000000        1.000000         8192


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

     7618560,            0,            0

kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 24 
gpu_sim_cycle = 12002
gpu_sim_insn = 7356416
gpu_ipc =     612.9325
gpu_tot_sim_cycle = 1200273
gpu_tot_sim_insn = 141088640
gpu_tot_ipc =     117.5471
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 64561
gpu_stall_icnt2sh    = 98492
gpu_total_sim_rate=397432

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2653131
	L1I_total_cache_misses = 12699
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6008, Miss = 3633, Miss_rate = 0.605, Pending_hits = 232, Reservation_fails = 14540
	L1D_cache_core[1]: Access = 6193, Miss = 3715, Miss_rate = 0.600, Pending_hits = 257, Reservation_fails = 14084
	L1D_cache_core[2]: Access = 6008, Miss = 3562, Miss_rate = 0.593, Pending_hits = 229, Reservation_fails = 14964
	L1D_cache_core[3]: Access = 5833, Miss = 3632, Miss_rate = 0.623, Pending_hits = 226, Reservation_fails = 13440
	L1D_cache_core[4]: Access = 5611, Miss = 3309, Miss_rate = 0.590, Pending_hits = 167, Reservation_fails = 13620
	L1D_cache_core[5]: Access = 5611, Miss = 3466, Miss_rate = 0.618, Pending_hits = 219, Reservation_fails = 12291
	L1D_cache_core[6]: Access = 5453, Miss = 3492, Miss_rate = 0.640, Pending_hits = 142, Reservation_fails = 10731
	L1D_cache_core[7]: Access = 5638, Miss = 3416, Miss_rate = 0.606, Pending_hits = 232, Reservation_fails = 10429
	L1D_cache_core[8]: Access = 5520, Miss = 3504, Miss_rate = 0.635, Pending_hits = 200, Reservation_fails = 10556
	L1D_cache_core[9]: Access = 5671, Miss = 3452, Miss_rate = 0.609, Pending_hits = 263, Reservation_fails = 14353
	L1D_cache_core[10]: Access = 5890, Miss = 3609, Miss_rate = 0.613, Pending_hits = 241, Reservation_fails = 16235
	L1D_cache_core[11]: Access = 5944, Miss = 3656, Miss_rate = 0.615, Pending_hits = 271, Reservation_fails = 15423
	L1D_cache_core[12]: Access = 6072, Miss = 3698, Miss_rate = 0.609, Pending_hits = 257, Reservation_fails = 14897
	L1D_cache_core[13]: Access = 6008, Miss = 3600, Miss_rate = 0.599, Pending_hits = 225, Reservation_fails = 13318
	L1D_cache_core[14]: Access = 6008, Miss = 3680, Miss_rate = 0.613, Pending_hits = 260, Reservation_fails = 15132
	L1D_total_cache_accesses = 87468
	L1D_total_cache_misses = 53424
	L1D_total_cache_miss_rate = 0.6108
	L1D_total_cache_pending_hits = 3421
	L1D_total_cache_reservation_fails = 204013
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 26700
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48340
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 204013
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4488
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26669
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 4776
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2640432
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12699
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
87160, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 162622336
gpgpu_n_tot_w_icount = 5081948
gpgpu_n_stall_shd_mem = 497317
gpgpu_n_mem_read_local = 288
gpgpu_n_mem_write_local = 4776
gpgpu_n_mem_read_global = 48340
gpgpu_n_mem_write_global = 20572
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 917504
gpgpu_n_store_insn = 329152
gpgpu_n_shmem_insn = 11220992
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1001088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 258104
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 239213
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:587053	W0_Idle:7603280	W0_Scoreboard:5361301	W1:8152	W2:7616	W3:7080	W4:6544	W5:6008	W6:5472	W7:4936	W8:4400	W9:3864	W10:3328	W11:2792	W12:2256	W13:1720	W14:1184	W15:648	W16:922292	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4093656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 386720 {8:48340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1481184 {72:20572,}
traffic_breakdown_coretomem[INST_ACC_R] = 18656 {8:2332,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2304 {8:288,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 337728 {40:192,72:4584,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6574240 {136:48340,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164576 {8:20572,}
traffic_breakdown_memtocore[INST_ACC_R] = 317152 {136:2332,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 39168 {136:288,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 38208 {8:4776,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 244 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1200272 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	57666 	8198 	6852 	1275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	61588 	2899 	1353 	1139 	1550 	3351 	4328 	112 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17467 	27812 	3223 	141 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	3012 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1115 	56 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       5483      3549    none      none        2924      2759     12171      7138     22367      7015     15478      5912      7325      4789      5320      4793
dram[1]:       5066      3561    none      none        2417      1769      6879      6826      8522      7277     14256      5829     14682      4815      9669      4798
dram[2]:       4421      3765    none      none        2719      2764      6782     12758      7745     22783      6329     15305      4789      6939      4786      5328
dram[3]:       3377      3102    none      none        1745      2244      6797      7414      7934      8553      6228     13989      4816     14050      4793      9530
dram[4]:       4022      3605    none      none        2894      2600     12929      7324     23069      7196     15690      5873      7239      4786      5321      4794
dram[5]:       5401      4875    none      none        2344      1605      7588      6773      8364      7790     14553      5636     14701      4804     10080      4801
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       627      1121       276       267       273
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       288      1091       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314       280      1095       273       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       273      1257       273       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       592      1091       273       273       276
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       635      1366       283      1085       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1584341 n_nop=1583577 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0009266
n_activity=5751 dram_eff=0.2553
bk0: 26a 1584010i bk1: 20a 1584176i bk2: 0a 1584336i bk3: 0a 1584339i bk4: 20a 1584288i bk5: 20a 1584286i bk6: 64a 1584197i bk7: 64a 1584189i bk8: 64a 1584200i bk9: 64a 1584199i bk10: 64a 1584199i bk11: 64a 1584202i bk12: 64a 1584202i bk13: 64a 1584197i bk14: 64a 1584201i bk15: 64a 1584195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000191878
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1584341 n_nop=1583589 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.000924
n_activity=5541 dram_eff=0.2642
bk0: 24a 1584124i bk1: 20a 1584226i bk2: 0a 1584337i bk3: 0a 1584341i bk4: 20a 1584291i bk5: 20a 1584290i bk6: 64a 1584190i bk7: 64a 1584186i bk8: 64a 1584201i bk9: 64a 1584201i bk10: 64a 1584200i bk11: 64a 1584184i bk12: 64a 1584197i bk13: 64a 1584193i bk14: 64a 1584196i bk15: 64a 1584196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000122448
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1584341 n_nop=1583583 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0009291
n_activity=5675 dram_eff=0.2594
bk0: 24a 1584134i bk1: 20a 1584226i bk2: 0a 1584339i bk3: 0a 1584343i bk4: 20a 1584290i bk5: 24a 1584282i bk6: 64a 1584191i bk7: 64a 1584197i bk8: 64a 1584199i bk9: 64a 1584195i bk10: 64a 1584195i bk11: 64a 1584198i bk12: 64a 1584197i bk13: 64a 1584194i bk14: 64a 1584200i bk15: 64a 1584200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.1323e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1584341 n_nop=1583587 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0009215
n_activity=5623 dram_eff=0.2596
bk0: 24a 1584085i bk1: 16a 1584230i bk2: 0a 1584337i bk3: 0a 1584339i bk4: 20a 1584290i bk5: 24a 1584283i bk6: 64a 1584193i bk7: 64a 1584199i bk8: 64a 1584200i bk9: 64a 1584197i bk10: 64a 1584201i bk11: 64a 1584199i bk12: 64a 1584198i bk13: 64a 1584192i bk14: 64a 1584199i bk15: 64a 1584200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00013381
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1584341 n_nop=1583590 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0009228
n_activity=5628 dram_eff=0.2598
bk0: 24a 1584178i bk1: 16a 1584200i bk2: 0a 1584337i bk3: 0a 1584340i bk4: 20a 1584289i bk5: 24a 1584278i bk6: 64a 1584196i bk7: 64a 1584187i bk8: 64a 1584198i bk9: 64a 1584191i bk10: 64a 1584199i bk11: 64a 1584185i bk12: 64a 1584203i bk13: 64a 1584202i bk14: 64a 1584204i bk15: 64a 1584202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00013381
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1584341 n_nop=1583593 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.000919
n_activity=5501 dram_eff=0.2647
bk0: 20a 1584205i bk1: 16a 1584200i bk2: 0a 1584336i bk3: 0a 1584339i bk4: 20a 1584289i bk5: 24a 1584282i bk6: 64a 1584193i bk7: 64a 1584189i bk8: 64a 1584196i bk9: 64a 1584199i bk10: 64a 1584200i bk11: 64a 1584196i bk12: 64a 1584198i bk13: 64a 1584187i bk14: 64a 1584200i bk15: 64a 1584196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000104144

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6768, Miss = 183, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 5938, Miss = 180, Miss_rate = 0.030, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7115, Miss = 182, Miss_rate = 0.026, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 5896, Miss = 180, Miss_rate = 0.031, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 6237, Miss = 182, Miss_rate = 0.029, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6218, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 5990, Miss = 182, Miss_rate = 0.030, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6739, Miss = 180, Miss_rate = 0.027, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6413, Miss = 182, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 5950, Miss = 180, Miss_rate = 0.030, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7025, Miss = 180, Miss_rate = 0.026, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 6034, Miss = 180, Miss_rate = 0.030, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 76323
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0285
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45619
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 243
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20572
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4731
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2269
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=280193
icnt_total_pkts_simt_to_mem=126827
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.1984
	minimum = 6
	maximum = 481
Network latency average = 20.1268
	minimum = 6
	maximum = 403
Slowest packet = 146204
Flit latency average = 13.425
	minimum = 6
	maximum = 403
Slowest flit = 389038
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.021373
	minimum = 0 (at node 15)
	maximum = 0.0392435 (at node 21)
Accepted packet rate average = 0.021373
	minimum = 0 (at node 15)
	maximum = 0.0392435 (at node 21)
Injected flit rate average = 0.057799
	minimum = 0 (at node 15)
	maximum = 0.140227 (at node 21)
Accepted flit rate average= 0.057799
	minimum = 0 (at node 15)
	maximum = 0.0870688 (at node 4)
Injected packet length average = 2.7043
Accepted packet length average = 2.7043
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.0994 (24 samples)
	minimum = 6 (24 samples)
	maximum = 282.917 (24 samples)
Network latency average = 13.5684 (24 samples)
	minimum = 6 (24 samples)
	maximum = 195.833 (24 samples)
Flit latency average = 9.14527 (24 samples)
	minimum = 6 (24 samples)
	maximum = 194.667 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.00861339 (24 samples)
	minimum = 0.00355915 (24 samples)
	maximum = 0.0153542 (24 samples)
Accepted packet rate average = 0.00861339 (24 samples)
	minimum = 0.00355915 (24 samples)
	maximum = 0.0153542 (24 samples)
Injected flit rate average = 0.0232203 (24 samples)
	minimum = 0.00575088 (24 samples)
	maximum = 0.064594 (24 samples)
Accepted flit rate average = 0.0232203 (24 samples)
	minimum = 0.00631726 (24 samples)
	maximum = 0.0358674 (24 samples)
Injected packet size average = 2.69584 (24 samples)
Accepted packet size average = 2.69584 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 55 sec (355 sec)
gpgpu_simulation_rate = 397432 (inst/sec)
gpgpu_simulation_rate = 3381 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4020ba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1200273)
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1209773  inst.: 141102936 (ipc= 1.5) sim_rate=396356 (inst/sec) elapsed = 0:0:05:56 / Wed Dec  9 00:14:24 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1226773  inst.: 141126620 (ipc= 1.4) sim_rate=395312 (inst/sec) elapsed = 0:0:05:57 / Wed Dec  9 00:14:25 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1244273  inst.: 141139242 (ipc= 1.2) sim_rate=394243 (inst/sec) elapsed = 0:0:05:58 / Wed Dec  9 00:14:26 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 8 finished CTA #0 (59330,1200273), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 25 '_Z12lud_diagonalPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=25, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 8.


BRANCH_STATS_PRINT: For Kernel(uid=25, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       61704,       146208,        84760

kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 25 
gpu_sim_cycle = 59331
gpu_sim_insn = 59360
gpu_ipc =       1.0005
gpu_tot_sim_cycle = 1259604
gpu_tot_sim_insn = 141148000
gpu_tot_ipc =     112.0574
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 64561
gpu_stall_icnt2sh    = 98492
gpu_total_sim_rate=394268

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2657951
	L1I_total_cache_misses = 12710
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6008, Miss = 3633, Miss_rate = 0.605, Pending_hits = 232, Reservation_fails = 14540
	L1D_cache_core[1]: Access = 6193, Miss = 3715, Miss_rate = 0.600, Pending_hits = 257, Reservation_fails = 14084
	L1D_cache_core[2]: Access = 6008, Miss = 3562, Miss_rate = 0.593, Pending_hits = 229, Reservation_fails = 14964
	L1D_cache_core[3]: Access = 5833, Miss = 3632, Miss_rate = 0.623, Pending_hits = 226, Reservation_fails = 13440
	L1D_cache_core[4]: Access = 5611, Miss = 3309, Miss_rate = 0.590, Pending_hits = 167, Reservation_fails = 13620
	L1D_cache_core[5]: Access = 5611, Miss = 3466, Miss_rate = 0.618, Pending_hits = 219, Reservation_fails = 12291
	L1D_cache_core[6]: Access = 5453, Miss = 3492, Miss_rate = 0.640, Pending_hits = 142, Reservation_fails = 10731
	L1D_cache_core[7]: Access = 5638, Miss = 3416, Miss_rate = 0.606, Pending_hits = 232, Reservation_fails = 10429
	L1D_cache_core[8]: Access = 5641, Miss = 3568, Miss_rate = 0.633, Pending_hits = 200, Reservation_fails = 10556
	L1D_cache_core[9]: Access = 5671, Miss = 3452, Miss_rate = 0.609, Pending_hits = 263, Reservation_fails = 14353
	L1D_cache_core[10]: Access = 5890, Miss = 3609, Miss_rate = 0.613, Pending_hits = 241, Reservation_fails = 16235
	L1D_cache_core[11]: Access = 5944, Miss = 3656, Miss_rate = 0.615, Pending_hits = 271, Reservation_fails = 15423
	L1D_cache_core[12]: Access = 6072, Miss = 3698, Miss_rate = 0.609, Pending_hits = 257, Reservation_fails = 14897
	L1D_cache_core[13]: Access = 6008, Miss = 3600, Miss_rate = 0.599, Pending_hits = 225, Reservation_fails = 13318
	L1D_cache_core[14]: Access = 6008, Miss = 3680, Miss_rate = 0.613, Pending_hits = 260, Reservation_fails = 15132
	L1D_total_cache_accesses = 87589
	L1D_total_cache_misses = 53488
	L1D_total_cache_miss_rate = 0.6107
	L1D_total_cache_pending_hits = 3421
	L1D_total_cache_reservation_fails = 204013
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 26703
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 204013
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4530
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 291
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26672
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 4821
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2645241
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12710
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
87160, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 162915008
gpgpu_n_tot_w_icount = 5091094
gpgpu_n_stall_shd_mem = 498024
gpgpu_n_mem_read_local = 291
gpgpu_n_mem_write_local = 4821
gpgpu_n_mem_read_global = 48356
gpgpu_n_mem_write_global = 20587
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 917760
gpgpu_n_store_insn = 329392
gpgpu_n_shmem_insn = 11226808
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1001856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 258811
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 239213
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:587053	W0_Idle:7669473	W0_Scoreboard:5404652	W1:9171	W2:8568	W3:7965	W4:7362	W5:6759	W6:6156	W7:5553	W8:4950	W9:4347	W10:3744	W11:3141	W12:2538	W13:1935	W14:1332	W15:729	W16:923188	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4093656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 386848 {8:48356,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1482264 {72:20587,}
traffic_breakdown_coretomem[INST_ACC_R] = 18744 {8:2343,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2328 {8:291,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 340200 {40:216,72:4605,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6576416 {136:48356,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164696 {8:20587,}
traffic_breakdown_memtocore[INST_ACC_R] = 318648 {136:2343,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 39576 {136:291,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 38568 {8:4821,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 244 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1259603 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	57745 	8198 	6852 	1275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	61678 	2899 	1353 	1139 	1550 	3351 	4328 	112 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17485 	27813 	3223 	141 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	3072 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1145 	56 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       5483      3549    none      none        2924      2759     12171      7138     22367      7015     15478      5960      7325      4789      5320      4793
dram[1]:       5066      3573    none      none        2417      1769      6879      6826      8522      7277     14256      5829     14682      4815      9669      4798
dram[2]:       4538      3765    none      none        2719      2764      6782     12758      7745     22783      6374     15305      4789      6939      4786      5328
dram[3]:       3377      3102    none      none        1745      2244      6797      7414      7934      8553      6228     13989      4816     14050      4793      9530
dram[4]:       4153      3618    none      none        2894      2600     12929      7324     23069      7196     15690      5917      7239      4786      5321      4794
dram[5]:       5412      5051    none      none        2344      1605      7588      6773      8364      7790     14553      5636     14701      4804     10080      4801
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       627      1121       276       267       273
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       288      1091       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314       280      1095       273       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       273      1257       273       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       592      1091       273       273       276
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       635      1366       283      1085       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662657 n_nop=1661893 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0008829
n_activity=5751 dram_eff=0.2553
bk0: 26a 1662326i bk1: 20a 1662492i bk2: 0a 1662652i bk3: 0a 1662655i bk4: 20a 1662604i bk5: 20a 1662602i bk6: 64a 1662513i bk7: 64a 1662505i bk8: 64a 1662516i bk9: 64a 1662515i bk10: 64a 1662515i bk11: 64a 1662518i bk12: 64a 1662518i bk13: 64a 1662513i bk14: 64a 1662517i bk15: 64a 1662511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00018284
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662657 n_nop=1661905 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0008805
n_activity=5541 dram_eff=0.2642
bk0: 24a 1662440i bk1: 20a 1662542i bk2: 0a 1662653i bk3: 0a 1662657i bk4: 20a 1662607i bk5: 20a 1662606i bk6: 64a 1662506i bk7: 64a 1662502i bk8: 64a 1662517i bk9: 64a 1662517i bk10: 64a 1662516i bk11: 64a 1662500i bk12: 64a 1662513i bk13: 64a 1662509i bk14: 64a 1662512i bk15: 64a 1662512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000116681
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662657 n_nop=1661899 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0008853
n_activity=5675 dram_eff=0.2594
bk0: 24a 1662450i bk1: 20a 1662542i bk2: 0a 1662655i bk3: 0a 1662659i bk4: 20a 1662606i bk5: 24a 1662598i bk6: 64a 1662507i bk7: 64a 1662513i bk8: 64a 1662515i bk9: 64a 1662511i bk10: 64a 1662511i bk11: 64a 1662514i bk12: 64a 1662513i bk13: 64a 1662510i bk14: 64a 1662516i bk15: 64a 1662516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.79635e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662657 n_nop=1661903 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0008781
n_activity=5623 dram_eff=0.2596
bk0: 24a 1662401i bk1: 16a 1662546i bk2: 0a 1662653i bk3: 0a 1662655i bk4: 20a 1662606i bk5: 24a 1662599i bk6: 64a 1662509i bk7: 64a 1662515i bk8: 64a 1662516i bk9: 64a 1662513i bk10: 64a 1662517i bk11: 64a 1662515i bk12: 64a 1662514i bk13: 64a 1662508i bk14: 64a 1662515i bk15: 64a 1662516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000127507
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662657 n_nop=1661906 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0008793
n_activity=5628 dram_eff=0.2598
bk0: 24a 1662494i bk1: 16a 1662516i bk2: 0a 1662653i bk3: 0a 1662656i bk4: 20a 1662605i bk5: 24a 1662594i bk6: 64a 1662512i bk7: 64a 1662503i bk8: 64a 1662514i bk9: 64a 1662507i bk10: 64a 1662515i bk11: 64a 1662501i bk12: 64a 1662519i bk13: 64a 1662518i bk14: 64a 1662520i bk15: 64a 1662518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000127507
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662657 n_nop=1661909 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0008757
n_activity=5501 dram_eff=0.2647
bk0: 20a 1662521i bk1: 16a 1662516i bk2: 0a 1662652i bk3: 0a 1662655i bk4: 20a 1662605i bk5: 24a 1662598i bk6: 64a 1662509i bk7: 64a 1662505i bk8: 64a 1662512i bk9: 64a 1662515i bk10: 64a 1662516i bk11: 64a 1662512i bk12: 64a 1662514i bk13: 64a 1662503i bk14: 64a 1662516i bk15: 64a 1662512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.92388e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6770, Miss = 183, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 5949, Miss = 180, Miss_rate = 0.030, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7117, Miss = 182, Miss_rate = 0.026, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 5897, Miss = 180, Miss_rate = 0.031, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 6264, Miss = 182, Miss_rate = 0.029, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6218, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 5992, Miss = 182, Miss_rate = 0.030, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6739, Miss = 180, Miss_rate = 0.027, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6430, Miss = 182, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 5961, Miss = 180, Miss_rate = 0.030, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7027, Miss = 180, Miss_rate = 0.026, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 6049, Miss = 180, Miss_rate = 0.030, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 76413
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0284
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 246
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20587
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4776
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2280
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=280403
icnt_total_pkts_simt_to_mem=127013
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.23889
	minimum = 6
	maximum = 14
Network latency average = 7.23889
	minimum = 6
	maximum = 14
Slowest packet = 152695
Flit latency average = 6.05808
	minimum = 6
	maximum = 10
Slowest flit = 407161
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000112364
	minimum = 0 (at node 0)
	maximum = 0.00151691 (at node 8)
Accepted packet rate average = 0.000112364
	minimum = 0 (at node 0)
	maximum = 0.00151691 (at node 8)
Injected flit rate average = 0.000247201
	minimum = 0 (at node 0)
	maximum = 0.00313495 (at node 8)
Accepted flit rate average= 0.000247201
	minimum = 0 (at node 0)
	maximum = 0.00353947 (at node 8)
Injected packet length average = 2.2
Accepted packet length average = 2.2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.6649 (25 samples)
	minimum = 6 (25 samples)
	maximum = 272.16 (25 samples)
Network latency average = 13.3152 (25 samples)
	minimum = 6 (25 samples)
	maximum = 188.56 (25 samples)
Flit latency average = 9.02178 (25 samples)
	minimum = 6 (25 samples)
	maximum = 187.28 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.00827335 (25 samples)
	minimum = 0.00341678 (25 samples)
	maximum = 0.0148007 (25 samples)
Accepted packet rate average = 0.00827335 (25 samples)
	minimum = 0.00341678 (25 samples)
	maximum = 0.0148007 (25 samples)
Injected flit rate average = 0.0223014 (25 samples)
	minimum = 0.00552085 (25 samples)
	maximum = 0.0621357 (25 samples)
Accepted flit rate average = 0.0223014 (25 samples)
	minimum = 0.00606457 (25 samples)
	maximum = 0.0345743 (25 samples)
Injected packet size average = 2.69557 (25 samples)
Accepted packet size average = 2.69557 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 58 sec (358 sec)
gpgpu_simulation_rate = 394268 (inst/sec)
gpgpu_simulation_rate = 3518 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402175 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (7,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1259604)
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1259604)
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1259604)
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1259604)
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1259604)
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1259604)
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1259604)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 1260104  inst.: 141150224 (ipc= 4.4) sim_rate=393176 (inst/sec) elapsed = 0:0:05:59 / Wed Dec  9 00:14:27 2015
GPGPU-Sim PTX: 146200000 instructions simulated : ctaid=(5,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1268604  inst.: 141229488 (ipc= 9.1) sim_rate=392304 (inst/sec) elapsed = 0:0:06:00 / Wed Dec  9 00:14:28 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 146300000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 1276604  inst.: 141336320 (ipc=11.1) sim_rate=391513 (inst/sec) elapsed = 0:0:06:01 / Wed Dec  9 00:14:29 2015
GPGPU-Sim PTX: 146400000 instructions simulated : ctaid=(1,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 146500000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1284604  inst.: 141480752 (ipc=13.3) sim_rate=390830 (inst/sec) elapsed = 0:0:06:02 / Wed Dec  9 00:14:30 2015
GPGPU-Sim PTX: 146600000 instructions simulated : ctaid=(6,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1292604  inst.: 141625344 (ipc=14.5) sim_rate=390152 (inst/sec) elapsed = 0:0:06:03 / Wed Dec  9 00:14:31 2015
GPGPU-Sim PTX: 146700000 instructions simulated : ctaid=(5,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 146800000 instructions simulated : ctaid=(6,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1300104  inst.: 141756752 (ipc=15.0) sim_rate=389441 (inst/sec) elapsed = 0:0:06:04 / Wed Dec  9 00:14:32 2015
GPGPU-Sim PTX: 146900000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1308104  inst.: 141908208 (ipc=15.7) sim_rate=388789 (inst/sec) elapsed = 0:0:06:05 / Wed Dec  9 00:14:33 2015
GPGPU-Sim PTX: 147000000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 147100000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1315604  inst.: 142050256 (ipc=16.1) sim_rate=388115 (inst/sec) elapsed = 0:0:06:06 / Wed Dec  9 00:14:34 2015
GPGPU-Sim PTX: 147200000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 1323604  inst.: 142193888 (ipc=16.3) sim_rate=387449 (inst/sec) elapsed = 0:0:06:07 / Wed Dec  9 00:14:35 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (64473,1259604), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 26 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=26, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim PTX: 147300000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (66213,1259604), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 26 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=26, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (66290,1259604), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 26 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=26, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (66303,1259604), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 26 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=26, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (66316,1259604), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 26 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=26, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 14 finished CTA #0 (66327,1259604), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 26 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=26, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 0 finished CTA #0 (66341,1259604), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 26 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=26, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 0.


BRANCH_STATS_PRINT: For Kernel(uid=26, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720        224     0.500000        0.500000            7
         758    extrinsic          7e0       1008     0.111111        0.055556           63
         7d8    extrinsic          748        896     1.000000        0.500000           56
         818    extrinsic          8a0       1904     0.058824        0.029412          119
         898    extrinsic          808       1792     1.000000        0.500000          112
         5d0    extrinsic          658       1008     0.111111        0.055556           63
         650    extrinsic          5c0        896     1.000000        0.500000           56
         678    extrinsic          718       1904     0.058824        0.029412          119
         710    extrinsic          668       1792     1.000000        0.500000          112
         718    extrinsic          8a0        112     1.000000        0.500000            7
         8c0    extrinsic          a08        224     0.500000        0.500000            7
         a30    intrinsic          c40       1904     0.058824        0.029412          119
         a50    intrinsic          b38      15232     0.117647        0.058824          952
         c38    intrinsic          a20       1792     1.000000        0.500000          112
         b30    intrinsic          a40      13440     1.000000        0.500000          840
         8e8    intrinsic          a00       1792     0.062500        0.031250          112
         908    intrinsic          9f0      15120     0.111111        0.055556          945
         9e8    intrinsic          8f8      13440     1.000000        0.500000          840
         9f8    intrinsic          8d8       1680     1.000000        0.500000          105
         a00    extrinsic          c40        112     1.000000        0.500000            7
         c60    extrinsic          d40        224     0.500000        0.500000            7
         d88    extrinsic          e10       1904     0.058824        0.029412          119
         e08    extrinsic          d78       1792     1.000000        0.500000          112
         c98    extrinsic          d38       1792     0.062500        0.031250          112
         d30    extrinsic          c88       1680     1.000000        0.500000          105
         d38    extrinsic          e10        112     1.000000        0.500000            7


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

     1118096,      1114064,            0

kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 26 
gpu_sim_cycle = 66342
gpu_sim_insn = 1078560
gpu_ipc =      16.2576
gpu_tot_sim_cycle = 1325946
gpu_tot_sim_insn = 142226560
gpu_tot_ipc =     107.2642
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 64561
gpu_stall_icnt2sh    = 98512
gpu_total_sim_rate=387538

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2694694
	L1I_total_cache_misses = 12843
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6183, Miss = 3731, Miss_rate = 0.603, Pending_hits = 232, Reservation_fails = 14540
	L1D_cache_core[1]: Access = 6193, Miss = 3715, Miss_rate = 0.600, Pending_hits = 257, Reservation_fails = 14084
	L1D_cache_core[2]: Access = 6008, Miss = 3562, Miss_rate = 0.593, Pending_hits = 229, Reservation_fails = 14964
	L1D_cache_core[3]: Access = 5833, Miss = 3632, Miss_rate = 0.623, Pending_hits = 226, Reservation_fails = 13440
	L1D_cache_core[4]: Access = 5611, Miss = 3309, Miss_rate = 0.590, Pending_hits = 167, Reservation_fails = 13620
	L1D_cache_core[5]: Access = 5611, Miss = 3466, Miss_rate = 0.618, Pending_hits = 219, Reservation_fails = 12291
	L1D_cache_core[6]: Access = 5453, Miss = 3492, Miss_rate = 0.640, Pending_hits = 142, Reservation_fails = 10731
	L1D_cache_core[7]: Access = 5638, Miss = 3416, Miss_rate = 0.606, Pending_hits = 232, Reservation_fails = 10429
	L1D_cache_core[8]: Access = 5641, Miss = 3568, Miss_rate = 0.633, Pending_hits = 200, Reservation_fails = 10556
	L1D_cache_core[9]: Access = 5846, Miss = 3535, Miss_rate = 0.605, Pending_hits = 263, Reservation_fails = 14353
	L1D_cache_core[10]: Access = 6065, Miss = 3708, Miss_rate = 0.611, Pending_hits = 241, Reservation_fails = 16235
	L1D_cache_core[11]: Access = 6119, Miss = 3755, Miss_rate = 0.614, Pending_hits = 271, Reservation_fails = 15423
	L1D_cache_core[12]: Access = 6247, Miss = 3797, Miss_rate = 0.608, Pending_hits = 257, Reservation_fails = 14897
	L1D_cache_core[13]: Access = 6183, Miss = 3699, Miss_rate = 0.598, Pending_hits = 225, Reservation_fails = 13318
	L1D_cache_core[14]: Access = 6183, Miss = 3779, Miss_rate = 0.611, Pending_hits = 260, Reservation_fails = 15132
	L1D_total_cache_accesses = 88814
	L1D_total_cache_misses = 54164
	L1D_total_cache_miss_rate = 0.6099
	L1D_total_cache_pending_hits = 3421
	L1D_total_cache_reservation_fails = 204013
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 26724
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 204013
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4846
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 311
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26693
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 5157
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2681851
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12843
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
97125, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 6045, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 165147168
gpgpu_n_tot_w_icount = 5160849
gpgpu_n_stall_shd_mem = 517232
gpgpu_n_mem_read_local = 311
gpgpu_n_mem_write_local = 5157
gpgpu_n_mem_read_global = 48676
gpgpu_n_mem_write_global = 20804
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 923136
gpgpu_n_store_insn = 332864
gpgpu_n_shmem_insn = 11348552
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1013280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 278019
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 239213
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:587053	W0_Idle:8191398	W0_Scoreboard:5737528	W1:9171	W2:8568	W3:7965	W4:7362	W5:6759	W6:6156	W7:5553	W8:4950	W9:4347	W10:3744	W11:3141	W12:2538	W13:1935	W14:1332	W15:729	W16:992817	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4093782
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 389408 {8:48676,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1497888 {72:20804,}
traffic_breakdown_coretomem[INST_ACC_R] = 19808 {8:2476,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2488 {8:311,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 364392 {40:216,72:4941,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6619936 {136:48676,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 166432 {8:20804,}
traffic_breakdown_memtocore[INST_ACC_R] = 336736 {136:2476,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 42296 {136:311,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 41256 {8:5157,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 243 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1325945 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	58638 	8198 	6852 	1275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	62702 	2901 	1353 	1139 	1550 	3351 	4328 	112 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17807 	27831 	3223 	141 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	3625 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1213 	56 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       5855      3962    none      none        2924      2759     12171      7138     22367      7015     15478      6315      7325      4931      5320      4935
dram[1]:       5334      3987    none      none        2417      1769      6879      6826      8522      7277     14256      6024     14682      4815      9669      4798
dram[2]:       4789      3815    none      none        2719      2764      6782     12758      7745     22783      6685     15305      4931      6939      4928      5328
dram[3]:       3659      3132    none      none        1745      2244      6797      7414      7934      8553      6406     13989      4816     14050      4793      9530
dram[4]:       4576      3850    none      none        2894      2600     12929      7324     23069      7196     15690      6237      7239      4928      5321      4936
dram[5]:       6056      5075    none      none        2344      1605      7588      6773      8364      7790     14553      5813     14701      4804     10080      4801
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       627      1121       276       267       273
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       288      1091       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314       280      1095       273       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       273      1257       273       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       592      1091       273       273       276
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       635      1366       283      1085       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750228 n_nop=1749464 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0008387
n_activity=5751 dram_eff=0.2553
bk0: 26a 1749897i bk1: 20a 1750063i bk2: 0a 1750223i bk3: 0a 1750226i bk4: 20a 1750175i bk5: 20a 1750173i bk6: 64a 1750084i bk7: 64a 1750076i bk8: 64a 1750087i bk9: 64a 1750086i bk10: 64a 1750086i bk11: 64a 1750089i bk12: 64a 1750089i bk13: 64a 1750084i bk14: 64a 1750088i bk15: 64a 1750082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000173692
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750228 n_nop=1749476 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0008365
n_activity=5541 dram_eff=0.2642
bk0: 24a 1750011i bk1: 20a 1750113i bk2: 0a 1750224i bk3: 0a 1750228i bk4: 20a 1750178i bk5: 20a 1750177i bk6: 64a 1750077i bk7: 64a 1750073i bk8: 64a 1750088i bk9: 64a 1750088i bk10: 64a 1750087i bk11: 64a 1750071i bk12: 64a 1750084i bk13: 64a 1750080i bk14: 64a 1750083i bk15: 64a 1750083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000110843
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750228 n_nop=1749470 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.000841
n_activity=5675 dram_eff=0.2594
bk0: 24a 1750021i bk1: 20a 1750113i bk2: 0a 1750226i bk3: 0a 1750230i bk4: 20a 1750177i bk5: 24a 1750169i bk6: 64a 1750078i bk7: 64a 1750084i bk8: 64a 1750086i bk9: 64a 1750082i bk10: 64a 1750082i bk11: 64a 1750085i bk12: 64a 1750084i bk13: 64a 1750081i bk14: 64a 1750087i bk15: 64a 1750087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.4563e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750228 n_nop=1749474 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0008342
n_activity=5623 dram_eff=0.2596
bk0: 24a 1749972i bk1: 16a 1750117i bk2: 0a 1750224i bk3: 0a 1750226i bk4: 20a 1750177i bk5: 24a 1750170i bk6: 64a 1750080i bk7: 64a 1750086i bk8: 64a 1750087i bk9: 64a 1750084i bk10: 64a 1750088i bk11: 64a 1750086i bk12: 64a 1750085i bk13: 64a 1750079i bk14: 64a 1750086i bk15: 64a 1750087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000121127
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750228 n_nop=1749477 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0008353
n_activity=5628 dram_eff=0.2598
bk0: 24a 1750065i bk1: 16a 1750087i bk2: 0a 1750224i bk3: 0a 1750227i bk4: 20a 1750176i bk5: 24a 1750165i bk6: 64a 1750083i bk7: 64a 1750074i bk8: 64a 1750085i bk9: 64a 1750078i bk10: 64a 1750086i bk11: 64a 1750072i bk12: 64a 1750090i bk13: 64a 1750089i bk14: 64a 1750091i bk15: 64a 1750089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000121127
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1750228 n_nop=1749480 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0008319
n_activity=5501 dram_eff=0.2647
bk0: 20a 1750092i bk1: 16a 1750087i bk2: 0a 1750223i bk3: 0a 1750226i bk4: 20a 1750176i bk5: 24a 1750169i bk6: 64a 1750080i bk7: 64a 1750076i bk8: 64a 1750083i bk9: 64a 1750086i bk10: 64a 1750087i bk11: 64a 1750083i bk12: 64a 1750085i bk13: 64a 1750074i bk14: 64a 1750087i bk15: 64a 1750083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.42734e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6841, Miss = 183, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 6141, Miss = 180, Miss_rate = 0.029, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7165, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 5990, Miss = 180, Miss_rate = 0.030, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 6437, Miss = 182, Miss_rate = 0.028, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6231, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 6064, Miss = 182, Miss_rate = 0.030, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6755, Miss = 180, Miss_rate = 0.027, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6478, Miss = 182, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 6129, Miss = 180, Miss_rate = 0.029, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7103, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 6105, Miss = 180, Miss_rate = 0.029, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 77439
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0281
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45955
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 266
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20804
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 5112
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2413
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=283321
icnt_total_pkts_simt_to_mem=129145
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.59893
	minimum = 6
	maximum = 20
Network latency average = 7.56238
	minimum = 6
	maximum = 15
Slowest packet = 152832
Flit latency average = 6.13347
	minimum = 6
	maximum = 15
Slowest flit = 407422
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00114558
	minimum = 0 (at node 1)
	maximum = 0.00289409 (at node 16)
Accepted packet rate average = 0.00114558
	minimum = 0 (at node 1)
	maximum = 0.00289409 (at node 16)
Injected flit rate average = 0.00281929
	minimum = 0 (at node 1)
	maximum = 0.00940581 (at node 16)
Accepted flit rate average= 0.00281929
	minimum = 0 (at node 1)
	maximum = 0.00646649 (at node 10)
Injected packet length average = 2.46101
Accepted packet length average = 2.46101
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.2778 (26 samples)
	minimum = 6 (26 samples)
	maximum = 262.462 (26 samples)
Network latency average = 13.094 (26 samples)
	minimum = 6 (26 samples)
	maximum = 181.885 (26 samples)
Flit latency average = 8.91069 (26 samples)
	minimum = 6 (26 samples)
	maximum = 180.654 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.0079992 (26 samples)
	minimum = 0.00328537 (26 samples)
	maximum = 0.0143427 (26 samples)
Accepted packet rate average = 0.0079992 (26 samples)
	minimum = 0.00328537 (26 samples)
	maximum = 0.0143427 (26 samples)
Injected flit rate average = 0.021552 (26 samples)
	minimum = 0.0053085 (26 samples)
	maximum = 0.0601076 (26 samples)
Accepted flit rate average = 0.021552 (26 samples)
	minimum = 0.00583132 (26 samples)
	maximum = 0.0334932 (26 samples)
Injected packet size average = 2.69427 (26 samples)
Accepted packet size average = 2.69427 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 7 sec (367 sec)
gpgpu_simulation_rate = 387538 (inst/sec)
gpgpu_simulation_rate = 3612 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402230 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (7,7,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1325946)
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1325946)
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1325946)
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1325946)
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1325946)
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1325946)
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1325946)
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1325946)
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1325946)
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1325946)
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1325946)
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1325946)
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1325946)
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1325946)
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1325946)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1325946)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1325946)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1325946)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1325946)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1325946)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1325946)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1325946)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1325946)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1325946)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1325946)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1325946)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1325946)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1325946)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1325946)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1325946)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1325946)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1325946)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1325946)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1325946)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1325946)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1325946)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1325946)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1325946)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1325946)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1325946)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1325946)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1325946)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1325946)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1325946)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1325946)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,1325946)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,1325946)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,1325946)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,1325946)
GPGPU-Sim PTX: 147400000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 147500000 instructions simulated : ctaid=(6,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 147600000 instructions simulated : ctaid=(1,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 147700000 instructions simulated : ctaid=(6,0,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 1326946  inst.: 142676736 (ipc=450.2) sim_rate=387708 (inst/sec) elapsed = 0:0:06:08 / Wed Dec  9 00:14:36 2015
GPGPU-Sim PTX: 147800000 instructions simulated : ctaid=(1,1,0) tid=(7,8,0)
GPGPU-Sim PTX: 147900000 instructions simulated : ctaid=(5,5,0) tid=(7,12,0)
GPGPU-Sim PTX: 148000000 instructions simulated : ctaid=(5,0,0) tid=(7,8,0)
GPGPU-Sim PTX: 148100000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 148200000 instructions simulated : ctaid=(6,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 148300000 instructions simulated : ctaid=(0,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1328446  inst.: 143253152 (ipc=410.6) sim_rate=388219 (inst/sec) elapsed = 0:0:06:09 / Wed Dec  9 00:14:37 2015
GPGPU-Sim PTX: 148400000 instructions simulated : ctaid=(6,1,0) tid=(7,10,0)
GPGPU-Sim PTX: 148500000 instructions simulated : ctaid=(1,0,0) tid=(7,12,0)
GPGPU-Sim PTX: 148600000 instructions simulated : ctaid=(4,2,0) tid=(7,10,0)
GPGPU-Sim PTX: 148700000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim PTX: 148800000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 148900000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 149000000 instructions simulated : ctaid=(0,0,0) tid=(7,12,0)
GPGPU-Sim PTX: 149100000 instructions simulated : ctaid=(6,1,0) tid=(7,12,0)
GPGPU-Sim PTX: 149200000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1329446  inst.: 144056704 (ipc=522.9) sim_rate=389342 (inst/sec) elapsed = 0:0:06:10 / Wed Dec  9 00:14:38 2015
GPGPU-Sim PTX: 149300000 instructions simulated : ctaid=(6,2,0) tid=(7,12,0)
GPGPU-Sim PTX: 149400000 instructions simulated : ctaid=(0,3,0) tid=(7,12,0)
GPGPU-Sim PTX: 149500000 instructions simulated : ctaid=(2,3,0) tid=(7,8,0)
GPGPU-Sim PTX: 149600000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1329946  inst.: 144466688 (ipc=560.0) sim_rate=389398 (inst/sec) elapsed = 0:0:06:11 / Wed Dec  9 00:14:39 2015
GPGPU-Sim PTX: 149700000 instructions simulated : ctaid=(6,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 149800000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 149900000 instructions simulated : ctaid=(5,2,0) tid=(7,12,0)
GPGPU-Sim PTX: 150000000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 150100000 instructions simulated : ctaid=(2,4,0) tid=(7,12,0)
GPGPU-Sim PTX: 150200000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 150300000 instructions simulated : ctaid=(0,2,0) tid=(7,8,0)
GPGPU-Sim PTX: 150400000 instructions simulated : ctaid=(6,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1330946  inst.: 145288896 (ipc=612.5) sim_rate=390561 (inst/sec) elapsed = 0:0:06:12 / Wed Dec  9 00:14:40 2015
GPGPU-Sim PTX: 150500000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5018,1325946), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5091,1325946), 2 CTAs running
GPGPU-Sim PTX: 150600000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5154,1325946), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5181,1325946), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5241,1325946), 3 CTAs running
GPGPU-Sim PTX: 150700000 instructions simulated : ctaid=(0,4,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5276,1325946), 3 CTAs running
GPGPU-Sim PTX: 150800000 instructions simulated : ctaid=(6,1,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5380,1325946), 3 CTAs running
GPGPU-Sim PTX: 150900000 instructions simulated : ctaid=(1,5,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 1331446  inst.: 145697568 (ipc=631.1) sim_rate=390610 (inst/sec) elapsed = 0:0:06:13 / Wed Dec  9 00:14:41 2015
GPGPU-Sim PTX: 151000000 instructions simulated : ctaid=(6,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 151100000 instructions simulated : ctaid=(2,4,0) tid=(7,8,0)
GPGPU-Sim PTX: 151200000 instructions simulated : ctaid=(1,5,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5960,1325946), 2 CTAs running
GPGPU-Sim PTX: 151300000 instructions simulated : ctaid=(4,3,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6025,1325946), 2 CTAs running
GPGPU-Sim PTX: 151400000 instructions simulated : ctaid=(3,5,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6124,1325946), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6162,1325946), 2 CTAs running
GPGPU-Sim PTX: 151500000 instructions simulated : ctaid=(6,3,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6248,1325946), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6281,1325946), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6316,1325946), 2 CTAs running
GPGPU-Sim PTX: 151600000 instructions simulated : ctaid=(5,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 151700000 instructions simulated : ctaid=(5,3,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6478,1325946), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1332446  inst.: 146484576 (ipc=655.1) sim_rate=391669 (inst/sec) elapsed = 0:0:06:14 / Wed Dec  9 00:14:42 2015
GPGPU-Sim PTX: 151800000 instructions simulated : ctaid=(0,5,0) tid=(7,12,0)
GPGPU-Sim PTX: 151900000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6845,1325946), 1 CTAs running
GPGPU-Sim PTX: 152000000 instructions simulated : ctaid=(6,5,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6880,1325946), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1332946  inst.: 146842944 (ipc=659.5) sim_rate=391581 (inst/sec) elapsed = 0:0:06:15 / Wed Dec  9 00:14:43 2015
GPGPU-Sim PTX: 152100000 instructions simulated : ctaid=(0,5,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7030,1325946), 1 CTAs running
GPGPU-Sim PTX: 152200000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 152300000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7305,1325946), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7452,1325946), 2 CTAs running
GPGPU-Sim PTX: 152400000 instructions simulated : ctaid=(4,3,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7478,1325946), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7613,1325946), 2 CTAs running
GPGPU-Sim PTX: 152500000 instructions simulated : ctaid=(6,4,0) tid=(7,10,0)
GPGPU-Sim PTX: 152600000 instructions simulated : ctaid=(3,5,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7815,1325946), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7909,1325946), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7939,1325946), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7977,1325946), 1 CTAs running
GPGPU-Sim PTX: 152700000 instructions simulated : ctaid=(1,6,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 1333946  inst.: 147433600 (ipc=650.9) sim_rate=392110 (inst/sec) elapsed = 0:0:06:16 / Wed Dec  9 00:14:44 2015
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8037,1325946), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8091,1325946), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 27 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=27, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim uArch: Shader 11 finished CTA #1 (8133,1325946), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8160,1325946), 1 CTAs running
GPGPU-Sim PTX: 152800000 instructions simulated : ctaid=(4,6,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8229,1325946), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8356,1325946), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 27 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=27, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim uArch: Shader 5 finished CTA #2 (8368,1325946), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 27 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=27, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim PTX: 152900000 instructions simulated : ctaid=(2,5,0) tid=(7,14,0)
GPGPU-Sim PTX: 153000000 instructions simulated : ctaid=(6,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8995,1325946), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9076,1325946), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9092,1325946), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9221,1325946), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 27 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=27, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim uArch: Shader 3 finished CTA #2 (9277,1325946), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9326,1325946), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 27 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=27, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim uArch: Shader 0 finished CTA #2 (9341,1325946), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 27 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=27, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim uArch: Shader 14 finished CTA #2 (9362,1325946), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 27 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=27, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim PTX: 153100000 instructions simulated : ctaid=(3,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9404,1325946), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 27 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=27, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim uArch: Shader 8 finished CTA #2 (9482,1325946), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 27 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=27, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim uArch: Shader 12 finished CTA #2 (9557,1325946), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 27 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=27, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim uArch: Shader 11 finished CTA #2 (9606,1325946), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 27 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=27, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim uArch: Shader 4 finished CTA #3 (10628,1325946), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 27 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=27, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      17408     0.058824        0.058824          544
        1068    intrinsic          fa8      16384     1.000000        1.000000          512


GPGPU-Sim uArch: Shader 2 finished CTA #3 (10642,1325946), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 27 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=27, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      17408     0.058824        0.058824          544
        1068    intrinsic          fa8      16384     1.000000        1.000000          512


GPGPU-Sim uArch: Shader 1 finished CTA #3 (10736,1325946), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 27 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=27, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      17408     0.058824        0.058824          544
        1068    intrinsic          fa8      16384     1.000000        1.000000          512


GPGPU-Sim uArch: Shader 3 finished CTA #3 (10776,1325946), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 27 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=27, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      17408     0.058824        0.058824          544
        1068    intrinsic          fa8      16384     1.000000        1.000000          512


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 3.


BRANCH_STATS_PRINT: For Kernel(uid=27, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070     213248     0.058824        0.058824         6664
        1068    intrinsic          fa8     200704     1.000000        1.000000         6272


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

     5832960,            0,            0

kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 27 
gpu_sim_cycle = 10777
gpu_sim_insn = 5632256
gpu_ipc =     522.6182
gpu_tot_sim_cycle = 1336723
gpu_tot_sim_insn = 147858816
gpu_tot_ipc =     110.6129
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 70192
gpu_stall_icnt2sh    = 105948
gpu_total_sim_rate=393241

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2789831
	L1I_total_cache_misses = 13508
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6375, Miss = 3827, Miss_rate = 0.600, Pending_hits = 248, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6449, Miss = 3889, Miss_rate = 0.603, Pending_hits = 273, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6264, Miss = 3725, Miss_rate = 0.595, Pending_hits = 248, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6089, Miss = 3808, Miss_rate = 0.625, Pending_hits = 240, Reservation_fails = 14587
	L1D_cache_core[4]: Access = 5867, Miss = 3471, Miss_rate = 0.592, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 5803, Miss = 3594, Miss_rate = 0.619, Pending_hits = 235, Reservation_fails = 12778
	L1D_cache_core[6]: Access = 5645, Miss = 3604, Miss_rate = 0.638, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 5830, Miss = 3544, Miss_rate = 0.608, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 5833, Miss = 3679, Miss_rate = 0.631, Pending_hits = 216, Reservation_fails = 11312
	L1D_cache_core[9]: Access = 6038, Miss = 3663, Miss_rate = 0.607, Pending_hits = 279, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 6257, Miss = 3835, Miss_rate = 0.613, Pending_hits = 257, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 6311, Miss = 3883, Miss_rate = 0.615, Pending_hits = 287, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 6439, Miss = 3924, Miss_rate = 0.609, Pending_hits = 273, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6375, Miss = 3795, Miss_rate = 0.595, Pending_hits = 241, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6375, Miss = 3890, Miss_rate = 0.610, Pending_hits = 260, Reservation_fails = 15995
	L1D_total_cache_accesses = 91950
	L1D_total_cache_misses = 56131
	L1D_total_cache_miss_rate = 0.6105
	L1D_total_cache_pending_hits = 3641
	L1D_total_cache_reservation_fails = 216021
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 27900
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216021
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4846
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 311
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27869
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 5157
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2776323
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
97590, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 170980128
gpgpu_n_tot_w_icount = 5343129
gpgpu_n_stall_shd_mem = 530808
gpgpu_n_mem_read_local = 311
gpgpu_n_mem_write_local = 5157
gpgpu_n_mem_read_global = 50643
gpgpu_n_mem_write_global = 21588
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 960768
gpgpu_n_store_insn = 345408
gpgpu_n_shmem_insn = 11775048
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1050912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 278019
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 252789
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:613024	W0_Idle:8214947	W0_Scoreboard:5791550	W1:9171	W2:8568	W3:7965	W4:7362	W5:6759	W6:6156	W7:5553	W8:4950	W9:4347	W10:3744	W11:3141	W12:2538	W13:1935	W14:1332	W15:729	W16:992817	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4276062
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 405144 {8:50643,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1554336 {72:21588,}
traffic_breakdown_coretomem[INST_ACC_R] = 20120 {8:2515,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2488 {8:311,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 364392 {40:216,72:4941,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6887448 {136:50643,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172704 {8:21588,}
traffic_breakdown_memtocore[INST_ACC_R] = 342040 {136:2515,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 42296 {136:311,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 41256 {8:5157,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 246 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1336722 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	60259 	8649 	7481 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	64375 	3158 	1416 	1161 	1691 	3775 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18179 	29200 	3447 	143 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	4409 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1228 	57 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       5855      3962    none      none        2924      2759     12171      7138     22367      7015     15478      7863      7325      7952      5320      7789
dram[1]:       5334      3987    none      none        2417      1769      6879      6826      8522      7277     14256      7449     14682      5398      9669      5379
dram[2]:       4789      3815    none      none        2719      2764      6782     12758      7745     22783      7949     15305      7773      6939      7544      5328
dram[3]:       3659      3132    none      none        1745      2244      6797      7414      7934      8553      7581     13989      5403     14050      5373      9530
dram[4]:       4576      3850    none      none        2894      2600     12929      7324     23069      7196     15690      7729      7239      8028      5321      7980
dram[5]:       6056      5075    none      none        2344      1605      7588      6773      8364      7790     14553      6975     14701      5395     10080      5379
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       288      1091       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       273      1257       273       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       635      1366       283      1085       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1764453 n_nop=1763689 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.000832
n_activity=5751 dram_eff=0.2553
bk0: 26a 1764122i bk1: 20a 1764288i bk2: 0a 1764448i bk3: 0a 1764451i bk4: 20a 1764400i bk5: 20a 1764398i bk6: 64a 1764309i bk7: 64a 1764301i bk8: 64a 1764312i bk9: 64a 1764311i bk10: 64a 1764311i bk11: 64a 1764314i bk12: 64a 1764314i bk13: 64a 1764309i bk14: 64a 1764313i bk15: 64a 1764307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000172291
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1764453 n_nop=1763701 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0008297
n_activity=5541 dram_eff=0.2642
bk0: 24a 1764236i bk1: 20a 1764338i bk2: 0a 1764449i bk3: 0a 1764453i bk4: 20a 1764403i bk5: 20a 1764402i bk6: 64a 1764302i bk7: 64a 1764298i bk8: 64a 1764313i bk9: 64a 1764313i bk10: 64a 1764312i bk11: 64a 1764296i bk12: 64a 1764309i bk13: 64a 1764305i bk14: 64a 1764308i bk15: 64a 1764308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000109949
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1764453 n_nop=1763695 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0008343
n_activity=5675 dram_eff=0.2594
bk0: 24a 1764246i bk1: 20a 1764338i bk2: 0a 1764451i bk3: 0a 1764455i bk4: 20a 1764402i bk5: 24a 1764394i bk6: 64a 1764303i bk7: 64a 1764309i bk8: 64a 1764311i bk9: 64a 1764307i bk10: 64a 1764307i bk11: 64a 1764310i bk12: 64a 1764309i bk13: 64a 1764306i bk14: 64a 1764312i bk15: 64a 1764312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.40425e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1764453 n_nop=1763699 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0008275
n_activity=5623 dram_eff=0.2596
bk0: 24a 1764197i bk1: 16a 1764342i bk2: 0a 1764449i bk3: 0a 1764451i bk4: 20a 1764402i bk5: 24a 1764395i bk6: 64a 1764305i bk7: 64a 1764311i bk8: 64a 1764312i bk9: 64a 1764309i bk10: 64a 1764313i bk11: 64a 1764311i bk12: 64a 1764310i bk13: 64a 1764304i bk14: 64a 1764311i bk15: 64a 1764312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000120151
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1764453 n_nop=1763702 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0008286
n_activity=5628 dram_eff=0.2598
bk0: 24a 1764290i bk1: 16a 1764312i bk2: 0a 1764449i bk3: 0a 1764452i bk4: 20a 1764401i bk5: 24a 1764390i bk6: 64a 1764308i bk7: 64a 1764299i bk8: 64a 1764310i bk9: 64a 1764303i bk10: 64a 1764311i bk11: 64a 1764297i bk12: 64a 1764315i bk13: 64a 1764314i bk14: 64a 1764316i bk15: 64a 1764314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000120151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1764453 n_nop=1763705 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0008252
n_activity=5501 dram_eff=0.2647
bk0: 20a 1764317i bk1: 16a 1764312i bk2: 0a 1764448i bk3: 0a 1764451i bk4: 20a 1764401i bk5: 24a 1764394i bk6: 64a 1764305i bk7: 64a 1764301i bk8: 64a 1764308i bk9: 64a 1764311i bk10: 64a 1764312i bk11: 64a 1764308i bk12: 64a 1764310i bk13: 64a 1764299i bk14: 64a 1764312i bk15: 64a 1764308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.35134e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6841, Miss = 183, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 6666, Miss = 180, Miss_rate = 0.027, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7165, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 6392, Miss = 180, Miss_rate = 0.028, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 6959, Miss = 182, Miss_rate = 0.026, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6231, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 6466, Miss = 182, Miss_rate = 0.028, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6755, Miss = 180, Miss_rate = 0.027, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6494, Miss = 182, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 6655, Miss = 180, Miss_rate = 0.027, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7103, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 6502, Miss = 180, Miss_rate = 0.028, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 80229
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0271
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47922
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 266
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21588
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 5112
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2452
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=294135
icnt_total_pkts_simt_to_mem=133503
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.169
	minimum = 6
	maximum = 824
Network latency average = 34.6545
	minimum = 6
	maximum = 480
Slowest packet = 156190
Flit latency average = 18.6727
	minimum = 6
	maximum = 480
Slowest flit = 417020
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0191766
	minimum = 0 (at node 15)
	maximum = 0.0488076 (at node 24)
Accepted packet rate average = 0.0191766
	minimum = 0 (at node 15)
	maximum = 0.0488076 (at node 24)
Injected flit rate average = 0.0521412
	minimum = 0 (at node 15)
	maximum = 0.202375 (at node 16)
Accepted flit rate average= 0.0521412
	minimum = 0 (at node 15)
	maximum = 0.087594 (at node 3)
Injected packet length average = 2.719
Accepted packet length average = 2.719
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.5701 (27 samples)
	minimum = 6 (27 samples)
	maximum = 283.259 (27 samples)
Network latency average = 13.8925 (27 samples)
	minimum = 6 (27 samples)
	maximum = 192.926 (27 samples)
Flit latency average = 9.27225 (27 samples)
	minimum = 6 (27 samples)
	maximum = 191.741 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.00841318 (27 samples)
	minimum = 0.00316369 (27 samples)
	maximum = 0.0156192 (27 samples)
Accepted packet rate average = 0.00841318 (27 samples)
	minimum = 0.00316369 (27 samples)
	maximum = 0.0156192 (27 samples)
Injected flit rate average = 0.022685 (27 samples)
	minimum = 0.00511189 (27 samples)
	maximum = 0.0653768 (27 samples)
Accepted flit rate average = 0.022685 (27 samples)
	minimum = 0.00561535 (27 samples)
	maximum = 0.035497 (27 samples)
Injected packet size average = 2.69636 (27 samples)
Accepted packet size average = 2.69636 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 16 sec (376 sec)
gpgpu_simulation_rate = 393241 (inst/sec)
gpgpu_simulation_rate = 3555 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4020ba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1336723)
GPGPU-Sim uArch: cycles simulated: 1337223  inst.: 147859408 (ipc= 1.2) sim_rate=392200 (inst/sec) elapsed = 0:0:06:17 / Wed Dec  9 00:14:45 2015
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1354223  inst.: 147888240 (ipc= 1.7) sim_rate=391238 (inst/sec) elapsed = 0:0:06:18 / Wed Dec  9 00:14:46 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1371223  inst.: 147904924 (ipc= 1.3) sim_rate=390250 (inst/sec) elapsed = 0:0:06:19 / Wed Dec  9 00:14:47 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim PTX: 153200000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1389223  inst.: 147912678 (ipc= 1.0) sim_rate=389243 (inst/sec) elapsed = 0:0:06:20 / Wed Dec  9 00:14:48 2015
GPGPU-Sim uArch: Shader 5 finished CTA #0 (57701,1336723), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 28 '_Z12lud_diagonalPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=28, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 5.


BRANCH_STATS_PRINT: For Kernel(uid=28, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       61704,       146208,        84760

kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 28 
gpu_sim_cycle = 57702
gpu_sim_insn = 59360
gpu_ipc =       1.0287
gpu_tot_sim_cycle = 1394425
gpu_tot_sim_insn = 147918176
gpu_tot_ipc =     106.0783
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 70192
gpu_stall_icnt2sh    = 105948
gpu_total_sim_rate=389258

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2794651
	L1I_total_cache_misses = 13519
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6375, Miss = 3827, Miss_rate = 0.600, Pending_hits = 248, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6449, Miss = 3889, Miss_rate = 0.603, Pending_hits = 273, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6264, Miss = 3725, Miss_rate = 0.595, Pending_hits = 248, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6089, Miss = 3808, Miss_rate = 0.625, Pending_hits = 240, Reservation_fails = 14587
	L1D_cache_core[4]: Access = 5867, Miss = 3471, Miss_rate = 0.592, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 5924, Miss = 3642, Miss_rate = 0.615, Pending_hits = 235, Reservation_fails = 12778
	L1D_cache_core[6]: Access = 5645, Miss = 3604, Miss_rate = 0.638, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 5830, Miss = 3544, Miss_rate = 0.608, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 5833, Miss = 3679, Miss_rate = 0.631, Pending_hits = 216, Reservation_fails = 11312
	L1D_cache_core[9]: Access = 6038, Miss = 3663, Miss_rate = 0.607, Pending_hits = 279, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 6257, Miss = 3835, Miss_rate = 0.613, Pending_hits = 257, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 6311, Miss = 3883, Miss_rate = 0.615, Pending_hits = 287, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 6439, Miss = 3924, Miss_rate = 0.609, Pending_hits = 273, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6375, Miss = 3795, Miss_rate = 0.595, Pending_hits = 241, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6375, Miss = 3890, Miss_rate = 0.610, Pending_hits = 260, Reservation_fails = 15995
	L1D_total_cache_accesses = 92071
	L1D_total_cache_misses = 56179
	L1D_total_cache_miss_rate = 0.6102
	L1D_total_cache_pending_hits = 3641
	L1D_total_cache_reservation_fails = 216021
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 27903
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216021
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 4888
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 314
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27872
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 5202
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2781132
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13519
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
97590, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 171272800
gpgpu_n_tot_w_icount = 5352275
gpgpu_n_stall_shd_mem = 531515
gpgpu_n_mem_read_local = 314
gpgpu_n_mem_write_local = 5202
gpgpu_n_mem_read_global = 50643
gpgpu_n_mem_write_global = 21603
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 961024
gpgpu_n_store_insn = 345648
gpgpu_n_shmem_insn = 11780864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1051680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 278726
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 252789
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:613024	W0_Idle:8279511	W0_Scoreboard:5833272	W1:10190	W2:9520	W3:8850	W4:8180	W5:7510	W6:6840	W7:6170	W8:5500	W9:4830	W10:4160	W11:3490	W12:2820	W13:2150	W14:1480	W15:810	W16:993713	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4276062
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 405144 {8:50643,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1555416 {72:21603,}
traffic_breakdown_coretomem[INST_ACC_R] = 20208 {8:2526,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2512 {8:314,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 366864 {40:240,72:4962,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6887448 {136:50643,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172824 {8:21603,}
traffic_breakdown_memtocore[INST_ACC_R] = 343536 {136:2526,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 42704 {136:314,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 41616 {8:5202,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 246 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1394424 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	60322 	8649 	7481 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	64449 	3158 	1416 	1161 	1691 	3775 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18181 	29201 	3447 	143 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	4469 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1250 	57 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       5855      3962    none      none        2924      2759     12171      7138     22367      7015     15478      7885      7325      7952      5320      7789
dram[1]:       5451      3987    none      none        2417      1769      6879      6826      8522      7277     14256      7449     14682      5398      9669      5379
dram[2]:       4906      3827    none      none        2719      2764      6782     12758      7745     22783      7971     15305      7773      6939      7544      5328
dram[3]:       3659      3132    none      none        1745      2244      6797      7414      7934      8553      7581     13989      5403     14050      5373      9530
dram[4]:       4586      4041    none      none        2894      2600     12929      7324     23069      7196     15690      7751      7239      8028      5321      7980
dram[5]:       6067      5075    none      none        2344      1605      7588      6773      8364      7790     14553      6975     14701      5395     10080      5379
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       288      1091       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       273      1257       273       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       635      1366       283      1085       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1840619 n_nop=1839855 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0007976
n_activity=5751 dram_eff=0.2553
bk0: 26a 1840288i bk1: 20a 1840454i bk2: 0a 1840614i bk3: 0a 1840617i bk4: 20a 1840566i bk5: 20a 1840564i bk6: 64a 1840475i bk7: 64a 1840467i bk8: 64a 1840478i bk9: 64a 1840477i bk10: 64a 1840477i bk11: 64a 1840480i bk12: 64a 1840480i bk13: 64a 1840475i bk14: 64a 1840479i bk15: 64a 1840473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000165162
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1840619 n_nop=1839867 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0007954
n_activity=5541 dram_eff=0.2642
bk0: 24a 1840402i bk1: 20a 1840504i bk2: 0a 1840615i bk3: 0a 1840619i bk4: 20a 1840569i bk5: 20a 1840568i bk6: 64a 1840468i bk7: 64a 1840464i bk8: 64a 1840479i bk9: 64a 1840479i bk10: 64a 1840478i bk11: 64a 1840462i bk12: 64a 1840475i bk13: 64a 1840471i bk14: 64a 1840474i bk15: 64a 1840474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000105399
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1840619 n_nop=1839861 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0007997
n_activity=5675 dram_eff=0.2594
bk0: 24a 1840412i bk1: 20a 1840504i bk2: 0a 1840617i bk3: 0a 1840621i bk4: 20a 1840568i bk5: 24a 1840560i bk6: 64a 1840469i bk7: 64a 1840475i bk8: 64a 1840477i bk9: 64a 1840473i bk10: 64a 1840473i bk11: 64a 1840476i bk12: 64a 1840475i bk13: 64a 1840472i bk14: 64a 1840478i bk15: 64a 1840478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.13924e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1840619 n_nop=1839865 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0007932
n_activity=5623 dram_eff=0.2596
bk0: 24a 1840363i bk1: 16a 1840508i bk2: 0a 1840615i bk3: 0a 1840617i bk4: 20a 1840568i bk5: 24a 1840561i bk6: 64a 1840471i bk7: 64a 1840477i bk8: 64a 1840478i bk9: 64a 1840475i bk10: 64a 1840479i bk11: 64a 1840477i bk12: 64a 1840476i bk13: 64a 1840470i bk14: 64a 1840477i bk15: 64a 1840478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000115179
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1840619 n_nop=1839868 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0007943
n_activity=5628 dram_eff=0.2598
bk0: 24a 1840456i bk1: 16a 1840478i bk2: 0a 1840615i bk3: 0a 1840618i bk4: 20a 1840567i bk5: 24a 1840556i bk6: 64a 1840474i bk7: 64a 1840465i bk8: 64a 1840476i bk9: 64a 1840469i bk10: 64a 1840477i bk11: 64a 1840463i bk12: 64a 1840481i bk13: 64a 1840480i bk14: 64a 1840482i bk15: 64a 1840480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000115179
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1840619 n_nop=1839871 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.000791
n_activity=5501 dram_eff=0.2647
bk0: 20a 1840483i bk1: 16a 1840478i bk2: 0a 1840614i bk3: 0a 1840617i bk4: 20a 1840567i bk5: 24a 1840560i bk6: 64a 1840471i bk7: 64a 1840467i bk8: 64a 1840474i bk9: 64a 1840477i bk10: 64a 1840478i bk11: 64a 1840474i bk12: 64a 1840476i bk13: 64a 1840465i bk14: 64a 1840478i bk15: 64a 1840474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.96438e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6843, Miss = 183, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 6671, Miss = 180, Miss_rate = 0.027, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7182, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 6392, Miss = 180, Miss_rate = 0.028, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 6981, Miss = 182, Miss_rate = 0.026, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6232, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 6468, Miss = 182, Miss_rate = 0.028, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6755, Miss = 180, Miss_rate = 0.027, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6497, Miss = 182, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 6675, Miss = 180, Miss_rate = 0.027, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7105, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 6502, Miss = 180, Miss_rate = 0.028, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 80303
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0271
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47922
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 269
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21603
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 5157
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2463
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=294265
icnt_total_pkts_simt_to_mem=133673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.07432
	minimum = 6
	maximum = 14
Network latency average = 7.07432
	minimum = 6
	maximum = 14
Slowest packet = 160475
Flit latency average = 6.07667
	minimum = 6
	maximum = 10
Slowest flit = 427683
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 9.49964e-05
	minimum = 0 (at node 0)
	maximum = 0.00128245 (at node 5)
Accepted packet rate average = 9.49964e-05
	minimum = 0 (at node 0)
	maximum = 0.00128245 (at node 5)
Injected flit rate average = 0.00019256
	minimum = 0 (at node 0)
	maximum = 0.00294617 (at node 5)
Accepted flit rate average= 0.00019256
	minimum = 0 (at node 0)
	maximum = 0.00225295 (at node 5)
Injected packet length average = 2.02703
Accepted packet length average = 2.02703
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.1595 (28 samples)
	minimum = 6 (28 samples)
	maximum = 273.643 (28 samples)
Network latency average = 13.649 (28 samples)
	minimum = 6 (28 samples)
	maximum = 186.536 (28 samples)
Flit latency average = 9.15812 (28 samples)
	minimum = 6 (28 samples)
	maximum = 185.25 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.0081161 (28 samples)
	minimum = 0.0030507 (28 samples)
	maximum = 0.0151072 (28 samples)
Accepted packet rate average = 0.0081161 (28 samples)
	minimum = 0.0030507 (28 samples)
	maximum = 0.0151072 (28 samples)
Injected flit rate average = 0.0218817 (28 samples)
	minimum = 0.00492933 (28 samples)
	maximum = 0.0631471 (28 samples)
Accepted flit rate average = 0.0218817 (28 samples)
	minimum = 0.0054148 (28 samples)
	maximum = 0.0343097 (28 samples)
Injected packet size average = 2.69608 (28 samples)
Accepted packet size average = 2.69608 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 20 sec (380 sec)
gpgpu_simulation_rate = 389258 (inst/sec)
gpgpu_simulation_rate = 3669 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402175 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (6,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1394425)
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1394425)
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1394425)
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1394425)
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1394425)
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1394425)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 1400425  inst.: 147971568 (ipc= 8.9) sim_rate=388376 (inst/sec) elapsed = 0:0:06:21 / Wed Dec  9 00:14:49 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 153300000 instructions simulated : ctaid=(3,0,0) tid=(15,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 1409425  inst.: 148061648 (ipc= 9.6) sim_rate=387595 (inst/sec) elapsed = 0:0:06:22 / Wed Dec  9 00:14:50 2015
GPGPU-Sim PTX: 153400000 instructions simulated : ctaid=(2,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1417925  inst.: 148193136 (ipc=11.7) sim_rate=386927 (inst/sec) elapsed = 0:0:06:23 / Wed Dec  9 00:14:51 2015
GPGPU-Sim PTX: 153500000 instructions simulated : ctaid=(2,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 153600000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1426425  inst.: 148324752 (ipc=12.7) sim_rate=386262 (inst/sec) elapsed = 0:0:06:24 / Wed Dec  9 00:14:52 2015
GPGPU-Sim PTX: 153700000 instructions simulated : ctaid=(3,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1435425  inst.: 148461696 (ipc=13.3) sim_rate=385614 (inst/sec) elapsed = 0:0:06:25 / Wed Dec  9 00:14:53 2015
GPGPU-Sim PTX: 153800000 instructions simulated : ctaid=(5,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 153900000 instructions simulated : ctaid=(1,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1443925  inst.: 148599600 (ipc=13.8) sim_rate=384973 (inst/sec) elapsed = 0:0:06:26 / Wed Dec  9 00:14:54 2015
GPGPU-Sim PTX: 154000000 instructions simulated : ctaid=(1,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1452425  inst.: 148737584 (ipc=14.1) sim_rate=384334 (inst/sec) elapsed = 0:0:06:27 / Wed Dec  9 00:14:55 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 154100000 instructions simulated : ctaid=(5,0,0) tid=(15,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: Shader 7 finished CTA #0 (64618,1394425), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 29 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=29, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 10 finished CTA #0 (64625,1394425), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 29 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=29, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (64631,1394425), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 29 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=29, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (64713,1394425), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 29 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=29, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 9 finished CTA #0 (66296,1394425), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 29 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=29, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 11 finished CTA #0 (66309,1394425), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 29 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=29, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 11.


BRANCH_STATS_PRINT: For Kernel(uid=29, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720        192     0.500000        0.500000            6
         758    extrinsic          7e0        864     0.111111        0.055556           54
         7d8    extrinsic          748        768     1.000000        0.500000           48
         818    extrinsic          8a0       1632     0.058824        0.029412          102
         898    extrinsic          808       1536     1.000000        0.500000           96
         5d0    extrinsic          658        864     0.111111        0.055556           54
         650    extrinsic          5c0        768     1.000000        0.500000           48
         678    extrinsic          718       1632     0.058824        0.029412          102
         710    extrinsic          668       1536     1.000000        0.500000           96
         718    extrinsic          8a0         96     1.000000        0.500000            6
         8c0    extrinsic          a08        192     0.500000        0.500000            6
         a30    intrinsic          c40       1632     0.058824        0.029412          102
         a50    intrinsic          b38      13056     0.117647        0.058824          816
         c38    intrinsic          a20       1536     1.000000        0.500000           96
         b30    intrinsic          a40      11520     1.000000        0.500000          720
         8e8    intrinsic          a00       1536     0.062500        0.031250           96
         908    intrinsic          9f0      12960     0.111111        0.055556          810
         9e8    intrinsic          8f8      11520     1.000000        0.500000          720
         9f8    intrinsic          8d8       1440     1.000000        0.500000           90
         a00    extrinsic          c40         96     1.000000        0.500000            6
         c60    extrinsic          d40        192     0.500000        0.500000            6
         d88    extrinsic          e10       1632     0.058824        0.029412          102
         e08    extrinsic          d78       1536     1.000000        0.500000           96
         c98    extrinsic          d38       1536     0.062500        0.031250           96
         d30    extrinsic          c88       1440     1.000000        0.500000           90
         d38    extrinsic          e10         96     1.000000        0.500000            6


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

      958368,       954912,            0

kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 29 
gpu_sim_cycle = 66310
gpu_sim_insn = 924480
gpu_ipc =      13.9418
gpu_tot_sim_cycle = 1460735
gpu_tot_sim_insn = 148842656
gpu_tot_ipc =     101.8957
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 70192
gpu_stall_icnt2sh    = 105949
gpu_total_sim_rate=384606

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2826145
	L1I_total_cache_misses = 13633
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6375, Miss = 3827, Miss_rate = 0.600, Pending_hits = 248, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6449, Miss = 3889, Miss_rate = 0.603, Pending_hits = 273, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6264, Miss = 3725, Miss_rate = 0.595, Pending_hits = 248, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6089, Miss = 3808, Miss_rate = 0.625, Pending_hits = 240, Reservation_fails = 14587
	L1D_cache_core[4]: Access = 5867, Miss = 3471, Miss_rate = 0.592, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 5924, Miss = 3642, Miss_rate = 0.615, Pending_hits = 235, Reservation_fails = 12778
	L1D_cache_core[6]: Access = 5820, Miss = 3687, Miss_rate = 0.634, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6005, Miss = 3627, Miss_rate = 0.604, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6008, Miss = 3761, Miss_rate = 0.626, Pending_hits = 216, Reservation_fails = 11312
	L1D_cache_core[9]: Access = 6213, Miss = 3762, Miss_rate = 0.606, Pending_hits = 279, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 6432, Miss = 3918, Miss_rate = 0.609, Pending_hits = 257, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 6486, Miss = 3982, Miss_rate = 0.614, Pending_hits = 287, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 6439, Miss = 3924, Miss_rate = 0.609, Pending_hits = 273, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6375, Miss = 3795, Miss_rate = 0.595, Pending_hits = 241, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6375, Miss = 3890, Miss_rate = 0.610, Pending_hits = 260, Reservation_fails = 15995
	L1D_total_cache_accesses = 93121
	L1D_total_cache_misses = 56708
	L1D_total_cache_miss_rate = 0.6090
	L1D_total_cache_pending_hits = 3641
	L1D_total_cache_reservation_fails = 216021
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 27921
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216021
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5160
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 330
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27890
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 5490
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2812512
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13633
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
97590, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 6510, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 173186080
gpgpu_n_tot_w_icount = 5412065
gpgpu_n_stall_shd_mem = 547979
gpgpu_n_mem_read_local = 330
gpgpu_n_mem_write_local = 5490
gpgpu_n_mem_read_global = 50867
gpgpu_n_mem_write_global = 21789
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 965632
gpgpu_n_store_insn = 348624
gpgpu_n_shmem_insn = 11885216
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1061472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 295190
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 252789
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:613024	W0_Idle:8721782	W0_Scoreboard:6113625	W1:10190	W2:9520	W3:8850	W4:8180	W5:7510	W6:6840	W7:6170	W8:5500	W9:4830	W10:4160	W11:3490	W12:2820	W13:2150	W14:1480	W15:810	W16:1053395	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4276170
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 406936 {8:50867,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1568808 {72:21789,}
traffic_breakdown_coretomem[INST_ACC_R] = 21120 {8:2640,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2640 {8:330,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 387600 {40:240,72:5250,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6917912 {136:50867,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 174312 {8:21789,}
traffic_breakdown_memtocore[INST_ACC_R] = 359040 {136:2640,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 44880 {136:330,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 43920 {8:5490,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 245 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1460734 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61036 	8649 	7481 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	65277 	3158 	1416 	1161 	1691 	3775 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18411 	29211 	3447 	143 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	4943 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1316 	57 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       6093      4011    none      none        2924      2759     12171      7138     22367      7015     15478      8063      7325      8072      5320      7905
dram[1]:       5702      4011    none      none        2417      1769      6879      6826      8522      7277     14256      7626     14682      5398      9669      5379
dram[2]:       5157      3851    none      none        2719      2764      6782     12758      7745     22783      8149     15305      7893      6939      7664      5328
dram[3]:       4223      3161    none      none        1745      2244      6797      7414      7934      8553      7758     13989      5403     14050      5373      9530
dram[4]:       5018      4273    none      none        2894      2600     12929      7324     23069      7196     15690      7956      7239      8143      5321      8100
dram[5]:       6400      5475    none      none        2344      1605      7588      6773      8364      7790     14553      7170     14701      5395     10080      5379
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       288      1091       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       273      1257       273       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       635      1366       283      1085       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1928147 n_nop=1927383 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0007614
n_activity=5751 dram_eff=0.2553
bk0: 26a 1927816i bk1: 20a 1927982i bk2: 0a 1928142i bk3: 0a 1928145i bk4: 20a 1928094i bk5: 20a 1928092i bk6: 64a 1928003i bk7: 64a 1927995i bk8: 64a 1928006i bk9: 64a 1928005i bk10: 64a 1928005i bk11: 64a 1928008i bk12: 64a 1928008i bk13: 64a 1928003i bk14: 64a 1928007i bk15: 64a 1928001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000157664
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1928147 n_nop=1927395 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0007593
n_activity=5541 dram_eff=0.2642
bk0: 24a 1927930i bk1: 20a 1928032i bk2: 0a 1928143i bk3: 0a 1928147i bk4: 20a 1928097i bk5: 20a 1928096i bk6: 64a 1927996i bk7: 64a 1927992i bk8: 64a 1928007i bk9: 64a 1928007i bk10: 64a 1928006i bk11: 64a 1927990i bk12: 64a 1928003i bk13: 64a 1927999i bk14: 64a 1928002i bk15: 64a 1928002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000100615
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1928147 n_nop=1927389 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0007634
n_activity=5675 dram_eff=0.2594
bk0: 24a 1927940i bk1: 20a 1928032i bk2: 0a 1928145i bk3: 0a 1928149i bk4: 20a 1928096i bk5: 24a 1928088i bk6: 64a 1927997i bk7: 64a 1928003i bk8: 64a 1928005i bk9: 64a 1928001i bk10: 64a 1928001i bk11: 64a 1928004i bk12: 64a 1928003i bk13: 64a 1928000i bk14: 64a 1928006i bk15: 64a 1928006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.86055e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1928147 n_nop=1927393 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0007572
n_activity=5623 dram_eff=0.2596
bk0: 24a 1927891i bk1: 16a 1928036i bk2: 0a 1928143i bk3: 0a 1928145i bk4: 20a 1928096i bk5: 24a 1928089i bk6: 64a 1927999i bk7: 64a 1928005i bk8: 64a 1928006i bk9: 64a 1928003i bk10: 64a 1928007i bk11: 64a 1928005i bk12: 64a 1928004i bk13: 64a 1927998i bk14: 64a 1928005i bk15: 64a 1928006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00010995
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1928147 n_nop=1927396 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0007582
n_activity=5628 dram_eff=0.2598
bk0: 24a 1927984i bk1: 16a 1928006i bk2: 0a 1928143i bk3: 0a 1928146i bk4: 20a 1928095i bk5: 24a 1928084i bk6: 64a 1928002i bk7: 64a 1927993i bk8: 64a 1928004i bk9: 64a 1927997i bk10: 64a 1928005i bk11: 64a 1927991i bk12: 64a 1928009i bk13: 64a 1928008i bk14: 64a 1928010i bk15: 64a 1928008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00010995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1928147 n_nop=1927399 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0007551
n_activity=5501 dram_eff=0.2647
bk0: 20a 1928011i bk1: 16a 1928006i bk2: 0a 1928142i bk3: 0a 1928145i bk4: 20a 1928095i bk5: 24a 1928088i bk6: 64a 1927999i bk7: 64a 1927995i bk8: 64a 1928002i bk9: 64a 1928005i bk10: 64a 1928006i bk11: 64a 1928002i bk12: 64a 1928004i bk13: 64a 1927993i bk14: 64a 1928006i bk15: 64a 1928002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.55744e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6893, Miss = 183, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 6780, Miss = 180, Miss_rate = 0.027, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7226, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 6446, Miss = 180, Miss_rate = 0.028, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7113, Miss = 182, Miss_rate = 0.026, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6242, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 6572, Miss = 182, Miss_rate = 0.028, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6769, Miss = 180, Miss_rate = 0.027, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6546, Miss = 182, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 6804, Miss = 180, Miss_rate = 0.026, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7148, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 6592, Miss = 180, Miss_rate = 0.027, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 81131
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0268
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 285
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21789
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 5445
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2577
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=296509
icnt_total_pkts_simt_to_mem=135449
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.53382
	minimum = 6
	maximum = 19
Network latency average = 7.5151
	minimum = 6
	maximum = 15
Slowest packet = 160611
Flit latency average = 6.11119
	minimum = 6
	maximum = 13
Slowest flit = 427943
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000924948
	minimum = 0 (at node 0)
	maximum = 0.00224702 (at node 9)
Accepted packet rate average = 0.000924948
	minimum = 0 (at node 0)
	maximum = 0.00224702 (at node 9)
Injected flit rate average = 0.00224535
	minimum = 0 (at node 0)
	maximum = 0.00622832 (at node 24)
Accepted flit rate average= 0.00224535
	minimum = 0 (at node 0)
	maximum = 0.00646961 (at node 9)
Injected packet length average = 2.42754
Accepted packet length average = 2.42754
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.7931 (29 samples)
	minimum = 6 (29 samples)
	maximum = 264.862 (29 samples)
Network latency average = 13.4375 (29 samples)
	minimum = 6 (29 samples)
	maximum = 180.621 (29 samples)
Flit latency average = 9.05305 (29 samples)
	minimum = 6 (29 samples)
	maximum = 179.31 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.00786813 (29 samples)
	minimum = 0.0029455 (29 samples)
	maximum = 0.0146637 (29 samples)
Accepted packet rate average = 0.00786813 (29 samples)
	minimum = 0.0029455 (29 samples)
	maximum = 0.0146637 (29 samples)
Injected flit rate average = 0.0212046 (29 samples)
	minimum = 0.00475935 (29 samples)
	maximum = 0.0611844 (29 samples)
Accepted flit rate average = 0.0212046 (29 samples)
	minimum = 0.00522808 (29 samples)
	maximum = 0.0333497 (29 samples)
Injected packet size average = 2.69499 (29 samples)
Accepted packet size average = 2.69499 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 27 sec (387 sec)
gpgpu_simulation_rate = 384606 (inst/sec)
gpgpu_simulation_rate = 3774 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402230 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (6,6,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1460735)
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1460735)
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1460735)
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1460735)
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1460735)
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1460735)
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1460735)
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1460735)
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1460735)
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1460735)
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1460735)
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1460735)
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1460735)
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1460735)
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1460735)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1460735)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1460735)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1460735)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1460735)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1460735)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1460735)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1460735)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1460735)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1460735)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1460735)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1460735)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1460735)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1460735)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1460735)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1460735)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1460735)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1460735)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1460735)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1460735)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1460735)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1460735)
GPGPU-Sim PTX: 154200000 instructions simulated : ctaid=(5,0,0) tid=(15,15,0)
GPGPU-Sim PTX: 154300000 instructions simulated : ctaid=(1,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 154400000 instructions simulated : ctaid=(2,5,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 1461235  inst.: 149114304 (ipc=543.3) sim_rate=384315 (inst/sec) elapsed = 0:0:06:28 / Wed Dec  9 00:14:56 2015
GPGPU-Sim PTX: 154500000 instructions simulated : ctaid=(5,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 154600000 instructions simulated : ctaid=(2,5,0) tid=(15,9,0)
GPGPU-Sim PTX: 154700000 instructions simulated : ctaid=(5,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 154800000 instructions simulated : ctaid=(2,2,0) tid=(15,15,0)
GPGPU-Sim PTX: 154900000 instructions simulated : ctaid=(5,3,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 1462235  inst.: 149650816 (ipc=538.8) sim_rate=384706 (inst/sec) elapsed = 0:0:06:29 / Wed Dec  9 00:14:57 2015
GPGPU-Sim PTX: 155000000 instructions simulated : ctaid=(0,0,0) tid=(15,13,0)
GPGPU-Sim PTX: 155100000 instructions simulated : ctaid=(3,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 155200000 instructions simulated : ctaid=(2,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 155300000 instructions simulated : ctaid=(0,2,0) tid=(15,13,0)
GPGPU-Sim PTX: 155400000 instructions simulated : ctaid=(0,2,0) tid=(15,11,0)
GPGPU-Sim PTX: 155500000 instructions simulated : ctaid=(5,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 155600000 instructions simulated : ctaid=(5,0,0) tid=(15,13,0)
GPGPU-Sim PTX: 155700000 instructions simulated : ctaid=(5,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 155800000 instructions simulated : ctaid=(5,4,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 1463235  inst.: 150461216 (ipc=647.4) sim_rate=385797 (inst/sec) elapsed = 0:0:06:30 / Wed Dec  9 00:14:58 2015
GPGPU-Sim PTX: 155900000 instructions simulated : ctaid=(2,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 156000000 instructions simulated : ctaid=(5,3,0) tid=(15,9,0)
GPGPU-Sim PTX: 156100000 instructions simulated : ctaid=(5,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 156200000 instructions simulated : ctaid=(5,4,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 1463735  inst.: 150869696 (ipc=675.7) sim_rate=385856 (inst/sec) elapsed = 0:0:06:31 / Wed Dec  9 00:14:59 2015
GPGPU-Sim PTX: 156300000 instructions simulated : ctaid=(2,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 156400000 instructions simulated : ctaid=(4,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 156500000 instructions simulated : ctaid=(5,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 156600000 instructions simulated : ctaid=(5,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 156700000 instructions simulated : ctaid=(5,1,0) tid=(15,9,0)
GPGPU-Sim PTX: 156800000 instructions simulated : ctaid=(5,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 156900000 instructions simulated : ctaid=(4,1,0) tid=(15,15,0)
GPGPU-Sim PTX: 157000000 instructions simulated : ctaid=(2,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 157100000 instructions simulated : ctaid=(5,3,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 1464735  inst.: 151678784 (ipc=709.0) sim_rate=386935 (inst/sec) elapsed = 0:0:06:32 / Wed Dec  9 00:15:00 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4103,1460735), 1 CTAs running
GPGPU-Sim PTX: 157200000 instructions simulated : ctaid=(2,3,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4222,1460735), 1 CTAs running
GPGPU-Sim PTX: 157300000 instructions simulated : ctaid=(0,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 157400000 instructions simulated : ctaid=(4,2,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4433,1460735), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4468,1460735), 2 CTAs running
GPGPU-Sim PTX: 157500000 instructions simulated : ctaid=(3,5,0) tid=(15,11,0)
GPGPU-Sim PTX: 157600000 instructions simulated : ctaid=(1,4,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4624,1460735), 2 CTAs running
GPGPU-Sim PTX: 157700000 instructions simulated : ctaid=(5,3,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4865,1460735), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4914,1460735), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4914,1460735), 2 CTAs running
GPGPU-Sim PTX: 157800000 instructions simulated : ctaid=(0,5,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 1465735  inst.: 152383712 (ipc=708.2) sim_rate=387744 (inst/sec) elapsed = 0:0:06:33 / Wed Dec  9 00:15:01 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5028,1460735), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5071,1460735), 1 CTAs running
GPGPU-Sim PTX: 157900000 instructions simulated : ctaid=(1,4,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5145,1460735), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5147,1460735), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5156,1460735), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5163,1460735), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5225,1460735), 1 CTAs running
GPGPU-Sim PTX: 158000000 instructions simulated : ctaid=(3,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 158100000 instructions simulated : ctaid=(2,5,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5860,1460735), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 30 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=30, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 4 finished CTA #1 (5865,1460735), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 30 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=30, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim PTX: 158200000 instructions simulated : ctaid=(5,5,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 1466735  inst.: 152765408 (ipc=653.8) sim_rate=387729 (inst/sec) elapsed = 0:0:06:34 / Wed Dec  9 00:15:02 2015
GPGPU-Sim PTX: 158300000 instructions simulated : ctaid=(5,5,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6404,1460735), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6408,1460735), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6451,1460735), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 30 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=30, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 13 finished CTA #1 (6452,1460735), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6478,1460735), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 30 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=30, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 7 finished CTA #1 (6496,1460735), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 30 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=30, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 6 finished CTA #1 (6503,1460735), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 30 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=30, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 11 finished CTA #1 (6520,1460735), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 30 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=30, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 14 finished CTA #1 (6525,1460735), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6532,1460735), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 30 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=30, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 8 finished CTA #1 (6582,1460735), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 30 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=30, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 1 finished CTA #1 (6642,1460735), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6687,1460735), 1 CTAs running
GPGPU-Sim PTX: 158400000 instructions simulated : ctaid=(2,5,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7732,1460735), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 30 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=30, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim uArch: Shader 13 finished CTA #2 (7790,1460735), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 30 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=30, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim uArch: Shader 1 finished CTA #2 (7803,1460735), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 30 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=30, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim uArch: Shader 0 finished CTA #2 (7809,1460735), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 30 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=30, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim uArch: Shader 2 finished CTA #2 (7815,1460735), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 30 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=30, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim uArch: Shader 14 finished CTA #2 (7851,1460735), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 30 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=30, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      13056     0.058824        0.058824          408
        1068    intrinsic          fa8      12288     1.000000        1.000000          384


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 14.


BRANCH_STATS_PRINT: For Kernel(uid=30, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070     156672     0.058824        0.058824         4896
        1068    intrinsic          fa8     147456     1.000000        1.000000         4608


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

     4285440,            0,            0

kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 30 
gpu_sim_cycle = 7852
gpu_sim_insn = 4137984
gpu_ipc =     526.9974
gpu_tot_sim_cycle = 1468587
gpu_tot_sim_insn = 152980640
gpu_tot_ipc =     104.1686
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 72546
gpu_stall_icnt2sh    = 111075
gpu_total_sim_rate=388275

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2895994
	L1I_total_cache_misses = 14074
	L1I_total_cache_miss_rate = 0.0049
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6567, Miss = 3923, Miss_rate = 0.597, Pending_hits = 264, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6641, Miss = 3991, Miss_rate = 0.601, Pending_hits = 289, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6456, Miss = 3825, Miss_rate = 0.592, Pending_hits = 264, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6217, Miss = 3882, Miss_rate = 0.624, Pending_hits = 240, Reservation_fails = 14587
	L1D_cache_core[4]: Access = 5995, Miss = 3539, Miss_rate = 0.590, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6052, Miss = 3706, Miss_rate = 0.612, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 5948, Miss = 3766, Miss_rate = 0.633, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6133, Miss = 3706, Miss_rate = 0.604, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6136, Miss = 3840, Miss_rate = 0.626, Pending_hits = 216, Reservation_fails = 11312
	L1D_cache_core[9]: Access = 6341, Miss = 3827, Miss_rate = 0.604, Pending_hits = 279, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 6560, Miss = 3998, Miss_rate = 0.609, Pending_hits = 257, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 6614, Miss = 4061, Miss_rate = 0.614, Pending_hits = 287, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 6631, Miss = 4020, Miss_rate = 0.606, Pending_hits = 289, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6567, Miss = 3891, Miss_rate = 0.593, Pending_hits = 257, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6567, Miss = 3986, Miss_rate = 0.607, Pending_hits = 276, Reservation_fails = 15995
	L1D_total_cache_accesses = 95425
	L1D_total_cache_misses = 57961
	L1D_total_cache_miss_rate = 0.6074
	L1D_total_cache_pending_hits = 3737
	L1D_total_cache_reservation_fails = 216153
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 28785
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216153
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5160
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 330
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28754
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 5490
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2881920
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14074
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
98055, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 177471520
gpgpu_n_tot_w_icount = 5545985
gpgpu_n_stall_shd_mem = 549263
gpgpu_n_mem_read_local = 330
gpgpu_n_mem_write_local = 5490
gpgpu_n_mem_read_global = 52120
gpgpu_n_mem_write_global = 22365
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 993280
gpgpu_n_store_insn = 357840
gpgpu_n_shmem_insn = 12198560
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1089120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 295190
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254073
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:622612	W0_Idle:8738508	W0_Scoreboard:6161595	W1:10190	W2:9520	W3:8850	W4:8180	W5:7510	W6:6840	W7:6170	W8:5500	W9:4830	W10:4160	W11:3490	W12:2820	W13:2150	W14:1480	W15:810	W16:1053395	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4410090
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 416960 {8:52120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1610280 {72:22365,}
traffic_breakdown_coretomem[INST_ACC_R] = 21392 {8:2674,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2640 {8:330,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 387600 {40:240,72:5250,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7088320 {136:52120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 178920 {8:22365,}
traffic_breakdown_memtocore[INST_ACC_R] = 363664 {136:2674,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 44880 {136:330,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 43920 {8:5490,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 244 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1468586 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62369 	9063 	7563 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	66574 	3455 	1502 	1206 	1742 	3862 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18655 	30009 	3657 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	5519 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1326 	59 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       6093      4011    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      8687      5320      8450
dram[1]:       5702      4011    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      6097      9669      5991
dram[2]:       5157      3851    none      none        2719      2764      6782     12758      7745     22783      8579     15305      8545      6939      8219      5328
dram[3]:       4223      3161    none      none        1745      2244      6797      7414      7934      8553      9003     13989      6061     14050      5970      9530
dram[4]:       5018      4273    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239      8787      5321      8641
dram[5]:       6400      5475    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      6031     10080      5970
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       288      1091       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       273      1257       273       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       283      1085       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1938511 n_nop=1937747 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0007573
n_activity=5751 dram_eff=0.2553
bk0: 26a 1938180i bk1: 20a 1938346i bk2: 0a 1938506i bk3: 0a 1938509i bk4: 20a 1938458i bk5: 20a 1938456i bk6: 64a 1938367i bk7: 64a 1938359i bk8: 64a 1938370i bk9: 64a 1938369i bk10: 64a 1938369i bk11: 64a 1938372i bk12: 64a 1938372i bk13: 64a 1938367i bk14: 64a 1938371i bk15: 64a 1938365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000156821
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1938511 n_nop=1937759 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0007552
n_activity=5541 dram_eff=0.2642
bk0: 24a 1938294i bk1: 20a 1938396i bk2: 0a 1938507i bk3: 0a 1938511i bk4: 20a 1938461i bk5: 20a 1938460i bk6: 64a 1938360i bk7: 64a 1938356i bk8: 64a 1938371i bk9: 64a 1938371i bk10: 64a 1938370i bk11: 64a 1938354i bk12: 64a 1938367i bk13: 64a 1938363i bk14: 64a 1938366i bk15: 64a 1938366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000100077
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1938511 n_nop=1937753 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0007593
n_activity=5675 dram_eff=0.2594
bk0: 24a 1938304i bk1: 20a 1938396i bk2: 0a 1938509i bk3: 0a 1938513i bk4: 20a 1938460i bk5: 24a 1938452i bk6: 64a 1938361i bk7: 64a 1938367i bk8: 64a 1938369i bk9: 64a 1938365i bk10: 64a 1938365i bk11: 64a 1938368i bk12: 64a 1938367i bk13: 64a 1938364i bk14: 64a 1938370i bk15: 64a 1938370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.82922e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1938511 n_nop=1937757 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0007532
n_activity=5623 dram_eff=0.2596
bk0: 24a 1938255i bk1: 16a 1938400i bk2: 0a 1938507i bk3: 0a 1938509i bk4: 20a 1938460i bk5: 24a 1938453i bk6: 64a 1938363i bk7: 64a 1938369i bk8: 64a 1938370i bk9: 64a 1938367i bk10: 64a 1938371i bk11: 64a 1938369i bk12: 64a 1938368i bk13: 64a 1938362i bk14: 64a 1938369i bk15: 64a 1938370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000109362
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1938511 n_nop=1937760 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0007542
n_activity=5628 dram_eff=0.2598
bk0: 24a 1938348i bk1: 16a 1938370i bk2: 0a 1938507i bk3: 0a 1938510i bk4: 20a 1938459i bk5: 24a 1938448i bk6: 64a 1938366i bk7: 64a 1938357i bk8: 64a 1938368i bk9: 64a 1938361i bk10: 64a 1938369i bk11: 64a 1938355i bk12: 64a 1938373i bk13: 64a 1938372i bk14: 64a 1938374i bk15: 64a 1938372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000109362
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1938511 n_nop=1937763 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0007511
n_activity=5501 dram_eff=0.2647
bk0: 20a 1938375i bk1: 16a 1938370i bk2: 0a 1938506i bk3: 0a 1938509i bk4: 20a 1938459i bk5: 24a 1938452i bk6: 64a 1938363i bk7: 64a 1938359i bk8: 64a 1938366i bk9: 64a 1938369i bk10: 64a 1938370i bk11: 64a 1938366i bk12: 64a 1938368i bk13: 64a 1938357i bk14: 64a 1938370i bk15: 64a 1938366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.51169e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6893, Miss = 183, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7025, Miss = 180, Miss_rate = 0.026, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7226, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 6802, Miss = 180, Miss_rate = 0.026, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7369, Miss = 182, Miss_rate = 0.025, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6242, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 6940, Miss = 182, Miss_rate = 0.026, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6769, Miss = 180, Miss_rate = 0.027, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6560, Miss = 182, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7056, Miss = 180, Miss_rate = 0.026, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7148, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 6964, Miss = 180, Miss_rate = 0.026, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 82994
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0262
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49399
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 285
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22365
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 5445
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2611
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=303520
icnt_total_pkts_simt_to_mem=138464
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.098
	minimum = 6
	maximum = 402
Network latency average = 15.8025
	minimum = 6
	maximum = 372
Slowest packet = 162706
Flit latency average = 12.1454
	minimum = 6
	maximum = 372
Slowest flit = 432578
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0175751
	minimum = 0 (at node 15)
	maximum = 0.0473765 (at node 26)
Accepted packet rate average = 0.0175751
	minimum = 0 (at node 15)
	maximum = 0.0473765 (at node 26)
Injected flit rate average = 0.0472916
	minimum = 0 (at node 15)
	maximum = 0.171676 (at node 26)
Accepted flit rate average= 0.0472916
	minimum = 0 (at node 15)
	maximum = 0.0799796 (at node 26)
Injected packet length average = 2.69082
Accepted packet length average = 2.69082
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.8366 (30 samples)
	minimum = 6 (30 samples)
	maximum = 269.433 (30 samples)
Network latency average = 13.5163 (30 samples)
	minimum = 6 (30 samples)
	maximum = 187 (30 samples)
Flit latency average = 9.15613 (30 samples)
	minimum = 6 (30 samples)
	maximum = 185.733 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.0081917 (30 samples)
	minimum = 0.00284732 (30 samples)
	maximum = 0.0157542 (30 samples)
Accepted packet rate average = 0.0081917 (30 samples)
	minimum = 0.00284732 (30 samples)
	maximum = 0.0157542 (30 samples)
Injected flit rate average = 0.0220741 (30 samples)
	minimum = 0.0046007 (30 samples)
	maximum = 0.0648674 (30 samples)
Accepted flit rate average = 0.0220741 (30 samples)
	minimum = 0.00505381 (30 samples)
	maximum = 0.034904 (30 samples)
Injected packet size average = 2.69469 (30 samples)
Accepted packet size average = 2.69469 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 34 sec (394 sec)
gpgpu_simulation_rate = 388275 (inst/sec)
gpgpu_simulation_rate = 3727 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4020ba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1468587)
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1477087  inst.: 152993044 (ipc= 1.5) sim_rate=387324 (inst/sec) elapsed = 0:0:06:35 / Wed Dec  9 00:15:03 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1494587  inst.: 153018146 (ipc= 1.4) sim_rate=386409 (inst/sec) elapsed = 0:0:06:36 / Wed Dec  9 00:15:04 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim PTX: 158500000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1512087  inst.: 153030999 (ipc= 1.2) sim_rate=385468 (inst/sec) elapsed = 0:0:06:37 / Wed Dec  9 00:15:05 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 3 finished CTA #0 (59330,1468587), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 31 '_Z12lud_diagonalPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=31, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 3.


BRANCH_STATS_PRINT: For Kernel(uid=31, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       61704,       146208,        84760

kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 31 
gpu_sim_cycle = 59331
gpu_sim_insn = 59360
gpu_ipc =       1.0005
gpu_tot_sim_cycle = 1527918
gpu_tot_sim_insn = 153040000
gpu_tot_ipc =     100.1624
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 72546
gpu_stall_icnt2sh    = 111075
gpu_total_sim_rate=385491

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2900814
	L1I_total_cache_misses = 14085
	L1I_total_cache_miss_rate = 0.0049
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6567, Miss = 3923, Miss_rate = 0.597, Pending_hits = 264, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6641, Miss = 3991, Miss_rate = 0.601, Pending_hits = 289, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6456, Miss = 3825, Miss_rate = 0.592, Pending_hits = 264, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6338, Miss = 3946, Miss_rate = 0.623, Pending_hits = 240, Reservation_fails = 14587
	L1D_cache_core[4]: Access = 5995, Miss = 3539, Miss_rate = 0.590, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6052, Miss = 3706, Miss_rate = 0.612, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 5948, Miss = 3766, Miss_rate = 0.633, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6133, Miss = 3706, Miss_rate = 0.604, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6136, Miss = 3840, Miss_rate = 0.626, Pending_hits = 216, Reservation_fails = 11312
	L1D_cache_core[9]: Access = 6341, Miss = 3827, Miss_rate = 0.604, Pending_hits = 279, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 6560, Miss = 3998, Miss_rate = 0.609, Pending_hits = 257, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 6614, Miss = 4061, Miss_rate = 0.614, Pending_hits = 287, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 6631, Miss = 4020, Miss_rate = 0.606, Pending_hits = 289, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6567, Miss = 3891, Miss_rate = 0.593, Pending_hits = 257, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6567, Miss = 3986, Miss_rate = 0.607, Pending_hits = 276, Reservation_fails = 15995
	L1D_total_cache_accesses = 95546
	L1D_total_cache_misses = 58025
	L1D_total_cache_miss_rate = 0.6073
	L1D_total_cache_pending_hits = 3737
	L1D_total_cache_reservation_fails = 216153
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 28788
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216153
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5202
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 333
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28757
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 5535
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2886729
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14085
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
98055, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 177764192
gpgpu_n_tot_w_icount = 5555131
gpgpu_n_stall_shd_mem = 549970
gpgpu_n_mem_read_local = 333
gpgpu_n_mem_write_local = 5535
gpgpu_n_mem_read_global = 52136
gpgpu_n_mem_write_global = 22380
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 993536
gpgpu_n_store_insn = 358080
gpgpu_n_shmem_insn = 12204376
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1089888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 295897
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254073
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:622612	W0_Idle:8804701	W0_Scoreboard:6204946	W1:11209	W2:10472	W3:9735	W4:8998	W5:8261	W6:7524	W7:6787	W8:6050	W9:5313	W10:4576	W11:3839	W12:3102	W13:2365	W14:1628	W15:891	W16:1054291	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4410090
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 417088 {8:52136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1611360 {72:22380,}
traffic_breakdown_coretomem[INST_ACC_R] = 21480 {8:2685,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2664 {8:333,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 390072 {40:264,72:5271,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7090496 {136:52136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 179040 {8:22380,}
traffic_breakdown_memtocore[INST_ACC_R] = 365160 {136:2685,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 45288 {136:333,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 44280 {8:5535,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 244 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1527917 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62448 	9063 	7563 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	66664 	3455 	1502 	1206 	1742 	3862 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18673 	30010 	3657 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	5579 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1356 	59 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       6204      4011    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      8731      5320      8450
dram[1]:       5819      4023    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      6097      9669      5991
dram[2]:       5157      3851    none      none        2719      2764      6782     12758      7745     22783      8579     15305      8594      6939      8219      5328
dram[3]:       4232      3371    none      none        1745      2244      6797      7414      7934      8553      9003     13989      6061     14050      5970      9530
dram[4]:       5027      4273    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239      8831      5321      8641
dram[5]:       6400      5475    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      6031     10080      5970
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       288      1091       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       273      1257       273       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       283      1085       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2016827 n_nop=2016063 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0007279
n_activity=5751 dram_eff=0.2553
bk0: 26a 2016496i bk1: 20a 2016662i bk2: 0a 2016822i bk3: 0a 2016825i bk4: 20a 2016774i bk5: 20a 2016772i bk6: 64a 2016683i bk7: 64a 2016675i bk8: 64a 2016686i bk9: 64a 2016685i bk10: 64a 2016685i bk11: 64a 2016688i bk12: 64a 2016688i bk13: 64a 2016683i bk14: 64a 2016687i bk15: 64a 2016681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000150732
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2016827 n_nop=2016075 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0007259
n_activity=5541 dram_eff=0.2642
bk0: 24a 2016610i bk1: 20a 2016712i bk2: 0a 2016823i bk3: 0a 2016827i bk4: 20a 2016777i bk5: 20a 2016776i bk6: 64a 2016676i bk7: 64a 2016672i bk8: 64a 2016687i bk9: 64a 2016687i bk10: 64a 2016686i bk11: 64a 2016670i bk12: 64a 2016683i bk13: 64a 2016679i bk14: 64a 2016682i bk15: 64a 2016682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.61907e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2016827 n_nop=2016069 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0007299
n_activity=5675 dram_eff=0.2594
bk0: 24a 2016620i bk1: 20a 2016712i bk2: 0a 2016825i bk3: 0a 2016829i bk4: 20a 2016776i bk5: 24a 2016768i bk6: 64a 2016677i bk7: 64a 2016683i bk8: 64a 2016685i bk9: 64a 2016681i bk10: 64a 2016681i bk11: 64a 2016684i bk12: 64a 2016683i bk13: 64a 2016680i bk14: 64a 2016686i bk15: 64a 2016686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.60286e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2016827 n_nop=2016073 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0007239
n_activity=5623 dram_eff=0.2596
bk0: 24a 2016571i bk1: 16a 2016716i bk2: 0a 2016823i bk3: 0a 2016825i bk4: 20a 2016776i bk5: 24a 2016769i bk6: 64a 2016679i bk7: 64a 2016685i bk8: 64a 2016686i bk9: 64a 2016683i bk10: 64a 2016687i bk11: 64a 2016685i bk12: 64a 2016684i bk13: 64a 2016678i bk14: 64a 2016685i bk15: 64a 2016686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000105116
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2016827 n_nop=2016076 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0007249
n_activity=5628 dram_eff=0.2598
bk0: 24a 2016664i bk1: 16a 2016686i bk2: 0a 2016823i bk3: 0a 2016826i bk4: 20a 2016775i bk5: 24a 2016764i bk6: 64a 2016682i bk7: 64a 2016673i bk8: 64a 2016684i bk9: 64a 2016677i bk10: 64a 2016685i bk11: 64a 2016671i bk12: 64a 2016689i bk13: 64a 2016688i bk14: 64a 2016690i bk15: 64a 2016688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000105116
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2016827 n_nop=2016079 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0007219
n_activity=5501 dram_eff=0.2647
bk0: 20a 2016691i bk1: 16a 2016686i bk2: 0a 2016822i bk3: 0a 2016825i bk4: 20a 2016775i bk5: 24a 2016768i bk6: 64a 2016679i bk7: 64a 2016675i bk8: 64a 2016682i bk9: 64a 2016685i bk10: 64a 2016686i bk11: 64a 2016682i bk12: 64a 2016684i bk13: 64a 2016673i bk14: 64a 2016686i bk15: 64a 2016682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.18117e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6910, Miss = 183, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7035, Miss = 180, Miss_rate = 0.026, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7243, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 6803, Miss = 180, Miss_rate = 0.026, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7382, Miss = 182, Miss_rate = 0.025, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6242, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 6943, Miss = 182, Miss_rate = 0.026, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6784, Miss = 180, Miss_rate = 0.027, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6563, Miss = 182, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7066, Miss = 180, Miss_rate = 0.025, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7149, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 6964, Miss = 180, Miss_rate = 0.026, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 83084
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0262
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 288
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22380
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 5490
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2622
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=303730
icnt_total_pkts_simt_to_mem=138650
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.23889
	minimum = 6
	maximum = 14
Network latency average = 7.23889
	minimum = 6
	maximum = 14
Slowest packet = 166037
Flit latency average = 6.05808
	minimum = 6
	maximum = 10
Slowest flit = 442125
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000112364
	minimum = 0 (at node 0)
	maximum = 0.00151691 (at node 3)
Accepted packet rate average = 0.000112364
	minimum = 0 (at node 0)
	maximum = 0.00151691 (at node 3)
Injected flit rate average = 0.000247201
	minimum = 0 (at node 0)
	maximum = 0.00313495 (at node 3)
Accepted flit rate average= 0.000247201
	minimum = 0 (at node 0)
	maximum = 0.00353947 (at node 3)
Injected packet length average = 2.2
Accepted packet length average = 2.2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4947 (31 samples)
	minimum = 6 (31 samples)
	maximum = 261.194 (31 samples)
Network latency average = 13.3138 (31 samples)
	minimum = 6 (31 samples)
	maximum = 181.419 (31 samples)
Flit latency average = 9.05619 (31 samples)
	minimum = 6 (31 samples)
	maximum = 180.065 (31 samples)
Fragmentation average = 0 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0 (31 samples)
Injected packet rate average = 0.00793108 (31 samples)
	minimum = 0.00275547 (31 samples)
	maximum = 0.0152949 (31 samples)
Accepted packet rate average = 0.00793108 (31 samples)
	minimum = 0.00275547 (31 samples)
	maximum = 0.0152949 (31 samples)
Injected flit rate average = 0.02137 (31 samples)
	minimum = 0.00445229 (31 samples)
	maximum = 0.0628761 (31 samples)
Accepted flit rate average = 0.02137 (31 samples)
	minimum = 0.00489079 (31 samples)
	maximum = 0.0338922 (31 samples)
Injected packet size average = 2.69447 (31 samples)
Accepted packet size average = 2.69447 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 37 sec (397 sec)
gpgpu_simulation_rate = 385491 (inst/sec)
gpgpu_simulation_rate = 3848 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402175 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (5,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1527918)
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1527918)
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1527918)
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1527918)
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1527918)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 1528918  inst.: 153044176 (ipc= 4.2) sim_rate=384533 (inst/sec) elapsed = 0:0:06:38 / Wed Dec  9 00:15:06 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 1539418  inst.: 153116384 (ipc= 6.6) sim_rate=383750 (inst/sec) elapsed = 0:0:06:39 / Wed Dec  9 00:15:07 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 158600000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 158700000 instructions simulated : ctaid=(3,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1548918  inst.: 153227728 (ipc= 8.9) sim_rate=383069 (inst/sec) elapsed = 0:0:06:40 / Wed Dec  9 00:15:08 2015
GPGPU-Sim PTX: 158800000 instructions simulated : ctaid=(1,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1558418  inst.: 153350368 (ipc=10.2) sim_rate=382419 (inst/sec) elapsed = 0:0:06:41 / Wed Dec  9 00:15:09 2015
GPGPU-Sim PTX: 158900000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1567918  inst.: 153469904 (ipc=10.7) sim_rate=381765 (inst/sec) elapsed = 0:0:06:42 / Wed Dec  9 00:15:10 2015
GPGPU-Sim PTX: 159000000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1577918  inst.: 153605072 (ipc=11.3) sim_rate=381154 (inst/sec) elapsed = 0:0:06:43 / Wed Dec  9 00:15:11 2015
GPGPU-Sim PTX: 159100000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 159200000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1587418  inst.: 153733600 (ipc=11.7) sim_rate=380528 (inst/sec) elapsed = 0:0:06:44 / Wed Dec  9 00:15:12 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: Shader 4 finished CTA #0 (64563,1527918), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 32 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=32, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim PTX: 159300000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (66044,1527918), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 32 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=32, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 6 finished CTA #0 (66296,1527918), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 32 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=32, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 7 finished CTA #0 (66306,1527918), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 32 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=32, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (66312,1527918), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 32 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=32, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 8.


BRANCH_STATS_PRINT: For Kernel(uid=32, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720        160     0.500000        0.500000            5
         758    extrinsic          7e0        720     0.111111        0.055556           45
         7d8    extrinsic          748        640     1.000000        0.500000           40
         818    extrinsic          8a0       1360     0.058824        0.029412           85
         898    extrinsic          808       1280     1.000000        0.500000           80
         5d0    extrinsic          658        720     0.111111        0.055556           45
         650    extrinsic          5c0        640     1.000000        0.500000           40
         678    extrinsic          718       1360     0.058824        0.029412           85
         710    extrinsic          668       1280     1.000000        0.500000           80
         718    extrinsic          8a0         80     1.000000        0.500000            5
         8c0    extrinsic          a08        160     0.500000        0.500000            5
         a30    intrinsic          c40       1360     0.058824        0.029412           85
         a50    intrinsic          b38      10880     0.117647        0.058824          680
         c38    intrinsic          a20       1280     1.000000        0.500000           80
         b30    intrinsic          a40       9600     1.000000        0.500000          600
         8e8    intrinsic          a00       1280     0.062500        0.031250           80
         908    intrinsic          9f0      10800     0.111111        0.055556          675
         9e8    intrinsic          8f8       9600     1.000000        0.500000          600
         9f8    intrinsic          8d8       1200     1.000000        0.500000           75
         a00    extrinsic          c40         80     1.000000        0.500000            5
         c60    extrinsic          d40        160     0.500000        0.500000            5
         d88    extrinsic          e10       1360     0.058824        0.029412           85
         e08    extrinsic          d78       1280     1.000000        0.500000           80
         c98    extrinsic          d38       1280     0.062500        0.031250           80
         d30    extrinsic          c88       1200     1.000000        0.500000           75
         d38    extrinsic          e10         80     1.000000        0.500000            5


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

      798640,       795760,            0

kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 32 
gpu_sim_cycle = 66313
gpu_sim_insn = 770400
gpu_ipc =      11.6176
gpu_tot_sim_cycle = 1594231
gpu_tot_sim_insn = 153810400
gpu_tot_ipc =      96.4794
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 72546
gpu_stall_icnt2sh    = 111075
gpu_total_sim_rate=380718

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2927059
	L1I_total_cache_misses = 14180
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6567, Miss = 3923, Miss_rate = 0.597, Pending_hits = 264, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6641, Miss = 3991, Miss_rate = 0.601, Pending_hits = 289, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6456, Miss = 3825, Miss_rate = 0.592, Pending_hits = 264, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6338, Miss = 3946, Miss_rate = 0.623, Pending_hits = 240, Reservation_fails = 14587
	L1D_cache_core[4]: Access = 6170, Miss = 3622, Miss_rate = 0.587, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6227, Miss = 3803, Miss_rate = 0.611, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 6123, Miss = 3864, Miss_rate = 0.631, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6308, Miss = 3804, Miss_rate = 0.603, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6311, Miss = 3939, Miss_rate = 0.624, Pending_hits = 216, Reservation_fails = 11312
	L1D_cache_core[9]: Access = 6341, Miss = 3827, Miss_rate = 0.604, Pending_hits = 279, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 6560, Miss = 3998, Miss_rate = 0.609, Pending_hits = 257, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 6614, Miss = 4061, Miss_rate = 0.614, Pending_hits = 287, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 6631, Miss = 4020, Miss_rate = 0.606, Pending_hits = 289, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6567, Miss = 3891, Miss_rate = 0.593, Pending_hits = 257, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6567, Miss = 3986, Miss_rate = 0.607, Pending_hits = 276, Reservation_fails = 15995
	L1D_total_cache_accesses = 96421
	L1D_total_cache_misses = 58500
	L1D_total_cache_miss_rate = 0.6067
	L1D_total_cache_pending_hits = 3737
	L1D_total_cache_reservation_fails = 216153
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 28803
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216153
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5432
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 343
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28772
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 5775
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2912879
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14180
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
98055, 8370, 8370, 8370, 8370, 8370, 8370, 8370, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 7440, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 179358592
gpgpu_n_tot_w_icount = 5604956
gpgpu_n_stall_shd_mem = 563690
gpgpu_n_mem_read_local = 343
gpgpu_n_mem_write_local = 5775
gpgpu_n_mem_read_global = 52360
gpgpu_n_mem_write_global = 22535
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 997376
gpgpu_n_store_insn = 360560
gpgpu_n_shmem_insn = 12291336
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1098048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 309617
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254073
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:622612	W0_Idle:9176772	W0_Scoreboard:6442122	W1:11209	W2:10472	W3:9735	W4:8998	W5:8261	W6:7524	W7:6787	W8:6050	W9:5313	W10:4576	W11:3839	W12:3102	W13:2365	W14:1628	W15:891	W16:1104026	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4410180
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 418880 {8:52360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1622520 {72:22535,}
traffic_breakdown_coretomem[INST_ACC_R] = 22240 {8:2780,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2744 {8:343,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 407352 {40:264,72:5511,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7120960 {136:52360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 180280 {8:22535,}
traffic_breakdown_memtocore[INST_ACC_R] = 378080 {136:2780,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 46648 {136:343,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 46200 {8:5775,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 244 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1594230 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	63077 	9063 	7563 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	67388 	3455 	1502 	1206 	1742 	3862 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18901 	30016 	3657 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	5974 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1425 	59 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       6322      4011    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      8963      5320      8592
dram[1]:       6069      4023    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      6274      9669      5991
dram[2]:       5658      3863    none      none        2719      2764      6782     12758      7745     22783      8579     15305      8839      6939      8361      5328
dram[3]:       4524      3626    none      none        1745      2244      6797      7414      7934      8553      9003     13989      6256     14050      5970      9530
dram[4]:       5177      4696    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239      9063      5321      8783
dram[5]:       6442      5852    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      6208     10080      5970
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       288      1091       279
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       273      1257       273       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       283      1085       274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104359 n_nop=2103595 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0006976
n_activity=5751 dram_eff=0.2553
bk0: 26a 2104028i bk1: 20a 2104194i bk2: 0a 2104354i bk3: 0a 2104357i bk4: 20a 2104306i bk5: 20a 2104304i bk6: 64a 2104215i bk7: 64a 2104207i bk8: 64a 2104218i bk9: 64a 2104217i bk10: 64a 2104217i bk11: 64a 2104220i bk12: 64a 2104220i bk13: 64a 2104215i bk14: 64a 2104219i bk15: 64a 2104213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000144462
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104359 n_nop=2103607 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0006957
n_activity=5541 dram_eff=0.2642
bk0: 24a 2104142i bk1: 20a 2104244i bk2: 0a 2104355i bk3: 0a 2104359i bk4: 20a 2104309i bk5: 20a 2104308i bk6: 64a 2104208i bk7: 64a 2104204i bk8: 64a 2104219i bk9: 64a 2104219i bk10: 64a 2104218i bk11: 64a 2104202i bk12: 64a 2104215i bk13: 64a 2104211i bk14: 64a 2104214i bk15: 64a 2104214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.21896e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104359 n_nop=2103601 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0006995
n_activity=5675 dram_eff=0.2594
bk0: 24a 2104152i bk1: 20a 2104244i bk2: 0a 2104357i bk3: 0a 2104361i bk4: 20a 2104308i bk5: 24a 2104300i bk6: 64a 2104209i bk7: 64a 2104215i bk8: 64a 2104217i bk9: 64a 2104213i bk10: 64a 2104213i bk11: 64a 2104216i bk12: 64a 2104215i bk13: 64a 2104212i bk14: 64a 2104218i bk15: 64a 2104218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.36981e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104359 n_nop=2103605 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0006938
n_activity=5623 dram_eff=0.2596
bk0: 24a 2104103i bk1: 16a 2104248i bk2: 0a 2104355i bk3: 0a 2104357i bk4: 20a 2104308i bk5: 24a 2104301i bk6: 64a 2104211i bk7: 64a 2104217i bk8: 64a 2104218i bk9: 64a 2104215i bk10: 64a 2104219i bk11: 64a 2104217i bk12: 64a 2104216i bk13: 64a 2104210i bk14: 64a 2104217i bk15: 64a 2104218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000100743
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104359 n_nop=2103608 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0006947
n_activity=5628 dram_eff=0.2598
bk0: 24a 2104196i bk1: 16a 2104218i bk2: 0a 2104355i bk3: 0a 2104358i bk4: 20a 2104307i bk5: 24a 2104296i bk6: 64a 2104214i bk7: 64a 2104205i bk8: 64a 2104216i bk9: 64a 2104209i bk10: 64a 2104217i bk11: 64a 2104203i bk12: 64a 2104221i bk13: 64a 2104220i bk14: 64a 2104222i bk15: 64a 2104220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000100743
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104359 n_nop=2103611 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0006919
n_activity=5501 dram_eff=0.2647
bk0: 20a 2104223i bk1: 16a 2104218i bk2: 0a 2104354i bk3: 0a 2104357i bk4: 20a 2104307i bk5: 24a 2104300i bk6: 64a 2104211i bk7: 64a 2104207i bk8: 64a 2104214i bk9: 64a 2104217i bk10: 64a 2104218i bk11: 64a 2104214i bk12: 64a 2104216i bk13: 64a 2104205i bk14: 64a 2104218i bk15: 64a 2104214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.84087e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6941, Miss = 183, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7129, Miss = 180, Miss_rate = 0.025, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7285, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 6853, Miss = 180, Miss_rate = 0.026, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7538, Miss = 182, Miss_rate = 0.024, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6249, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 7020, Miss = 182, Miss_rate = 0.026, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6812, Miss = 180, Miss_rate = 0.026, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6580, Miss = 182, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7193, Miss = 180, Miss_rate = 0.025, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7162, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 7046, Miss = 180, Miss_rate = 0.026, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 83808
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0259
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49639
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 298
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22535
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 5730
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2717
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=305770
icnt_total_pkts_simt_to_mem=140164
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.53867
	minimum = 6
	maximum = 18
Network latency average = 7.52417
	minimum = 6
	maximum = 14
Slowest packet = 166171
Flit latency average = 6.08301
	minimum = 6
	maximum = 12
Slowest flit = 442383
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000808735
	minimum = 0 (at node 0)
	maximum = 0.00235248 (at node 19)
Accepted packet rate average = 0.000808735
	minimum = 0 (at node 0)
	maximum = 0.00235248 (at node 19)
Injected flit rate average = 0.00198497
	minimum = 0 (at node 0)
	maximum = 0.006032 (at node 19)
Accepted flit rate average= 0.00198497
	minimum = 0 (at node 0)
	maximum = 0.00639392 (at node 6)
Injected packet length average = 2.45442
Accepted packet length average = 2.45442
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1836 (32 samples)
	minimum = 6 (32 samples)
	maximum = 253.594 (32 samples)
Network latency average = 13.1329 (32 samples)
	minimum = 6 (32 samples)
	maximum = 176.188 (32 samples)
Flit latency average = 8.96328 (32 samples)
	minimum = 6 (32 samples)
	maximum = 174.812 (32 samples)
Fragmentation average = 0 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0 (32 samples)
Injected packet rate average = 0.0077085 (32 samples)
	minimum = 0.00266936 (32 samples)
	maximum = 0.0148904 (32 samples)
Accepted packet rate average = 0.0077085 (32 samples)
	minimum = 0.00266936 (32 samples)
	maximum = 0.0148904 (32 samples)
Injected flit rate average = 0.0207643 (32 samples)
	minimum = 0.00431316 (32 samples)
	maximum = 0.0610997 (32 samples)
Accepted flit rate average = 0.0207643 (32 samples)
	minimum = 0.00473795 (32 samples)
	maximum = 0.0330329 (32 samples)
Injected packet size average = 2.69368 (32 samples)
Accepted packet size average = 2.69368 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 44 sec (404 sec)
gpgpu_simulation_rate = 380718 (inst/sec)
gpgpu_simulation_rate = 3946 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402230 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (5,5,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1594231)
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1594231)
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1594231)
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1594231)
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1594231)
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1594231)
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1594231)
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1594231)
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1594231)
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1594231)
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1594231)
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1594231)
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1594231)
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1594231)
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1594231)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1594231)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1594231)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1594231)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1594231)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1594231)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1594231)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1594231)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1594231)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1594231)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1594231)
GPGPU-Sim PTX: 159400000 instructions simulated : ctaid=(3,1,0) tid=(7,12,0)
GPGPU-Sim PTX: 159500000 instructions simulated : ctaid=(3,0,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 1594731  inst.: 154033440 (ipc=446.1) sim_rate=380329 (inst/sec) elapsed = 0:0:06:45 / Wed Dec  9 00:15:13 2015
GPGPU-Sim PTX: 159600000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 159700000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 159800000 instructions simulated : ctaid=(3,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 159900000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 160000000 instructions simulated : ctaid=(1,2,0) tid=(7,14,0)
GPGPU-Sim PTX: 160100000 instructions simulated : ctaid=(3,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 160200000 instructions simulated : ctaid=(4,3,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 1596231  inst.: 154694336 (ipc=442.0) sim_rate=381020 (inst/sec) elapsed = 0:0:06:46 / Wed Dec  9 00:15:14 2015
GPGPU-Sim PTX: 160300000 instructions simulated : ctaid=(0,0,0) tid=(7,14,0)
GPGPU-Sim PTX: 160400000 instructions simulated : ctaid=(2,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 160500000 instructions simulated : ctaid=(0,0,0) tid=(7,10,0)
GPGPU-Sim PTX: 160600000 instructions simulated : ctaid=(3,4,0) tid=(7,8,0)
GPGPU-Sim PTX: 160700000 instructions simulated : ctaid=(4,4,0) tid=(7,8,0)
GPGPU-Sim PTX: 160800000 instructions simulated : ctaid=(1,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 160900000 instructions simulated : ctaid=(0,4,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 1597231  inst.: 155429248 (ipc=539.6) sim_rate=381890 (inst/sec) elapsed = 0:0:06:47 / Wed Dec  9 00:15:15 2015
GPGPU-Sim PTX: 161000000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim PTX: 161100000 instructions simulated : ctaid=(2,2,0) tid=(7,14,0)
GPGPU-Sim PTX: 161200000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 161300000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 161400000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 161500000 instructions simulated : ctaid=(0,0,0) tid=(7,8,0)
GPGPU-Sim PTX: 161600000 instructions simulated : ctaid=(1,0,0) tid=(7,10,0)
GPGPU-Sim PTX: 161700000 instructions simulated : ctaid=(0,2,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 1598231  inst.: 156164448 (ipc=588.5) sim_rate=382756 (inst/sec) elapsed = 0:0:06:48 / Wed Dec  9 00:15:16 2015
GPGPU-Sim PTX: 161800000 instructions simulated : ctaid=(3,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 161900000 instructions simulated : ctaid=(0,2,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4288,1594231), 1 CTAs running
GPGPU-Sim PTX: 162000000 instructions simulated : ctaid=(1,3,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4431,1594231), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4452,1594231), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 33 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=33, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim PTX: 162100000 instructions simulated : ctaid=(1,4,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4776,1594231), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 33 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=33, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 5 finished CTA #0 (4814,1594231), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 33 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=33, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 12 finished CTA #0 (4838,1594231), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4904,1594231), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 33 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=33, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 1 finished CTA #0 (4910,1594231), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4912,1594231), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4913,1594231), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4916,1594231), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4920,1594231), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 33 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=33, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 0 finished CTA #0 (4974,1594231), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1599231  inst.: 156581536 (ipc=554.2) sim_rate=382839 (inst/sec) elapsed = 0:0:06:49 / Wed Dec  9 00:15:17 2015
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5016,1594231), 1 CTAs running
GPGPU-Sim PTX: 162200000 instructions simulated : ctaid=(3,4,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5228,1594231), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5823,1594231), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 33 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=33, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 9 finished CTA #1 (5859,1594231), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 33 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=33, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 12 finished CTA #1 (6149,1594231), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 33 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=33, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 10 finished CTA #1 (6189,1594231), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 33 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=33, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 1 finished CTA #1 (6226,1594231), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 33 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=33, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 11 finished CTA #1 (6234,1594231), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 33 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=33, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 2 finished CTA #1 (6246,1594231), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 33 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=33, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 0 finished CTA #1 (6318,1594231), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 33 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=33, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 13 finished CTA #1 (6408,1594231), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 33 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=33, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: Shader 3 finished CTA #1 (6589,1594231), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 33 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=33, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 3.


BRANCH_STATS_PRINT: For Kernel(uid=33, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070     108800     0.058824        0.058824         3400
        1068    intrinsic          fa8     102400     1.000000        1.000000         3200


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

     2976000,            0,            0

kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 33 
gpu_sim_cycle = 6590
gpu_sim_insn = 2873600
gpu_ipc =     436.0546
gpu_tot_sim_cycle = 1600821
gpu_tot_sim_insn = 156684000
gpu_tot_ipc =      97.8773
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 75260
gpu_stall_icnt2sh    = 115000
gpu_total_sim_rate=383090

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2975504
	L1I_total_cache_misses = 14425
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6695, Miss = 4003, Miss_rate = 0.598, Pending_hits = 280, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6769, Miss = 4071, Miss_rate = 0.601, Pending_hits = 305, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6584, Miss = 3905, Miss_rate = 0.593, Pending_hits = 280, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6466, Miss = 4026, Miss_rate = 0.623, Pending_hits = 256, Reservation_fails = 14598
	L1D_cache_core[4]: Access = 6234, Miss = 3653, Miss_rate = 0.586, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6291, Miss = 3850, Miss_rate = 0.612, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 6187, Miss = 3911, Miss_rate = 0.632, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6372, Miss = 3851, Miss_rate = 0.604, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6375, Miss = 3986, Miss_rate = 0.625, Pending_hits = 216, Reservation_fails = 11342
	L1D_cache_core[9]: Access = 6469, Miss = 3875, Miss_rate = 0.599, Pending_hits = 295, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 6688, Miss = 4078, Miss_rate = 0.610, Pending_hits = 273, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 6742, Miss = 4141, Miss_rate = 0.614, Pending_hits = 303, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 6759, Miss = 4100, Miss_rate = 0.607, Pending_hits = 305, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6695, Miss = 3971, Miss_rate = 0.593, Pending_hits = 273, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6695, Miss = 4034, Miss_rate = 0.603, Pending_hits = 292, Reservation_fails = 15995
	L1D_total_cache_accesses = 98021
	L1D_total_cache_misses = 59455
	L1D_total_cache_miss_rate = 0.6066
	L1D_total_cache_pending_hits = 3897
	L1D_total_cache_reservation_fails = 216194
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 29403
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216164
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5432
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 343
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29372
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 5775
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2961079
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14425
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
98520, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 182334592
gpgpu_n_tot_w_icount = 5697956
gpgpu_n_stall_shd_mem = 564531
gpgpu_n_mem_read_local = 343
gpgpu_n_mem_write_local = 5775
gpgpu_n_mem_read_global = 53315
gpgpu_n_mem_write_global = 22935
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1016576
gpgpu_n_store_insn = 366960
gpgpu_n_shmem_insn = 12508936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1117248
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 309617
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254914
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:627963	W0_Idle:9196690	W0_Scoreboard:6495697	W1:11209	W2:10472	W3:9735	W4:8998	W5:8261	W6:7524	W7:6787	W8:6050	W9:5313	W10:4576	W11:3839	W12:3102	W13:2365	W14:1628	W15:891	W16:1104026	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4503180
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 426520 {8:53315,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1651320 {72:22935,}
traffic_breakdown_coretomem[INST_ACC_R] = 22472 {8:2809,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2744 {8:343,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 407352 {40:264,72:5511,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7250840 {136:53315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 183480 {8:22935,}
traffic_breakdown_memtocore[INST_ACC_R] = 382024 {136:2809,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 46648 {136:343,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 46200 {8:5775,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 244 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1600820 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	63843 	9606 	7609 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	68028 	3712 	1648 	1379 	1863 	3909 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18995 	30804 	3730 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	6374 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1433 	61 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       6322      4011    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      9682      5320      9655
dram[1]:       6069      4023    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      7325      9669      6725
dram[2]:       5658      3863    none      none        2719      2764      6782     12758      7745     22783      8579     15305      9509      6939      9443      5328
dram[3]:       4524      3626    none      none        1745      2244      6797      7414      7934      8553      9003     13989      7419     14050      6743      9530
dram[4]:       5177      4696    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239      9778      5321      9834
dram[5]:       6442      5852    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      7270     10080      6722
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       347      1091       329
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       388      1257       341       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       357      1085       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2113057 n_nop=2112293 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0006947
n_activity=5751 dram_eff=0.2553
bk0: 26a 2112726i bk1: 20a 2112892i bk2: 0a 2113052i bk3: 0a 2113055i bk4: 20a 2113004i bk5: 20a 2113002i bk6: 64a 2112913i bk7: 64a 2112905i bk8: 64a 2112916i bk9: 64a 2112915i bk10: 64a 2112915i bk11: 64a 2112918i bk12: 64a 2112918i bk13: 64a 2112913i bk14: 64a 2112917i bk15: 64a 2112911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000143867
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2113057 n_nop=2112305 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0006928
n_activity=5541 dram_eff=0.2642
bk0: 24a 2112840i bk1: 20a 2112942i bk2: 0a 2113053i bk3: 0a 2113057i bk4: 20a 2113007i bk5: 20a 2113006i bk6: 64a 2112906i bk7: 64a 2112902i bk8: 64a 2112917i bk9: 64a 2112917i bk10: 64a 2112916i bk11: 64a 2112900i bk12: 64a 2112913i bk13: 64a 2112909i bk14: 64a 2112912i bk15: 64a 2112912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.18101e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2113057 n_nop=2112299 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0006966
n_activity=5675 dram_eff=0.2594
bk0: 24a 2112850i bk1: 20a 2112942i bk2: 0a 2113055i bk3: 0a 2113059i bk4: 20a 2113006i bk5: 24a 2112998i bk6: 64a 2112907i bk7: 64a 2112913i bk8: 64a 2112915i bk9: 64a 2112911i bk10: 64a 2112911i bk11: 64a 2112914i bk12: 64a 2112913i bk13: 64a 2112910i bk14: 64a 2112916i bk15: 64a 2112916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.3477e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2113057 n_nop=2112303 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0006909
n_activity=5623 dram_eff=0.2596
bk0: 24a 2112801i bk1: 16a 2112946i bk2: 0a 2113053i bk3: 0a 2113055i bk4: 20a 2113006i bk5: 24a 2112999i bk6: 64a 2112909i bk7: 64a 2112915i bk8: 64a 2112916i bk9: 64a 2112913i bk10: 64a 2112917i bk11: 64a 2112915i bk12: 64a 2112914i bk13: 64a 2112908i bk14: 64a 2112915i bk15: 64a 2112916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000100329
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2113057 n_nop=2112306 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0006919
n_activity=5628 dram_eff=0.2598
bk0: 24a 2112894i bk1: 16a 2112916i bk2: 0a 2113053i bk3: 0a 2113056i bk4: 20a 2113005i bk5: 24a 2112994i bk6: 64a 2112912i bk7: 64a 2112903i bk8: 64a 2112914i bk9: 64a 2112907i bk10: 64a 2112915i bk11: 64a 2112901i bk12: 64a 2112919i bk13: 64a 2112918i bk14: 64a 2112920i bk15: 64a 2112918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000100329
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2113057 n_nop=2112309 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.000689
n_activity=5501 dram_eff=0.2647
bk0: 20a 2112921i bk1: 16a 2112916i bk2: 0a 2113052i bk3: 0a 2113055i bk4: 20a 2113005i bk5: 24a 2112998i bk6: 64a 2112909i bk7: 64a 2112905i bk8: 64a 2112912i bk9: 64a 2112915i bk10: 64a 2112916i bk11: 64a 2112912i bk12: 64a 2112914i bk13: 64a 2112903i bk14: 64a 2112916i bk15: 64a 2112912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.80859e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6941, Miss = 183, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7306, Miss = 180, Miss_rate = 0.025, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7285, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 7129, Miss = 180, Miss_rate = 0.025, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7718, Miss = 182, Miss_rate = 0.024, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6249, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 7306, Miss = 182, Miss_rate = 0.025, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6812, Miss = 180, Miss_rate = 0.026, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6592, Miss = 182, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7370, Miss = 180, Miss_rate = 0.024, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7162, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 7322, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 85192
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 298
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22935
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 5730
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2746
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=311090
icnt_total_pkts_simt_to_mem=142348
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.8833
	minimum = 6
	maximum = 243
Network latency average = 20.3862
	minimum = 6
	maximum = 243
Slowest packet = 168409
Flit latency average = 14.8082
	minimum = 6
	maximum = 243
Slowest flit = 447835
Fragmentation average = 0.0527457
	minimum = 0
	maximum = 144
Injected packet rate average = 0.0155567
	minimum = 0 (at node 15)
	maximum = 0.0433991 (at node 21)
Accepted packet rate average = 0.0155567
	minimum = 0 (at node 15)
	maximum = 0.0433991 (at node 21)
Injected flit rate average = 0.0421739
	minimum = 0 (at node 15)
	maximum = 0.153869 (at node 21)
Accepted flit rate average= 0.0421739
	minimum = 0 (at node 15)
	maximum = 0.0749621 (at node 21)
Injected packet length average = 2.71098
Accepted packet length average = 2.71098
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4169 (33 samples)
	minimum = 6 (33 samples)
	maximum = 253.273 (33 samples)
Network latency average = 13.3527 (33 samples)
	minimum = 6 (33 samples)
	maximum = 178.212 (33 samples)
Flit latency average = 9.1404 (33 samples)
	minimum = 6 (33 samples)
	maximum = 176.879 (33 samples)
Fragmentation average = 0.00159835 (33 samples)
	minimum = 0 (33 samples)
	maximum = 4.36364 (33 samples)
Injected packet rate average = 0.00794633 (33 samples)
	minimum = 0.00258847 (33 samples)
	maximum = 0.0157543 (33 samples)
Accepted packet rate average = 0.00794633 (33 samples)
	minimum = 0.00258847 (33 samples)
	maximum = 0.0157543 (33 samples)
Injected flit rate average = 0.021413 (33 samples)
	minimum = 0.00418246 (33 samples)
	maximum = 0.0639109 (33 samples)
Accepted flit rate average = 0.021413 (33 samples)
	minimum = 0.00459437 (33 samples)
	maximum = 0.0343035 (33 samples)
Injected packet size average = 2.69471 (33 samples)
Accepted packet size average = 2.69471 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 49 sec (409 sec)
gpgpu_simulation_rate = 383090 (inst/sec)
gpgpu_simulation_rate = 3913 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4020ba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1600821)
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim PTX: 162300000 instructions simulated : ctaid=(0,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 1610321  inst.: 156698764 (ipc= 1.6) sim_rate=382192 (inst/sec) elapsed = 0:0:06:50 / Wed Dec  9 00:15:18 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1627321  inst.: 156722220 (ipc= 1.4) sim_rate=381319 (inst/sec) elapsed = 0:0:06:51 / Wed Dec  9 00:15:19 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1644321  inst.: 156734479 (ipc= 1.2) sim_rate=380423 (inst/sec) elapsed = 0:0:06:52 / Wed Dec  9 00:15:20 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 4 finished CTA #0 (59079,1600821), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 34 '_Z12lud_diagonalPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=34, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 4.


BRANCH_STATS_PRINT: For Kernel(uid=34, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       61704,       146208,        84760

kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 34 
gpu_sim_cycle = 59080
gpu_sim_insn = 59360
gpu_ipc =       1.0047
gpu_tot_sim_cycle = 1659901
gpu_tot_sim_insn = 156743360
gpu_tot_ipc =      94.4293
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 75260
gpu_stall_icnt2sh    = 115000
gpu_total_sim_rate=380445

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2980324
	L1I_total_cache_misses = 14436
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6695, Miss = 4003, Miss_rate = 0.598, Pending_hits = 280, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6769, Miss = 4071, Miss_rate = 0.601, Pending_hits = 305, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6584, Miss = 3905, Miss_rate = 0.593, Pending_hits = 280, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6466, Miss = 4026, Miss_rate = 0.623, Pending_hits = 256, Reservation_fails = 14598
	L1D_cache_core[4]: Access = 6355, Miss = 3714, Miss_rate = 0.584, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6291, Miss = 3850, Miss_rate = 0.612, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 6187, Miss = 3911, Miss_rate = 0.632, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6372, Miss = 3851, Miss_rate = 0.604, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6375, Miss = 3986, Miss_rate = 0.625, Pending_hits = 216, Reservation_fails = 11342
	L1D_cache_core[9]: Access = 6469, Miss = 3875, Miss_rate = 0.599, Pending_hits = 295, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 6688, Miss = 4078, Miss_rate = 0.610, Pending_hits = 273, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 6742, Miss = 4141, Miss_rate = 0.614, Pending_hits = 303, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 6759, Miss = 4100, Miss_rate = 0.607, Pending_hits = 305, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6695, Miss = 3971, Miss_rate = 0.593, Pending_hits = 273, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6695, Miss = 4034, Miss_rate = 0.603, Pending_hits = 292, Reservation_fails = 15995
	L1D_total_cache_accesses = 98142
	L1D_total_cache_misses = 59516
	L1D_total_cache_miss_rate = 0.6064
	L1D_total_cache_pending_hits = 3897
	L1D_total_cache_reservation_fails = 216194
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 29406
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216164
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5477
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 343
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29375
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 5820
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2965888
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14436
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
98520, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 182627264
gpgpu_n_tot_w_icount = 5707102
gpgpu_n_stall_shd_mem = 565238
gpgpu_n_mem_read_local = 343
gpgpu_n_mem_write_local = 5820
gpgpu_n_mem_read_global = 53331
gpgpu_n_mem_write_global = 22950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1016832
gpgpu_n_store_insn = 367200
gpgpu_n_shmem_insn = 12514752
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 310324
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254914
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:627963	W0_Idle:9262632	W0_Scoreboard:6538797	W1:12228	W2:11424	W3:10620	W4:9816	W5:9012	W6:8208	W7:7404	W8:6600	W9:5796	W10:4992	W11:4188	W12:3384	W13:2580	W14:1776	W15:972	W16:1104922	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4503180
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 426648 {8:53331,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1652400 {72:22950,}
traffic_breakdown_coretomem[INST_ACC_R] = 22560 {8:2820,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2744 {8:343,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 409824 {40:288,72:5532,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7253016 {136:53331,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 183600 {8:22950,}
traffic_breakdown_memtocore[INST_ACC_R] = 383520 {136:2820,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 46648 {136:343,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 46560 {8:5820,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 244 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1659900 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	63919 	9606 	7609 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	68115 	3712 	1648 	1379 	1863 	3909 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19011 	30804 	3730 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	6434 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1461 	61 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       6433      4011    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      9731      5320      9655
dram[1]:       6069      4023    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      7325      9669      6725
dram[2]:       5776      3863    none      none        2719      2764      6782     12758      7745     22783      8579     15305      9553      6939      9443      5328
dram[3]:       4524      3837    none      none        1745      2244      6797      7414      7934      8553      9003     13989      7419     14050      6743      9530
dram[4]:       5177      4696    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239      9822      5321      9834
dram[5]:       6442      5852    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      7270     10080      6722
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       347      1091       329
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       388      1257       341       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       357      1085       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2191042 n_nop=2190278 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.00067
n_activity=5751 dram_eff=0.2553
bk0: 26a 2190711i bk1: 20a 2190877i bk2: 0a 2191037i bk3: 0a 2191040i bk4: 20a 2190989i bk5: 20a 2190987i bk6: 64a 2190898i bk7: 64a 2190890i bk8: 64a 2190901i bk9: 64a 2190900i bk10: 64a 2190900i bk11: 64a 2190903i bk12: 64a 2190903i bk13: 64a 2190898i bk14: 64a 2190902i bk15: 64a 2190896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000138747
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2191042 n_nop=2190290 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0006682
n_activity=5541 dram_eff=0.2642
bk0: 24a 2190825i bk1: 20a 2190927i bk2: 0a 2191038i bk3: 0a 2191042i bk4: 20a 2190992i bk5: 20a 2190991i bk6: 64a 2190891i bk7: 64a 2190887i bk8: 64a 2190902i bk9: 64a 2190902i bk10: 64a 2190901i bk11: 64a 2190885i bk12: 64a 2190898i bk13: 64a 2190894i bk14: 64a 2190897i bk15: 64a 2190897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.85423e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2191042 n_nop=2190284 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0006718
n_activity=5675 dram_eff=0.2594
bk0: 24a 2190835i bk1: 20a 2190927i bk2: 0a 2191040i bk3: 0a 2191044i bk4: 20a 2190991i bk5: 24a 2190983i bk6: 64a 2190892i bk7: 64a 2190898i bk8: 64a 2190900i bk9: 64a 2190896i bk10: 64a 2190896i bk11: 64a 2190899i bk12: 64a 2190898i bk13: 64a 2190895i bk14: 64a 2190901i bk15: 64a 2190901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=5.15736e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2191042 n_nop=2190288 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0006663
n_activity=5623 dram_eff=0.2596
bk0: 24a 2190786i bk1: 16a 2190931i bk2: 0a 2191038i bk3: 0a 2191040i bk4: 20a 2190991i bk5: 24a 2190984i bk6: 64a 2190894i bk7: 64a 2190900i bk8: 64a 2190901i bk9: 64a 2190898i bk10: 64a 2190902i bk11: 64a 2190900i bk12: 64a 2190899i bk13: 64a 2190893i bk14: 64a 2190900i bk15: 64a 2190901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=9.67576e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2191042 n_nop=2190291 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0006673
n_activity=5628 dram_eff=0.2598
bk0: 24a 2190879i bk1: 16a 2190901i bk2: 0a 2191038i bk3: 0a 2191041i bk4: 20a 2190990i bk5: 24a 2190979i bk6: 64a 2190897i bk7: 64a 2190888i bk8: 64a 2190899i bk9: 64a 2190892i bk10: 64a 2190900i bk11: 64a 2190886i bk12: 64a 2190904i bk13: 64a 2190903i bk14: 64a 2190905i bk15: 64a 2190903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.67576e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2191042 n_nop=2190294 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0006645
n_activity=5501 dram_eff=0.2647
bk0: 20a 2190906i bk1: 16a 2190901i bk2: 0a 2191037i bk3: 0a 2191040i bk4: 20a 2190990i bk5: 24a 2190983i bk6: 64a 2190894i bk7: 64a 2190890i bk8: 64a 2190897i bk9: 64a 2190900i bk10: 64a 2190901i bk11: 64a 2190897i bk12: 64a 2190899i bk13: 64a 2190888i bk14: 64a 2190901i bk15: 64a 2190897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.53066e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6958, Miss = 183, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7317, Miss = 180, Miss_rate = 0.025, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7287, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 7129, Miss = 180, Miss_rate = 0.025, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7745, Miss = 182, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6249, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 7308, Miss = 182, Miss_rate = 0.025, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6827, Miss = 180, Miss_rate = 0.026, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6594, Miss = 182, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7380, Miss = 180, Miss_rate = 0.024, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7163, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 7322, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 85279
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 298
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22950
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 5775
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2757
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=311285
icnt_total_pkts_simt_to_mem=142531
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.18391
	minimum = 6
	maximum = 10
Network latency average = 7.18391
	minimum = 6
	maximum = 10
Slowest packet = 170385
Flit latency average = 6.00529
	minimum = 6
	maximum = 8
Slowest flit = 453581
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00010908
	minimum = 0 (at node 0)
	maximum = 0.00147258 (at node 4)
Accepted packet rate average = 0.00010908
	minimum = 0 (at node 0)
	maximum = 0.00147258 (at node 4)
Injected flit rate average = 0.000236967
	minimum = 0 (at node 0)
	maximum = 0.00309749 (at node 4)
Accepted flit rate average= 0.000236967
	minimum = 0 (at node 0)
	maximum = 0.00330061 (at node 4)
Injected packet length average = 2.17241
Accepted packet length average = 2.17241
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1159 (34 samples)
	minimum = 6 (34 samples)
	maximum = 246.118 (34 samples)
Network latency average = 13.1713 (34 samples)
	minimum = 6 (34 samples)
	maximum = 173.265 (34 samples)
Flit latency average = 9.04819 (34 samples)
	minimum = 6 (34 samples)
	maximum = 171.912 (34 samples)
Fragmentation average = 0.00155134 (34 samples)
	minimum = 0 (34 samples)
	maximum = 4.23529 (34 samples)
Injected packet rate average = 0.00771582 (34 samples)
	minimum = 0.00251234 (34 samples)
	maximum = 0.0153343 (34 samples)
Accepted packet rate average = 0.00771582 (34 samples)
	minimum = 0.00251234 (34 samples)
	maximum = 0.0153343 (34 samples)
Injected flit rate average = 0.0207902 (34 samples)
	minimum = 0.00405944 (34 samples)
	maximum = 0.0621223 (34 samples)
Accepted flit rate average = 0.0207902 (34 samples)
	minimum = 0.00445925 (34 samples)
	maximum = 0.0333916 (34 samples)
Injected packet size average = 2.69449 (34 samples)
Accepted packet size average = 2.69449 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 52 sec (412 sec)
gpgpu_simulation_rate = 380445 (inst/sec)
gpgpu_simulation_rate = 4028 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402175 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (4,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1659901)
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1659901)
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1659901)
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1659901)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 1660901  inst.: 156746496 (ipc= 3.1) sim_rate=379531 (inst/sec) elapsed = 0:0:06:53 / Wed Dec  9 00:15:21 2015
GPGPU-Sim PTX: 162400000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 1671901  inst.: 156807728 (ipc= 5.4) sim_rate=378762 (inst/sec) elapsed = 0:0:06:54 / Wed Dec  9 00:15:22 2015
GPGPU-Sim PTX: 162500000 instructions simulated : ctaid=(3,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1682901  inst.: 156914832 (ipc= 7.5) sim_rate=378108 (inst/sec) elapsed = 0:0:06:55 / Wed Dec  9 00:15:23 2015
GPGPU-Sim PTX: 162600000 instructions simulated : ctaid=(3,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1693401  inst.: 157023264 (ipc= 8.4) sim_rate=377459 (inst/sec) elapsed = 0:0:06:56 / Wed Dec  9 00:15:24 2015
GPGPU-Sim PTX: 162700000 instructions simulated : ctaid=(3,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1704401  inst.: 157136624 (ipc= 8.8) sim_rate=376826 (inst/sec) elapsed = 0:0:06:57 / Wed Dec  9 00:15:25 2015
GPGPU-Sim PTX: 162800000 instructions simulated : ctaid=(2,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1715401  inst.: 157255648 (ipc= 9.2) sim_rate=376209 (inst/sec) elapsed = 0:0:06:58 / Wed Dec  9 00:15:26 2015
GPGPU-Sim PTX: 162900000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: Shader 6 finished CTA #0 (64609,1659901), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 35 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=35, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 5 finished CTA #0 (66141,1659901), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 35 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=35, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 7 finished CTA #0 (66307,1659901), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 35 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=35, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 8 finished CTA #0 (66313,1659901), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 35 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=35, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 8.


BRANCH_STATS_PRINT: For Kernel(uid=35, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720        128     0.500000        0.500000            4
         758    extrinsic          7e0        576     0.111111        0.055556           36
         7d8    extrinsic          748        512     1.000000        0.500000           32
         818    extrinsic          8a0       1088     0.058824        0.029412           68
         898    extrinsic          808       1024     1.000000        0.500000           64
         5d0    extrinsic          658        576     0.111111        0.055556           36
         650    extrinsic          5c0        512     1.000000        0.500000           32
         678    extrinsic          718       1088     0.058824        0.029412           68
         710    extrinsic          668       1024     1.000000        0.500000           64
         718    extrinsic          8a0         64     1.000000        0.500000            4
         8c0    extrinsic          a08        128     0.500000        0.500000            4
         a30    intrinsic          c40       1088     0.058824        0.029412           68
         a50    intrinsic          b38       8704     0.117647        0.058824          544
         c38    intrinsic          a20       1024     1.000000        0.500000           64
         b30    intrinsic          a40       7680     1.000000        0.500000          480
         8e8    intrinsic          a00       1024     0.062500        0.031250           64
         908    intrinsic          9f0       8640     0.111111        0.055556          540
         9e8    intrinsic          8f8       7680     1.000000        0.500000          480
         9f8    intrinsic          8d8        960     1.000000        0.500000           60
         a00    extrinsic          c40         64     1.000000        0.500000            4
         c60    extrinsic          d40        128     0.500000        0.500000            4
         d88    extrinsic          e10       1088     0.058824        0.029412           68
         e08    extrinsic          d78       1024     1.000000        0.500000           64
         c98    extrinsic          d38       1024     0.062500        0.031250           64
         d30    extrinsic          c88        960     1.000000        0.500000           60
         d38    extrinsic          e10         64     1.000000        0.500000            4


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

      638912,       636608,            0

kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 35 
gpu_sim_cycle = 66314
gpu_sim_insn = 616320
gpu_ipc =       9.2940
gpu_tot_sim_cycle = 1726215
gpu_tot_sim_insn = 157359680
gpu_tot_ipc =      91.1588
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 75260
gpu_stall_icnt2sh    = 115000
gpu_total_sim_rate=375560

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3001320
	L1I_total_cache_misses = 14512
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6695, Miss = 4003, Miss_rate = 0.598, Pending_hits = 280, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6769, Miss = 4071, Miss_rate = 0.601, Pending_hits = 305, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6584, Miss = 3905, Miss_rate = 0.593, Pending_hits = 280, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6466, Miss = 4026, Miss_rate = 0.623, Pending_hits = 256, Reservation_fails = 14598
	L1D_cache_core[4]: Access = 6355, Miss = 3714, Miss_rate = 0.584, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6466, Miss = 3947, Miss_rate = 0.610, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 6362, Miss = 3992, Miss_rate = 0.627, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6547, Miss = 3949, Miss_rate = 0.603, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6550, Miss = 4083, Miss_rate = 0.623, Pending_hits = 216, Reservation_fails = 11342
	L1D_cache_core[9]: Access = 6469, Miss = 3875, Miss_rate = 0.599, Pending_hits = 295, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 6688, Miss = 4078, Miss_rate = 0.610, Pending_hits = 273, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 6742, Miss = 4141, Miss_rate = 0.614, Pending_hits = 303, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 6759, Miss = 4100, Miss_rate = 0.607, Pending_hits = 305, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6695, Miss = 3971, Miss_rate = 0.593, Pending_hits = 273, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6695, Miss = 4034, Miss_rate = 0.603, Pending_hits = 292, Reservation_fails = 15995
	L1D_total_cache_accesses = 98842
	L1D_total_cache_misses = 59889
	L1D_total_cache_miss_rate = 0.6059
	L1D_total_cache_pending_hits = 3897
	L1D_total_cache_reservation_fails = 216194
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 29418
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6340
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216164
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 348
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29387
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6012
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2986808
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14512
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
98520, 8835, 8835, 8835, 8835, 8835, 8835, 8835, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 183902784
gpgpu_n_tot_w_icount = 5746962
gpgpu_n_stall_shd_mem = 576214
gpgpu_n_mem_read_local = 348
gpgpu_n_mem_write_local = 6012
gpgpu_n_mem_read_global = 53507
gpgpu_n_mem_write_global = 23074
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1019904
gpgpu_n_store_insn = 369184
gpgpu_n_shmem_insn = 12584320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1124544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 321300
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 254914
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:627963	W0_Idle:9560047	W0_Scoreboard:6728292	W1:12228	W2:11424	W3:10620	W4:9816	W5:9012	W6:8208	W7:7404	W8:6600	W9:5796	W10:4992	W11:4188	W12:3384	W13:2580	W14:1776	W15:972	W16:1144710	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4503252
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 428056 {8:53507,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1661328 {72:23074,}
traffic_breakdown_coretomem[INST_ACC_R] = 23168 {8:2896,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2784 {8:348,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 423648 {40:288,72:5724,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7276952 {136:53507,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 184592 {8:23074,}
traffic_breakdown_memtocore[INST_ACC_R] = 393856 {136:2896,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 47328 {136:348,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 48096 {8:6012,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 243 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1726214 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64416 	9606 	7609 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	68688 	3712 	1648 	1379 	1863 	3909 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19189 	30807 	3730 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	6750 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1527 	61 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       6433      4011    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      9883      5320      9775
dram[1]:       6320      4023    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      7520      9669      6725
dram[2]:       6152      3863    none      none        2719      2764      6782     12758      7745     22783      8579     15305      9687      6939      9558      5328
dram[3]:       4806      3865    none      none        1745      2244      6797      7414      7934      8553      9003     13989      7596     14050      6743      9530
dram[4]:       5318      5107    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239      9965      5321      9953
dram[5]:       6474      6228    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      7447     10080      6722
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       347      1091       329
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       388      1257       341       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       357      1085       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2278576 n_nop=2277812 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0006443
n_activity=5751 dram_eff=0.2553
bk0: 26a 2278245i bk1: 20a 2278411i bk2: 0a 2278571i bk3: 0a 2278574i bk4: 20a 2278523i bk5: 20a 2278521i bk6: 64a 2278432i bk7: 64a 2278424i bk8: 64a 2278435i bk9: 64a 2278434i bk10: 64a 2278434i bk11: 64a 2278437i bk12: 64a 2278437i bk13: 64a 2278432i bk14: 64a 2278436i bk15: 64a 2278430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000133417
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2278576 n_nop=2277824 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0006425
n_activity=5541 dram_eff=0.2642
bk0: 24a 2278359i bk1: 20a 2278461i bk2: 0a 2278572i bk3: 0a 2278576i bk4: 20a 2278526i bk5: 20a 2278525i bk6: 64a 2278425i bk7: 64a 2278421i bk8: 64a 2278436i bk9: 64a 2278436i bk10: 64a 2278435i bk11: 64a 2278419i bk12: 64a 2278432i bk13: 64a 2278428i bk14: 64a 2278431i bk15: 64a 2278431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.51409e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2278576 n_nop=2277818 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.000646
n_activity=5675 dram_eff=0.2594
bk0: 24a 2278369i bk1: 20a 2278461i bk2: 0a 2278574i bk3: 0a 2278578i bk4: 20a 2278525i bk5: 24a 2278517i bk6: 64a 2278426i bk7: 64a 2278432i bk8: 64a 2278434i bk9: 64a 2278430i bk10: 64a 2278430i bk11: 64a 2278433i bk12: 64a 2278432i bk13: 64a 2278429i bk14: 64a 2278435i bk15: 64a 2278435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.95924e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2278576 n_nop=2277822 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0006408
n_activity=5623 dram_eff=0.2596
bk0: 24a 2278320i bk1: 16a 2278465i bk2: 0a 2278572i bk3: 0a 2278574i bk4: 20a 2278525i bk5: 24a 2278518i bk6: 64a 2278428i bk7: 64a 2278434i bk8: 64a 2278435i bk9: 64a 2278432i bk10: 64a 2278436i bk11: 64a 2278434i bk12: 64a 2278433i bk13: 64a 2278427i bk14: 64a 2278434i bk15: 64a 2278435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=9.30406e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2278576 n_nop=2277825 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0006416
n_activity=5628 dram_eff=0.2598
bk0: 24a 2278413i bk1: 16a 2278435i bk2: 0a 2278572i bk3: 0a 2278575i bk4: 20a 2278524i bk5: 24a 2278513i bk6: 64a 2278431i bk7: 64a 2278422i bk8: 64a 2278433i bk9: 64a 2278426i bk10: 64a 2278434i bk11: 64a 2278420i bk12: 64a 2278438i bk13: 64a 2278437i bk14: 64a 2278439i bk15: 64a 2278437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.30406e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2278576 n_nop=2277828 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.000639
n_activity=5501 dram_eff=0.2647
bk0: 20a 2278440i bk1: 16a 2278435i bk2: 0a 2278571i bk3: 0a 2278574i bk4: 20a 2278524i bk5: 24a 2278517i bk6: 64a 2278428i bk7: 64a 2278424i bk8: 64a 2278431i bk9: 64a 2278434i bk10: 64a 2278435i bk11: 64a 2278431i bk12: 64a 2278433i bk13: 64a 2278422i bk14: 64a 2278435i bk15: 64a 2278431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.24136e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6970, Miss = 183, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7386, Miss = 180, Miss_rate = 0.024, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7327, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 7181, Miss = 180, Miss_rate = 0.025, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7853, Miss = 182, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6253, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 7380, Miss = 182, Miss_rate = 0.025, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6837, Miss = 180, Miss_rate = 0.026, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6610, Miss = 182, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7479, Miss = 180, Miss_rate = 0.024, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7174, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 7402, Miss = 180, Miss_rate = 0.024, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 85852
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0253
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 303
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23074
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 5967
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2833
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=312886
icnt_total_pkts_simt_to_mem=143736
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5288
	minimum = 6
	maximum = 16
Network latency average = 7.50873
	minimum = 6
	maximum = 14
Slowest packet = 170561
Flit latency average = 6.06736
	minimum = 6
	maximum = 12
Slowest flit = 453819
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000640053
	minimum = 0 (at node 0)
	maximum = 0.00223181 (at node 7)
Accepted packet rate average = 0.000640053
	minimum = 0 (at node 0)
	maximum = 0.00223181 (at node 7)
Injected flit rate average = 0.00156718
	minimum = 0 (at node 0)
	maximum = 0.00461441 (at node 7)
Accepted flit rate average= 0.00156718
	minimum = 0 (at node 0)
	maximum = 0.00639382 (at node 7)
Injected packet length average = 2.44852
Accepted packet length average = 2.44852
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.842 (35 samples)
	minimum = 6 (35 samples)
	maximum = 239.543 (35 samples)
Network latency average = 13.0095 (35 samples)
	minimum = 6 (35 samples)
	maximum = 168.714 (35 samples)
Flit latency average = 8.96302 (35 samples)
	minimum = 6 (35 samples)
	maximum = 167.343 (35 samples)
Fragmentation average = 0.00150702 (35 samples)
	minimum = 0 (35 samples)
	maximum = 4.11429 (35 samples)
Injected packet rate average = 0.00751365 (35 samples)
	minimum = 0.00244056 (35 samples)
	maximum = 0.0149599 (35 samples)
Accepted packet rate average = 0.00751365 (35 samples)
	minimum = 0.00244056 (35 samples)
	maximum = 0.0149599 (35 samples)
Injected flit rate average = 0.020241 (35 samples)
	minimum = 0.00394346 (35 samples)
	maximum = 0.0604792 (35 samples)
Accepted flit rate average = 0.020241 (35 samples)
	minimum = 0.00433184 (35 samples)
	maximum = 0.0326203 (35 samples)
Injected packet size average = 2.69389 (35 samples)
Accepted packet size average = 2.69389 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 59 sec (419 sec)
gpgpu_simulation_rate = 375560 (inst/sec)
gpgpu_simulation_rate = 4119 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402230 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1726215)
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1726215)
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1726215)
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1726215)
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1726215)
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1726215)
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1726215)
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1726215)
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1726215)
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1726215)
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1726215)
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1726215)
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1726215)
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1726215)
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1726215)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1726215)
GPGPU-Sim PTX: 163000000 instructions simulated : ctaid=(1,2,0) tid=(15,11,0)
GPGPU-Sim PTX: 163100000 instructions simulated : ctaid=(3,0,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 1726715  inst.: 157488576 (ipc=257.8) sim_rate=375867 (inst/sec) elapsed = 0:0:06:59 / Wed Dec  9 00:15:27 2015
GPGPU-Sim PTX: 163200000 instructions simulated : ctaid=(0,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 163300000 instructions simulated : ctaid=(0,2,0) tid=(15,11,0)
GPGPU-Sim PTX: 163400000 instructions simulated : ctaid=(1,0,0) tid=(15,13,0)
GPGPU-Sim PTX: 163500000 instructions simulated : ctaid=(1,1,0) tid=(15,13,0)
GPGPU-Sim PTX: 163600000 instructions simulated : ctaid=(1,3,0) tid=(15,9,0)
GPGPU-Sim PTX: 163700000 instructions simulated : ctaid=(3,2,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 1728215  inst.: 158135904 (ipc=388.1) sim_rate=376514 (inst/sec) elapsed = 0:0:07:00 / Wed Dec  9 00:15:28 2015
GPGPU-Sim PTX: 163800000 instructions simulated : ctaid=(2,3,0) tid=(15,15,0)
GPGPU-Sim PTX: 163900000 instructions simulated : ctaid=(1,3,0) tid=(15,11,0)
GPGPU-Sim PTX: 164000000 instructions simulated : ctaid=(3,1,0) tid=(15,9,0)
GPGPU-Sim PTX: 164100000 instructions simulated : ctaid=(2,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 164200000 instructions simulated : ctaid=(1,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 164300000 instructions simulated : ctaid=(0,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 164400000 instructions simulated : ctaid=(0,3,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 1729215  inst.: 158728512 (ipc=456.3) sim_rate=377027 (inst/sec) elapsed = 0:0:07:01 / Wed Dec  9 00:15:29 2015
GPGPU-Sim PTX: 164500000 instructions simulated : ctaid=(1,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 164600000 instructions simulated : ctaid=(3,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 164700000 instructions simulated : ctaid=(0,3,0) tid=(15,11,0)
GPGPU-Sim PTX: 164800000 instructions simulated : ctaid=(3,2,0) tid=(15,15,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4065,1726215), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 36 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=36, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 0 finished CTA #0 (4075,1726215), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 36 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=36, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 2 finished CTA #0 (4077,1726215), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 36 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=36, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 1 finished CTA #0 (4079,1726215), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 36 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=36, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 11 finished CTA #0 (4081,1726215), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 36 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=36, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 12 finished CTA #0 (4085,1726215), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 36 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=36, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 13 finished CTA #0 (4089,1726215), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 36 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=36, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 14 finished CTA #0 (4093,1726215), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 36 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=36, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 3 finished CTA #0 (4116,1726215), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 36 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=36, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 5 finished CTA #0 (4477,1726215), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 36 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=36, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 6 finished CTA #0 (4492,1726215), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 36 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=36, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 7 finished CTA #0 (4538,1726215), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 36 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=36, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 8 finished CTA #0 (4554,1726215), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 36 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=36, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 4 finished CTA #0 (4612,1726215), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 36 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=36, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 9 finished CTA #0 (4636,1726215), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6186,1726215), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 36 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=36, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       8704     0.058824        0.058824          272
        1068    intrinsic          fa8       8192     1.000000        1.000000          256


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 9.


BRANCH_STATS_PRINT: For Kernel(uid=36, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      69632     0.058824        0.058824         2176
        1068    intrinsic          fa8      65536     1.000000        1.000000         2048


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

     1904640,            0,            0

kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 36 
gpu_sim_cycle = 6187
gpu_sim_insn = 1839104
gpu_ipc =     297.2530
gpu_tot_sim_cycle = 1732402
gpu_tot_sim_insn = 159198784
gpu_tot_ipc =      91.8948
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 76588
gpu_stall_icnt2sh    = 118790
gpu_total_sim_rate=378144

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3032341
	L1I_total_cache_misses = 14685
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6759, Miss = 4051, Miss_rate = 0.599, Pending_hits = 280, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6833, Miss = 4119, Miss_rate = 0.603, Pending_hits = 305, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6648, Miss = 3953, Miss_rate = 0.595, Pending_hits = 280, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6530, Miss = 4074, Miss_rate = 0.624, Pending_hits = 256, Reservation_fails = 14598
	L1D_cache_core[4]: Access = 6419, Miss = 3762, Miss_rate = 0.586, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6530, Miss = 3995, Miss_rate = 0.612, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 6426, Miss = 4039, Miss_rate = 0.629, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6611, Miss = 3997, Miss_rate = 0.605, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6614, Miss = 4130, Miss_rate = 0.624, Pending_hits = 216, Reservation_fails = 11342
	L1D_cache_core[9]: Access = 6597, Miss = 3971, Miss_rate = 0.602, Pending_hits = 295, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 6752, Miss = 4126, Miss_rate = 0.611, Pending_hits = 273, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 6806, Miss = 4189, Miss_rate = 0.615, Pending_hits = 303, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 6823, Miss = 4148, Miss_rate = 0.608, Pending_hits = 305, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6759, Miss = 4019, Miss_rate = 0.595, Pending_hits = 273, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6759, Miss = 4082, Miss_rate = 0.604, Pending_hits = 292, Reservation_fails = 15995
	L1D_total_cache_accesses = 99866
	L1D_total_cache_misses = 60655
	L1D_total_cache_miss_rate = 0.6074
	L1D_total_cache_pending_hits = 3897
	L1D_total_cache_reservation_fails = 216194
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 29802
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6342
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216164
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 348
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29771
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6012
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3017656
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14685
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
98985, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 185807424
gpgpu_n_tot_w_icount = 5806482
gpgpu_n_stall_shd_mem = 576726
gpgpu_n_mem_read_local = 348
gpgpu_n_mem_write_local = 6012
gpgpu_n_mem_read_global = 54273
gpgpu_n_mem_write_global = 23330
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1032192
gpgpu_n_store_insn = 373280
gpgpu_n_shmem_insn = 12723584
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1136832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 321300
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255426
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:628801	W0_Idle:9572056	W0_Scoreboard:6787193	W1:12228	W2:11424	W3:10620	W4:9816	W5:9012	W6:8208	W7:7404	W8:6600	W9:5796	W10:4992	W11:4188	W12:3384	W13:2580	W14:1776	W15:972	W16:1144710	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4562772
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 434184 {8:54273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1679760 {72:23330,}
traffic_breakdown_coretomem[INST_ACC_R] = 23360 {8:2920,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2784 {8:348,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 423648 {40:288,72:5724,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7381128 {136:54273,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 186640 {8:23330,}
traffic_breakdown_memtocore[INST_ACC_R] = 397120 {136:2920,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 47328 {136:348,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 48096 {8:6012,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 243 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1732401 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	65146 	9876 	7631 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	69291 	3866 	1726 	1501 	1926 	3935 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19242 	31397 	3853 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	7006 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1535 	62 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       6433      4011    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      9985      5320     10140
dram[1]:       6320      4023    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      8944      9669      7523
dram[2]:       6152      3863    none      none        2719      2764      6782     12758      7745     22783      8579     15305      9787      6939      9908      5328
dram[3]:       4806      3865    none      none        1745      2244      6797      7414      7934      8553      9003     13989      8707     14050      7585      9530
dram[4]:       5318      5107    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239     10085      5321     10313
dram[5]:       6474      6228    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      8604     10080      7593
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       601      1091       329
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       480      1257       341       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       476      1085       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2286742 n_nop=2285978 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.000642
n_activity=5751 dram_eff=0.2553
bk0: 26a 2286411i bk1: 20a 2286577i bk2: 0a 2286737i bk3: 0a 2286740i bk4: 20a 2286689i bk5: 20a 2286687i bk6: 64a 2286598i bk7: 64a 2286590i bk8: 64a 2286601i bk9: 64a 2286600i bk10: 64a 2286600i bk11: 64a 2286603i bk12: 64a 2286603i bk13: 64a 2286598i bk14: 64a 2286602i bk15: 64a 2286596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00013294
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2286742 n_nop=2285990 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0006402
n_activity=5541 dram_eff=0.2642
bk0: 24a 2286525i bk1: 20a 2286627i bk2: 0a 2286738i bk3: 0a 2286742i bk4: 20a 2286692i bk5: 20a 2286691i bk6: 64a 2286591i bk7: 64a 2286587i bk8: 64a 2286602i bk9: 64a 2286602i bk10: 64a 2286601i bk11: 64a 2286585i bk12: 64a 2286598i bk13: 64a 2286594i bk14: 64a 2286597i bk15: 64a 2286597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.48369e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2286742 n_nop=2285984 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0006437
n_activity=5675 dram_eff=0.2594
bk0: 24a 2286535i bk1: 20a 2286627i bk2: 0a 2286740i bk3: 0a 2286744i bk4: 20a 2286691i bk5: 24a 2286683i bk6: 64a 2286592i bk7: 64a 2286598i bk8: 64a 2286600i bk9: 64a 2286596i bk10: 64a 2286596i bk11: 64a 2286599i bk12: 64a 2286598i bk13: 64a 2286595i bk14: 64a 2286601i bk15: 64a 2286601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.94153e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2286742 n_nop=2285988 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0006385
n_activity=5623 dram_eff=0.2596
bk0: 24a 2286486i bk1: 16a 2286631i bk2: 0a 2286738i bk3: 0a 2286740i bk4: 20a 2286691i bk5: 24a 2286684i bk6: 64a 2286594i bk7: 64a 2286600i bk8: 64a 2286601i bk9: 64a 2286598i bk10: 64a 2286602i bk11: 64a 2286600i bk12: 64a 2286599i bk13: 64a 2286593i bk14: 64a 2286600i bk15: 64a 2286601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=9.27083e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2286742 n_nop=2285991 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0006393
n_activity=5628 dram_eff=0.2598
bk0: 24a 2286579i bk1: 16a 2286601i bk2: 0a 2286738i bk3: 0a 2286741i bk4: 20a 2286690i bk5: 24a 2286679i bk6: 64a 2286597i bk7: 64a 2286588i bk8: 64a 2286599i bk9: 64a 2286592i bk10: 64a 2286600i bk11: 64a 2286586i bk12: 64a 2286604i bk13: 64a 2286603i bk14: 64a 2286605i bk15: 64a 2286603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=9.27083e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2286742 n_nop=2285994 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0006367
n_activity=5501 dram_eff=0.2647
bk0: 20a 2286606i bk1: 16a 2286601i bk2: 0a 2286737i bk3: 0a 2286740i bk4: 20a 2286690i bk5: 24a 2286683i bk6: 64a 2286594i bk7: 64a 2286590i bk8: 64a 2286597i bk9: 64a 2286600i bk10: 64a 2286601i bk11: 64a 2286597i bk12: 64a 2286599i bk13: 64a 2286588i bk14: 64a 2286601i bk15: 64a 2286597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.21551e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6970, Miss = 183, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7470, Miss = 180, Miss_rate = 0.024, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7327, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 7443, Miss = 180, Miss_rate = 0.024, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7943, Miss = 182, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6253, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 7636, Miss = 182, Miss_rate = 0.024, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6837, Miss = 180, Miss_rate = 0.026, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6620, Miss = 182, Miss_rate = 0.027, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7567, Miss = 180, Miss_rate = 0.024, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7174, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 7658, Miss = 180, Miss_rate = 0.024, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 86898
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0250
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 303
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23330
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 5967
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2857
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=317092
icnt_total_pkts_simt_to_mem=145294
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.4331
	minimum = 6
	maximum = 287
Network latency average = 19.0674
	minimum = 6
	maximum = 287
Slowest packet = 171955
Flit latency average = 14.7979
	minimum = 6
	maximum = 287
Slowest flit = 456965
Fragmentation average = 0.110421
	minimum = 0
	maximum = 118
Injected packet rate average = 0.0125233
	minimum = 0 (at node 15)
	maximum = 0.0423469 (at node 18)
Accepted packet rate average = 0.0125233
	minimum = 0 (at node 15)
	maximum = 0.0423469 (at node 18)
Injected flit rate average = 0.0345048
	minimum = 0 (at node 15)
	maximum = 0.157427 (at node 18)
Accepted flit rate average= 0.0345048
	minimum = 0 (at node 15)
	maximum = 0.0827542 (at node 9)
Injected packet length average = 2.75526
Accepted packet length average = 2.75526
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.0251 (36 samples)
	minimum = 6 (36 samples)
	maximum = 240.861 (36 samples)
Network latency average = 13.1777 (36 samples)
	minimum = 6 (36 samples)
	maximum = 172 (36 samples)
Flit latency average = 9.1251 (36 samples)
	minimum = 6 (36 samples)
	maximum = 170.667 (36 samples)
Fragmentation average = 0.0045324 (36 samples)
	minimum = 0 (36 samples)
	maximum = 7.27778 (36 samples)
Injected packet rate average = 0.00765281 (36 samples)
	minimum = 0.00237277 (36 samples)
	maximum = 0.0157207 (36 samples)
Accepted packet rate average = 0.00765281 (36 samples)
	minimum = 0.00237277 (36 samples)
	maximum = 0.0157207 (36 samples)
Injected flit rate average = 0.0206372 (36 samples)
	minimum = 0.00383392 (36 samples)
	maximum = 0.0631722 (36 samples)
Accepted flit rate average = 0.0206372 (36 samples)
	minimum = 0.00421151 (36 samples)
	maximum = 0.0340129 (36 samples)
Injected packet size average = 2.69668 (36 samples)
Accepted packet size average = 2.69668 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 1 sec (421 sec)
gpgpu_simulation_rate = 378144 (inst/sec)
gpgpu_simulation_rate = 4114 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4020ba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1732402)
GPGPU-Sim uArch: cycles simulated: 1732902  inst.: 159199104 (ipc= 0.6) sim_rate=377249 (inst/sec) elapsed = 0:0:07:02 / Wed Dec  9 00:15:30 2015
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim PTX: 164900000 instructions simulated : ctaid=(0,0,0) tid=(12,0,0)
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1748402  inst.: 159223844 (ipc= 1.6) sim_rate=376415 (inst/sec) elapsed = 0:0:07:03 / Wed Dec  9 00:15:31 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1764902  inst.: 159242200 (ipc= 1.3) sim_rate=375571 (inst/sec) elapsed = 0:0:07:04 / Wed Dec  9 00:15:32 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1782402  inst.: 159251634 (ipc= 1.1) sim_rate=374709 (inst/sec) elapsed = 0:0:07:05 / Wed Dec  9 00:15:33 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 10 finished CTA #0 (59330,1732402), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 37 '_Z12lud_diagonalPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=37, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 10.


BRANCH_STATS_PRINT: For Kernel(uid=37, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       61704,       146208,        84760

kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 37 
gpu_sim_cycle = 59331
gpu_sim_insn = 59360
gpu_ipc =       1.0005
gpu_tot_sim_cycle = 1791733
gpu_tot_sim_insn = 159258144
gpu_tot_ipc =      88.8850
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 76588
gpu_stall_icnt2sh    = 118790
gpu_total_sim_rate=374725

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3037161
	L1I_total_cache_misses = 14696
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6759, Miss = 4051, Miss_rate = 0.599, Pending_hits = 280, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6833, Miss = 4119, Miss_rate = 0.603, Pending_hits = 305, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6648, Miss = 3953, Miss_rate = 0.595, Pending_hits = 280, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6530, Miss = 4074, Miss_rate = 0.624, Pending_hits = 256, Reservation_fails = 14598
	L1D_cache_core[4]: Access = 6419, Miss = 3762, Miss_rate = 0.586, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6530, Miss = 3995, Miss_rate = 0.612, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 6426, Miss = 4039, Miss_rate = 0.629, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6611, Miss = 3997, Miss_rate = 0.605, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6614, Miss = 4130, Miss_rate = 0.624, Pending_hits = 216, Reservation_fails = 11342
	L1D_cache_core[9]: Access = 6597, Miss = 3971, Miss_rate = 0.602, Pending_hits = 295, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 6873, Miss = 4190, Miss_rate = 0.610, Pending_hits = 273, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 6806, Miss = 4189, Miss_rate = 0.615, Pending_hits = 303, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 6823, Miss = 4148, Miss_rate = 0.608, Pending_hits = 305, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6759, Miss = 4019, Miss_rate = 0.595, Pending_hits = 273, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6759, Miss = 4082, Miss_rate = 0.604, Pending_hits = 292, Reservation_fails = 15995
	L1D_total_cache_accesses = 99987
	L1D_total_cache_misses = 60719
	L1D_total_cache_miss_rate = 0.6073
	L1D_total_cache_pending_hits = 3897
	L1D_total_cache_reservation_fails = 216194
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 29805
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6342
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216164
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5706
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 351
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29774
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6057
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3022465
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14696
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
98985, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 186100096
gpgpu_n_tot_w_icount = 5815628
gpgpu_n_stall_shd_mem = 577433
gpgpu_n_mem_read_local = 351
gpgpu_n_mem_write_local = 6057
gpgpu_n_mem_read_global = 54289
gpgpu_n_mem_write_global = 23345
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1032448
gpgpu_n_store_insn = 373520
gpgpu_n_shmem_insn = 12729400
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1137600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 322007
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255426
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:628801	W0_Idle:9638249	W0_Scoreboard:6830544	W1:13247	W2:12376	W3:11505	W4:10634	W5:9763	W6:8892	W7:8021	W8:7150	W9:6279	W10:5408	W11:4537	W12:3666	W13:2795	W14:1924	W15:1053	W16:1145606	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4562772
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 434312 {8:54289,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1680840 {72:23345,}
traffic_breakdown_coretomem[INST_ACC_R] = 23448 {8:2931,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2808 {8:351,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 426120 {40:312,72:5745,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7383304 {136:54289,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 186760 {8:23345,}
traffic_breakdown_memtocore[INST_ACC_R] = 398616 {136:2931,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 47736 {136:351,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 48456 {8:6057,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 243 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1791732 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	65225 	9876 	7631 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	69381 	3866 	1726 	1501 	1926 	3935 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19260 	31398 	3853 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	7066 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1565 	62 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       6544      4024    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      9985      5320     10140
dram[1]:       6320      4023    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      8989      9669      7523
dram[2]:       6152      3875    none      none        2719      2764      6782     12758      7745     22783      8579     15305      9787      6939      9908      5328
dram[3]:       4938      3865    none      none        1745      2244      6797      7414      7934      8553      9003     13989      8751     14050      7585      9530
dram[4]:       5318      5107    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239     10085      5321     10313
dram[5]:       6624      6240    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      8653     10080      7593
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       601      1091       329
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       480      1257       341       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       476      1085       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2365058 n_nop=2364294 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0006207
n_activity=5751 dram_eff=0.2553
bk0: 26a 2364727i bk1: 20a 2364893i bk2: 0a 2365053i bk3: 0a 2365056i bk4: 20a 2365005i bk5: 20a 2365003i bk6: 64a 2364914i bk7: 64a 2364906i bk8: 64a 2364917i bk9: 64a 2364916i bk10: 64a 2364916i bk11: 64a 2364919i bk12: 64a 2364919i bk13: 64a 2364914i bk14: 64a 2364918i bk15: 64a 2364912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000128538
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2365058 n_nop=2364306 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.000619
n_activity=5541 dram_eff=0.2642
bk0: 24a 2364841i bk1: 20a 2364943i bk2: 0a 2365054i bk3: 0a 2365058i bk4: 20a 2365008i bk5: 20a 2365007i bk6: 64a 2364907i bk7: 64a 2364903i bk8: 64a 2364918i bk9: 64a 2364918i bk10: 64a 2364917i bk11: 64a 2364901i bk12: 64a 2364914i bk13: 64a 2364910i bk14: 64a 2364913i bk15: 64a 2364913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.20276e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2365058 n_nop=2364300 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0006224
n_activity=5675 dram_eff=0.2594
bk0: 24a 2364851i bk1: 20a 2364943i bk2: 0a 2365056i bk3: 0a 2365060i bk4: 20a 2365007i bk5: 24a 2364999i bk6: 64a 2364908i bk7: 64a 2364914i bk8: 64a 2364916i bk9: 64a 2364912i bk10: 64a 2364912i bk11: 64a 2364915i bk12: 64a 2364914i bk13: 64a 2364911i bk14: 64a 2364917i bk15: 64a 2364917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.7779e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2365058 n_nop=2364304 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0006173
n_activity=5623 dram_eff=0.2596
bk0: 24a 2364802i bk1: 16a 2364947i bk2: 0a 2365054i bk3: 0a 2365056i bk4: 20a 2365007i bk5: 24a 2365000i bk6: 64a 2364910i bk7: 64a 2364916i bk8: 64a 2364917i bk9: 64a 2364914i bk10: 64a 2364918i bk11: 64a 2364916i bk12: 64a 2364915i bk13: 64a 2364909i bk14: 64a 2364916i bk15: 64a 2364917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=8.96384e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2365058 n_nop=2364307 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0006182
n_activity=5628 dram_eff=0.2598
bk0: 24a 2364895i bk1: 16a 2364917i bk2: 0a 2365054i bk3: 0a 2365057i bk4: 20a 2365006i bk5: 24a 2364995i bk6: 64a 2364913i bk7: 64a 2364904i bk8: 64a 2364915i bk9: 64a 2364908i bk10: 64a 2364916i bk11: 64a 2364902i bk12: 64a 2364920i bk13: 64a 2364919i bk14: 64a 2364921i bk15: 64a 2364919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.96384e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2365058 n_nop=2364310 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0006156
n_activity=5501 dram_eff=0.2647
bk0: 20a 2364922i bk1: 16a 2364917i bk2: 0a 2365053i bk3: 0a 2365056i bk4: 20a 2365006i bk5: 24a 2364999i bk6: 64a 2364910i bk7: 64a 2364906i bk8: 64a 2364913i bk9: 64a 2364916i bk10: 64a 2364917i bk11: 64a 2364913i bk12: 64a 2364915i bk13: 64a 2364904i bk14: 64a 2364917i bk15: 64a 2364913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.97657e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6987, Miss = 183, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7471, Miss = 180, Miss_rate = 0.024, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7329, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 7453, Miss = 180, Miss_rate = 0.024, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7945, Miss = 182, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6254, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 7663, Miss = 182, Miss_rate = 0.024, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6837, Miss = 180, Miss_rate = 0.026, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6622, Miss = 182, Miss_rate = 0.027, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7567, Miss = 180, Miss_rate = 0.024, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7190, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 7670, Miss = 180, Miss_rate = 0.023, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 86988
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0250
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23345
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6012
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2868
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=317302
icnt_total_pkts_simt_to_mem=145480
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.23889
	minimum = 6
	maximum = 14
Network latency average = 7.23333
	minimum = 6
	maximum = 14
Slowest packet = 173845
Flit latency average = 6.05556
	minimum = 6
	maximum = 10
Slowest flit = 462527
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000112364
	minimum = 0 (at node 0)
	maximum = 0.00151691 (at node 10)
Accepted packet rate average = 0.000112364
	minimum = 0 (at node 0)
	maximum = 0.00151691 (at node 10)
Injected flit rate average = 0.000247201
	minimum = 0 (at node 0)
	maximum = 0.00313495 (at node 10)
Accepted flit rate average= 0.000247201
	minimum = 0 (at node 0)
	maximum = 0.00353947 (at node 10)
Injected packet length average = 2.2
Accepted packet length average = 2.2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7606 (37 samples)
	minimum = 6 (37 samples)
	maximum = 234.73 (37 samples)
Network latency average = 13.0171 (37 samples)
	minimum = 6 (37 samples)
	maximum = 167.73 (37 samples)
Flit latency average = 9.04214 (37 samples)
	minimum = 6 (37 samples)
	maximum = 166.324 (37 samples)
Fragmentation average = 0.0044099 (37 samples)
	minimum = 0 (37 samples)
	maximum = 7.08108 (37 samples)
Injected packet rate average = 0.00744901 (37 samples)
	minimum = 0.00230864 (37 samples)
	maximum = 0.0153368 (37 samples)
Accepted packet rate average = 0.00744901 (37 samples)
	minimum = 0.00230864 (37 samples)
	maximum = 0.0153368 (37 samples)
Injected flit rate average = 0.0200861 (37 samples)
	minimum = 0.0037303 (37 samples)
	maximum = 0.0615496 (37 samples)
Accepted flit rate average = 0.0200861 (37 samples)
	minimum = 0.00409768 (37 samples)
	maximum = 0.0331893 (37 samples)
Injected packet size average = 2.69648 (37 samples)
Accepted packet size average = 2.69648 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 5 sec (425 sec)
gpgpu_simulation_rate = 374725 (inst/sec)
gpgpu_simulation_rate = 4215 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402175 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (3,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1791733)
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1791733)
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1791733)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 1796233  inst.: 159274432 (ipc= 3.6) sim_rate=373883 (inst/sec) elapsed = 0:0:07:06 / Wed Dec  9 00:15:34 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 165000000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 1808733  inst.: 159341696 (ipc= 4.9) sim_rate=373165 (inst/sec) elapsed = 0:0:07:07 / Wed Dec  9 00:15:35 2015
GPGPU-Sim PTX: 165100000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1820733  inst.: 159434528 (ipc= 6.1) sim_rate=372510 (inst/sec) elapsed = 0:0:07:08 / Wed Dec  9 00:15:36 2015
GPGPU-Sim PTX: 165200000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1833233  inst.: 159530128 (ipc= 6.6) sim_rate=371865 (inst/sec) elapsed = 0:0:07:09 / Wed Dec  9 00:15:37 2015
GPGPU-Sim PTX: 165300000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1845733  inst.: 159631536 (ipc= 6.9) sim_rate=371236 (inst/sec) elapsed = 0:0:07:10 / Wed Dec  9 00:15:38 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim PTX: 165400000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: Shader 11 finished CTA #0 (64413,1791733), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 38 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=38, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 12 finished CTA #0 (66296,1791733), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 38 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=38, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 13 finished CTA #0 (66304,1791733), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 38 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=38, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 13.


BRANCH_STATS_PRINT: For Kernel(uid=38, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         96     0.500000        0.500000            3
         758    extrinsic          7e0        432     0.111111        0.055556           27
         7d8    extrinsic          748        384     1.000000        0.500000           24
         818    extrinsic          8a0        816     0.058824        0.029412           51
         898    extrinsic          808        768     1.000000        0.500000           48
         5d0    extrinsic          658        432     0.111111        0.055556           27
         650    extrinsic          5c0        384     1.000000        0.500000           24
         678    extrinsic          718        816     0.058824        0.029412           51
         710    extrinsic          668        768     1.000000        0.500000           48
         718    extrinsic          8a0         48     1.000000        0.500000            3
         8c0    extrinsic          a08         96     0.500000        0.500000            3
         a30    intrinsic          c40        816     0.058824        0.029412           51
         a50    intrinsic          b38       6528     0.117647        0.058824          408
         c38    intrinsic          a20        768     1.000000        0.500000           48
         b30    intrinsic          a40       5760     1.000000        0.500000          360
         8e8    intrinsic          a00        768     0.062500        0.031250           48
         908    intrinsic          9f0       6480     0.111111        0.055556          405
         9e8    intrinsic          8f8       5760     1.000000        0.500000          360
         9f8    intrinsic          8d8        720     1.000000        0.500000           45
         a00    extrinsic          c40         48     1.000000        0.500000            3
         c60    extrinsic          d40         96     0.500000        0.500000            3
         d88    extrinsic          e10        816     0.058824        0.029412           51
         e08    extrinsic          d78        768     1.000000        0.500000           48
         c98    extrinsic          d38        768     0.062500        0.031250           48
         d30    extrinsic          c88        720     1.000000        0.500000           45
         d38    extrinsic          e10         48     1.000000        0.500000            3


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

      479184,       477456,            0

kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 38 
gpu_sim_cycle = 66305
gpu_sim_insn = 462240
gpu_ipc =       6.9714
gpu_tot_sim_cycle = 1858038
gpu_tot_sim_insn = 159720384
gpu_tot_ipc =      85.9619
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 76588
gpu_stall_icnt2sh    = 118790
gpu_total_sim_rate=370580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3052908
	L1I_total_cache_misses = 14753
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6759, Miss = 4051, Miss_rate = 0.599, Pending_hits = 280, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6833, Miss = 4119, Miss_rate = 0.603, Pending_hits = 305, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6648, Miss = 3953, Miss_rate = 0.595, Pending_hits = 280, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6530, Miss = 4074, Miss_rate = 0.624, Pending_hits = 256, Reservation_fails = 14598
	L1D_cache_core[4]: Access = 6419, Miss = 3762, Miss_rate = 0.586, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6530, Miss = 3995, Miss_rate = 0.612, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 6426, Miss = 4039, Miss_rate = 0.629, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6611, Miss = 3997, Miss_rate = 0.605, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6614, Miss = 4130, Miss_rate = 0.624, Pending_hits = 216, Reservation_fails = 11342
	L1D_cache_core[9]: Access = 6597, Miss = 3971, Miss_rate = 0.602, Pending_hits = 295, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 6873, Miss = 4190, Miss_rate = 0.610, Pending_hits = 273, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 6981, Miss = 4270, Miss_rate = 0.612, Pending_hits = 303, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 6998, Miss = 4247, Miss_rate = 0.607, Pending_hits = 305, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6934, Miss = 4118, Miss_rate = 0.594, Pending_hits = 273, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6759, Miss = 4082, Miss_rate = 0.604, Pending_hits = 292, Reservation_fails = 15995
	L1D_total_cache_accesses = 100512
	L1D_total_cache_misses = 60998
	L1D_total_cache_miss_rate = 0.6069
	L1D_total_cache_pending_hits = 3897
	L1D_total_cache_reservation_fails = 216194
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 29814
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6358
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216164
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5843
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 358
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29783
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6201
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3038155
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14753
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
98985, 9300, 9300, 9300, 9300, 9300, 9300, 9300, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 187056736
gpgpu_n_tot_w_icount = 5845523
gpgpu_n_stall_shd_mem = 585665
gpgpu_n_mem_read_local = 358
gpgpu_n_mem_write_local = 6201
gpgpu_n_mem_read_global = 54417
gpgpu_n_mem_write_global = 23438
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1034752
gpgpu_n_store_insn = 375008
gpgpu_n_shmem_insn = 12781576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1142496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 330239
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255426
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:628801	W0_Idle:9860786	W0_Scoreboard:6972168	W1:13247	W2:12376	W3:11505	W4:10634	W5:9763	W6:8892	W7:8021	W8:7150	W9:6279	W10:5408	W11:4537	W12:3666	W13:2795	W14:1924	W15:1053	W16:1175447	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4562826
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 435336 {8:54417,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1687536 {72:23438,}
traffic_breakdown_coretomem[INST_ACC_R] = 23904 {8:2988,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2864 {8:358,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 436488 {40:312,72:5889,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7400712 {136:54417,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 187504 {8:23438,}
traffic_breakdown_memtocore[INST_ACC_R] = 406368 {136:2988,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 48688 {136:358,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 49608 {8:6201,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 242 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1858037 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	65597 	9876 	7631 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	69810 	3866 	1726 	1501 	1926 	3935 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19390 	31403 	3853 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	7303 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1627 	62 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       6559      4400    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      9985      5320     10140
dram[1]:       6571      4036    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      9167      9669      7665
dram[2]:       6277      3900    none      none        2719      2764      6782     12758      7745     22783      8579     15305      9787      6939      9908      5328
dram[3]:       4938      3895    none      none        1745      2244      6797      7414      7934      8553      9003     13989      8929     14050      7727      9530
dram[4]:       5600      5107    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239     10085      5321     10313
dram[5]:       6946      6240    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      8854     10080      7735
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       601      1091       329
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       480      1257       341       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       476      1085       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2452580 n_nop=2451816 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0005986
n_activity=5751 dram_eff=0.2553
bk0: 26a 2452249i bk1: 20a 2452415i bk2: 0a 2452575i bk3: 0a 2452578i bk4: 20a 2452527i bk5: 20a 2452525i bk6: 64a 2452436i bk7: 64a 2452428i bk8: 64a 2452439i bk9: 64a 2452438i bk10: 64a 2452438i bk11: 64a 2452441i bk12: 64a 2452441i bk13: 64a 2452436i bk14: 64a 2452440i bk15: 64a 2452434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000123951
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2452580 n_nop=2451828 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0005969
n_activity=5541 dram_eff=0.2642
bk0: 24a 2452363i bk1: 20a 2452465i bk2: 0a 2452576i bk3: 0a 2452580i bk4: 20a 2452530i bk5: 20a 2452529i bk6: 64a 2452429i bk7: 64a 2452425i bk8: 64a 2452440i bk9: 64a 2452440i bk10: 64a 2452439i bk11: 64a 2452423i bk12: 64a 2452436i bk13: 64a 2452432i bk14: 64a 2452435i bk15: 64a 2452435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.91004e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2452580 n_nop=2451822 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0006002
n_activity=5675 dram_eff=0.2594
bk0: 24a 2452373i bk1: 20a 2452465i bk2: 0a 2452578i bk3: 0a 2452582i bk4: 20a 2452529i bk5: 24a 2452521i bk6: 64a 2452430i bk7: 64a 2452436i bk8: 64a 2452438i bk9: 64a 2452434i bk10: 64a 2452434i bk11: 64a 2452437i bk12: 64a 2452436i bk13: 64a 2452433i bk14: 64a 2452439i bk15: 64a 2452439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.60739e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2452580 n_nop=2451826 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0005953
n_activity=5623 dram_eff=0.2596
bk0: 24a 2452324i bk1: 16a 2452469i bk2: 0a 2452576i bk3: 0a 2452578i bk4: 20a 2452529i bk5: 24a 2452522i bk6: 64a 2452432i bk7: 64a 2452438i bk8: 64a 2452439i bk9: 64a 2452436i bk10: 64a 2452440i bk11: 64a 2452438i bk12: 64a 2452437i bk13: 64a 2452431i bk14: 64a 2452438i bk15: 64a 2452439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=8.64396e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2452580 n_nop=2451829 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0005961
n_activity=5628 dram_eff=0.2598
bk0: 24a 2452417i bk1: 16a 2452439i bk2: 0a 2452576i bk3: 0a 2452579i bk4: 20a 2452528i bk5: 24a 2452517i bk6: 64a 2452435i bk7: 64a 2452426i bk8: 64a 2452437i bk9: 64a 2452430i bk10: 64a 2452438i bk11: 64a 2452424i bk12: 64a 2452442i bk13: 64a 2452441i bk14: 64a 2452443i bk15: 64a 2452441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.64396e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2452580 n_nop=2451832 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0005937
n_activity=5501 dram_eff=0.2647
bk0: 20a 2452444i bk1: 16a 2452439i bk2: 0a 2452575i bk3: 0a 2452578i bk4: 20a 2452528i bk5: 24a 2452521i bk6: 64a 2452432i bk7: 64a 2452428i bk8: 64a 2452435i bk9: 64a 2452438i bk10: 64a 2452439i bk11: 64a 2452435i bk12: 64a 2452437i bk13: 64a 2452426i bk14: 64a 2452439i bk15: 64a 2452435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.72761e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6998, Miss = 183, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7509, Miss = 180, Miss_rate = 0.024, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7367, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 7532, Miss = 180, Miss_rate = 0.024, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7964, Miss = 182, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6259, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 7735, Miss = 182, Miss_rate = 0.024, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6845, Miss = 180, Miss_rate = 0.026, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6654, Miss = 182, Miss_rate = 0.027, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7573, Miss = 180, Miss_rate = 0.024, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7228, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 7753, Miss = 180, Miss_rate = 0.023, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 87417
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0249
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 313
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23438
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6156
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2925
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=318499
icnt_total_pkts_simt_to_mem=146383
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.52914
	minimum = 6
	maximum = 14
Network latency average = 7.51865
	minimum = 6
	maximum = 14
Slowest packet = 173980
Flit latency average = 6.09
	minimum = 6
	maximum = 10
Slowest flit = 462784
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000479267
	minimum = 0 (at node 0)
	maximum = 0.00224719 (at node 12)
Accepted packet rate average = 0.000479267
	minimum = 0 (at node 0)
	maximum = 0.00224719 (at node 12)
Injected flit rate average = 0.00117303
	minimum = 0 (at node 0)
	maximum = 0.00463012 (at node 12)
Accepted flit rate average= 0.00117303
	minimum = 0 (at node 0)
	maximum = 0.0064701 (at node 12)
Injected packet length average = 2.44755
Accepted packet length average = 2.44755
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5177 (38 samples)
	minimum = 6 (38 samples)
	maximum = 228.921 (38 samples)
Network latency average = 12.8724 (38 samples)
	minimum = 6 (38 samples)
	maximum = 163.684 (38 samples)
Flit latency average = 8.96446 (38 samples)
	minimum = 6 (38 samples)
	maximum = 162.211 (38 samples)
Fragmentation average = 0.00429385 (38 samples)
	minimum = 0 (38 samples)
	maximum = 6.89474 (38 samples)
Injected packet rate average = 0.0072656 (38 samples)
	minimum = 0.00224788 (38 samples)
	maximum = 0.0149923 (38 samples)
Accepted packet rate average = 0.0072656 (38 samples)
	minimum = 0.00224788 (38 samples)
	maximum = 0.0149923 (38 samples)
Injected flit rate average = 0.0195884 (38 samples)
	minimum = 0.00363213 (38 samples)
	maximum = 0.0600517 (38 samples)
Accepted flit rate average = 0.0195884 (38 samples)
	minimum = 0.00398985 (38 samples)
	maximum = 0.0324861 (38 samples)
Injected packet size average = 2.69605 (38 samples)
Accepted packet size average = 2.69605 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 11 sec (431 sec)
gpgpu_simulation_rate = 370580 (inst/sec)
gpgpu_simulation_rate = 4310 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402230 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (3,3,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1858038)
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1858038)
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1858038)
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1858038)
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1858038)
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1858038)
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1858038)
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1858038)
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1858038)
GPGPU-Sim PTX: 165500000 instructions simulated : ctaid=(0,0,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 1858538  inst.: 159801312 (ipc=161.9) sim_rate=370768 (inst/sec) elapsed = 0:0:07:11 / Wed Dec  9 00:15:39 2015
GPGPU-Sim PTX: 165600000 instructions simulated : ctaid=(2,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 165700000 instructions simulated : ctaid=(2,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 165800000 instructions simulated : ctaid=(0,1,0) tid=(7,8,0)
GPGPU-Sim PTX: 165900000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 166000000 instructions simulated : ctaid=(2,1,0) tid=(7,8,0)
GPGPU-Sim PTX: 166100000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1860538  inst.: 160384416 (ipc=265.6) sim_rate=371260 (inst/sec) elapsed = 0:0:07:12 / Wed Dec  9 00:15:40 2015
GPGPU-Sim PTX: 166200000 instructions simulated : ctaid=(1,0,0) tid=(7,8,0)
GPGPU-Sim PTX: 166300000 instructions simulated : ctaid=(0,1,0) tid=(7,12,0)
GPGPU-Sim PTX: 166400000 instructions simulated : ctaid=(2,1,0) tid=(7,12,0)
GPGPU-Sim PTX: 166500000 instructions simulated : ctaid=(1,2,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3827,1858038), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 39 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=5, Kernel(uid=39, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 14 finished CTA #0 (3839,1858038), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 39 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=39, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 2 finished CTA #0 (3896,1858038), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 39 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=39, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 6 finished CTA #0 (3956,1858038), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 39 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=6, Kernel(uid=39, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 4 finished CTA #0 (3988,1858038), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 39 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=4, Kernel(uid=39, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 1 finished CTA #0 (4014,1858038), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 39 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=39, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 7 finished CTA #0 (4014,1858038), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 39 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=7, Kernel(uid=39, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 0 finished CTA #0 (4026,1858038), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 39 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=39, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 3 finished CTA #0 (4055,1858038), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 39 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=39, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 3.


BRANCH_STATS_PRINT: For Kernel(uid=39, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      39168     0.058824        0.058824         1224
        1068    intrinsic          fa8      36864     1.000000        1.000000         1152


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

     1071360,            0,            0

kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 39 
gpu_sim_cycle = 4056
gpu_sim_insn = 1034496
gpu_ipc =     255.0533
gpu_tot_sim_cycle = 1862094
gpu_tot_sim_insn = 160754880
gpu_tot_ipc =      86.3302
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 77181
gpu_stall_icnt2sh    = 120412
gpu_total_sim_rate=372117

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3070260
	L1I_total_cache_misses = 14753
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6823, Miss = 4099, Miss_rate = 0.601, Pending_hits = 280, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6897, Miss = 4167, Miss_rate = 0.604, Pending_hits = 305, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6712, Miss = 3985, Miss_rate = 0.594, Pending_hits = 280, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6594, Miss = 4122, Miss_rate = 0.625, Pending_hits = 256, Reservation_fails = 14598
	L1D_cache_core[4]: Access = 6483, Miss = 3810, Miss_rate = 0.588, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6594, Miss = 4027, Miss_rate = 0.611, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 6490, Miss = 4087, Miss_rate = 0.630, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6675, Miss = 4045, Miss_rate = 0.606, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6614, Miss = 4130, Miss_rate = 0.624, Pending_hits = 216, Reservation_fails = 11342
	L1D_cache_core[9]: Access = 6597, Miss = 3971, Miss_rate = 0.602, Pending_hits = 295, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 6873, Miss = 4190, Miss_rate = 0.610, Pending_hits = 273, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 6981, Miss = 4270, Miss_rate = 0.612, Pending_hits = 303, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 6998, Miss = 4247, Miss_rate = 0.607, Pending_hits = 305, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6934, Miss = 4118, Miss_rate = 0.594, Pending_hits = 273, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6823, Miss = 4114, Miss_rate = 0.603, Pending_hits = 292, Reservation_fails = 15995
	L1D_total_cache_accesses = 101088
	L1D_total_cache_misses = 61382
	L1D_total_cache_miss_rate = 0.6072
	L1D_total_cache_pending_hits = 3897
	L1D_total_cache_reservation_fails = 216194
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 30030
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216164
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5843
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 358
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29999
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6201
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3055507
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14753
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
99450, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 188128096
gpgpu_n_tot_w_icount = 5879003
gpgpu_n_stall_shd_mem = 585953
gpgpu_n_mem_read_local = 358
gpgpu_n_mem_write_local = 6201
gpgpu_n_mem_read_global = 54801
gpgpu_n_mem_write_global = 23582
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1041664
gpgpu_n_store_insn = 377312
gpgpu_n_shmem_insn = 12859912
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1149408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 330239
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255714
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:628989	W0_Idle:9865151	W0_Scoreboard:7005395	W1:13247	W2:12376	W3:11505	W4:10634	W5:9763	W6:8892	W7:8021	W8:7150	W9:6279	W10:5408	W11:4537	W12:3666	W13:2795	W14:1924	W15:1053	W16:1175447	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4596306
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 438408 {8:54801,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1697904 {72:23582,}
traffic_breakdown_coretomem[INST_ACC_R] = 23904 {8:2988,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2864 {8:358,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 436488 {40:312,72:5889,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7452936 {136:54801,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 188656 {8:23582,}
traffic_breakdown_memtocore[INST_ACC_R] = 406368 {136:2988,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 48688 {136:358,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 49608 {8:6201,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 242 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1862093 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	66005 	9996 	7631 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	70045 	3984 	1810 	1587 	1931 	3935 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19417 	31742 	3871 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	7447 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1630 	63 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       6559      4400    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      9985      5320     10140
dram[1]:       6571      4036    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      9594      9669      8398
dram[2]:       6277      3900    none      none        2719      2764      6782     12758      7745     22783      8579     15305      9787      6939      9908      5328
dram[3]:       4938      3895    none      none        1745      2244      6797      7414      7934      8553      9003     13989      9303     14050      8400      9530
dram[4]:       5600      5107    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239     10085      5321     10313
dram[5]:       6946      6240    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      9380     10080      8527
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       601      1091       329
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       480      1257       341       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       476      1085       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2457933 n_nop=2457169 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0005972
n_activity=5751 dram_eff=0.2553
bk0: 26a 2457602i bk1: 20a 2457768i bk2: 0a 2457928i bk3: 0a 2457931i bk4: 20a 2457880i bk5: 20a 2457878i bk6: 64a 2457789i bk7: 64a 2457781i bk8: 64a 2457792i bk9: 64a 2457791i bk10: 64a 2457791i bk11: 64a 2457794i bk12: 64a 2457794i bk13: 64a 2457789i bk14: 64a 2457793i bk15: 64a 2457787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000123681
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2457933 n_nop=2457181 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0005956
n_activity=5541 dram_eff=0.2642
bk0: 24a 2457716i bk1: 20a 2457818i bk2: 0a 2457929i bk3: 0a 2457933i bk4: 20a 2457883i bk5: 20a 2457882i bk6: 64a 2457782i bk7: 64a 2457778i bk8: 64a 2457793i bk9: 64a 2457793i bk10: 64a 2457792i bk11: 64a 2457776i bk12: 64a 2457789i bk13: 64a 2457785i bk14: 64a 2457788i bk15: 64a 2457788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.89281e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2457933 n_nop=2457175 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0005989
n_activity=5675 dram_eff=0.2594
bk0: 24a 2457726i bk1: 20a 2457818i bk2: 0a 2457931i bk3: 0a 2457935i bk4: 20a 2457882i bk5: 24a 2457874i bk6: 64a 2457783i bk7: 64a 2457789i bk8: 64a 2457791i bk9: 64a 2457787i bk10: 64a 2457787i bk11: 64a 2457790i bk12: 64a 2457789i bk13: 64a 2457786i bk14: 64a 2457792i bk15: 64a 2457792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.59736e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2457933 n_nop=2457179 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.000594
n_activity=5623 dram_eff=0.2596
bk0: 24a 2457677i bk1: 16a 2457822i bk2: 0a 2457929i bk3: 0a 2457931i bk4: 20a 2457882i bk5: 24a 2457875i bk6: 64a 2457785i bk7: 64a 2457791i bk8: 64a 2457792i bk9: 64a 2457789i bk10: 64a 2457793i bk11: 64a 2457791i bk12: 64a 2457790i bk13: 64a 2457784i bk14: 64a 2457791i bk15: 64a 2457792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=8.62513e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2457933 n_nop=2457182 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0005948
n_activity=5628 dram_eff=0.2598
bk0: 24a 2457770i bk1: 16a 2457792i bk2: 0a 2457929i bk3: 0a 2457932i bk4: 20a 2457881i bk5: 24a 2457870i bk6: 64a 2457788i bk7: 64a 2457779i bk8: 64a 2457790i bk9: 64a 2457783i bk10: 64a 2457791i bk11: 64a 2457777i bk12: 64a 2457795i bk13: 64a 2457794i bk14: 64a 2457796i bk15: 64a 2457794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.62513e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2457933 n_nop=2457185 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0005924
n_activity=5501 dram_eff=0.2647
bk0: 20a 2457797i bk1: 16a 2457792i bk2: 0a 2457928i bk3: 0a 2457931i bk4: 20a 2457881i bk5: 24a 2457874i bk6: 64a 2457785i bk7: 64a 2457781i bk8: 64a 2457788i bk9: 64a 2457791i bk10: 64a 2457792i bk11: 64a 2457788i bk12: 64a 2457790i bk13: 64a 2457779i bk14: 64a 2457792i bk15: 64a 2457788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.71296e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6998, Miss = 183, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7509, Miss = 180, Miss_rate = 0.024, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7367, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 7705, Miss = 180, Miss_rate = 0.023, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7964, Miss = 182, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6259, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 7908, Miss = 182, Miss_rate = 0.023, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6845, Miss = 180, Miss_rate = 0.026, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6654, Miss = 182, Miss_rate = 0.027, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7573, Miss = 180, Miss_rate = 0.024, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7228, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 7935, Miss = 180, Miss_rate = 0.023, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 87945
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0247
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52080
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 313
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23582
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6156
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2925
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=320563
icnt_total_pkts_simt_to_mem=147199
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.2017
	minimum = 6
	maximum = 111
Network latency average = 17.4612
	minimum = 6
	maximum = 89
Slowest packet = 174913
Flit latency average = 12.724
	minimum = 6
	maximum = 89
Slowest flit = 464978
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00964278
	minimum = 0 (at node 8)
	maximum = 0.0448718 (at node 26)
Accepted packet rate average = 0.00964278
	minimum = 0 (at node 8)
	maximum = 0.0448718 (at node 26)
Injected flit rate average = 0.0262985
	minimum = 0 (at node 8)
	maximum = 0.177022 (at node 26)
Accepted flit rate average= 0.0262985
	minimum = 0 (at node 8)
	maximum = 0.0685404 (at node 26)
Injected packet length average = 2.72727
Accepted packet length average = 2.72727
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.6378 (39 samples)
	minimum = 6 (39 samples)
	maximum = 225.897 (39 samples)
Network latency average = 12.9901 (39 samples)
	minimum = 6 (39 samples)
	maximum = 161.769 (39 samples)
Flit latency average = 9.06085 (39 samples)
	minimum = 6 (39 samples)
	maximum = 160.333 (39 samples)
Fragmentation average = 0.00418375 (39 samples)
	minimum = 0 (39 samples)
	maximum = 6.71795 (39 samples)
Injected packet rate average = 0.00732655 (39 samples)
	minimum = 0.00219024 (39 samples)
	maximum = 0.0157585 (39 samples)
Accepted packet rate average = 0.00732655 (39 samples)
	minimum = 0.00219024 (39 samples)
	maximum = 0.0157585 (39 samples)
Injected flit rate average = 0.0197605 (39 samples)
	minimum = 0.003539 (39 samples)
	maximum = 0.0630509 (39 samples)
Accepted flit rate average = 0.0197605 (39 samples)
	minimum = 0.00388755 (39 samples)
	maximum = 0.0334106 (39 samples)
Injected packet size average = 2.6971 (39 samples)
Accepted packet size average = 2.6971 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 12 sec (432 sec)
gpgpu_simulation_rate = 372117 (inst/sec)
gpgpu_simulation_rate = 4310 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4020ba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1862094)
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1867594  inst.: 160761748 (ipc= 1.2) sim_rate=371274 (inst/sec) elapsed = 0:0:07:13 / Wed Dec  9 00:15:41 2015
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1884594  inst.: 160788775 (ipc= 1.5) sim_rate=370481 (inst/sec) elapsed = 0:0:07:14 / Wed Dec  9 00:15:42 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1902094  inst.: 160803641 (ipc= 1.2) sim_rate=369663 (inst/sec) elapsed = 0:0:07:15 / Wed Dec  9 00:15:43 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1919594  inst.: 160810240 (ipc= 1.0) sim_rate=368830 (inst/sec) elapsed = 0:0:07:16 / Wed Dec  9 00:15:44 2015
GPGPU-Sim uArch: Shader 8 finished CTA #0 (59079,1862094), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 40 '_Z12lud_diagonalPfii').


BRANCH_STATS_PRINT: For Shader_id=8, Kernel(uid=40, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 8.


BRANCH_STATS_PRINT: For Kernel(uid=40, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       61704,       146208,        84760

kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 40 
gpu_sim_cycle = 59080
gpu_sim_insn = 59360
gpu_ipc =       1.0047
gpu_tot_sim_cycle = 1921174
gpu_tot_sim_insn = 160814240
gpu_tot_ipc =      83.7062
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 77181
gpu_stall_icnt2sh    = 120412
gpu_total_sim_rate=368840

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3075080
	L1I_total_cache_misses = 14764
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6823, Miss = 4099, Miss_rate = 0.601, Pending_hits = 280, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6897, Miss = 4167, Miss_rate = 0.604, Pending_hits = 305, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6712, Miss = 3985, Miss_rate = 0.594, Pending_hits = 280, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6594, Miss = 4122, Miss_rate = 0.625, Pending_hits = 256, Reservation_fails = 14598
	L1D_cache_core[4]: Access = 6483, Miss = 3810, Miss_rate = 0.588, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6594, Miss = 4027, Miss_rate = 0.611, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 6490, Miss = 4087, Miss_rate = 0.630, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6675, Miss = 4045, Miss_rate = 0.606, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6735, Miss = 4191, Miss_rate = 0.622, Pending_hits = 216, Reservation_fails = 11342
	L1D_cache_core[9]: Access = 6597, Miss = 3971, Miss_rate = 0.602, Pending_hits = 295, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 6873, Miss = 4190, Miss_rate = 0.610, Pending_hits = 273, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 6981, Miss = 4270, Miss_rate = 0.612, Pending_hits = 303, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 6998, Miss = 4247, Miss_rate = 0.607, Pending_hits = 305, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6934, Miss = 4118, Miss_rate = 0.594, Pending_hits = 273, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6823, Miss = 4114, Miss_rate = 0.603, Pending_hits = 292, Reservation_fails = 15995
	L1D_total_cache_accesses = 101209
	L1D_total_cache_misses = 61443
	L1D_total_cache_miss_rate = 0.6071
	L1D_total_cache_pending_hits = 3897
	L1D_total_cache_reservation_fails = 216194
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 30033
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216164
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5888
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 358
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30002
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3060316
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14764
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
99450, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 188420768
gpgpu_n_tot_w_icount = 5888149
gpgpu_n_stall_shd_mem = 586660
gpgpu_n_mem_read_local = 358
gpgpu_n_mem_write_local = 6246
gpgpu_n_mem_read_global = 54817
gpgpu_n_mem_write_global = 23597
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1041920
gpgpu_n_store_insn = 377552
gpgpu_n_shmem_insn = 12865728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1150176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 330946
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255714
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:628989	W0_Idle:9931093	W0_Scoreboard:7048495	W1:14266	W2:13328	W3:12390	W4:11452	W5:10514	W6:9576	W7:8638	W8:7700	W9:6762	W10:5824	W11:4886	W12:3948	W13:3010	W14:2072	W15:1134	W16:1176343	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4596306
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 438536 {8:54817,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1698984 {72:23597,}
traffic_breakdown_coretomem[INST_ACC_R] = 23992 {8:2999,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2864 {8:358,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 438960 {40:336,72:5910,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7455112 {136:54817,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 188776 {8:23597,}
traffic_breakdown_memtocore[INST_ACC_R] = 407864 {136:2999,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 48688 {136:358,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 49968 {8:6246,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 242 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1921173 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	66081 	9996 	7631 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	70132 	3984 	1810 	1587 	1931 	3935 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19433 	31742 	3871 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	7507 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1658 	63 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       6559      4400    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      9985      5320     10140
dram[1]:       6571      4036    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      9594      9669      8442
dram[2]:       6394      3900    none      none        2719      2764      6782     12758      7745     22783      8579     15305      9787      6939      9908      5328
dram[3]:       4938      3895    none      none        1745      2244      6797      7414      7934      8553      9003     13989      9303     14050      8449      9530
dram[4]:       5732      5107    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239     10085      5321     10313
dram[5]:       6946      6416    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      9380     10080      8572
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       601      1091       329
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       480      1257       341       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       476      1085       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2535918 n_nop=2535154 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0005789
n_activity=5751 dram_eff=0.2553
bk0: 26a 2535587i bk1: 20a 2535753i bk2: 0a 2535913i bk3: 0a 2535916i bk4: 20a 2535865i bk5: 20a 2535863i bk6: 64a 2535774i bk7: 64a 2535766i bk8: 64a 2535777i bk9: 64a 2535776i bk10: 64a 2535776i bk11: 64a 2535779i bk12: 64a 2535779i bk13: 64a 2535774i bk14: 64a 2535778i bk15: 64a 2535772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000119878
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2535918 n_nop=2535166 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0005773
n_activity=5541 dram_eff=0.2642
bk0: 24a 2535701i bk1: 20a 2535803i bk2: 0a 2535914i bk3: 0a 2535918i bk4: 20a 2535868i bk5: 20a 2535867i bk6: 64a 2535767i bk7: 64a 2535763i bk8: 64a 2535778i bk9: 64a 2535778i bk10: 64a 2535777i bk11: 64a 2535761i bk12: 64a 2535774i bk13: 64a 2535770i bk14: 64a 2535773i bk15: 64a 2535773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.65009e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2535918 n_nop=2535160 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0005805
n_activity=5675 dram_eff=0.2594
bk0: 24a 2535711i bk1: 20a 2535803i bk2: 0a 2535916i bk3: 0a 2535920i bk4: 20a 2535867i bk5: 24a 2535859i bk6: 64a 2535768i bk7: 64a 2535774i bk8: 64a 2535776i bk9: 64a 2535772i bk10: 64a 2535772i bk11: 64a 2535775i bk12: 64a 2535774i bk13: 64a 2535771i bk14: 64a 2535777i bk15: 64a 2535777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.45598e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2535918 n_nop=2535164 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0005757
n_activity=5623 dram_eff=0.2596
bk0: 24a 2535662i bk1: 16a 2535807i bk2: 0a 2535914i bk3: 0a 2535916i bk4: 20a 2535867i bk5: 24a 2535860i bk6: 64a 2535770i bk7: 64a 2535776i bk8: 64a 2535777i bk9: 64a 2535774i bk10: 64a 2535778i bk11: 64a 2535776i bk12: 64a 2535775i bk13: 64a 2535769i bk14: 64a 2535776i bk15: 64a 2535777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=8.35989e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2535918 n_nop=2535167 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0005765
n_activity=5628 dram_eff=0.2598
bk0: 24a 2535755i bk1: 16a 2535777i bk2: 0a 2535914i bk3: 0a 2535917i bk4: 20a 2535866i bk5: 24a 2535855i bk6: 64a 2535773i bk7: 64a 2535764i bk8: 64a 2535775i bk9: 64a 2535768i bk10: 64a 2535776i bk11: 64a 2535762i bk12: 64a 2535780i bk13: 64a 2535779i bk14: 64a 2535781i bk15: 64a 2535779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.35989e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2535918 n_nop=2535170 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0005742
n_activity=5501 dram_eff=0.2647
bk0: 20a 2535782i bk1: 16a 2535777i bk2: 0a 2535913i bk3: 0a 2535916i bk4: 20a 2535866i bk5: 24a 2535859i bk6: 64a 2535770i bk7: 64a 2535766i bk8: 64a 2535773i bk9: 64a 2535776i bk10: 64a 2535777i bk11: 64a 2535773i bk12: 64a 2535775i bk13: 64a 2535764i bk14: 64a 2535777i bk15: 64a 2535773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.50652e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7000, Miss = 183, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7509, Miss = 180, Miss_rate = 0.024, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7369, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 7715, Miss = 180, Miss_rate = 0.023, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7981, Miss = 182, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6259, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 7921, Miss = 182, Miss_rate = 0.023, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6845, Miss = 180, Miss_rate = 0.026, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6671, Miss = 182, Miss_rate = 0.027, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7573, Miss = 180, Miss_rate = 0.024, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7229, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 7960, Miss = 180, Miss_rate = 0.023, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 88032
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0247
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 313
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23597
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6201
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2936
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=320758
icnt_total_pkts_simt_to_mem=147382
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.18391
	minimum = 6
	maximum = 10
Network latency average = 7.18391
	minimum = 6
	maximum = 10
Slowest packet = 175891
Flit latency average = 6.00529
	minimum = 6
	maximum = 8
Slowest flit = 467905
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00010908
	minimum = 0 (at node 0)
	maximum = 0.00147258 (at node 8)
Accepted packet rate average = 0.00010908
	minimum = 0 (at node 0)
	maximum = 0.00147258 (at node 8)
Injected flit rate average = 0.000236967
	minimum = 0 (at node 0)
	maximum = 0.00309749 (at node 8)
Accepted flit rate average= 0.000236967
	minimum = 0 (at node 0)
	maximum = 0.00330061 (at node 8)
Injected packet length average = 2.17241
Accepted packet length average = 2.17241
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4014 (40 samples)
	minimum = 6 (40 samples)
	maximum = 220.5 (40 samples)
Network latency average = 12.8449 (40 samples)
	minimum = 6 (40 samples)
	maximum = 157.975 (40 samples)
Flit latency average = 8.98446 (40 samples)
	minimum = 6 (40 samples)
	maximum = 156.525 (40 samples)
Fragmentation average = 0.00407916 (40 samples)
	minimum = 0 (40 samples)
	maximum = 6.55 (40 samples)
Injected packet rate average = 0.00714612 (40 samples)
	minimum = 0.00213549 (40 samples)
	maximum = 0.0154013 (40 samples)
Accepted packet rate average = 0.00714612 (40 samples)
	minimum = 0.00213549 (40 samples)
	maximum = 0.0154013 (40 samples)
Injected flit rate average = 0.0192724 (40 samples)
	minimum = 0.00345053 (40 samples)
	maximum = 0.0615521 (40 samples)
Accepted flit rate average = 0.0192724 (40 samples)
	minimum = 0.00379036 (40 samples)
	maximum = 0.0326579 (40 samples)
Injected packet size average = 2.6969 (40 samples)
Accepted packet size average = 2.6969 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 16 sec (436 sec)
gpgpu_simulation_rate = 368840 (inst/sec)
gpgpu_simulation_rate = 4406 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402175 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (2,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1921174)
GPGPU-Sim uArch: Shader 10 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1921174)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 1933674  inst.: 160846064 (ipc= 2.5) sim_rate=368068 (inst/sec) elapsed = 0:0:07:17 / Wed Dec  9 00:15:45 2015
GPGPU-Sim PTX: 166600000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1947674  inst.: 160916000 (ipc= 3.8) sim_rate=367388 (inst/sec) elapsed = 0:0:07:18 / Wed Dec  9 00:15:46 2015
GPGPU-Sim PTX: 166700000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1962174  inst.: 160989856 (ipc= 4.3) sim_rate=366719 (inst/sec) elapsed = 0:0:07:19 / Wed Dec  9 00:15:47 2015
GPGPU-Sim PTX: 166800000 instructions simulated : ctaid=(1,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1976674  inst.: 161068256 (ipc= 4.6) sim_rate=366064 (inst/sec) elapsed = 0:0:07:20 / Wed Dec  9 00:15:48 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: Shader 10 finished CTA #0 (66172,1921174), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 41 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=10, Kernel(uid=41, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: Shader 9 finished CTA #0 (66290,1921174), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 41 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=9, Kernel(uid=41, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 9.


BRANCH_STATS_PRINT: For Kernel(uid=41, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         64     0.500000        0.500000            2
         758    extrinsic          7e0        288     0.111111        0.055556           18
         7d8    extrinsic          748        256     1.000000        0.500000           16
         818    extrinsic          8a0        544     0.058824        0.029412           34
         898    extrinsic          808        512     1.000000        0.500000           32
         5d0    extrinsic          658        288     0.111111        0.055556           18
         650    extrinsic          5c0        256     1.000000        0.500000           16
         678    extrinsic          718        544     0.058824        0.029412           34
         710    extrinsic          668        512     1.000000        0.500000           32
         718    extrinsic          8a0         32     1.000000        0.500000            2
         8c0    extrinsic          a08         64     0.500000        0.500000            2
         a30    intrinsic          c40        544     0.058824        0.029412           34
         a50    intrinsic          b38       4352     0.117647        0.058824          272
         c38    intrinsic          a20        512     1.000000        0.500000           32
         b30    intrinsic          a40       3840     1.000000        0.500000          240
         8e8    intrinsic          a00        512     0.062500        0.031250           32
         908    intrinsic          9f0       4320     0.111111        0.055556          270
         9e8    intrinsic          8f8       3840     1.000000        0.500000          240
         9f8    intrinsic          8d8        480     1.000000        0.500000           30
         a00    extrinsic          c40         32     1.000000        0.500000            2
         c60    extrinsic          d40         64     0.500000        0.500000            2
         d88    extrinsic          e10        544     0.058824        0.029412           34
         e08    extrinsic          d78        512     1.000000        0.500000           32
         c98    extrinsic          d38        512     0.062500        0.031250           32
         d30    extrinsic          c88        480     1.000000        0.500000           30
         d38    extrinsic          e10         32     1.000000        0.500000            2


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

      319456,       318304,            0

kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 41 
gpu_sim_cycle = 66291
gpu_sim_insn = 308160
gpu_ipc =       4.6486
gpu_tot_sim_cycle = 1987465
gpu_tot_sim_insn = 161122400
gpu_tot_ipc =      81.0693
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 77181
gpu_stall_icnt2sh    = 120412
gpu_total_sim_rate=366187

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3085578
	L1I_total_cache_misses = 14802
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6823, Miss = 4099, Miss_rate = 0.601, Pending_hits = 280, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6897, Miss = 4167, Miss_rate = 0.604, Pending_hits = 305, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6712, Miss = 3985, Miss_rate = 0.594, Pending_hits = 280, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6594, Miss = 4122, Miss_rate = 0.625, Pending_hits = 256, Reservation_fails = 14598
	L1D_cache_core[4]: Access = 6483, Miss = 3810, Miss_rate = 0.588, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6594, Miss = 4027, Miss_rate = 0.611, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 6490, Miss = 4087, Miss_rate = 0.630, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6675, Miss = 4045, Miss_rate = 0.606, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6735, Miss = 4191, Miss_rate = 0.622, Pending_hits = 216, Reservation_fails = 11342
	L1D_cache_core[9]: Access = 6772, Miss = 4070, Miss_rate = 0.601, Pending_hits = 295, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 7048, Miss = 4287, Miss_rate = 0.608, Pending_hits = 273, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 6981, Miss = 4270, Miss_rate = 0.612, Pending_hits = 303, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 6998, Miss = 4247, Miss_rate = 0.607, Pending_hits = 305, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6934, Miss = 4118, Miss_rate = 0.594, Pending_hits = 273, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6823, Miss = 4114, Miss_rate = 0.603, Pending_hits = 292, Reservation_fails = 15995
	L1D_total_cache_accesses = 101559
	L1D_total_cache_misses = 61639
	L1D_total_cache_miss_rate = 0.6069
	L1D_total_cache_pending_hits = 3897
	L1D_total_cache_reservation_fails = 216194
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 30039
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216164
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5980
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 362
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30008
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6342
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3070776
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14802
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
99450, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 189058528
gpgpu_n_tot_w_icount = 5908079
gpgpu_n_stall_shd_mem = 592148
gpgpu_n_mem_read_local = 362
gpgpu_n_mem_write_local = 6342
gpgpu_n_mem_read_global = 54913
gpgpu_n_mem_write_global = 23659
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1043456
gpgpu_n_store_insn = 378544
gpgpu_n_shmem_insn = 12900512
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1153440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 336434
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255714
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:628989	W0_Idle:10080572	W0_Scoreboard:7144040	W1:14266	W2:13328	W3:12390	W4:11452	W5:10514	W6:9576	W7:8638	W8:7700	W9:6762	W10:5824	W11:4886	W12:3948	W13:3010	W14:2072	W15:1134	W16:1196237	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4596342
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 439304 {8:54913,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1703448 {72:23659,}
traffic_breakdown_coretomem[INST_ACC_R] = 24296 {8:3037,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2896 {8:362,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 445872 {40:336,72:6006,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7468168 {136:54913,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 189272 {8:23659,}
traffic_breakdown_memtocore[INST_ACC_R] = 413032 {136:3037,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 49232 {136:362,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 50736 {8:6342,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 242 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1987464 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	66339 	9996 	7631 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	70428 	3984 	1810 	1587 	1931 	3935 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19531 	31744 	3871 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	7665 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1716 	63 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       6797      4424    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      9985      5320     10140
dram[1]:       6571      4048    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      9594      9669      8673
dram[2]:       6394      3900    none      none        2719      2764      6782     12758      7745     22783      8579     15305      9787      6939      9908      5328
dram[3]:       5220      3895    none      none        1745      2244      6797      7414      7934      8553      9003     13989      9303     14050      8689      9530
dram[4]:       5873      5120    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239     10085      5321     10313
dram[5]:       7108      6416    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      9380     10080      8803
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       601      1091       329
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       480      1257       341       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       476      1085       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623421 n_nop=2622657 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0005596
n_activity=5751 dram_eff=0.2553
bk0: 26a 2623090i bk1: 20a 2623256i bk2: 0a 2623416i bk3: 0a 2623419i bk4: 20a 2623368i bk5: 20a 2623366i bk6: 64a 2623277i bk7: 64a 2623269i bk8: 64a 2623280i bk9: 64a 2623279i bk10: 64a 2623279i bk11: 64a 2623282i bk12: 64a 2623282i bk13: 64a 2623277i bk14: 64a 2623281i bk15: 64a 2623275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000115879
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623421 n_nop=2622669 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.000558
n_activity=5541 dram_eff=0.2642
bk0: 24a 2623204i bk1: 20a 2623306i bk2: 0a 2623417i bk3: 0a 2623421i bk4: 20a 2623371i bk5: 20a 2623370i bk6: 64a 2623270i bk7: 64a 2623266i bk8: 64a 2623281i bk9: 64a 2623281i bk10: 64a 2623280i bk11: 64a 2623264i bk12: 64a 2623277i bk13: 64a 2623273i bk14: 64a 2623276i bk15: 64a 2623276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.39492e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623421 n_nop=2622663 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0005611
n_activity=5675 dram_eff=0.2594
bk0: 24a 2623214i bk1: 20a 2623306i bk2: 0a 2623419i bk3: 0a 2623423i bk4: 20a 2623370i bk5: 24a 2623362i bk6: 64a 2623271i bk7: 64a 2623277i bk8: 64a 2623279i bk9: 64a 2623275i bk10: 64a 2623275i bk11: 64a 2623278i bk12: 64a 2623277i bk13: 64a 2623274i bk14: 64a 2623280i bk15: 64a 2623280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.30735e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623421 n_nop=2622667 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0005565
n_activity=5623 dram_eff=0.2596
bk0: 24a 2623165i bk1: 16a 2623310i bk2: 0a 2623417i bk3: 0a 2623419i bk4: 20a 2623370i bk5: 24a 2623363i bk6: 64a 2623273i bk7: 64a 2623279i bk8: 64a 2623280i bk9: 64a 2623277i bk10: 64a 2623281i bk11: 64a 2623279i bk12: 64a 2623278i bk13: 64a 2623272i bk14: 64a 2623279i bk15: 64a 2623280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=8.08105e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623421 n_nop=2622670 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0005573
n_activity=5628 dram_eff=0.2598
bk0: 24a 2623258i bk1: 16a 2623280i bk2: 0a 2623417i bk3: 0a 2623420i bk4: 20a 2623369i bk5: 24a 2623358i bk6: 64a 2623276i bk7: 64a 2623267i bk8: 64a 2623278i bk9: 64a 2623271i bk10: 64a 2623279i bk11: 64a 2623265i bk12: 64a 2623283i bk13: 64a 2623282i bk14: 64a 2623284i bk15: 64a 2623282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.08105e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2623421 n_nop=2622673 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.000555
n_activity=5501 dram_eff=0.2647
bk0: 20a 2623285i bk1: 16a 2623280i bk2: 0a 2623416i bk3: 0a 2623419i bk4: 20a 2623369i bk5: 24a 2623362i bk6: 64a 2623273i bk7: 64a 2623269i bk8: 64a 2623276i bk9: 64a 2623279i bk10: 64a 2623280i bk11: 64a 2623276i bk12: 64a 2623278i bk13: 64a 2623267i bk14: 64a 2623280i bk15: 64a 2623276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.2895e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7038, Miss = 183, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7515, Miss = 180, Miss_rate = 0.024, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7373, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 7772, Miss = 180, Miss_rate = 0.023, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7983, Miss = 182, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6262, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 8007, Miss = 182, Miss_rate = 0.023, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6849, Miss = 180, Miss_rate = 0.026, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6687, Miss = 182, Miss_rate = 0.027, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7578, Miss = 180, Miss_rate = 0.024, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7248, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 8016, Miss = 180, Miss_rate = 0.022, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 88328
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0246
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 317
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23659
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6297
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2974
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=321606
icnt_total_pkts_simt_to_mem=147994
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.51858
	minimum = 6
	maximum = 14
Network latency average = 7.50676
	minimum = 6
	maximum = 14
Slowest packet = 176315
Flit latency average = 6.05479
	minimum = 6
	maximum = 10
Slowest flit = 468881
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000330753
	minimum = 0 (at node 0)
	maximum = 0.00224767 (at node 9)
Accepted packet rate average = 0.000330753
	minimum = 0 (at node 0)
	maximum = 0.00224767 (at node 9)
Injected flit rate average = 0.000815708
	minimum = 0 (at node 0)
	maximum = 0.0046311 (at node 9)
Accepted flit rate average= 0.000815708
	minimum = 0 (at node 0)
	maximum = 0.00647147 (at node 9)
Injected packet length average = 2.46622
Accepted packet length average = 2.46622
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.1848 (41 samples)
	minimum = 6 (41 samples)
	maximum = 215.463 (41 samples)
Network latency average = 12.7147 (41 samples)
	minimum = 6 (41 samples)
	maximum = 154.463 (41 samples)
Flit latency average = 8.91301 (41 samples)
	minimum = 6 (41 samples)
	maximum = 152.951 (41 samples)
Fragmentation average = 0.00397967 (41 samples)
	minimum = 0 (41 samples)
	maximum = 6.39024 (41 samples)
Injected packet rate average = 0.00697989 (41 samples)
	minimum = 0.0020834 (41 samples)
	maximum = 0.0150805 (41 samples)
Accepted packet rate average = 0.00697989 (41 samples)
	minimum = 0.0020834 (41 samples)
	maximum = 0.0150805 (41 samples)
Injected flit rate average = 0.0188222 (41 samples)
	minimum = 0.00336637 (41 samples)
	maximum = 0.0601638 (41 samples)
Accepted flit rate average = 0.0188222 (41 samples)
	minimum = 0.00369791 (41 samples)
	maximum = 0.0320192 (41 samples)
Injected packet size average = 2.69663 (41 samples)
Accepted packet size average = 2.69663 (41 samples)
Hops average = 1 (41 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 20 sec (440 sec)
gpgpu_simulation_rate = 366187 (inst/sec)
gpgpu_simulation_rate = 4516 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402230 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1987465)
GPGPU-Sim uArch: Shader 12 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1987465)
GPGPU-Sim uArch: Shader 13 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1987465)
GPGPU-Sim uArch: Shader 14 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1987465)
GPGPU-Sim PTX: 166900000 instructions simulated : ctaid=(1,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 167000000 instructions simulated : ctaid=(1,0,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 1988965  inst.: 161249216 (ipc=84.5) sim_rate=365644 (inst/sec) elapsed = 0:0:07:21 / Wed Dec  9 00:15:49 2015
GPGPU-Sim PTX: 167100000 instructions simulated : ctaid=(0,1,0) tid=(15,9,0)
GPGPU-Sim PTX: 167200000 instructions simulated : ctaid=(1,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 167300000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3732,1987465), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 42 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=14, Kernel(uid=42, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 12 finished CTA #0 (4174,1987465), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 42 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=12, Kernel(uid=42, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 13 finished CTA #0 (4249,1987465), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 42 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=13, Kernel(uid=42, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: Shader 11 finished CTA #0 (4325,1987465), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 42 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=11, Kernel(uid=42, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 11.


BRANCH_STATS_PRINT: For Kernel(uid=42, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070      17408     0.058824        0.058824          544
        1068    intrinsic          fa8      16384     1.000000        1.000000          512


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

      476160,            0,            0

kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 42 
gpu_sim_cycle = 4326
gpu_sim_insn = 459776
gpu_ipc =     106.2820
gpu_tot_sim_cycle = 1991791
gpu_tot_sim_insn = 161582176
gpu_tot_ipc =      81.1241
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 77182
gpu_stall_icnt2sh    = 121558
gpu_total_sim_rate=366399

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3093405
	L1I_total_cache_misses = 14917
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6823, Miss = 4099, Miss_rate = 0.601, Pending_hits = 280, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6897, Miss = 4167, Miss_rate = 0.604, Pending_hits = 305, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6712, Miss = 3985, Miss_rate = 0.594, Pending_hits = 280, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6594, Miss = 4122, Miss_rate = 0.625, Pending_hits = 256, Reservation_fails = 14598
	L1D_cache_core[4]: Access = 6483, Miss = 3810, Miss_rate = 0.588, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6594, Miss = 4027, Miss_rate = 0.611, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 6490, Miss = 4087, Miss_rate = 0.630, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6675, Miss = 4045, Miss_rate = 0.606, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6735, Miss = 4191, Miss_rate = 0.622, Pending_hits = 216, Reservation_fails = 11342
	L1D_cache_core[9]: Access = 6772, Miss = 4070, Miss_rate = 0.601, Pending_hits = 295, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 7048, Miss = 4287, Miss_rate = 0.608, Pending_hits = 273, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 7045, Miss = 4318, Miss_rate = 0.613, Pending_hits = 303, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 7062, Miss = 4295, Miss_rate = 0.608, Pending_hits = 305, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6998, Miss = 4166, Miss_rate = 0.595, Pending_hits = 273, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6887, Miss = 4162, Miss_rate = 0.604, Pending_hits = 292, Reservation_fails = 15995
	L1D_total_cache_accesses = 101815
	L1D_total_cache_misses = 61831
	L1D_total_cache_miss_rate = 0.6073
	L1D_total_cache_pending_hits = 3897
	L1D_total_cache_reservation_fails = 216194
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 30135
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216164
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5980
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 362
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6342
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3078488
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14917
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
99450, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 189534688
gpgpu_n_tot_w_icount = 5922959
gpgpu_n_stall_shd_mem = 592276
gpgpu_n_mem_read_local = 362
gpgpu_n_mem_write_local = 6342
gpgpu_n_mem_read_global = 55105
gpgpu_n_mem_write_global = 23723
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1046528
gpgpu_n_store_insn = 379568
gpgpu_n_shmem_insn = 12935328
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1156512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 336434
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255842
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:629089	W0_Idle:10085610	W0_Scoreboard:7157012	W1:14266	W2:13328	W3:12390	W4:11452	W5:10514	W6:9576	W7:8638	W8:7700	W9:6762	W10:5824	W11:4886	W12:3948	W13:3010	W14:2072	W15:1134	W16:1196237	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4611222
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 440840 {8:55105,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1708056 {72:23723,}
traffic_breakdown_coretomem[INST_ACC_R] = 24416 {8:3052,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2896 {8:362,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 445872 {40:336,72:6006,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7494280 {136:55105,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 189784 {8:23723,}
traffic_breakdown_memtocore[INST_ACC_R] = 415072 {136:3052,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 49232 {136:362,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 50736 {8:6342,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 242 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 1991790 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	66580 	10011 	7631 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	70604 	4077 	1812 	1587 	1931 	3935 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19544 	31814 	3980 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	7729 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1721 	64 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       6797      4424    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      9985      5320     10140
dram[1]:       6571      4048    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      9594      9669      9193
dram[2]:       6394      3900    none      none        2719      2764      6782     12758      7745     22783      8579     15305      9787      6939      9908      5328
dram[3]:       5220      3895    none      none        1745      2244      6797      7414      7934      8553      9003     13989      9303     14050      9170      9530
dram[4]:       5873      5120    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239     10085      5321     10313
dram[5]:       7108      6416    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      9380     10080      9296
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       601      1091       329
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       480      1257       341       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       476      1085       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629131 n_nop=2628367 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0005584
n_activity=5751 dram_eff=0.2553
bk0: 26a 2628800i bk1: 20a 2628966i bk2: 0a 2629126i bk3: 0a 2629129i bk4: 20a 2629078i bk5: 20a 2629076i bk6: 64a 2628987i bk7: 64a 2628979i bk8: 64a 2628990i bk9: 64a 2628989i bk10: 64a 2628989i bk11: 64a 2628992i bk12: 64a 2628992i bk13: 64a 2628987i bk14: 64a 2628991i bk15: 64a 2628985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000115628
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629131 n_nop=2628379 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0005568
n_activity=5541 dram_eff=0.2642
bk0: 24a 2628914i bk1: 20a 2629016i bk2: 0a 2629127i bk3: 0a 2629131i bk4: 20a 2629081i bk5: 20a 2629080i bk6: 64a 2628980i bk7: 64a 2628976i bk8: 64a 2628991i bk9: 64a 2628991i bk10: 64a 2628990i bk11: 64a 2628974i bk12: 64a 2628987i bk13: 64a 2628983i bk14: 64a 2628986i bk15: 64a 2628986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.37886e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629131 n_nop=2628373 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0005599
n_activity=5675 dram_eff=0.2594
bk0: 24a 2628924i bk1: 20a 2629016i bk2: 0a 2629129i bk3: 0a 2629133i bk4: 20a 2629080i bk5: 24a 2629072i bk6: 64a 2628981i bk7: 64a 2628987i bk8: 64a 2628989i bk9: 64a 2628985i bk10: 64a 2628985i bk11: 64a 2628988i bk12: 64a 2628987i bk13: 64a 2628984i bk14: 64a 2628990i bk15: 64a 2628990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.298e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629131 n_nop=2628377 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0005553
n_activity=5623 dram_eff=0.2596
bk0: 24a 2628875i bk1: 16a 2629020i bk2: 0a 2629127i bk3: 0a 2629129i bk4: 20a 2629080i bk5: 24a 2629073i bk6: 64a 2628983i bk7: 64a 2628989i bk8: 64a 2628990i bk9: 64a 2628987i bk10: 64a 2628991i bk11: 64a 2628989i bk12: 64a 2628988i bk13: 64a 2628982i bk14: 64a 2628989i bk15: 64a 2628990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=8.0635e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629131 n_nop=2628380 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0005561
n_activity=5628 dram_eff=0.2598
bk0: 24a 2628968i bk1: 16a 2628990i bk2: 0a 2629127i bk3: 0a 2629130i bk4: 20a 2629079i bk5: 24a 2629068i bk6: 64a 2628986i bk7: 64a 2628977i bk8: 64a 2628988i bk9: 64a 2628981i bk10: 64a 2628989i bk11: 64a 2628975i bk12: 64a 2628993i bk13: 64a 2628992i bk14: 64a 2628994i bk15: 64a 2628992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.0635e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2629131 n_nop=2628383 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0005538
n_activity=5501 dram_eff=0.2647
bk0: 20a 2628995i bk1: 16a 2628990i bk2: 0a 2629126i bk3: 0a 2629129i bk4: 20a 2629079i bk5: 24a 2629072i bk6: 64a 2628983i bk7: 64a 2628979i bk8: 64a 2628986i bk9: 64a 2628989i bk10: 64a 2628990i bk11: 64a 2628986i bk12: 64a 2628988i bk13: 64a 2628977i bk14: 64a 2628990i bk15: 64a 2628986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.27584e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7038, Miss = 183, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7515, Miss = 180, Miss_rate = 0.024, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7373, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 7858, Miss = 180, Miss_rate = 0.023, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7986, Miss = 182, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6262, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 8097, Miss = 182, Miss_rate = 0.022, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6849, Miss = 180, Miss_rate = 0.026, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6693, Miss = 182, Miss_rate = 0.027, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7578, Miss = 180, Miss_rate = 0.024, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7248, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 8102, Miss = 180, Miss_rate = 0.022, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 88599
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0245
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 317
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23723
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6297
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2989
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=322705
icnt_total_pkts_simt_to_mem=148393
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.6162
	minimum = 6
	maximum = 57
Network latency average = 16.0424
	minimum = 6
	maximum = 39
Slowest packet = 176714
Flit latency average = 15.5728
	minimum = 6
	maximum = 35
Slowest flit = 469706
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00464033
	minimum = 0 (at node 0)
	maximum = 0.0208044 (at node 21)
Accepted packet rate average = 0.00464033
	minimum = 0 (at node 0)
	maximum = 0.0208044 (at node 21)
Injected flit rate average = 0.0128251
	minimum = 0 (at node 0)
	maximum = 0.0855294 (at node 21)
Accepted flit rate average= 0.0128251
	minimum = 0 (at node 0)
	maximum = 0.0649561 (at node 11)
Injected packet length average = 2.76384
Accepted packet length average = 2.76384
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.2665 (42 samples)
	minimum = 6 (42 samples)
	maximum = 211.69 (42 samples)
Network latency average = 12.7939 (42 samples)
	minimum = 6 (42 samples)
	maximum = 151.714 (42 samples)
Flit latency average = 9.07157 (42 samples)
	minimum = 6 (42 samples)
	maximum = 150.143 (42 samples)
Fragmentation average = 0.00388491 (42 samples)
	minimum = 0 (42 samples)
	maximum = 6.2381 (42 samples)
Injected packet rate average = 0.00692418 (42 samples)
	minimum = 0.0020338 (42 samples)
	maximum = 0.0152168 (42 samples)
Accepted packet rate average = 0.00692418 (42 samples)
	minimum = 0.0020338 (42 samples)
	maximum = 0.0152168 (42 samples)
Injected flit rate average = 0.0186794 (42 samples)
	minimum = 0.00328622 (42 samples)
	maximum = 0.0607677 (42 samples)
Accepted flit rate average = 0.0186794 (42 samples)
	minimum = 0.00360987 (42 samples)
	maximum = 0.0328034 (42 samples)
Injected packet size average = 2.69771 (42 samples)
Accepted packet size average = 2.69771 (42 samples)
Hops average = 1 (42 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 21 sec (441 sec)
gpgpu_simulation_rate = 366399 (inst/sec)
gpgpu_simulation_rate = 4516 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4020ba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 43 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1991791)
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 1999291  inst.: 161592546 (ipc= 1.4) sim_rate=365593 (inst/sec) elapsed = 0:0:07:22 / Wed Dec  9 00:15:50 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 2016791  inst.: 161618587 (ipc= 1.5) sim_rate=364827 (inst/sec) elapsed = 0:0:07:23 / Wed Dec  9 00:15:51 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim PTX: 167400000 instructions simulated : ctaid=(0,0,0) tid=(10,0,0)
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 2034791  inst.: 161632304 (ipc= 1.2) sim_rate=364036 (inst/sec) elapsed = 0:0:07:24 / Wed Dec  9 00:15:52 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 0 finished CTA #0 (59330,1991791), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 43 '_Z12lud_diagonalPfii').


BRANCH_STATS_PRINT: For Shader_id=0, Kernel(uid=43, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 0.


BRANCH_STATS_PRINT: For Kernel(uid=43, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       61704,       146208,        84760

kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 43 
gpu_sim_cycle = 59331
gpu_sim_insn = 59360
gpu_ipc =       1.0005
gpu_tot_sim_cycle = 2051122
gpu_tot_sim_insn = 161641536
gpu_tot_ipc =      78.8064
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 77182
gpu_stall_icnt2sh    = 121558
gpu_total_sim_rate=364057

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3098225
	L1I_total_cache_misses = 14928
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6944, Miss = 4163, Miss_rate = 0.600, Pending_hits = 280, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 6897, Miss = 4167, Miss_rate = 0.604, Pending_hits = 305, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6712, Miss = 3985, Miss_rate = 0.594, Pending_hits = 280, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6594, Miss = 4122, Miss_rate = 0.625, Pending_hits = 256, Reservation_fails = 14598
	L1D_cache_core[4]: Access = 6483, Miss = 3810, Miss_rate = 0.588, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6594, Miss = 4027, Miss_rate = 0.611, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 6490, Miss = 4087, Miss_rate = 0.630, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6675, Miss = 4045, Miss_rate = 0.606, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6735, Miss = 4191, Miss_rate = 0.622, Pending_hits = 216, Reservation_fails = 11342
	L1D_cache_core[9]: Access = 6772, Miss = 4070, Miss_rate = 0.601, Pending_hits = 295, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 7048, Miss = 4287, Miss_rate = 0.608, Pending_hits = 273, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 7045, Miss = 4318, Miss_rate = 0.613, Pending_hits = 303, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 7062, Miss = 4295, Miss_rate = 0.608, Pending_hits = 305, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6998, Miss = 4166, Miss_rate = 0.595, Pending_hits = 273, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6887, Miss = 4162, Miss_rate = 0.604, Pending_hits = 292, Reservation_fails = 15995
	L1D_total_cache_accesses = 101936
	L1D_total_cache_misses = 61895
	L1D_total_cache_miss_rate = 0.6072
	L1D_total_cache_pending_hits = 3897
	L1D_total_cache_reservation_fails = 216194
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 30138
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216164
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 6022
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 365
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30107
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6387
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3083297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14928
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
108596, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 189827360
gpgpu_n_tot_w_icount = 5932105
gpgpu_n_stall_shd_mem = 592983
gpgpu_n_mem_read_local = 365
gpgpu_n_mem_write_local = 6387
gpgpu_n_mem_read_global = 55121
gpgpu_n_mem_write_global = 23738
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1046784
gpgpu_n_store_insn = 379808
gpgpu_n_shmem_insn = 12941144
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1157280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 337141
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255842
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:629089	W0_Idle:10151803	W0_Scoreboard:7200363	W1:15285	W2:14280	W3:13275	W4:12270	W5:11265	W6:10260	W7:9255	W8:8250	W9:7245	W10:6240	W11:5235	W12:4230	W13:3225	W14:2220	W15:1215	W16:1197133	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4611222
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 440968 {8:55121,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1709136 {72:23738,}
traffic_breakdown_coretomem[INST_ACC_R] = 24504 {8:3063,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2920 {8:365,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 448344 {40:360,72:6027,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7496456 {136:55121,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 189904 {8:23738,}
traffic_breakdown_memtocore[INST_ACC_R] = 416568 {136:3063,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 49640 {136:365,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 51096 {8:6387,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 242 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 2051121 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	66659 	10011 	7631 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	70694 	4077 	1812 	1587 	1931 	3935 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19562 	31815 	3980 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	7789 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1751 	64 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       6908      4436    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      9985      5320     10140
dram[1]:       6579      4224    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      9594      9669      9242
dram[2]:       6394      3900    none      none        2719      2764      6782     12758      7745     22783      8579     15305      9787      6939      9908      5328
dram[3]:       5229      3895    none      none        1745      2244      6797      7414      7934      8553      9003     13989      9303     14050      9215      9530
dram[4]:       5873      5312    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239     10085      5321     10313
dram[5]:       7108      6416    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      9380     10080      9341
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       601      1091       329
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       480      1257       341       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       476      1085       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2707447 n_nop=2706683 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0005422
n_activity=5751 dram_eff=0.2553
bk0: 26a 2707116i bk1: 20a 2707282i bk2: 0a 2707442i bk3: 0a 2707445i bk4: 20a 2707394i bk5: 20a 2707392i bk6: 64a 2707303i bk7: 64a 2707295i bk8: 64a 2707306i bk9: 64a 2707305i bk10: 64a 2707305i bk11: 64a 2707308i bk12: 64a 2707308i bk13: 64a 2707303i bk14: 64a 2707307i bk15: 64a 2707301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000112283
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2707447 n_nop=2706695 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0005407
n_activity=5541 dram_eff=0.2642
bk0: 24a 2707230i bk1: 20a 2707332i bk2: 0a 2707443i bk3: 0a 2707447i bk4: 20a 2707397i bk5: 20a 2707396i bk6: 64a 2707296i bk7: 64a 2707292i bk8: 64a 2707307i bk9: 64a 2707307i bk10: 64a 2707306i bk11: 64a 2707290i bk12: 64a 2707303i bk13: 64a 2707299i bk14: 64a 2707302i bk15: 64a 2707302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.16542e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2707447 n_nop=2706689 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0005437
n_activity=5675 dram_eff=0.2594
bk0: 24a 2707240i bk1: 20a 2707332i bk2: 0a 2707445i bk3: 0a 2707449i bk4: 20a 2707396i bk5: 24a 2707388i bk6: 64a 2707297i bk7: 64a 2707303i bk8: 64a 2707305i bk9: 64a 2707301i bk10: 64a 2707301i bk11: 64a 2707304i bk12: 64a 2707303i bk13: 64a 2707300i bk14: 64a 2707306i bk15: 64a 2707306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.17367e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2707447 n_nop=2706693 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0005393
n_activity=5623 dram_eff=0.2596
bk0: 24a 2707191i bk1: 16a 2707336i bk2: 0a 2707443i bk3: 0a 2707445i bk4: 20a 2707396i bk5: 24a 2707389i bk6: 64a 2707299i bk7: 64a 2707305i bk8: 64a 2707306i bk9: 64a 2707303i bk10: 64a 2707307i bk11: 64a 2707305i bk12: 64a 2707304i bk13: 64a 2707298i bk14: 64a 2707305i bk15: 64a 2707306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=7.83025e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2707447 n_nop=2706696 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.00054
n_activity=5628 dram_eff=0.2598
bk0: 24a 2707284i bk1: 16a 2707306i bk2: 0a 2707443i bk3: 0a 2707446i bk4: 20a 2707395i bk5: 24a 2707384i bk6: 64a 2707302i bk7: 64a 2707293i bk8: 64a 2707304i bk9: 64a 2707297i bk10: 64a 2707305i bk11: 64a 2707291i bk12: 64a 2707309i bk13: 64a 2707308i bk14: 64a 2707310i bk15: 64a 2707308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.83025e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2707447 n_nop=2706699 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0005378
n_activity=5501 dram_eff=0.2647
bk0: 20a 2707311i bk1: 16a 2707306i bk2: 0a 2707442i bk3: 0a 2707445i bk4: 20a 2707395i bk5: 24a 2707388i bk6: 64a 2707299i bk7: 64a 2707295i bk8: 64a 2707302i bk9: 64a 2707305i bk10: 64a 2707306i bk11: 64a 2707302i bk12: 64a 2707304i bk13: 64a 2707293i bk14: 64a 2707306i bk15: 64a 2707302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.0943e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7055, Miss = 183, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7516, Miss = 180, Miss_rate = 0.024, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7376, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 7884, Miss = 180, Miss_rate = 0.023, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7988, Miss = 182, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6262, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 8110, Miss = 182, Miss_rate = 0.022, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6849, Miss = 180, Miss_rate = 0.026, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6695, Miss = 182, Miss_rate = 0.027, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7593, Miss = 180, Miss_rate = 0.024, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7249, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 8112, Miss = 180, Miss_rate = 0.022, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 88689
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0245
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 320
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23738
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6342
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3000
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=322915
icnt_total_pkts_simt_to_mem=148579
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.23889
	minimum = 6
	maximum = 14
Network latency average = 7.23889
	minimum = 6
	maximum = 14
Slowest packet = 177247
Flit latency average = 6.05808
	minimum = 6
	maximum = 10
Slowest flit = 471239
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000112364
	minimum = 0 (at node 1)
	maximum = 0.00151691 (at node 0)
Accepted packet rate average = 0.000112364
	minimum = 0 (at node 1)
	maximum = 0.00151691 (at node 0)
Injected flit rate average = 0.000247201
	minimum = 0 (at node 1)
	maximum = 0.00313495 (at node 0)
Accepted flit rate average= 0.000247201
	minimum = 0 (at node 1)
	maximum = 0.00353947 (at node 0)
Injected packet length average = 2.2
Accepted packet length average = 2.2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.0565 (43 samples)
	minimum = 6 (43 samples)
	maximum = 207.093 (43 samples)
Network latency average = 12.6647 (43 samples)
	minimum = 6 (43 samples)
	maximum = 148.512 (43 samples)
Flit latency average = 9.00149 (43 samples)
	minimum = 6 (43 samples)
	maximum = 146.884 (43 samples)
Fragmentation average = 0.00379457 (43 samples)
	minimum = 0 (43 samples)
	maximum = 6.09302 (43 samples)
Injected packet rate average = 0.00676577 (43 samples)
	minimum = 0.0019865 (43 samples)
	maximum = 0.0148982 (43 samples)
Accepted packet rate average = 0.00676577 (43 samples)
	minimum = 0.0019865 (43 samples)
	maximum = 0.0148982 (43 samples)
Injected flit rate average = 0.0182508 (43 samples)
	minimum = 0.00320979 (43 samples)
	maximum = 0.0594274 (43 samples)
Accepted flit rate average = 0.0182508 (43 samples)
	minimum = 0.00352591 (43 samples)
	maximum = 0.0321228 (43 samples)
Injected packet size average = 2.69751 (43 samples)
Accepted packet size average = 2.69751 (43 samples)
Hops average = 1 (43 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 24 sec (444 sec)
gpgpu_simulation_rate = 364057 (inst/sec)
gpgpu_simulation_rate = 4619 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402175 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,2051122)
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 2051622  inst.: 161641856 (ipc= 0.6) sim_rate=363240 (inst/sec) elapsed = 0:0:07:25 / Wed Dec  9 00:15:53 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: cycles simulated: 2068622  inst.: 161673504 (ipc= 1.8) sim_rate=362496 (inst/sec) elapsed = 0:0:07:26 / Wed Dec  9 00:15:54 2015
GPGPU-Sim PTX: 167500000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 2086122  inst.: 161718720 (ipc= 2.2) sim_rate=361786 (inst/sec) elapsed = 0:0:07:27 / Wed Dec  9 00:15:55 2015
GPGPU-Sim uArch: cycles simulated: 2103122  inst.: 161763616 (ipc= 2.3) sim_rate=361079 (inst/sec) elapsed = 0:0:07:28 / Wed Dec  9 00:15:56 2015
Branch Status: 1
Branch- 0: 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch- 1: 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
GPGPU-Sim uArch: Shader 1 finished CTA #0 (64564,2051122), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 44 '_Z13lud_perimeterPfii').


BRANCH_STATS_PRINT: For Shader_id=1, Kernel(uid=44, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 1.


BRANCH_STATS_PRINT: For Kernel(uid=44, name: '_Z13lud_perimeterPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         5a0    extrinsic          720         32     0.500000        0.500000            1
         758    extrinsic          7e0        144     0.111111        0.055556            9
         7d8    extrinsic          748        128     1.000000        0.500000            8
         818    extrinsic          8a0        272     0.058824        0.029412           17
         898    extrinsic          808        256     1.000000        0.500000           16
         5d0    extrinsic          658        144     0.111111        0.055556            9
         650    extrinsic          5c0        128     1.000000        0.500000            8
         678    extrinsic          718        272     0.058824        0.029412           17
         710    extrinsic          668        256     1.000000        0.500000           16
         718    extrinsic          8a0         16     1.000000        0.500000            1
         8c0    extrinsic          a08         32     0.500000        0.500000            1
         a30    intrinsic          c40        272     0.058824        0.029412           17
         a50    intrinsic          b38       2176     0.117647        0.058824          136
         c38    intrinsic          a20        256     1.000000        0.500000           16
         b30    intrinsic          a40       1920     1.000000        0.500000          120
         8e8    intrinsic          a00        256     0.062500        0.031250           16
         908    intrinsic          9f0       2160     0.111111        0.055556          135
         9e8    intrinsic          8f8       1920     1.000000        0.500000          120
         9f8    intrinsic          8d8        240     1.000000        0.500000           15
         a00    extrinsic          c40         16     1.000000        0.500000            1
         c60    extrinsic          d40         32     0.500000        0.500000            1
         d88    extrinsic          e10        272     0.058824        0.029412           17
         e08    extrinsic          d78        256     1.000000        0.500000           16
         c98    extrinsic          d38        256     0.062500        0.031250           16
         d30    extrinsic          c88        240     1.000000        0.500000           15
         d38    extrinsic          e10         16     1.000000        0.500000            1


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

      159728,       159152,            0

kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 44 
gpu_sim_cycle = 64565
gpu_sim_insn = 154080
gpu_ipc =       2.3864
gpu_tot_sim_cycle = 2115687
gpu_tot_sim_insn = 161795616
gpu_tot_ipc =      76.4743
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 77182
gpu_stall_icnt2sh    = 121558
gpu_total_sim_rate=361150

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3103474
	L1I_total_cache_misses = 14947
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6944, Miss = 4163, Miss_rate = 0.600, Pending_hits = 280, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 7072, Miss = 4250, Miss_rate = 0.601, Pending_hits = 305, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6712, Miss = 3985, Miss_rate = 0.594, Pending_hits = 280, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6594, Miss = 4122, Miss_rate = 0.625, Pending_hits = 256, Reservation_fails = 14598
	L1D_cache_core[4]: Access = 6483, Miss = 3810, Miss_rate = 0.588, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6594, Miss = 4027, Miss_rate = 0.611, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 6490, Miss = 4087, Miss_rate = 0.630, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6675, Miss = 4045, Miss_rate = 0.606, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6735, Miss = 4191, Miss_rate = 0.622, Pending_hits = 216, Reservation_fails = 11342
	L1D_cache_core[9]: Access = 6772, Miss = 4070, Miss_rate = 0.601, Pending_hits = 295, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 7048, Miss = 4287, Miss_rate = 0.608, Pending_hits = 273, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 7045, Miss = 4318, Miss_rate = 0.613, Pending_hits = 303, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 7062, Miss = 4295, Miss_rate = 0.608, Pending_hits = 305, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6998, Miss = 4166, Miss_rate = 0.595, Pending_hits = 273, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6887, Miss = 4162, Miss_rate = 0.604, Pending_hits = 292, Reservation_fails = 15995
	L1D_total_cache_accesses = 102111
	L1D_total_cache_misses = 61978
	L1D_total_cache_miss_rate = 0.6070
	L1D_total_cache_pending_hits = 3897
	L1D_total_cache_reservation_fails = 216194
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 30141
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216164
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 6067
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 368
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30110
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6435
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3088527
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14947
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
108596, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 190146240
gpgpu_n_tot_w_icount = 5942070
gpgpu_n_stall_shd_mem = 595727
gpgpu_n_mem_read_local = 368
gpgpu_n_mem_write_local = 6435
gpgpu_n_mem_read_global = 55153
gpgpu_n_mem_write_global = 23769
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1047552
gpgpu_n_store_insn = 380304
gpgpu_n_shmem_insn = 12958536
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1158912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 339885
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255842
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:629089	W0_Idle:10224889	W0_Scoreboard:7246470	W1:15285	W2:14280	W3:13275	W4:12270	W5:11265	W6:10260	W7:9255	W8:8250	W9:7245	W10:6240	W11:5235	W12:4230	W13:3225	W14:2220	W15:1215	W16:1207080	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4611240
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 441224 {8:55153,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1711368 {72:23769,}
traffic_breakdown_coretomem[INST_ACC_R] = 24656 {8:3082,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2944 {8:368,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 451800 {40:360,72:6075,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7500808 {136:55153,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 190152 {8:23769,}
traffic_breakdown_memtocore[INST_ACC_R] = 419152 {136:3082,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 50048 {136:368,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 51480 {8:6435,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 241 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 2115686 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	66773 	10011 	7631 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	70827 	4077 	1812 	1587 	1931 	3935 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19595 	31817 	3980 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	7837 	31 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1793 	64 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       7027      4448    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      9985      5320     10140
dram[1]:       6579      4224    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      9594      9669      9336
dram[2]:       6402      4088    none      none        2719      2764      6782     12758      7745     22783      8579     15305      9787      6939      9908      5328
dram[3]:       5238      3895    none      none        1745      2244      6797      7414      7934      8553      9003     13989      9303     14050      9303      9530
dram[4]:       5873      5312    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239     10085      5321     10313
dram[5]:       7108      6604    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      9380     10080      9438
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       601      1091       329
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       480      1257       341       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       476      1085       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2792672 n_nop=2791908 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0005257
n_activity=5751 dram_eff=0.2553
bk0: 26a 2792341i bk1: 20a 2792507i bk2: 0a 2792667i bk3: 0a 2792670i bk4: 20a 2792619i bk5: 20a 2792617i bk6: 64a 2792528i bk7: 64a 2792520i bk8: 64a 2792531i bk9: 64a 2792530i bk10: 64a 2792530i bk11: 64a 2792533i bk12: 64a 2792533i bk13: 64a 2792528i bk14: 64a 2792532i bk15: 64a 2792526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000108856
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2792672 n_nop=2791920 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0005242
n_activity=5541 dram_eff=0.2642
bk0: 24a 2792455i bk1: 20a 2792557i bk2: 0a 2792668i bk3: 0a 2792672i bk4: 20a 2792622i bk5: 20a 2792621i bk6: 64a 2792521i bk7: 64a 2792517i bk8: 64a 2792532i bk9: 64a 2792532i bk10: 64a 2792531i bk11: 64a 2792515i bk12: 64a 2792528i bk13: 64a 2792524i bk14: 64a 2792527i bk15: 64a 2792527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.94675e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2792672 n_nop=2791914 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0005271
n_activity=5675 dram_eff=0.2594
bk0: 24a 2792465i bk1: 20a 2792557i bk2: 0a 2792670i bk3: 0a 2792674i bk4: 20a 2792621i bk5: 24a 2792613i bk6: 64a 2792522i bk7: 64a 2792528i bk8: 64a 2792530i bk9: 64a 2792526i bk10: 64a 2792526i bk11: 64a 2792529i bk12: 64a 2792528i bk13: 64a 2792525i bk14: 64a 2792531i bk15: 64a 2792531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.0463e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2792672 n_nop=2791918 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0005228
n_activity=5623 dram_eff=0.2596
bk0: 24a 2792416i bk1: 16a 2792561i bk2: 0a 2792668i bk3: 0a 2792670i bk4: 20a 2792621i bk5: 24a 2792614i bk6: 64a 2792524i bk7: 64a 2792530i bk8: 64a 2792531i bk9: 64a 2792528i bk10: 64a 2792532i bk11: 64a 2792530i bk12: 64a 2792529i bk13: 64a 2792523i bk14: 64a 2792530i bk15: 64a 2792531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=7.5913e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2792672 n_nop=2791921 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0005235
n_activity=5628 dram_eff=0.2598
bk0: 24a 2792509i bk1: 16a 2792531i bk2: 0a 2792668i bk3: 0a 2792671i bk4: 20a 2792620i bk5: 24a 2792609i bk6: 64a 2792527i bk7: 64a 2792518i bk8: 64a 2792529i bk9: 64a 2792522i bk10: 64a 2792530i bk11: 64a 2792516i bk12: 64a 2792534i bk13: 64a 2792533i bk14: 64a 2792535i bk15: 64a 2792533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.5913e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2792672 n_nop=2791924 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0005214
n_activity=5501 dram_eff=0.2647
bk0: 20a 2792536i bk1: 16a 2792531i bk2: 0a 2792667i bk3: 0a 2792670i bk4: 20a 2792620i bk5: 24a 2792613i bk6: 64a 2792524i bk7: 64a 2792520i bk8: 64a 2792527i bk9: 64a 2792530i bk10: 64a 2792531i bk11: 64a 2792527i bk12: 64a 2792529i bk13: 64a 2792518i bk14: 64a 2792531i bk15: 64a 2792527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=5.90832e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7074, Miss = 183, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7519, Miss = 180, Miss_rate = 0.024, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7378, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 7907, Miss = 180, Miss_rate = 0.023, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7990, Miss = 182, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6279, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 8131, Miss = 182, Miss_rate = 0.022, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6851, Miss = 180, Miss_rate = 0.026, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6695, Miss = 182, Miss_rate = 0.027, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7595, Miss = 180, Miss_rate = 0.024, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7251, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 8152, Miss = 180, Miss_rate = 0.022, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 88822
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0245
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 323
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23769
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6390
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3019
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=323264
icnt_total_pkts_simt_to_mem=148870
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4812
	minimum = 6
	maximum = 14
Network latency average = 7.47368
	minimum = 6
	maximum = 14
Slowest packet = 177471
Flit latency average = 6.09375
	minimum = 6
	maximum = 10
Slowest flit = 471767
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000152588
	minimum = 0 (at node 0)
	maximum = 0.00205994 (at node 1)
Accepted packet rate average = 0.000152588
	minimum = 0 (at node 0)
	maximum = 0.00205994 (at node 1)
Injected flit rate average = 0.000367129
	minimum = 0 (at node 0)
	maximum = 0.00450709 (at node 1)
Accepted flit rate average= 0.000367129
	minimum = 0 (at node 0)
	maximum = 0.00540541 (at node 1)
Injected packet length average = 2.40602
Accepted packet length average = 2.40602
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8617 (44 samples)
	minimum = 6 (44 samples)
	maximum = 202.705 (44 samples)
Network latency average = 12.5468 (44 samples)
	minimum = 6 (44 samples)
	maximum = 145.455 (44 samples)
Flit latency average = 8.93541 (44 samples)
	minimum = 6 (44 samples)
	maximum = 143.773 (44 samples)
Fragmentation average = 0.00370833 (44 samples)
	minimum = 0 (44 samples)
	maximum = 5.95455 (44 samples)
Injected packet rate average = 0.00661547 (44 samples)
	minimum = 0.00194135 (44 samples)
	maximum = 0.0146064 (44 samples)
Accepted packet rate average = 0.00661547 (44 samples)
	minimum = 0.00194135 (44 samples)
	maximum = 0.0146064 (44 samples)
Injected flit rate average = 0.0178443 (44 samples)
	minimum = 0.00313684 (44 samples)
	maximum = 0.0581792 (44 samples)
Accepted flit rate average = 0.0178443 (44 samples)
	minimum = 0.00344578 (44 samples)
	maximum = 0.0315156 (44 samples)
Injected packet size average = 2.69736 (44 samples)
Accepted packet size average = 2.69736 (44 samples)
Hops average = 1 (44 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 28 sec (448 sec)
gpgpu_simulation_rate = 361150 (inst/sec)
gpgpu_simulation_rate = 4722 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402230 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,2115687)
GPGPU-Sim PTX: 167600000 instructions simulated : ctaid=(0,0,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 2118187  inst.: 161880480 (ipc=33.9) sim_rate=360535 (inst/sec) elapsed = 0:0:07:29 / Wed Dec  9 00:15:57 2015
GPGPU-Sim PTX: 167700000 instructions simulated : ctaid=(0,0,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3525,2115687), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 45 '_Z12lud_internalPfii').


BRANCH_STATS_PRINT: For Shader_id=2, Kernel(uid=45, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 2.


BRANCH_STATS_PRINT: For Kernel(uid=45, name: '_Z12lud_internalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
         fb8    intrinsic         1070       4352     0.058824        0.058824          136
        1068    intrinsic          fa8       4096     1.000000        1.000000          128


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

      119040,            0,            0

kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 45 
gpu_sim_cycle = 3526
gpu_sim_insn = 114944
gpu_ipc =      32.5990
gpu_tot_sim_cycle = 2119213
gpu_tot_sim_insn = 161910560
gpu_tot_ipc =      76.4013
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 77182
gpu_stall_icnt2sh    = 121593
gpu_total_sim_rate=360602

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3105402
	L1I_total_cache_misses = 14947
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6944, Miss = 4163, Miss_rate = 0.600, Pending_hits = 280, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 7072, Miss = 4250, Miss_rate = 0.601, Pending_hits = 305, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6776, Miss = 4017, Miss_rate = 0.593, Pending_hits = 280, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6594, Miss = 4122, Miss_rate = 0.625, Pending_hits = 256, Reservation_fails = 14598
	L1D_cache_core[4]: Access = 6483, Miss = 3810, Miss_rate = 0.588, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6594, Miss = 4027, Miss_rate = 0.611, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 6490, Miss = 4087, Miss_rate = 0.630, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6675, Miss = 4045, Miss_rate = 0.606, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6735, Miss = 4191, Miss_rate = 0.622, Pending_hits = 216, Reservation_fails = 11342
	L1D_cache_core[9]: Access = 6772, Miss = 4070, Miss_rate = 0.601, Pending_hits = 295, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 7048, Miss = 4287, Miss_rate = 0.608, Pending_hits = 273, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 7045, Miss = 4318, Miss_rate = 0.613, Pending_hits = 303, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 7062, Miss = 4295, Miss_rate = 0.608, Pending_hits = 305, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6998, Miss = 4166, Miss_rate = 0.595, Pending_hits = 273, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6887, Miss = 4162, Miss_rate = 0.604, Pending_hits = 292, Reservation_fails = 15995
	L1D_total_cache_accesses = 102175
	L1D_total_cache_misses = 62010
	L1D_total_cache_miss_rate = 0.6069
	L1D_total_cache_pending_hits = 3897
	L1D_total_cache_reservation_fails = 216194
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 30165
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216164
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 6067
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 368
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30134
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6435
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3090455
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14947
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
108596, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 190265280
gpgpu_n_tot_w_icount = 5945790
gpgpu_n_stall_shd_mem = 595759
gpgpu_n_mem_read_local = 368
gpgpu_n_mem_write_local = 6435
gpgpu_n_mem_read_global = 55185
gpgpu_n_mem_write_global = 23785
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1048320
gpgpu_n_store_insn = 380560
gpgpu_n_shmem_insn = 12967240
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1159680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 339885
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255874
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:629116	W0_Idle:10225303	W0_Scoreboard:7249389	W1:15285	W2:14280	W3:13275	W4:12270	W5:11265	W6:10260	W7:9255	W8:8250	W9:7245	W10:6240	W11:5235	W12:4230	W13:3225	W14:2220	W15:1215	W16:1207080	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4614960
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 441480 {8:55185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1712520 {72:23785,}
traffic_breakdown_coretomem[INST_ACC_R] = 24656 {8:3082,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2944 {8:368,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 451800 {40:360,72:6075,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7505160 {136:55185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 190280 {8:23785,}
traffic_breakdown_memtocore[INST_ACC_R] = 419152 {136:3082,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 50048 {136:368,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 51480 {8:6435,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 241 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 2119212 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	66821 	10011 	7631 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	70867 	4085 	1812 	1587 	1931 	3935 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19601 	31832 	3991 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	7837 	47 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1797 	64 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       7027      4448    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      9985      5320     10140
dram[1]:       6579      4224    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      9594      9669      9416
dram[2]:       6402      4088    none      none        2719      2764      6782     12758      7745     22783      8579     15305      9787      6939      9908      5328
dram[3]:       5238      3895    none      none        1745      2244      6797      7414      7934      8553      9003     13989      9303     14050      9377      9530
dram[4]:       5873      5312    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239     10085      5321     10313
dram[5]:       7108      6604    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      9380     10080      9519
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       601      1091       329
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       480      1257       341       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       476      1085       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2797325 n_nop=2796561 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0005248
n_activity=5751 dram_eff=0.2553
bk0: 26a 2796994i bk1: 20a 2797160i bk2: 0a 2797320i bk3: 0a 2797323i bk4: 20a 2797272i bk5: 20a 2797270i bk6: 64a 2797181i bk7: 64a 2797173i bk8: 64a 2797184i bk9: 64a 2797183i bk10: 64a 2797183i bk11: 64a 2797186i bk12: 64a 2797186i bk13: 64a 2797181i bk14: 64a 2797185i bk15: 64a 2797179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000108675
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2797325 n_nop=2796573 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0005234
n_activity=5541 dram_eff=0.2642
bk0: 24a 2797108i bk1: 20a 2797210i bk2: 0a 2797321i bk3: 0a 2797325i bk4: 20a 2797275i bk5: 20a 2797274i bk6: 64a 2797174i bk7: 64a 2797170i bk8: 64a 2797185i bk9: 64a 2797185i bk10: 64a 2797184i bk11: 64a 2797168i bk12: 64a 2797181i bk13: 64a 2797177i bk14: 64a 2797180i bk15: 64a 2797180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.9352e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2797325 n_nop=2796567 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0005262
n_activity=5675 dram_eff=0.2594
bk0: 24a 2797118i bk1: 20a 2797210i bk2: 0a 2797323i bk3: 0a 2797327i bk4: 20a 2797274i bk5: 24a 2797266i bk6: 64a 2797175i bk7: 64a 2797181i bk8: 64a 2797183i bk9: 64a 2797179i bk10: 64a 2797179i bk11: 64a 2797182i bk12: 64a 2797181i bk13: 64a 2797178i bk14: 64a 2797184i bk15: 64a 2797184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.03957e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2797325 n_nop=2796571 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0005219
n_activity=5623 dram_eff=0.2596
bk0: 24a 2797069i bk1: 16a 2797214i bk2: 0a 2797321i bk3: 0a 2797323i bk4: 20a 2797274i bk5: 24a 2797267i bk6: 64a 2797177i bk7: 64a 2797183i bk8: 64a 2797184i bk9: 64a 2797181i bk10: 64a 2797185i bk11: 64a 2797183i bk12: 64a 2797182i bk13: 64a 2797176i bk14: 64a 2797183i bk15: 64a 2797184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=7.57867e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2797325 n_nop=2796574 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0005226
n_activity=5628 dram_eff=0.2598
bk0: 24a 2797162i bk1: 16a 2797184i bk2: 0a 2797321i bk3: 0a 2797324i bk4: 20a 2797273i bk5: 24a 2797262i bk6: 64a 2797180i bk7: 64a 2797171i bk8: 64a 2797182i bk9: 64a 2797175i bk10: 64a 2797183i bk11: 64a 2797169i bk12: 64a 2797187i bk13: 64a 2797186i bk14: 64a 2797188i bk15: 64a 2797186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.57867e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2797325 n_nop=2796577 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0005205
n_activity=5501 dram_eff=0.2647
bk0: 20a 2797189i bk1: 16a 2797184i bk2: 0a 2797320i bk3: 0a 2797323i bk4: 20a 2797273i bk5: 24a 2797266i bk6: 64a 2797177i bk7: 64a 2797173i bk8: 64a 2797180i bk9: 64a 2797183i bk10: 64a 2797184i bk11: 64a 2797180i bk12: 64a 2797182i bk13: 64a 2797171i bk14: 64a 2797184i bk15: 64a 2797180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=5.89849e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7074, Miss = 183, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7519, Miss = 180, Miss_rate = 0.024, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7378, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 7923, Miss = 180, Miss_rate = 0.023, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7990, Miss = 182, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6279, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 8146, Miss = 182, Miss_rate = 0.022, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6851, Miss = 180, Miss_rate = 0.026, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6695, Miss = 182, Miss_rate = 0.027, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7595, Miss = 180, Miss_rate = 0.024, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7251, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 8169, Miss = 180, Miss_rate = 0.022, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 88870
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0245
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52464
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 323
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23785
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6390
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3019
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=323440
icnt_total_pkts_simt_to_mem=148950
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.3333
	minimum = 6
	maximum = 56
Network latency average = 13.1146
	minimum = 6
	maximum = 39
Slowest packet = 177669
Flit latency average = 13.5742
	minimum = 6
	maximum = 35
Slowest flit = 472195
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00100838
	minimum = 0 (at node 0)
	maximum = 0.0136132 (at node 2)
Accepted packet rate average = 0.00100838
	minimum = 0 (at node 0)
	maximum = 0.0136132 (at node 2)
Injected flit rate average = 0.00268902
	minimum = 0 (at node 0)
	maximum = 0.0226886 (at node 2)
Accepted flit rate average= 0.00268902
	minimum = 0 (at node 0)
	maximum = 0.0499149 (at node 2)
Injected packet length average = 2.66667
Accepted packet length average = 2.66667
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8277 (45 samples)
	minimum = 6 (45 samples)
	maximum = 199.444 (45 samples)
Network latency average = 12.5594 (45 samples)
	minimum = 6 (45 samples)
	maximum = 143.089 (45 samples)
Flit latency average = 9.03849 (45 samples)
	minimum = 6 (45 samples)
	maximum = 141.356 (45 samples)
Fragmentation average = 0.00362592 (45 samples)
	minimum = 0 (45 samples)
	maximum = 5.82222 (45 samples)
Injected packet rate average = 0.00649087 (45 samples)
	minimum = 0.00189821 (45 samples)
	maximum = 0.0145843 (45 samples)
Accepted packet rate average = 0.00649087 (45 samples)
	minimum = 0.00189821 (45 samples)
	maximum = 0.0145843 (45 samples)
Injected flit rate average = 0.0175075 (45 samples)
	minimum = 0.00306714 (45 samples)
	maximum = 0.0573905 (45 samples)
Accepted flit rate average = 0.0175075 (45 samples)
	minimum = 0.00336921 (45 samples)
	maximum = 0.0319245 (45 samples)
Injected packet size average = 2.69726 (45 samples)
Accepted packet size average = 2.69726 (45 samples)
Hops average = 1 (45 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 29 sec (449 sec)
gpgpu_simulation_rate = 360602 (inst/sec)
gpgpu_simulation_rate = 4719 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4020ba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 46 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,2119213)
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 2133213  inst.: 161933926 (ipc= 1.7) sim_rate=359853 (inst/sec) elapsed = 0:0:07:30 / Wed Dec  9 00:15:58 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 2150713  inst.: 161953856 (ipc= 1.4) sim_rate=359099 (inst/sec) elapsed = 0:0:07:31 / Wed Dec  9 00:15:59 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: cycles simulated: 2168213  inst.: 161963362 (ipc= 1.1) sim_rate=358326 (inst/sec) elapsed = 0:0:07:32 / Wed Dec  9 00:16:00 2015
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
Branch Status: 2
Branch- 0: 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
GPGPU-Sim uArch: Shader 3 finished CTA #0 (58339,2119213), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 46 '_Z12lud_diagonalPfii').


BRANCH_STATS_PRINT: For Shader_id=3, Kernel(uid=46, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 3.


BRANCH_STATS_PRINT: For Kernel(uid=46, name: '_Z12lud_diagonalPfii').
------------------------------------------------------------------------------------------------
          PC         TYPE       TARGET  INSTANCES        TAKEN       OCCUPANCY    DYN_COUNT
------------------------------------------------------------------------------------------------
          60    extrinsic           f8        272     0.058824        0.029412           17
          f0    extrinsic           50        256     1.000000        0.500000           16
         118    intrinsic          4a8        256     0.062500        0.031250           16
         138    intrinsic          348        240     0.500000        0.250000           15
         158    intrinsic          248        680     0.176471        0.031250          120
         368    intrinsic          490        240     0.500000        0.250000           15
         390    intrinsic          490        800     0.150000        0.027778          135
         488    intrinsic          378        680     1.000000        0.177083          120
         4a0    intrinsic          108        240     1.000000        0.500000           15
         240    intrinsic          148        560     1.000000        0.166667          105
         4d0    extrinsic          568        256     0.062500        0.031250           16
         560    extrinsic          4c0        240     1.000000        0.500000           15


Thread stats:
      ACTIVE,    EXTRINSIC,    INTRINSIC

       61704,       146208,        84760

kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 46 
gpu_sim_cycle = 58340
gpu_sim_insn = 59360
gpu_ipc =       1.0175
gpu_tot_sim_cycle = 2177553
gpu_tot_sim_insn = 161969920
gpu_tot_ipc =      74.3816
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 77182
gpu_stall_icnt2sh    = 121593
gpu_total_sim_rate=358340

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3110216
	L1I_total_cache_misses = 14952
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19161
L1D_cache:
	L1D_cache_core[0]: Access = 6944, Miss = 4163, Miss_rate = 0.600, Pending_hits = 280, Reservation_fails = 15274
	L1D_cache_core[1]: Access = 7072, Miss = 4250, Miss_rate = 0.601, Pending_hits = 305, Reservation_fails = 14949
	L1D_cache_core[2]: Access = 6776, Miss = 4017, Miss_rate = 0.593, Pending_hits = 280, Reservation_fails = 15699
	L1D_cache_core[3]: Access = 6715, Miss = 4184, Miss_rate = 0.623, Pending_hits = 256, Reservation_fails = 14598
	L1D_cache_core[4]: Access = 6483, Miss = 3810, Miss_rate = 0.588, Pending_hits = 194, Reservation_fails = 14421
	L1D_cache_core[5]: Access = 6594, Miss = 4027, Miss_rate = 0.611, Pending_hits = 235, Reservation_fails = 12910
	L1D_cache_core[6]: Access = 6490, Miss = 4087, Miss_rate = 0.630, Pending_hits = 158, Reservation_fails = 11102
	L1D_cache_core[7]: Access = 6675, Miss = 4045, Miss_rate = 0.606, Pending_hits = 232, Reservation_fails = 11061
	L1D_cache_core[8]: Access = 6735, Miss = 4191, Miss_rate = 0.622, Pending_hits = 216, Reservation_fails = 11342
	L1D_cache_core[9]: Access = 6772, Miss = 4070, Miss_rate = 0.601, Pending_hits = 295, Reservation_fails = 15263
	L1D_cache_core[10]: Access = 7048, Miss = 4287, Miss_rate = 0.608, Pending_hits = 273, Reservation_fails = 17138
	L1D_cache_core[11]: Access = 7045, Miss = 4318, Miss_rate = 0.613, Pending_hits = 303, Reservation_fails = 16345
	L1D_cache_core[12]: Access = 7062, Miss = 4295, Miss_rate = 0.608, Pending_hits = 305, Reservation_fails = 15907
	L1D_cache_core[13]: Access = 6998, Miss = 4166, Miss_rate = 0.595, Pending_hits = 273, Reservation_fails = 14190
	L1D_cache_core[14]: Access = 6887, Miss = 4162, Miss_rate = 0.604, Pending_hits = 292, Reservation_fails = 15995
	L1D_total_cache_accesses = 102296
	L1D_total_cache_misses = 62072
	L1D_total_cache_miss_rate = 0.6068
	L1D_total_cache_pending_hits = 3897
	L1D_total_cache_reservation_fails = 216194
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 30168
	L1C_total_cache_misses = 31
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216164
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 6111
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 369
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30137
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23778
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6480
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3095264
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14952
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
108596, 9765, 9765, 9765, 9765, 9765, 9765, 9765, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 7905, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 6975, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 5115, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 4650, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 3720, 
gpgpu_n_tot_thrd_icount = 190557952
gpgpu_n_tot_w_icount = 5954936
gpgpu_n_stall_shd_mem = 596466
gpgpu_n_mem_read_local = 369
gpgpu_n_mem_write_local = 6480
gpgpu_n_mem_read_global = 55201
gpgpu_n_mem_write_global = 23800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1048576
gpgpu_n_store_insn = 380800
gpgpu_n_shmem_insn = 12973056
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1160448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 340592
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255874
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:629116	W0_Idle:10289647	W0_Scoreboard:7292607	W1:16304	W2:15232	W3:14160	W4:13088	W5:12016	W6:10944	W7:9872	W8:8800	W9:7728	W10:6656	W11:5584	W12:4512	W13:3440	W14:2368	W15:1296	W16:1207976	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4614960
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 441608 {8:55201,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1713600 {72:23800,}
traffic_breakdown_coretomem[INST_ACC_R] = 24696 {8:3087,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2952 {8:369,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 454272 {40:384,72:6096,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7507336 {136:55201,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 190400 {8:23800,}
traffic_breakdown_memtocore[INST_ACC_R] = 419832 {136:3087,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 50184 {136:369,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 51840 {8:6480,}
maxmrqlatency = 51 
maxdqlatency = 0 
maxmflatency = 1506 
averagemflatency = 241 
max_icnt2mem_latency = 2770 
max_icnt2sh_latency = 2177552 
mrq_lat_table:2136 	17 	23 	25 	13 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	66898 	10011 	7631 	1325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	70949 	4085 	1812 	1587 	1931 	3935 	4535 	115 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19618 	31832 	3991 	144 	0 	0 	0 	0 	0 	3 	12 	15 	30 	857 	4540 	7520 	9359 	7837 	107 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1826 	64 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     49416      8550         0         0      1472     11466      3199      6638      3216     10344      3241     18722      3259     24515      3276     30937 
dram[1]:     50109     13363         0         0     11057     11454      6632      7099     10304     10882     18419     18890     24337     24522     30602     31212 
dram[2]:     57106     10931         0         0     11100      1128      6640      3210     10346      3235     18725      3344     24516      3357     30938      3222 
dram[3]:      8647     24350         0         0     11088     10691      7100      6628     10884     10590     18891     18459     24525     24404     31213     30797 
dram[4]:      8729     12790         0         0      1816     10734      3204      6641      3229     10716      3247     18785      3265     24754      3282     31057 
dram[5]:     61216      7791         0         0     11424     10722      6629      7104     10302     11240     18418     18894     24335     24638     30600     31319 
average row accesses per activate:
dram[0]:  2.714286  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  6.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  3.200000  5.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  5.333333  5.500000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  7.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2218/110 = 20.163637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:        12        10         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:        12        10         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:        12         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:        10         8         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2173
min_bank_accesses = 0!
chip skew: 364/360 = 1.01
number of total write accesses:
dram[0]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 45
min_bank_accesses = 0!
chip skew: 8/6 = 1.33
average mf latency per bank:
dram[0]:       7138      4448    none      none        2924      2759     12171      7138     22367      7015     15478      8485      7325      9985      5320     10140
dram[1]:       6696      4224    none      none        2417      1769      6879      6826      8522      7277     14256      8796     14682      9594      9669      9460
dram[2]:       6402      4088    none      none        2719      2764      6782     12758      7745     22783      8579     15305      9787      6939      9908      5328
dram[3]:       5238      4106    none      none        1745      2244      6797      7414      7934      8553      9003     13989      9303     14050      9421      9530
dram[4]:       5882      5312    none      none        2894      2600     12929      7324     23069      7196     15690      8540      7239     10085      5321     10313
dram[5]:       7108      6604    none      none        2344      1605      7588      6773      8364      7790     14553      8804     14701      9380     10080      9568
maximum mf latency per bank:
dram[0]:        287       277         0         0       268       268      1440       763      1346       646      1330       796      1121      1181       267      1183
dram[1]:        274       277         0         0       306       268       780       798      1292       604      1379       688      1455       601      1091       329
dram[2]:        278       265         0         0       270       268       841      1449       713      1405       740      1314      1157      1095      1188       298
dram[3]:        281       268         0         0       268       301       786       836       759      1340       795      1311       480      1257       341       954
dram[4]:        279       300         0         0       268       268      1506       841      1451       696      1439       792      1091      1251       273      1259
dram[5]:        270       262         0         0       306       268       837       779      1344       771      1299       754      1366       476      1085       364
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2874333 n_nop=2873569 n_act=22 n_pre=8 n_req=371 n_rd=726 n_write=8 bw_util=0.0005107
n_activity=5751 dram_eff=0.2553
bk0: 26a 2874002i bk1: 20a 2874168i bk2: 0a 2874328i bk3: 0a 2874331i bk4: 20a 2874280i bk5: 20a 2874278i bk6: 64a 2874189i bk7: 64a 2874181i bk8: 64a 2874192i bk9: 64a 2874191i bk10: 64a 2874191i bk11: 64a 2874194i bk12: 64a 2874194i bk13: 64a 2874189i bk14: 64a 2874193i bk15: 64a 2874187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000105764
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2874333 n_nop=2873581 n_act=17 n_pre=3 n_req=370 n_rd=724 n_write=8 bw_util=0.0005093
n_activity=5541 dram_eff=0.2642
bk0: 24a 2874116i bk1: 20a 2874218i bk2: 0a 2874329i bk3: 0a 2874333i bk4: 20a 2874283i bk5: 20a 2874282i bk6: 64a 2874182i bk7: 64a 2874178i bk8: 64a 2874193i bk9: 64a 2874193i bk10: 64a 2874192i bk11: 64a 2874176i bk12: 64a 2874189i bk13: 64a 2874185i bk14: 64a 2874188i bk15: 64a 2874188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=6.74939e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2874333 n_nop=2873575 n_act=18 n_pre=4 n_req=372 n_rd=728 n_write=8 bw_util=0.0005121
n_activity=5675 dram_eff=0.2594
bk0: 24a 2874126i bk1: 20a 2874218i bk2: 0a 2874331i bk3: 0a 2874335i bk4: 20a 2874282i bk5: 24a 2874274i bk6: 64a 2874183i bk7: 64a 2874189i bk8: 64a 2874191i bk9: 64a 2874187i bk10: 64a 2874187i bk11: 64a 2874190i bk12: 64a 2874189i bk13: 64a 2874186i bk14: 64a 2874192i bk15: 64a 2874192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=3.93135e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2874333 n_nop=2873579 n_act=19 n_pre=5 n_req=368 n_rd=724 n_write=6 bw_util=0.0005079
n_activity=5623 dram_eff=0.2596
bk0: 24a 2874077i bk1: 16a 2874222i bk2: 0a 2874329i bk3: 0a 2874331i bk4: 20a 2874282i bk5: 24a 2874275i bk6: 64a 2874185i bk7: 64a 2874191i bk8: 64a 2874192i bk9: 64a 2874189i bk10: 64a 2874193i bk11: 64a 2874191i bk12: 64a 2874190i bk13: 64a 2874184i bk14: 64a 2874191i bk15: 64a 2874192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=7.37562e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2874333 n_nop=2873582 n_act=17 n_pre=3 n_req=369 n_rd=724 n_write=7 bw_util=0.0005086
n_activity=5628 dram_eff=0.2598
bk0: 24a 2874170i bk1: 16a 2874192i bk2: 0a 2874329i bk3: 0a 2874332i bk4: 20a 2874281i bk5: 24a 2874270i bk6: 64a 2874188i bk7: 64a 2874179i bk8: 64a 2874190i bk9: 64a 2874183i bk10: 64a 2874191i bk11: 64a 2874177i bk12: 64a 2874195i bk13: 64a 2874194i bk14: 64a 2874196i bk15: 64a 2874194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=7.37562e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2874333 n_nop=2873585 n_act=17 n_pre=3 n_req=368 n_rd=720 n_write=8 bw_util=0.0005066
n_activity=5501 dram_eff=0.2647
bk0: 20a 2874197i bk1: 16a 2874192i bk2: 0a 2874328i bk3: 0a 2874331i bk4: 20a 2874281i bk5: 24a 2874274i bk6: 64a 2874185i bk7: 64a 2874181i bk8: 64a 2874188i bk9: 64a 2874191i bk10: 64a 2874192i bk11: 64a 2874188i bk12: 64a 2874190i bk13: 64a 2874179i bk14: 64a 2874192i bk15: 64a 2874188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=5.74046e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7090, Miss = 183, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 7519, Miss = 180, Miss_rate = 0.024, Pending_hits = 76, Reservation_fails = 202
L2_cache_bank[2]: Access = 7393, Miss = 182, Miss_rate = 0.025, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[3]: Access = 7933, Miss = 180, Miss_rate = 0.023, Pending_hits = 78, Reservation_fails = 191
L2_cache_bank[4]: Access = 7992, Miss = 182, Miss_rate = 0.023, Pending_hits = 79, Reservation_fails = 106
L2_cache_bank[5]: Access = 6279, Miss = 182, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 201
L2_cache_bank[6]: Access = 8156, Miss = 182, Miss_rate = 0.022, Pending_hits = 76, Reservation_fails = 99
L2_cache_bank[7]: Access = 6866, Miss = 180, Miss_rate = 0.026, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 6698, Miss = 182, Miss_rate = 0.027, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 7595, Miss = 180, Miss_rate = 0.024, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 7251, Miss = 180, Miss_rate = 0.025, Pending_hits = 75, Reservation_fails = 7
L2_cache_bank[11]: Access = 8180, Miss = 180, Miss_rate = 0.022, Pending_hits = 75, Reservation_fails = 0
L2_total_cache_accesses = 88952
L2_total_cache_misses = 2173
L2_total_cache_miss_rate = 0.0244
L2_total_cache_pending_hits = 702
L2_total_cache_reservation_fails = 806
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 324
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23800
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6435
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3024
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 806
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=323610
icnt_total_pkts_simt_to_mem=149128
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.12195
	minimum = 6
	maximum = 10
Network latency average = 7.12195
	minimum = 6
	maximum = 10
Slowest packet = 177741
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 472390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000104115
	minimum = 0 (at node 0)
	maximum = 0.00140555 (at node 3)
Accepted packet rate average = 0.000104115
	minimum = 0 (at node 0)
	maximum = 0.00140555 (at node 3)
Injected flit rate average = 0.000220927
	minimum = 0 (at node 0)
	maximum = 0.00305108 (at node 3)
Accepted flit rate average= 0.000220927
	minimum = 0 (at node 0)
	maximum = 0.00291395 (at node 3)
Injected packet length average = 2.12195
Accepted packet length average = 2.12195
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6384 (46 samples)
	minimum = 6 (46 samples)
	maximum = 195.326 (46 samples)
Network latency average = 12.4412 (46 samples)
	minimum = 6 (46 samples)
	maximum = 140.196 (46 samples)
Flit latency average = 8.97244 (46 samples)
	minimum = 6 (46 samples)
	maximum = 138.413 (46 samples)
Fragmentation average = 0.00354709 (46 samples)
	minimum = 0 (46 samples)
	maximum = 5.69565 (46 samples)
Injected packet rate average = 0.00635203 (46 samples)
	minimum = 0.00185695 (46 samples)
	maximum = 0.0142978 (46 samples)
Accepted packet rate average = 0.00635203 (46 samples)
	minimum = 0.00185695 (46 samples)
	maximum = 0.0142978 (46 samples)
Injected flit rate average = 0.0171317 (46 samples)
	minimum = 0.00300046 (46 samples)
	maximum = 0.0562092 (46 samples)
Accepted flit rate average = 0.0171317 (46 samples)
	minimum = 0.00329596 (46 samples)
	maximum = 0.0312938 (46 samples)
Injected packet size average = 2.69705 (46 samples)
Accepted packet size average = 2.69705 (46 samples)
Hops average = 1 (46 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 32 sec (452 sec)
gpgpu_simulation_rate = 358340 (inst/sec)
gpgpu_simulation_rate = 4817 (cycle/sec)
Time consumed(ms): 452500.554000
After LUD
>>>Verify<<<<
