Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc4vsx35-10-ff668

---- Source Options
Use New Parser                     : yes
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Number of Regional Clock Buffers   : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ipcore_dir/i2c_mem.vhd" into library work
Parsing entity <i2c_mem>.
Parsing architecture <i2c_mem_a> of entity <i2c_mem>.
Parsing VHDL file "/home/user/workspace/fphdl/fixed_float_types_c.vhdl" into library ieee_proposed
Parsing package <fixed_float_types>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/p_package1_constants.vhd" into library work
Parsing package <p_package1_constants>.
Parsing package body <p_package1_constants>.
Parsing VHDL file "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" into library ieee_proposed
Parsing package <fixed_pkg>.
Parsing package body <fixed_pkg>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" into library work
Parsing entity <mem_kvdd_vdd25>.
Parsing architecture <Behavioral> of entity <mem_kvdd_vdd25>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/i2c_r.vhd" into library work
Parsing entity <i2c_r>.
Parsing architecture <Behavioral> of entity <i2c_r>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/fpupack.vhd" into library work
Parsing package <fpupack>.
Parsing package body <fpupack>.
Parsing VHDL file "/home/user/workspace/fphdl/float_pkg_c.vhdl" into library ieee_proposed
Parsing package <float_pkg>.
Parsing package body <float_pkg>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" Line 1470: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" Line 1471: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" Line 1472: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/float_pkg_c.vhdl" Line 1022: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/float_pkg_c.vhdl" Line 1023: Range is empty (null range)

Elaborating entity <top> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 155: Assignment to signal_i2c_mem_data_available ignored, since the identifier is never used

Elaborating entity <mem_kvdd_vdd25> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" Line 44: <ramb16> remains a black-box since it has no binding entity.
INFO:HDLCompiler:679 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 256. Case statement is complete. others clause is never selected

Elaborating entity <i2c_r> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/user/workspace/melexis_mlx90641/i2c_r.vhd" Line 179. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/user/workspace/melexis_mlx90641/i2c_r.vhd" Line 257. Case statement is complete. others clause is never selected

Elaborating entity <i2c_mem> (architecture <i2c_mem_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 72: Net <i2c_mem_clkb> does not have a driver.
WARNING:HDLCompiler:634 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 73: Net <i2c_mem_web[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 74: Net <i2c_mem_addrb[10]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 75: Net <i2c_mem_dinb[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/user/workspace/melexis_mlx90641/top.vhd".
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 283: Output port <o_i2c_address> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 283: Output port <o_i2c_address_rw> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 283: Output port <o_i2c_address_ack> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 283: Output port <o_i2c_data_ack> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 283: Output port <o_done_address> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 283: Output port <o_sta> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 301: Output port <doutb> of the instance <inst_i2c_mem> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <i2c_mem_web> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <i2c_mem_addrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <i2c_mem_dinb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <i2c_mem_clkb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <kvdd>.
    Found 8-bit register for signal <vdd25>.
    Found 1-bit register for signal <i2c_mem_rw_flag>.
    Found 1-bit register for signal <p1.v_wait1>.
    Found 1-bit register for signal <done_kvdd_vdd25>.
    Found 11-bit register for signal <i2c_mem_kvdd_vdd25_address>.
    Found 8-bit register for signal <mem_kvdd_vdd25_address>.
    Found 32-bit register for signal <f32_data_kvdd>.
    Found 32-bit register for signal <f32_data_vdd25>.
    Found 11-bit register for signal <p0.variable_i2c_mem_addra_index>.
    Found 1-bit register for signal <i2c_r_done_data_prev>.
    Found 11-bit register for signal <signal_i2c_mem_addra_index>.
    Found 4-bit register for signal <p1.state>.
    Found finite state machine <FSM_0> for signal <p1.state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 18                                             |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Clock              | i_clock (rising_edge)                          |
    | Reset              | i_reset (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <n2129> created at line 1957.
    Found 10-bit subtractor for signal <n2130> created at line 1965.
    Found 7-bit subtractor for signal <PWR_14_o_GND_14_o_sub_195_OUT> created at line 1598.
    Found 8-bit subtractor for signal <PWR_14_o_GND_14_o_sub_196_OUT> created at line 1598.
    Found 10-bit subtractor for signal <X_14_o_unary_minus_202_OUT> created at line 1608.
    Found 7-bit subtractor for signal <GND_14_o_PWR_14_o_sub_410_OUT> created at line 2394.
    Found 7-bit subtractor for signal <GND_14_o_PWR_14_o_sub_442_OUT> created at line 2401.
    Found 30-bit subtractor for signal <n2288> created at line 2170.
    Found 30-bit subtractor for signal <n2291> created at line 2170.
    Found 30-bit subtractor for signal <n2292> created at line 2170.
    Found 30-bit subtractor for signal <n2293> created at line 2170.
    Found 30-bit subtractor for signal <n2294> created at line 2170.
    Found 30-bit subtractor for signal <n2295> created at line 2170.
    Found 30-bit subtractor for signal <n2296> created at line 2170.
    Found 30-bit subtractor for signal <n2297> created at line 2170.
    Found 30-bit subtractor for signal <n2298> created at line 2170.
    Found 30-bit subtractor for signal <n2299> created at line 2170.
    Found 30-bit subtractor for signal <n2300> created at line 2170.
    Found 30-bit subtractor for signal <n2301> created at line 2170.
    Found 30-bit subtractor for signal <n2302> created at line 2170.
    Found 30-bit subtractor for signal <n2303> created at line 2170.
    Found 30-bit subtractor for signal <n2304> created at line 2170.
    Found 30-bit subtractor for signal <n2305> created at line 2170.
    Found 30-bit subtractor for signal <n2306> created at line 2170.
    Found 30-bit subtractor for signal <n2307> created at line 2170.
    Found 30-bit subtractor for signal <n2308> created at line 2170.
    Found 30-bit subtractor for signal <n2309> created at line 2170.
    Found 30-bit subtractor for signal <n2310> created at line 2170.
    Found 30-bit subtractor for signal <n2311> created at line 2170.
    Found 30-bit subtractor for signal <n2312> created at line 2170.
    Found 30-bit subtractor for signal <n2313> created at line 2170.
    Found 30-bit subtractor for signal <n2314> created at line 2170.
    Found 30-bit subtractor for signal <n2315> created at line 2170.
    Found 30-bit subtractor for signal <n2316> created at line 2170.
    Found 30-bit subtractor for signal <n2317> created at line 2170.
    Found 7-bit subtractor for signal <PWR_14_o_GND_14_o_sub_506_OUT> created at line 1598.
    Found 8-bit subtractor for signal <PWR_14_o_GND_14_o_sub_507_OUT> created at line 1598.
    Found 11-bit subtractor for signal <GND_14_o_unary_minus_513_OUT> created at line 1608.
    Found 10-bit subtractor for signal <n2379> created at line 1965.
    Found 7-bit subtractor for signal <PWR_14_o_GND_14_o_sub_756_OUT> created at line 1598.
    Found 8-bit subtractor for signal <PWR_14_o_GND_14_o_sub_757_OUT> created at line 1598.
    Found 10-bit subtractor for signal <X_14_o_unary_minus_763_OUT> created at line 1608.
    Found 10-bit subtractor for signal <n2664> created at line 1622.
    Found 11-bit subtractor for signal <n2668> created at line 1622.
    Found 10-bit subtractor for signal <n2672> created at line 1622.
    Found 1-bit adder for signal <p1.v_wait1[0]_PWR_14_o_add_18_OUT<0>> created at line 241.
    Found 28-bit adder for signal <X_14_o_X_14_o_add_163_OUT> created at line 2001.
    Found 10-bit adder for signal <X_14_o_PWR_14_o_add_196_OUT> created at line 1253.
    Found 9-bit adder for signal <X_14_o_GND_14_o_add_200_OUT> created at line 1608.
    Found 10-bit adder for signal <X_14_o_GND_14_o_add_241_OUT> created at line 1253.
    Found 23-bit adder for signal <GND_14_o_GND_14_o_add_242_OUT> created at line 1241.
    Found 10-bit adder for signal <GND_14_o_GND_14_o_add_411_OUT> created at line 1253.
    Found 10-bit adder for signal <GND_14_o_PWR_14_o_add_507_OUT> created at line 1253.
    Found 10-bit adder for signal <GND_14_o_GND_14_o_add_511_OUT> created at line 1608.
    Found 10-bit adder for signal <GND_14_o_GND_14_o_add_552_OUT> created at line 1253.
    Found 23-bit adder for signal <PWR_14_o_GND_14_o_add_553_OUT> created at line 1241.
    Found 28-bit adder for signal <X_14_o_X_14_o_add_724_OUT> created at line 2001.
    Found 10-bit adder for signal <X_14_o_PWR_14_o_add_757_OUT> created at line 1253.
    Found 9-bit adder for signal <X_14_o_GND_14_o_add_761_OUT> created at line 1608.
    Found 10-bit adder for signal <X_14_o_GND_14_o_add_802_OUT> created at line 1253.
    Found 23-bit adder for signal <GND_14_o_GND_14_o_add_803_OUT> created at line 1241.
    Found 11-bit adder for signal <p0.variable_i2c_mem_addra_index[10]_GND_14_o_add_879_OUT> created at line 276.
    Found 28-bit subtractor for signal <GND_14_o_GND_14_o_sub_165_OUT<27:0>> created at line 2004.
    Found 10-bit subtractor for signal <PWR_14_o_GND_14_o_sub_212_OUT<9:0>> created at line 1625.
    Found 10-bit subtractor for signal <GND_14_o_GND_14_o_sub_382_OUT<9:0>> created at line 2389.
    Found 10-bit subtractor for signal <n2690> created at line 0.
    Found 10-bit subtractor for signal <GND_14_o_GND_14_o_sub_444_OUT<9:0>> created at line 1320.
    Found 28-bit subtractor for signal <GND_14_o_GND_14_o_sub_726_OUT<27:0>> created at line 2004.
    Found 10-bit subtractor for signal <PWR_14_o_GND_14_o_sub_773_OUT<9:0>> created at line 1625.
    Found 28-bit shifter logical right for signal <GND_14_o_PWR_14_o_shift_right_80_OUT> created at line 2964
    Found 28-bit shifter logical right for signal <X_14_o_GND_14_o_mux_156_OUT> created at line 1958
    Found 28-bit shifter logical right for signal <n2666> created at line 1622
    Found 24-bit shifter logical left for signal <GND_14_o_GND_14_o_shift_left_410_OUT> created at line 2955
    Found 24-bit shifter logical left for signal <GND_14_o_GND_14_o_shift_left_442_OUT> created at line 2955
    Found 28-bit shifter logical right for signal <n2670> created at line 1622
    Found 28-bit shifter logical right for signal <GND_14_o_GND_14_o_shift_right_641_OUT> created at line 2964
    Found 28-bit shifter logical right for signal <X_14_o_GND_14_o_mux_717_OUT> created at line 1958
    Found 28-bit shifter logical right for signal <n2674> created at line 1622
    Found 28-bit shifter logical left for signal <n2665> created at line 1622
    Found 28-bit shifter logical left for signal <n2669> created at line 1622
    Found 28-bit shifter logical left for signal <n2673> created at line 1622
    Found 1-bit 27-to-1 multiplexer for signal <PWR_14_o_X_14_o_Mux_117_o> created at line 1538.
    Found 1-bit 28-to-1 multiplexer for signal <PWR_14_o_X_14_o_Mux_212_o> created at line 1538.
    Found 1-bit 27-to-1 multiplexer for signal <GND_14_o_X_14_o_Mux_642_o> created at line 1538.
    Found 1-bit 28-to-1 multiplexer for signal <PWR_14_o_X_14_o_Mux_773_o> created at line 1538.
    Found 9-bit comparator greater for signal <PWR_14_o_PWR_14_o_LessThan_78_o> created at line 1958
    Found 9-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_79_o> created at line 1964
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_92_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_93_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_96_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_97_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_100_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_101_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_105_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_107_o> created at line 1540
    Found 27-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_112_o> created at line 1975
    Found 9-bit comparator greater for signal <PWR_14_o_GND_14_o_LessThan_115_o> created at line 1984
    Found 9-bit comparator greater for signal <PWR_14_o_GND_14_o_LessThan_116_o> created at line 1990
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_120_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_121_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_122_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_123_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_124_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_125_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_126_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_127_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_128_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_129_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_130_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_131_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_132_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_133_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_134_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_135_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_136_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_137_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_138_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_139_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_140_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_141_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_142_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_143_o> created at line 1540
    Found 10-bit comparator lessequal for signal <n0343> created at line 1603
    Found 10-bit comparator greater for signal <X_14_o_INV_86_o> created at line 1605
    Found 10-bit comparator greater for signal <X_14_o_GND_14_o_LessThan_205_o> created at line 1612
    Found 10-bit comparator greater for signal <PWR_14_o_GND_14_o_LessThan_211_o> created at line 1623
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_214_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_215_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_216_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_217_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_218_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_219_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_220_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_221_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_222_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_223_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_224_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_225_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_226_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_227_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_228_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_229_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_230_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_231_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_232_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_233_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_234_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_235_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_236_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_237_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_238_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_239_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_240_o> created at line 1540
    Found 10-bit comparator lessequal for signal <n1564> created at line 1603
    Found 10-bit comparator greater for signal <GND_14_o_INV_193_o> created at line 1605
    Found 10-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_516_o> created at line 1612
    Found 9-bit comparator greater for signal <PWR_14_o_GND_14_o_LessThan_639_o> created at line 1958
    Found 9-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_640_o> created at line 1964
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_645_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_646_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_647_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_648_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_649_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_650_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_651_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_652_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_653_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_654_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_655_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_656_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_657_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_658_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_659_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_660_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_661_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_662_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_663_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_664_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_665_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_666_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_667_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_668_o> created at line 1540
    Found 27-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_673_o> created at line 1975
    Found 9-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_676_o> created at line 1984
    Found 9-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_677_o> created at line 1990
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_681_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_682_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_684_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_687_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_688_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_691_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_692_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_695_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_696_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_699_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_700_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_703_o> created at line 1540
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_704_o> created at line 1540
    Found 10-bit comparator lessequal for signal <n1921> created at line 1603
    Found 10-bit comparator greater for signal <X_14_o_INV_229_o> created at line 1605
    Found 10-bit comparator greater for signal <X_14_o_GND_14_o_LessThan_766_o> created at line 1612
    Found 10-bit comparator greater for signal <PWR_14_o_GND_14_o_LessThan_772_o> created at line 1623
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_775_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_776_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_777_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_778_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_779_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_780_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_781_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_782_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_783_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_784_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_785_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_786_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_787_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_788_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_789_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_790_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_791_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_792_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_793_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_794_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_795_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_796_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_797_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_798_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_799_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_800_o> created at line 1540
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_801_o> created at line 1540
    Summary:
	inferred  67 Adder/Subtractor(s).
	inferred 125 D-type flip-flop(s).
	inferred 144 Comparator(s).
	inferred 1138 Multiplexer(s).
	inferred  12 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <mem_kvdd_vdd25>.
    Related source file is "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd".
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" line 185: Output port <DOPA> of the instance <inst_mem_kvdd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" line 185: Output port <DOPB> of the instance <inst_mem_kvdd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" line 185: Output port <CASCADEOUTA> of the instance <inst_mem_kvdd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" line 185: Output port <CASCADEOUTB> of the instance <inst_mem_kvdd> is unconnected or connected to loadless signal.
    Found 14-bit adder for signal <n0016[13:0]> created at line 179.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <mem_kvdd_vdd25> synthesized.

Synthesizing Unit <i2c_r>.
    Related source file is "/home/user/workspace/melexis_mlx90641/i2c_r.vhd".
        g_board_frequency = 100000000
        g_i2c_frequency = 400000
        zero = 0
    Found 1-bit register for signal <scl_ping>.
    Found 1-bit register for signal <psda1>.
    Found 1-bit register for signal <pscl1>.
    Found 4-bit register for signal <s_sda_data_index>.
    Found 1-bit register for signal <s_state_p4_c>.
    Found 1-bit register for signal <counter_enable>.
    Found 9-bit register for signal <s_sda_data_register>.
    Found 1-bit register for signal <s_state_p6_c>.
    Found 1-bit register for signal <s_sda_data_first_flag>.
    Found 1-bit register for signal <done_address>.
    Found 1-bit register for signal <done_data>.
    Found 7-bit register for signal <o_i2c_address>.
    Found 1-bit register for signal <o_i2c_address_rw>.
    Found 1-bit register for signal <o_i2c_address_ack>.
    Found 8-bit register for signal <o_i2c_data>.
    Found 1-bit register for signal <o_i2c_data_ack>.
    Found 7-bit register for signal <p1.i2c_half_period_index>.
    Found 7-bit adder for signal <p1.i2c_half_period_index[6]_GND_102_o_add_1_OUT> created at line 101.
    Found 4-bit adder for signal <s_sda_data_index[3]_GND_102_o_add_6_OUT> created at line 131.
    Found 9-bit 9-to-1 multiplexer for signal <s_sda_data_index[3]_X_16_o_wide_mux_13_OUT> created at line 191.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <i2c_r> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 70
 1-bit adder                                           : 1
 10-bit adder                                          : 8
 10-bit subtractor                                     : 12
 11-bit adder                                          : 1
 11-bit subtractor                                     : 2
 14-bit adder                                          : 1
 23-bit adder                                          : 3
 28-bit addsub                                         : 2
 30-bit subtractor                                     : 28
 4-bit adder                                           : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 5
 8-bit subtractor                                      : 3
 9-bit adder                                           : 2
# Registers                                            : 29
 1-bit register                                        : 16
 11-bit register                                       : 3
 32-bit register                                       : 2
 4-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 4
 9-bit register                                        : 1
# Comparators                                          : 144
 10-bit comparator greater                             : 62
 10-bit comparator lessequal                           : 3
 27-bit comparator greater                             : 2
 8-bit comparator greater                              : 69
 9-bit comparator greater                              : 8
# Multiplexers                                         : 1150
 1-bit 2-to-1 multiplexer                              : 881
 1-bit 27-to-1 multiplexer                             : 2
 1-bit 28-to-1 multiplexer                             : 2
 10-bit 2-to-1 multiplexer                             : 23
 11-bit 2-to-1 multiplexer                             : 8
 23-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 4
 28-bit 2-to-1 multiplexer                             : 31
 32-bit 2-to-1 multiplexer                             : 35
 4-bit 2-to-1 multiplexer                              : 16
 5-bit 2-to-1 multiplexer                              : 122
 54-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 5
 9-bit 9-to-1 multiplexer                              : 1
# Logic shifters                                       : 12
 24-bit shifter logical left                           : 2
 28-bit shifter logical left                           : 3
 28-bit shifter logical right                          : 7
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/i2c_mem.ngc>.
Loading core <i2c_mem> for timing and area information for instance <inst_i2c_mem>.
WARNING:Xst:1710 - FF/Latch <f32_data_vdd25_-3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <f32_data_kvdd<8:16>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <f32_data_vdd25<8:16>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <i2c_mem_kvdd_vdd25_address<10:7>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <i2c_r>.
The following registers are absorbed into counter <p1.i2c_half_period_index>: 1 register on signal <p1.i2c_half_period_index>.
Unit <i2c_r> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 66
 1-bit adder                                           : 1
 10-bit adder                                          : 8
 10-bit subtractor                                     : 9
 11-bit adder                                          : 1
 11-bit subtractor                                     : 2
 14-bit adder                                          : 1
 23-bit adder                                          : 3
 28-bit addsub                                         : 2
 29-bit subtractor                                     : 28
 4-bit adder                                           : 1
 7-bit subtractor                                      : 2
 8-bit adder                                           : 3
 8-bit subtractor                                      : 2
 9-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Counters                                             : 1
 7-bit up counter                                      : 1
# Registers                                            : 129
 Flip-Flops                                            : 129
# Comparators                                          : 144
 10-bit comparator greater                             : 62
 10-bit comparator lessequal                           : 3
 27-bit comparator greater                             : 2
 8-bit comparator greater                              : 69
 9-bit comparator greater                              : 8
# Multiplexers                                         : 1159
 1-bit 2-to-1 multiplexer                              : 892
 1-bit 27-to-1 multiplexer                             : 2
 1-bit 28-to-1 multiplexer                             : 2
 10-bit 2-to-1 multiplexer                             : 23
 11-bit 2-to-1 multiplexer                             : 7
 23-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 4
 28-bit 2-to-1 multiplexer                             : 31
 32-bit 2-to-1 multiplexer                             : 35
 4-bit 2-to-1 multiplexer                              : 16
 5-bit 2-to-1 multiplexer                              : 122
 54-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 5
 9-bit 9-to-1 multiplexer                              : 1
# Logic shifters                                       : 12
 24-bit shifter logical left                           : 2
 28-bit shifter logical left                           : 3
 28-bit shifter logical right                          : 7
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <i2c_mem_kvdd_vdd25_address_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_0> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_1> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_2> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_3> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_4> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_5> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_6> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_7> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_8> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_9> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_10> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <p1.state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 0000
 b     | 0001
 c     | 0010
 d     | 0011
 e     | 0100
 f     | 0101
 g     | 0110
 h     | 0111
 i     | 1000
 j     | 1001
 k     | 1010
 l     | 1011
 m     | 1100
-------------------
WARNING:Xst:1710 - FF/Latch <i2c_mem_kvdd_vdd25_address_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_2> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_6> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <i2c_r> ...
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_data_ack> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_ack> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_rw> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/s_sda_data_register_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/done_address> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 15.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 111
 Flip-Flops                                            : 111

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5324
#      GND                         : 2
#      INV                         : 36
#      LUT1                        : 9
#      LUT2                        : 520
#      LUT2_D                      : 1
#      LUT2_L                      : 8
#      LUT3                        : 1085
#      LUT3_D                      : 2
#      LUT3_L                      : 3
#      LUT4                        : 1899
#      LUT4_D                      : 2
#      LUT4_L                      : 21
#      MULT_AND                    : 17
#      MUXCY                       : 724
#      MUXF5                       : 307
#      MUXF6                       : 8
#      MUXF7                       : 2
#      VCC                         : 2
#      XORCY                       : 676
# FlipFlops/Latches                : 111
#      FD                          : 11
#      FDE                         : 41
#      FDR                         : 36
#      FDRE                        : 20
#      FDRSE                       : 1
#      FDS                         : 2
# RAMS                             : 2
#      RAMB16                      : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 3
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 4vsx35ff668-10 

 Number of Slices:                     2169  out of  15360    14%  
 Number of Slice Flip Flops:            111  out of  30720     0%  
 Number of 4 input LUTs:               3586  out of  30720    11%  
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    448     8%  
 Number of FIFO16/RAMB16s:                2  out of    192     1%  
    Number used as RAMB16s:               2
 Number of GCLKs:                         1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                           | Clock buffer(FF name)                                                                                                                      | Load  |
---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
i_clock                                | BUFGP                                                                                                                                      | 99    |
inst_i2c_r/scl_ping                    | NONE(inst_i2c_r/s_sda_data_register_7)                                                                                                     | 14    |
GND_14_o_GND_14_o_mux_449_OUT<29>_mand1| NONE(inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP)| 1     |
---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                    | Buffer(FF name)                                                                                                                            | Load  |
--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
inst_i2c_mem/N1(inst_i2c_mem/XST_GND:G)           | NONE(inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP)| 4     |
GND_14_o_GND_14_o_mux_449_OUT<29>_mand1(XST_GND:G)| NONE(inst_mem_kvdd_vdd25/inst_mem_kvdd)                                                                                                    | 2     |
--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 3.162ns (Maximum Frequency: 316.296MHz)
   Minimum input arrival time before clock: 3.963ns
   Maximum output required time after clock: 211.916ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clock'
  Clock period: 3.162ns (frequency: 316.296MHz)
  Total number of paths / destination ports: 641 / 188
-------------------------------------------------------------------------
Delay:               3.162ns (Levels of Logic = 2)
  Source:            p1.state_FSM_FFd1 (FF)
  Destination:       kvdd_0 (FF)
  Source Clock:      i_clock rising
  Destination Clock: i_clock rising

  Data Path: p1.state_FSM_FFd1 to kvdd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             23   0.360   0.904  p1.state_FSM_FFd1 (p1.state_FSM_FFd1)
     LUT2_D:I1->O          1   0.195   0.523  _n2912_inv21 (_n2912_inv_bdd0)
     LUT4:I3->O            8   0.195   0.445  _n2912_inv11 (_n2912_inv)
     FDRE:CE                   0.540          kvdd_0
    ----------------------------------------
    Total                      3.162ns (1.290ns logic, 1.872ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_i2c_r/scl_ping'
  Clock period: 2.034ns (frequency: 491.606MHz)
  Total number of paths / destination ports: 62 / 14
-------------------------------------------------------------------------
Delay:               2.034ns (Levels of Logic = 2)
  Source:            inst_i2c_r/s_sda_data_index_0 (FF)
  Destination:       inst_i2c_r/s_sda_data_register_7 (FF)
  Source Clock:      inst_i2c_r/scl_ping rising
  Destination Clock: inst_i2c_r/scl_ping rising

  Data Path: inst_i2c_r/s_sda_data_index_0 to inst_i2c_r/s_sda_data_register_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.360   0.934  inst_i2c_r/s_sda_data_index_0 (inst_i2c_r/s_sda_data_index_0)
     LUT4_L:I0->LO         1   0.195   0.328  inst_i2c_r/Mmux_GND_102_o_s_sda_data_index[3]_mux_14_OUT819_SW0 (N547)
     LUT4:I1->O            1   0.195   0.000  inst_i2c_r/Mmux_GND_102_o_s_sda_data_index[3]_mux_14_OUT819 (inst_i2c_r/Mmux_GND_102_o_s_sda_data_index[3]_mux_14_OUT819)
     FDR:D                     0.022          inst_i2c_r/s_sda_data_register_7
    ----------------------------------------
    Total                      2.034ns (0.772ns logic, 1.262ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clock'
  Total number of paths / destination ports: 131 / 105
-------------------------------------------------------------------------
Offset:              3.963ns (Levels of Logic = 3)
  Source:            i_sda (PAD)
  Destination:       inst_i2c_r/s_state_p4_c (FF)
  Destination Clock: i_clock rising

  Data Path: i_sda to inst_i2c_r/s_state_p4_c
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.965   0.663  i_sda_IBUF (i_sda_IBUF)
     LUT2:I1->O            1   0.195   0.523  inst_i2c_r/_n0123_SW0 (N21)
     LUT4:I3->O            1   0.195   0.360  inst_i2c_r/_n0123 (inst_i2c_r/_n0123)
     FDRSE:S                   1.062          inst_i2c_r/s_state_p4_c
    ----------------------------------------
    Total                      3.963ns (2.417ns logic, 1.546ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_i2c_r/scl_ping'
  Total number of paths / destination ports: 24 / 23
-------------------------------------------------------------------------
Offset:              3.107ns (Levels of Logic = 1)
  Source:            i_reset (PAD)
  Destination:       inst_i2c_r/s_sda_data_register_7 (FF)
  Destination Clock: inst_i2c_r/scl_ping rising

  Data Path: i_reset to inst_i2c_r/s_sda_data_register_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            71   0.965   1.080  i_reset_IBUF (i_reset_IBUF)
     FDR:R                     1.062          inst_i2c_r/s_sda_data_first_flag
    ----------------------------------------
    Total                      3.107ns (2.027ns logic, 1.080ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clock'
  Total number of paths / destination ports: 95058730058434006142089273904339831619452468491830507679726404651387554103296 / 32
-------------------------------------------------------------------------
Offset:              211.916ns (Levels of Logic = 669)
  Source:            f32_data_vdd25_12 (FF)
  Destination:       o_data<3> (PAD)
  Source Clock:      i_clock rising

  Data Path: f32_data_vdd25_12 to o_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.360   0.705  f32_data_vdd25_12 (f32_data_vdd25_12)
     LUT3:I0->O            1   0.195   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_112_o_lut<2> (Mcompar_GND_14_o_GND_14_o_LessThan_112_o_lut<2>)
     MUXCY:S->O            1   0.366   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_112_o_cy<2> (Mcompar_GND_14_o_GND_14_o_LessThan_112_o_cy<2>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_112_o_cy<3> (Mcompar_GND_14_o_GND_14_o_LessThan_112_o_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_112_o_cy<4> (Mcompar_GND_14_o_GND_14_o_LessThan_112_o_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_112_o_cy<5> (Mcompar_GND_14_o_GND_14_o_LessThan_112_o_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_112_o_cy<6> (Mcompar_GND_14_o_GND_14_o_LessThan_112_o_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_112_o_cy<7> (Mcompar_GND_14_o_GND_14_o_LessThan_112_o_cy<7>)
     MUXCY:CI->O          11   0.370   0.725  Mcompar_GND_14_o_GND_14_o_LessThan_112_o_cy<8> (Mcompar_GND_14_o_GND_14_o_LessThan_112_o_cy<8>)
     LUT2:I0->O            1   0.195   0.688  Mmux_n2678111 (n2678<3>)
     LUT3:I0->O            1   0.195   0.000  Maddsub_GND_14_o_X_14_o_mux_165_OUT_lut<3> (Maddsub_GND_14_o_X_14_o_mux_165_OUT_lut<3>)
     MUXCY:S->O            1   0.366   0.000  Maddsub_GND_14_o_X_14_o_mux_165_OUT_cy<3> (Maddsub_GND_14_o_X_14_o_mux_165_OUT_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_165_OUT_cy<4> (Maddsub_GND_14_o_X_14_o_mux_165_OUT_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_165_OUT_cy<5> (Maddsub_GND_14_o_X_14_o_mux_165_OUT_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_165_OUT_cy<6> (Maddsub_GND_14_o_X_14_o_mux_165_OUT_cy<6>)
     XORCY:CI->O          11   0.360   0.828  Maddsub_GND_14_o_X_14_o_mux_165_OUT_xor<7> (GND_14_o_X_14_o_mux_165_OUT<7>)
     LUT3:I0->O            1   0.195   0.585  Mmux_PWR_14_o_GND_14_o_mux_193_OUT214_SW0 (N957)
     LUT4:I2->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_mux_193_OUT214 (Mmux_PWR_14_o_GND_14_o_mux_193_OUT214)
     LUT4:I3->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_mux_193_OUT239_SW1 (N1057)
     LUT4:I3->O            1   0.195   0.585  Mmux_PWR_14_o_GND_14_o_mux_193_OUT239 (Mmux_PWR_14_o_GND_14_o_mux_193_OUT239)
     LUT4:I2->O            1   0.195   0.585  Mmux_PWR_14_o_GND_14_o_mux_193_OUT285_SW1 (N1047)
     LUT4:I2->O            2   0.195   0.602  Mmux_PWR_14_o_GND_14_o_mux_193_OUT285 (Mmux_PWR_14_o_GND_14_o_mux_193_OUT285)
     LUT4:I2->O           54   0.195   1.239  Mmux_PWR_14_o_GND_14_o_mux_193_OUT2125 (Mmux_PWR_14_o_GND_14_o_mux_193_OUT2125)
     LUT2:I0->O            1   0.195   0.000  Msub_PWR_14_o_GND_14_o_sub_196_OUT1_xor<2>111 (Msub_PWR_14_o_GND_14_o_sub_196_OUT1_xor<2>11)
     MUXCY:S->O            1   0.366   0.000  Madd_X_14_o_PWR_14_o_add_196_OUT_cy<2> (Madd_X_14_o_PWR_14_o_add_196_OUT_cy<2>)
     XORCY:CI->O          10   0.360   0.869  Madd_X_14_o_PWR_14_o_add_196_OUT_xor<3> (X_14_o_PWR_14_o_add_196_OUT<3>)
     LUT4:I0->O            1   0.195   0.000  Mmux_n2686811 (Mmux_n2686811)
     MUXF5:I0->O           3   0.382   0.600  Mmux_n268681_f5 (Mmux_n268681)
     LUT4:I2->O           17   0.195   0.961  GND_14_o_GND_14_o_OR_323_o<0>121 (GND_14_o_GND_14_o_OR_323_o<0>12)
     LUT4:I0->O          139   0.195   1.727  GND_14_o_GND_14_o_OR_323_o<0>1 (GND_14_o_GND_14_o_OR_323_o<0>1)
     LUT4:I0->O           69   0.195   1.453  Mmux_PWR_14_o_PWR_14_o_mux_208_OUT41 (PWR_14_o_PWR_14_o_mux_208_OUT<3>1)
     LUT4:I0->O            3   0.195   0.703  Mmux_PWR_14_o_GND_14_o_MUX_837_o171 (Mmux_PWR_14_o_GND_14_o_MUX_837_o17)
     LUT4:I1->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_MUX_848_o136 (Mmux_PWR_14_o_GND_14_o_MUX_848_o136)
     LUT4:I3->O            1   0.195   0.741  Mmux_PWR_14_o_GND_14_o_MUX_848_o138 (Mmux_PWR_14_o_GND_14_o_MUX_848_o138)
     LUT4:I0->O            1   0.195   0.741  Mmux_PWR_14_o_GND_14_o_MUX_848_o1105 (Mmux_PWR_14_o_GND_14_o_MUX_848_o1105)
     LUT4:I0->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_MUX_848_o1176_SW0 (N1209)
     LUT4:I3->O            1   0.195   0.688  Mmux_PWR_14_o_GND_14_o_MUX_848_o1176 (Mmux_PWR_14_o_GND_14_o_MUX_848_o1176)
     LUT3:I0->O            3   0.195   0.600  Mmux_PWR_14_o_GND_14_o_MUX_848_o1397 (Mmux_PWR_14_o_GND_14_o_MUX_848_o1397)
     LUT4:I2->O            1   0.195   0.741  Mmux_GND_14_o_GND_14_o_MUX_856_o1264_SW1 (N1177)
     LUT4:I0->O            1   0.195   0.688  Mmux_GND_14_o_GND_14_o_MUX_856_o1264 (Mmux_GND_14_o_GND_14_o_MUX_856_o1264)
     LUT4:I1->O            1   0.195   0.523  Mmux_GND_14_o_GND_14_o_MUX_856_o1365 (Mmux_GND_14_o_GND_14_o_MUX_856_o1365)
     LUT3:I2->O           20   0.195   0.809  Mmux_GND_14_o_GND_14_o_MUX_856_o14041 (Mmux_GND_14_o_GND_14_o_MUX_856_o1404)
     LUT4:I3->O            5   0.195   0.546  f32_data_vdd25[8]_f32_data_vdd25[8]_AND_46_o<23>111 (f32_data_vdd25[8]_f32_data_vdd25[8]_AND_46_o<23>11)
     LUT4:I3->O            3   0.195   0.756  Mmux_GND_14_o_PWR_14_o_wide_mux_378_OUT7121 (Mmux_GND_14_o_PWR_14_o_wide_mux_378_OUT712)
     LUT4:I0->O            1   0.195   0.688  f32_data_vdd25[8]_INV_100_o2 (f32_data_vdd25[8]_INV_100_o2)
     LUT3:I0->O            1   0.195   0.585  f32_data_vdd25[8]_INV_100_o76_SW0 (N1119)
     LUT4:I2->O            4   0.195   0.537  f32_data_vdd25[8]_INV_100_o76 (f32_data_vdd25[8]_INV_100_o76)
     LUT3:I2->O           29   0.195   1.141  f32_data_vdd25[8]_INV_100_o106 (f32_data_vdd25[8]_INV_100_o106)
     LUT4:I2->O           23   0.195   0.904  Mmux_GND_14_o_GND_14_o_mux_449_OUT611 (Mmux_GND_14_o_GND_14_o_mux_449_OUT61)
     LUT4:I3->O            1   0.195   0.741  Mmux_PWR_14_o_GND_14_o_mux_440_OUT425_SW1 (N1181)
     LUT4:I0->O           50   0.195   1.223  Mmux_PWR_14_o_GND_14_o_mux_440_OUT425 (GND_14_o_PWR_14_o_sub_442_OUT<3>1)
     LUT2:I0->O           10   0.195   0.869  Sh44241 (Mmux_GND_14_o_GND_14_o_mux_445_OUT265)
     LUT4:I0->O            1   0.195   0.688  Sh45318 (Sh45318)
     LUT3:I0->O            2   0.195   0.758  Sh453134 (Sh4531)
     LUT4:I0->O            1   0.195   0.741  Mmux_GND_14_o_GND_14_o_mux_445_OUT1457_SW0 (N695)
     LUT4:I0->O            1   0.195   0.585  Mmux_GND_14_o_GND_14_o_mux_445_OUT1457_SW1 (N1155)
     LUT4:I2->O            3   0.195   0.600  Mmux_GND_14_o_GND_14_o_mux_445_OUT1457 (Mmux_GND_14_o_GND_14_o_mux_445_OUT1457)
     LUT2:I0->O            1   0.195   0.000  Msub_n2288_Madd_lut<23> (Msub_n2288_Madd_lut<23>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2288_Madd_cy<23> (Msub_n2288_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2288_Madd_cy<24> (Msub_n2288_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2288_Madd_cy<25> (Msub_n2288_Madd_cy<25>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2288_Madd_cy<26> (Msub_n2288_Madd_cy<26>)
     XORCY:CI->O          58   0.360   1.410  Msub_n2288_Madd_xor<27> (n2288<28>)
     LUT4:I0->O            2   0.195   0.377  Mmux_GND_14_o_GND_14_o_mux_449_OUT41 (GND_14_o_GND_14_o_mux_449_OUT<30>)
     INV:I->O              1   0.358   0.000  Msub_n2291_Madd_lut<4>1_INV_0 (Msub_n2291_Madd_lut<4>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2291_Madd_cy<4> (Msub_n2291_Madd_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<5> (Msub_n2291_Madd_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<6> (Msub_n2291_Madd_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<7> (Msub_n2291_Madd_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<8> (Msub_n2291_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<9> (Msub_n2291_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<10> (Msub_n2291_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<11> (Msub_n2291_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<12> (Msub_n2291_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<13> (Msub_n2291_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<14> (Msub_n2291_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<15> (Msub_n2291_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<16> (Msub_n2291_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<17> (Msub_n2291_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<18> (Msub_n2291_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<19> (Msub_n2291_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<20> (Msub_n2291_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<21> (Msub_n2291_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<22> (Msub_n2291_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<23> (Msub_n2291_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<24> (Msub_n2291_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<25> (Msub_n2291_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2291_Madd_cy<26> (Msub_n2291_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2291_Madd_cy<27> (Msub_n2291_Madd_cy<27>)
     XORCY:CI->O          35   0.360   1.268  Msub_n2291_Madd_xor<28> (n2291<28>)
     LUT3:I0->O            2   0.195   0.377  Mmux_GND_14_o_GND_14_o_MUX_1108_o1221 (GND_14_o_GND_14_o_MUX_1130_o)
     INV:I->O              1   0.358   0.000  Msub_n2292_Madd_lut<5>1_INV_0 (Msub_n2292_Madd_lut<5>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2292_Madd_cy<5> (Msub_n2292_Madd_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<6> (Msub_n2292_Madd_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<7> (Msub_n2292_Madd_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<8> (Msub_n2292_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<9> (Msub_n2292_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<10> (Msub_n2292_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<11> (Msub_n2292_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<12> (Msub_n2292_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<13> (Msub_n2292_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<14> (Msub_n2292_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<15> (Msub_n2292_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<16> (Msub_n2292_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<17> (Msub_n2292_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<18> (Msub_n2292_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<19> (Msub_n2292_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<20> (Msub_n2292_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<21> (Msub_n2292_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<22> (Msub_n2292_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<23> (Msub_n2292_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<24> (Msub_n2292_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<25> (Msub_n2292_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2292_Madd_cy<26> (Msub_n2292_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2292_Madd_cy<27> (Msub_n2292_Madd_cy<27>)
     XORCY:CI->O          33   0.360   1.260  Msub_n2292_Madd_xor<28> (n2292<28>)
     LUT3:I0->O            2   0.195   0.377  Mmux_GND_14_o_GND_14_o_MUX_1135_o1211 (GND_14_o_GND_14_o_MUX_1156_o)
     INV:I->O              1   0.358   0.000  Msub_n2293_Madd_lut<6>1_INV_0 (Msub_n2293_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2293_Madd_cy<6> (Msub_n2293_Madd_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<7> (Msub_n2293_Madd_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<8> (Msub_n2293_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<9> (Msub_n2293_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<10> (Msub_n2293_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<11> (Msub_n2293_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<12> (Msub_n2293_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<13> (Msub_n2293_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<14> (Msub_n2293_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<15> (Msub_n2293_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<16> (Msub_n2293_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<17> (Msub_n2293_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<18> (Msub_n2293_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<19> (Msub_n2293_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<20> (Msub_n2293_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<21> (Msub_n2293_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<22> (Msub_n2293_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<23> (Msub_n2293_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<24> (Msub_n2293_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<25> (Msub_n2293_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2293_Madd_cy<26> (Msub_n2293_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2293_Madd_cy<27> (Msub_n2293_Madd_cy<27>)
     XORCY:CI->O          37   0.360   1.275  Msub_n2293_Madd_xor<28> (n2293<28>)
     LUT3:I0->O            2   0.195   0.377  Mmux_GND_14_o_GND_14_o_MUX_1162_o1201 (GND_14_o_GND_14_o_MUX_1182_o)
     INV:I->O              1   0.358   0.000  Msub_n2294_Madd_lut<7>1_INV_0 (Msub_n2294_Madd_lut<7>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2294_Madd_cy<7> (Msub_n2294_Madd_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<8> (Msub_n2294_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<9> (Msub_n2294_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<10> (Msub_n2294_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<11> (Msub_n2294_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<12> (Msub_n2294_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<13> (Msub_n2294_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<14> (Msub_n2294_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<15> (Msub_n2294_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<16> (Msub_n2294_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<17> (Msub_n2294_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<18> (Msub_n2294_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<19> (Msub_n2294_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<20> (Msub_n2294_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<21> (Msub_n2294_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<22> (Msub_n2294_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<23> (Msub_n2294_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<24> (Msub_n2294_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<25> (Msub_n2294_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2294_Madd_cy<26> (Msub_n2294_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2294_Madd_cy<27> (Msub_n2294_Madd_cy<27>)
     XORCY:CI->O          35   0.360   1.268  Msub_n2294_Madd_xor<28> (n2294<28>)
     LUT3:I0->O            2   0.195   0.377  Mmux_GND_14_o_GND_14_o_MUX_1189_o1191 (GND_14_o_GND_14_o_MUX_1208_o)
     INV:I->O              1   0.358   0.000  Msub_n2295_Madd_lut<8>1_INV_0 (Msub_n2295_Madd_lut<8>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2295_Madd_cy<8> (Msub_n2295_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<9> (Msub_n2295_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<10> (Msub_n2295_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<11> (Msub_n2295_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<12> (Msub_n2295_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<13> (Msub_n2295_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<14> (Msub_n2295_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<15> (Msub_n2295_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<16> (Msub_n2295_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<17> (Msub_n2295_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<18> (Msub_n2295_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<19> (Msub_n2295_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<20> (Msub_n2295_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<21> (Msub_n2295_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<22> (Msub_n2295_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<23> (Msub_n2295_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<24> (Msub_n2295_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<25> (Msub_n2295_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2295_Madd_cy<26> (Msub_n2295_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2295_Madd_cy<27> (Msub_n2295_Madd_cy<27>)
     XORCY:CI->O          33   0.360   1.260  Msub_n2295_Madd_xor<28> (n2295<28>)
     LUT3:I0->O            2   0.195   0.377  Mmux_GND_14_o_GND_14_o_MUX_1216_o1181 (GND_14_o_GND_14_o_MUX_1234_o)
     INV:I->O              1   0.358   0.000  Msub_n2296_Madd_lut<9>1_INV_0 (Msub_n2296_Madd_lut<9>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2296_Madd_cy<9> (Msub_n2296_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<10> (Msub_n2296_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<11> (Msub_n2296_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<12> (Msub_n2296_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<13> (Msub_n2296_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<14> (Msub_n2296_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<15> (Msub_n2296_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<16> (Msub_n2296_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<17> (Msub_n2296_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<18> (Msub_n2296_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<19> (Msub_n2296_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<20> (Msub_n2296_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<21> (Msub_n2296_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<22> (Msub_n2296_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<23> (Msub_n2296_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<24> (Msub_n2296_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<25> (Msub_n2296_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2296_Madd_cy<26> (Msub_n2296_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2296_Madd_cy<27> (Msub_n2296_Madd_cy<27>)
     XORCY:CI->O          30   0.360   1.248  Msub_n2296_Madd_xor<28> (n2296<28>)
     LUT3:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1243_o1161 (GND_14_o_GND_14_o_MUX_1259_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2297_Madd_lut<11> (Msub_n2297_Madd_lut<11>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2297_Madd_cy<11> (Msub_n2297_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2297_Madd_cy<12> (Msub_n2297_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2297_Madd_cy<13> (Msub_n2297_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2297_Madd_cy<14> (Msub_n2297_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2297_Madd_cy<15> (Msub_n2297_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2297_Madd_cy<16> (Msub_n2297_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2297_Madd_cy<17> (Msub_n2297_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2297_Madd_cy<18> (Msub_n2297_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2297_Madd_cy<19> (Msub_n2297_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2297_Madd_cy<20> (Msub_n2297_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2297_Madd_cy<21> (Msub_n2297_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2297_Madd_cy<22> (Msub_n2297_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2297_Madd_cy<23> (Msub_n2297_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2297_Madd_cy<24> (Msub_n2297_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2297_Madd_cy<25> (Msub_n2297_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2297_Madd_cy<26> (Msub_n2297_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2297_Madd_cy<27> (Msub_n2297_Madd_cy<27>)
     XORCY:CI->O          30   0.360   1.248  Msub_n2297_Madd_xor<28> (n2297<28>)
     LUT3:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1270_o1161 (GND_14_o_GND_14_o_MUX_1286_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2298_Madd_lut<11> (Msub_n2298_Madd_lut<11>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2298_Madd_cy<11> (Msub_n2298_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2298_Madd_cy<12> (Msub_n2298_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2298_Madd_cy<13> (Msub_n2298_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2298_Madd_cy<14> (Msub_n2298_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2298_Madd_cy<15> (Msub_n2298_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2298_Madd_cy<16> (Msub_n2298_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2298_Madd_cy<17> (Msub_n2298_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2298_Madd_cy<18> (Msub_n2298_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2298_Madd_cy<19> (Msub_n2298_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2298_Madd_cy<20> (Msub_n2298_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2298_Madd_cy<21> (Msub_n2298_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2298_Madd_cy<22> (Msub_n2298_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2298_Madd_cy<23> (Msub_n2298_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2298_Madd_cy<24> (Msub_n2298_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2298_Madd_cy<25> (Msub_n2298_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2298_Madd_cy<26> (Msub_n2298_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2298_Madd_cy<27> (Msub_n2298_Madd_cy<27>)
     XORCY:CI->O          28   0.360   1.240  Msub_n2298_Madd_xor<28> (n2298<28>)
     LUT3:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1297_o1151 (GND_14_o_GND_14_o_MUX_1312_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2299_Madd_lut<12> (Msub_n2299_Madd_lut<12>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2299_Madd_cy<12> (Msub_n2299_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2299_Madd_cy<13> (Msub_n2299_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2299_Madd_cy<14> (Msub_n2299_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2299_Madd_cy<15> (Msub_n2299_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2299_Madd_cy<16> (Msub_n2299_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2299_Madd_cy<17> (Msub_n2299_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2299_Madd_cy<18> (Msub_n2299_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2299_Madd_cy<19> (Msub_n2299_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2299_Madd_cy<20> (Msub_n2299_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2299_Madd_cy<21> (Msub_n2299_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2299_Madd_cy<22> (Msub_n2299_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2299_Madd_cy<23> (Msub_n2299_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2299_Madd_cy<24> (Msub_n2299_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2299_Madd_cy<25> (Msub_n2299_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2299_Madd_cy<26> (Msub_n2299_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2299_Madd_cy<27> (Msub_n2299_Madd_cy<27>)
     XORCY:CI->O          30   0.360   1.248  Msub_n2299_Madd_xor<28> (n2299<28>)
     LUT3:I0->O            2   0.195   0.705  Mmux_GND_14_o_GND_14_o_MUX_1324_o1121 (GND_14_o_GND_14_o_MUX_1336_o)
     LUT4:I1->O            1   0.195   0.000  Msub_n2300_Madd_lut<15> (Msub_n2300_Madd_lut<15>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2300_Madd_cy<15> (Msub_n2300_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2300_Madd_cy<16> (Msub_n2300_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2300_Madd_cy<17> (Msub_n2300_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2300_Madd_cy<18> (Msub_n2300_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2300_Madd_cy<19> (Msub_n2300_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2300_Madd_cy<20> (Msub_n2300_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2300_Madd_cy<21> (Msub_n2300_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2300_Madd_cy<22> (Msub_n2300_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2300_Madd_cy<23> (Msub_n2300_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2300_Madd_cy<24> (Msub_n2300_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2300_Madd_cy<25> (Msub_n2300_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2300_Madd_cy<26> (Msub_n2300_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2300_Madd_cy<27> (Msub_n2300_Madd_cy<27>)
     XORCY:CI->O          40   0.360   1.340  Msub_n2300_Madd_xor<28> (n2300<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1351_o1141 (GND_14_o_GND_14_o_MUX_1365_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2301_Madd_lut<13> (Msub_n2301_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2301_Madd_cy<13> (Msub_n2301_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2301_Madd_cy<14> (Msub_n2301_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2301_Madd_cy<15> (Msub_n2301_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2301_Madd_cy<16> (Msub_n2301_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2301_Madd_cy<17> (Msub_n2301_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2301_Madd_cy<18> (Msub_n2301_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2301_Madd_cy<19> (Msub_n2301_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2301_Madd_cy<20> (Msub_n2301_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2301_Madd_cy<21> (Msub_n2301_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2301_Madd_cy<22> (Msub_n2301_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2301_Madd_cy<23> (Msub_n2301_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2301_Madd_cy<24> (Msub_n2301_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2301_Madd_cy<25> (Msub_n2301_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2301_Madd_cy<26> (Msub_n2301_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2301_Madd_cy<27> (Msub_n2301_Madd_cy<27>)
     XORCY:CI->O          29   0.360   1.297  Msub_n2301_Madd_xor<28> (n2301<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1378_o1141 (GND_14_o_GND_14_o_MUX_1392_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2302_Madd_lut<13> (Msub_n2302_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2302_Madd_cy<13> (Msub_n2302_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2302_Madd_cy<14> (Msub_n2302_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2302_Madd_cy<15> (Msub_n2302_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2302_Madd_cy<16> (Msub_n2302_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2302_Madd_cy<17> (Msub_n2302_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2302_Madd_cy<18> (Msub_n2302_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2302_Madd_cy<19> (Msub_n2302_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2302_Madd_cy<20> (Msub_n2302_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2302_Madd_cy<21> (Msub_n2302_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2302_Madd_cy<22> (Msub_n2302_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2302_Madd_cy<23> (Msub_n2302_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2302_Madd_cy<24> (Msub_n2302_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2302_Madd_cy<25> (Msub_n2302_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2302_Madd_cy<26> (Msub_n2302_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2302_Madd_cy<27> (Msub_n2302_Madd_cy<27>)
     XORCY:CI->O          29   0.360   1.297  Msub_n2302_Madd_xor<28> (n2302<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1405_o1141 (GND_14_o_GND_14_o_MUX_1419_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2303_Madd_lut<13> (Msub_n2303_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2303_Madd_cy<13> (Msub_n2303_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2303_Madd_cy<14> (Msub_n2303_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2303_Madd_cy<15> (Msub_n2303_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2303_Madd_cy<16> (Msub_n2303_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2303_Madd_cy<17> (Msub_n2303_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2303_Madd_cy<18> (Msub_n2303_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2303_Madd_cy<19> (Msub_n2303_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2303_Madd_cy<20> (Msub_n2303_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2303_Madd_cy<21> (Msub_n2303_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2303_Madd_cy<22> (Msub_n2303_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2303_Madd_cy<23> (Msub_n2303_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2303_Madd_cy<24> (Msub_n2303_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2303_Madd_cy<25> (Msub_n2303_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2303_Madd_cy<26> (Msub_n2303_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2303_Madd_cy<27> (Msub_n2303_Madd_cy<27>)
     XORCY:CI->O          30   0.360   1.301  Msub_n2303_Madd_xor<28> (n2303<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1432_o1141 (GND_14_o_GND_14_o_MUX_1446_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2304_Madd_lut<13> (Msub_n2304_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2304_Madd_cy<13> (Msub_n2304_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2304_Madd_cy<14> (Msub_n2304_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2304_Madd_cy<15> (Msub_n2304_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2304_Madd_cy<16> (Msub_n2304_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2304_Madd_cy<17> (Msub_n2304_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2304_Madd_cy<18> (Msub_n2304_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2304_Madd_cy<19> (Msub_n2304_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2304_Madd_cy<20> (Msub_n2304_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2304_Madd_cy<21> (Msub_n2304_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2304_Madd_cy<22> (Msub_n2304_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2304_Madd_cy<23> (Msub_n2304_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2304_Madd_cy<24> (Msub_n2304_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2304_Madd_cy<25> (Msub_n2304_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2304_Madd_cy<26> (Msub_n2304_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2304_Madd_cy<27> (Msub_n2304_Madd_cy<27>)
     XORCY:CI->O          30   0.360   1.301  Msub_n2304_Madd_xor<28> (n2304<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1459_o1141 (GND_14_o_GND_14_o_MUX_1473_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2305_Madd_lut<13> (Msub_n2305_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2305_Madd_cy<13> (Msub_n2305_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2305_Madd_cy<14> (Msub_n2305_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2305_Madd_cy<15> (Msub_n2305_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2305_Madd_cy<16> (Msub_n2305_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2305_Madd_cy<17> (Msub_n2305_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2305_Madd_cy<18> (Msub_n2305_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2305_Madd_cy<19> (Msub_n2305_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2305_Madd_cy<20> (Msub_n2305_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2305_Madd_cy<21> (Msub_n2305_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2305_Madd_cy<22> (Msub_n2305_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2305_Madd_cy<23> (Msub_n2305_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2305_Madd_cy<24> (Msub_n2305_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2305_Madd_cy<25> (Msub_n2305_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2305_Madd_cy<26> (Msub_n2305_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2305_Madd_cy<27> (Msub_n2305_Madd_cy<27>)
     XORCY:CI->O          28   0.360   1.293  Msub_n2305_Madd_xor<28> (n2305<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1486_o1141 (GND_14_o_GND_14_o_MUX_1500_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2306_Madd_lut<13> (Msub_n2306_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2306_Madd_cy<13> (Msub_n2306_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2306_Madd_cy<14> (Msub_n2306_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2306_Madd_cy<15> (Msub_n2306_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2306_Madd_cy<16> (Msub_n2306_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2306_Madd_cy<17> (Msub_n2306_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2306_Madd_cy<18> (Msub_n2306_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2306_Madd_cy<19> (Msub_n2306_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2306_Madd_cy<20> (Msub_n2306_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2306_Madd_cy<21> (Msub_n2306_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2306_Madd_cy<22> (Msub_n2306_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2306_Madd_cy<23> (Msub_n2306_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2306_Madd_cy<24> (Msub_n2306_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2306_Madd_cy<25> (Msub_n2306_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2306_Madd_cy<26> (Msub_n2306_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2306_Madd_cy<27> (Msub_n2306_Madd_cy<27>)
     XORCY:CI->O          30   0.360   1.301  Msub_n2306_Madd_xor<28> (n2306<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1513_o1141 (GND_14_o_GND_14_o_MUX_1527_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2307_Madd_lut<13> (Msub_n2307_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2307_Madd_cy<13> (Msub_n2307_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2307_Madd_cy<14> (Msub_n2307_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2307_Madd_cy<15> (Msub_n2307_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2307_Madd_cy<16> (Msub_n2307_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2307_Madd_cy<17> (Msub_n2307_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2307_Madd_cy<18> (Msub_n2307_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2307_Madd_cy<19> (Msub_n2307_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2307_Madd_cy<20> (Msub_n2307_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2307_Madd_cy<21> (Msub_n2307_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2307_Madd_cy<22> (Msub_n2307_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2307_Madd_cy<23> (Msub_n2307_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2307_Madd_cy<24> (Msub_n2307_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2307_Madd_cy<25> (Msub_n2307_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2307_Madd_cy<26> (Msub_n2307_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2307_Madd_cy<27> (Msub_n2307_Madd_cy<27>)
     XORCY:CI->O          29   0.360   1.297  Msub_n2307_Madd_xor<28> (n2307<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1540_o1141 (GND_14_o_GND_14_o_MUX_1554_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2308_Madd_lut<13> (Msub_n2308_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2308_Madd_cy<13> (Msub_n2308_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2308_Madd_cy<14> (Msub_n2308_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2308_Madd_cy<15> (Msub_n2308_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2308_Madd_cy<16> (Msub_n2308_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2308_Madd_cy<17> (Msub_n2308_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2308_Madd_cy<18> (Msub_n2308_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2308_Madd_cy<19> (Msub_n2308_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2308_Madd_cy<20> (Msub_n2308_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2308_Madd_cy<21> (Msub_n2308_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2308_Madd_cy<22> (Msub_n2308_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2308_Madd_cy<23> (Msub_n2308_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2308_Madd_cy<24> (Msub_n2308_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2308_Madd_cy<25> (Msub_n2308_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2308_Madd_cy<26> (Msub_n2308_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2308_Madd_cy<27> (Msub_n2308_Madd_cy<27>)
     XORCY:CI->O          29   0.360   1.297  Msub_n2308_Madd_xor<28> (n2308<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1567_o1141 (GND_14_o_GND_14_o_MUX_1581_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2309_Madd_lut<13> (Msub_n2309_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2309_Madd_cy<13> (Msub_n2309_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2309_Madd_cy<14> (Msub_n2309_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2309_Madd_cy<15> (Msub_n2309_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2309_Madd_cy<16> (Msub_n2309_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2309_Madd_cy<17> (Msub_n2309_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2309_Madd_cy<18> (Msub_n2309_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2309_Madd_cy<19> (Msub_n2309_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2309_Madd_cy<20> (Msub_n2309_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2309_Madd_cy<21> (Msub_n2309_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2309_Madd_cy<22> (Msub_n2309_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2309_Madd_cy<23> (Msub_n2309_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2309_Madd_cy<24> (Msub_n2309_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2309_Madd_cy<25> (Msub_n2309_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2309_Madd_cy<26> (Msub_n2309_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2309_Madd_cy<27> (Msub_n2309_Madd_cy<27>)
     XORCY:CI->O          30   0.360   1.301  Msub_n2309_Madd_xor<28> (n2309<28>)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_MUX_1608_o1 (GND_14_o_GND_14_o_MUX_1608_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2310_Madd_lut<13> (Msub_n2310_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2310_Madd_cy<13> (Msub_n2310_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2310_Madd_cy<14> (Msub_n2310_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2310_Madd_cy<15> (Msub_n2310_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2310_Madd_cy<16> (Msub_n2310_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2310_Madd_cy<17> (Msub_n2310_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2310_Madd_cy<18> (Msub_n2310_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2310_Madd_cy<19> (Msub_n2310_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2310_Madd_cy<20> (Msub_n2310_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2310_Madd_cy<21> (Msub_n2310_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2310_Madd_cy<22> (Msub_n2310_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2310_Madd_cy<23> (Msub_n2310_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2310_Madd_cy<24> (Msub_n2310_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2310_Madd_cy<25> (Msub_n2310_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2310_Madd_cy<26> (Msub_n2310_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2310_Madd_cy<27> (Msub_n2310_Madd_cy<27>)
     XORCY:CI->O          32   0.360   1.309  Msub_n2310_Madd_xor<28> (n2310<28>)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_MUX_1635_o1 (GND_14_o_GND_14_o_MUX_1635_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2311_Madd_lut<13> (Msub_n2311_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2311_Madd_cy<13> (Msub_n2311_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2311_Madd_cy<14> (Msub_n2311_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2311_Madd_cy<15> (Msub_n2311_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2311_Madd_cy<16> (Msub_n2311_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2311_Madd_cy<17> (Msub_n2311_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2311_Madd_cy<18> (Msub_n2311_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2311_Madd_cy<19> (Msub_n2311_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2311_Madd_cy<20> (Msub_n2311_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2311_Madd_cy<21> (Msub_n2311_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2311_Madd_cy<22> (Msub_n2311_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2311_Madd_cy<23> (Msub_n2311_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2311_Madd_cy<24> (Msub_n2311_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2311_Madd_cy<25> (Msub_n2311_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2311_Madd_cy<26> (Msub_n2311_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2311_Madd_cy<27> (Msub_n2311_Madd_cy<27>)
     XORCY:CI->O          36   0.360   1.324  Msub_n2311_Madd_xor<28> (n2311<28>)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_MUX_1662_o1 (GND_14_o_GND_14_o_MUX_1662_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2312_Madd_lut<13> (Msub_n2312_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2312_Madd_cy<13> (Msub_n2312_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2312_Madd_cy<14> (Msub_n2312_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2312_Madd_cy<15> (Msub_n2312_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2312_Madd_cy<16> (Msub_n2312_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2312_Madd_cy<17> (Msub_n2312_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2312_Madd_cy<18> (Msub_n2312_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2312_Madd_cy<19> (Msub_n2312_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2312_Madd_cy<20> (Msub_n2312_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2312_Madd_cy<21> (Msub_n2312_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2312_Madd_cy<22> (Msub_n2312_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2312_Madd_cy<23> (Msub_n2312_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2312_Madd_cy<24> (Msub_n2312_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2312_Madd_cy<25> (Msub_n2312_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2312_Madd_cy<26> (Msub_n2312_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2312_Madd_cy<27> (Msub_n2312_Madd_cy<27>)
     XORCY:CI->O          38   0.360   1.332  Msub_n2312_Madd_xor<28> (n2312<28>)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_MUX_1689_o1 (GND_14_o_GND_14_o_MUX_1689_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2313_Madd_lut<13> (Msub_n2313_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2313_Madd_cy<13> (Msub_n2313_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2313_Madd_cy<14> (Msub_n2313_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2313_Madd_cy<15> (Msub_n2313_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2313_Madd_cy<16> (Msub_n2313_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2313_Madd_cy<17> (Msub_n2313_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2313_Madd_cy<18> (Msub_n2313_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2313_Madd_cy<19> (Msub_n2313_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2313_Madd_cy<20> (Msub_n2313_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2313_Madd_cy<21> (Msub_n2313_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2313_Madd_cy<22> (Msub_n2313_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2313_Madd_cy<23> (Msub_n2313_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2313_Madd_cy<24> (Msub_n2313_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2313_Madd_cy<25> (Msub_n2313_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2313_Madd_cy<26> (Msub_n2313_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2313_Madd_cy<27> (Msub_n2313_Madd_cy<27>)
     XORCY:CI->O          42   0.360   1.348  Msub_n2313_Madd_xor<28> (n2313<28>)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_MUX_1716_o1 (GND_14_o_GND_14_o_MUX_1716_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2314_Madd_lut<13> (Msub_n2314_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2314_Madd_cy<13> (Msub_n2314_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2314_Madd_cy<14> (Msub_n2314_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2314_Madd_cy<15> (Msub_n2314_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2314_Madd_cy<16> (Msub_n2314_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2314_Madd_cy<17> (Msub_n2314_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2314_Madd_cy<18> (Msub_n2314_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2314_Madd_cy<19> (Msub_n2314_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2314_Madd_cy<20> (Msub_n2314_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2314_Madd_cy<21> (Msub_n2314_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2314_Madd_cy<22> (Msub_n2314_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2314_Madd_cy<23> (Msub_n2314_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2314_Madd_cy<24> (Msub_n2314_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2314_Madd_cy<25> (Msub_n2314_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2314_Madd_cy<26> (Msub_n2314_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2314_Madd_cy<27> (Msub_n2314_Madd_cy<27>)
     XORCY:CI->O          49   0.360   1.375  Msub_n2314_Madd_xor<28> (n2314<28>)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_MUX_1743_o1 (GND_14_o_GND_14_o_MUX_1743_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2315_Madd_lut<13> (Msub_n2315_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2315_Madd_cy<13> (Msub_n2315_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2315_Madd_cy<14> (Msub_n2315_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2315_Madd_cy<15> (Msub_n2315_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2315_Madd_cy<16> (Msub_n2315_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2315_Madd_cy<17> (Msub_n2315_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2315_Madd_cy<18> (Msub_n2315_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2315_Madd_cy<19> (Msub_n2315_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2315_Madd_cy<20> (Msub_n2315_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2315_Madd_cy<21> (Msub_n2315_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2315_Madd_cy<22> (Msub_n2315_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2315_Madd_cy<23> (Msub_n2315_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2315_Madd_cy<24> (Msub_n2315_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2315_Madd_cy<25> (Msub_n2315_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2315_Madd_cy<26> (Msub_n2315_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2315_Madd_cy<27> (Msub_n2315_Madd_cy<27>)
     XORCY:CI->O          50   0.360   1.379  Msub_n2315_Madd_xor<28> (n2315<28>)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_MUX_1770_o1 (GND_14_o_GND_14_o_MUX_1770_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2316_Madd_lut<13> (Msub_n2316_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2316_Madd_cy<13> (Msub_n2316_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2316_Madd_cy<14> (Msub_n2316_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2316_Madd_cy<15> (Msub_n2316_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2316_Madd_cy<16> (Msub_n2316_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2316_Madd_cy<17> (Msub_n2316_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2316_Madd_cy<18> (Msub_n2316_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2316_Madd_cy<19> (Msub_n2316_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2316_Madd_cy<20> (Msub_n2316_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2316_Madd_cy<21> (Msub_n2316_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2316_Madd_cy<22> (Msub_n2316_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2316_Madd_cy<23> (Msub_n2316_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2316_Madd_cy<24> (Msub_n2316_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2316_Madd_cy<25> (Msub_n2316_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2316_Madd_cy<26> (Msub_n2316_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2316_Madd_cy<27> (Msub_n2316_Madd_cy<27>)
     XORCY:CI->O          32   0.360   1.309  Msub_n2316_Madd_xor<28> (n2316<28>)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_MUX_1797_o1 (GND_14_o_GND_14_o_MUX_1797_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2317_Madd_lut<13> (Msub_n2317_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2317_Madd_cy<13> (Msub_n2317_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2317_Madd_cy<14> (Msub_n2317_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2317_Madd_cy<15> (Msub_n2317_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2317_Madd_cy<16> (Msub_n2317_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2317_Madd_cy<17> (Msub_n2317_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2317_Madd_cy<18> (Msub_n2317_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2317_Madd_cy<19> (Msub_n2317_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2317_Madd_cy<20> (Msub_n2317_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2317_Madd_cy<21> (Msub_n2317_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2317_Madd_cy<22> (Msub_n2317_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2317_Madd_cy<23> (Msub_n2317_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2317_Madd_cy<24> (Msub_n2317_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2317_Madd_cy<25> (Msub_n2317_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2317_Madd_cy<26> (Msub_n2317_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2317_Madd_cy<27> (Msub_n2317_Madd_cy<27>)
     XORCY:CI->O          17   0.360   0.743  Msub_n2317_Madd_xor<28> (PWR_14_o_INV_192_o3)
     LUT4:I3->O            1   0.195   0.688  Mmux_PWR_14_o_GND_14_o_mux_504_OUT266 (Mmux_PWR_14_o_GND_14_o_mux_504_OUT266)
     LUT4:I1->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_mux_504_OUT286_SW1 (N1051)
     LUT4:I3->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_mux_504_OUT286 (Mmux_PWR_14_o_GND_14_o_mux_504_OUT286)
     LUT4:I3->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_mux_504_OUT2125_SW1 (N1053)
     LUT4:I3->O            3   0.195   0.600  Mmux_PWR_14_o_GND_14_o_mux_504_OUT2125 (Mmux_PWR_14_o_GND_14_o_mux_504_OUT2125)
     LUT4:I2->O            7   0.195   0.797  Msub_PWR_14_o_GND_14_o_sub_507_OUT1_xor<3>121 (Msub_PWR_14_o_GND_14_o_sub_507_OUT1_xor<3>12)
     LUT4:I0->O            4   0.195   0.537  Msub_PWR_14_o_GND_14_o_sub_507_OUT1_xor<6>11 (PWR_14_o_GND_14_o_sub_507_OUT<6>)
     LUT2:I1->O            1   0.195   0.000  Madd_GND_14_o_PWR_14_o_add_507_OUT_lut<6> (Madd_GND_14_o_PWR_14_o_add_507_OUT_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Madd_GND_14_o_PWR_14_o_add_507_OUT_cy<6> (Madd_GND_14_o_PWR_14_o_add_507_OUT_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Madd_GND_14_o_PWR_14_o_add_507_OUT_cy<7> (Madd_GND_14_o_PWR_14_o_add_507_OUT_cy<7>)
     MUXCY:CI->O           0   0.044   0.000  Madd_GND_14_o_PWR_14_o_add_507_OUT_cy<8> (Madd_GND_14_o_PWR_14_o_add_507_OUT_cy<8>)
     XORCY:CI->O          12   0.360   0.901  Madd_GND_14_o_PWR_14_o_add_507_OUT_xor<9> (GND_14_o_PWR_14_o_add_507_OUT<9>)
     LUT4:I0->O            1   0.195   0.523  Mmux_PWR_14_o_PWR_14_o_mux_519_OUT111212 (Mmux_PWR_14_o_PWR_14_o_mux_519_OUT111212)
     LUT4:I3->O           10   0.195   0.651  Mmux_PWR_14_o_PWR_14_o_mux_519_OUT111216 (Mmux_PWR_14_o_PWR_14_o_mux_519_OUT111216)
     LUT2:I1->O            5   0.195   0.764  Mmux_PWR_14_o_PWR_14_o_mux_519_OUT111222 (Mmux_PWR_14_o_PWR_14_o_mux_519_OUT1112)
     LUT4:I0->O           59   0.195   1.361  Mmux_PWR_14_o_PWR_14_o_mux_519_OUT41 (PWR_14_o_PWR_14_o_mux_519_OUT<2>1)
     LUT3:I0->O            1   0.195   0.585  Msub_n2668_xor<3>111 (Msub_n2668_xor<3>11)
     LUT4:I2->O            3   0.195   0.756  Mmux_n2357234231 (Mmux_n235723423)
     LUT4:I0->O            1   0.195   0.688  Mmux_n235723429 (Mmux_n235723429)
     LUT4:I1->O           16   0.195   0.974  Mmux_n2357234153 (Mmux_n2357234153)
     LUT4:I0->O            9   0.195   0.694  Mmux_n23572231 (Mmux_n2357223)
     LUT4:I2->O            1   0.195   0.585  Mmux_n2357172 (Mmux_n2357172)
     LUT3:I1->O           27   0.195   1.289  Mmux_n23571768 (Mmux_n23571768)
     LUT4:I0->O            5   0.195   0.546  GND_14_o_PWR_14_o_MUX_1838_o163 (GND_14_o_PWR_14_o_MUX_1838_o163)
     LUT4:I3->O            2   0.195   0.705  GND_14_o_PWR_14_o_MUX_1838_o1641 (GND_14_o_PWR_14_o_MUX_1838_o164)
     LUT3:I0->O            1   0.195   0.741  GND_14_o_PWR_14_o_MUX_1838_o1611 (GND_14_o_PWR_14_o_MUX_1838_o161)
     LUT4:I0->O            6   0.195   0.622  GND_14_o_PWR_14_o_MUX_1838_o1618 (GND_14_o_PWR_14_o_MUX_1838_o1618)
     LUT4:I2->O           11   0.195   0.725  Mmux_GND_14_o_GND_14_o_wide_mux_585_OUT221 (GND_14_o_GND_14_o_wide_mux_585_OUT<29>)
     LUT3:I1->O            3   0.195   0.538  Mmux_X_14_o_GND_14_o_mux_721_OUT5111 (Mmux_X_14_o_GND_14_o_mux_721_OUT511)
     LUT4:I3->O            4   0.195   0.702  Mmux_GND_14_o_GND_14_o_sub_638_OUT<7:0>131 (Mmux_GND_14_o_GND_14_o_sub_638_OUT<7:0>13)
     LUT4:I1->O            2   0.195   0.540  Mmux_GND_14_o_GND_14_o_sub_638_OUT<7:0>1_SW2 (N691)
     LUT4:I3->O          108   0.195   1.450  Mmux_GND_14_o_GND_14_o_sub_638_OUT<7:0>1 (GND_14_o_GND_14_o_sub_638_OUT<0>1)
     LUT2:I0->O            3   0.195   0.600  Mmux_X_14_o_GND_14_o_mux_721_OUT42121 (Mmux_X_14_o_GND_14_o_mux_721_OUT4212)
     LUT4:I2->O           34   0.195   1.161  Msub_n2379_Madd_xor<4>11 (n2379<4>1)
     LUT4:I2->O            1   0.195   0.741  GND_14_o_GND_14_o_OR_1026_o12175_SW1 (N1179)
     LUT4:I0->O            1   0.195   0.523  GND_14_o_GND_14_o_OR_1026_o12175 (GND_14_o_GND_14_o_OR_1026_o12175)
     LUT3:I2->O            1   0.195   0.585  GND_14_o_GND_14_o_OR_1026_o12186 (GND_14_o_GND_14_o_OR_1026_o12186)
     LUT4:I2->O            1   0.195   0.741  GND_14_o_GND_14_o_OR_1026_o12208 (GND_14_o_GND_14_o_OR_1026_o12208)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_OR_1026_o12334 (GND_14_o_GND_14_o_OR_1026_o12334)
     LUT4:I2->O            1   0.195   0.523  GND_14_o_GND_14_o_OR_1026_o12386_SW0 (N811)
     LUT4:I3->O            1   0.195   0.523  GND_14_o_GND_14_o_OR_1026_o12386_SW1 (N1105)
     LUT4:I3->O            2   0.195   0.758  GND_14_o_GND_14_o_OR_1026_o12386 (GND_14_o_GND_14_o_OR_1026_o12)
     LUT4:I0->O            1   0.195   0.000  Maddsub_GND_14_o_X_14_o_mux_726_OUT_lut<0> (Maddsub_GND_14_o_X_14_o_mux_726_OUT_lut<0>)
     MUXCY:S->O            1   0.366   0.000  Maddsub_GND_14_o_X_14_o_mux_726_OUT_cy<0> (Maddsub_GND_14_o_X_14_o_mux_726_OUT_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_726_OUT_cy<1> (Maddsub_GND_14_o_X_14_o_mux_726_OUT_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_726_OUT_cy<2> (Maddsub_GND_14_o_X_14_o_mux_726_OUT_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  Maddsub_GND_14_o_X_14_o_mux_726_OUT_cy<3> (Maddsub_GND_14_o_X_14_o_mux_726_OUT_cy<3>)
     XORCY:CI->O          18   0.360   0.974  Maddsub_GND_14_o_X_14_o_mux_726_OUT_xor<4> (GND_14_o_X_14_o_mux_726_OUT<4>)
     LUT4:I0->O            1   0.195   0.000  Mmux_PWR_14_o_GND_14_o_mux_754_OUT266_SW01 (Mmux_PWR_14_o_GND_14_o_mux_754_OUT266_SW0)
     MUXF5:I0->O           1   0.382   0.585  Mmux_PWR_14_o_GND_14_o_mux_754_OUT266_SW0_f5 (Mmux_PWR_14_o_GND_14_o_mux_754_OUT266_SW0_f5)
     LUT4:I2->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_mux_754_OUT266 (Mmux_PWR_14_o_GND_14_o_mux_754_OUT266)
     LUT4:I3->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_mux_754_OUT2108_SW1 (N1197)
     LUT4:I3->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_mux_754_OUT2108 (Mmux_PWR_14_o_GND_14_o_mux_754_OUT2108)
     LUT3:I2->O            1   0.195   0.000  Mmux_PWR_14_o_GND_14_o_mux_754_OUT2151_F (N1347)
     MUXF5:I0->O          10   0.382   0.651  Mmux_PWR_14_o_GND_14_o_mux_754_OUT2151 (Mmux_PWR_14_o_GND_14_o_mux_754_OUT2151)
     LUT2:I1->O            4   0.195   0.755  Msub_PWR_14_o_GND_14_o_sub_757_OUT1_cy<2>11 (Msub_PWR_14_o_GND_14_o_sub_757_OUT1_cy<2>)
     LUT4:I0->O            6   0.195   0.560  Msub_PWR_14_o_GND_14_o_sub_757_OUT1_cy<4>11 (Msub_PWR_14_o_GND_14_o_sub_757_OUT1_cy<4>)
     LUT4:I3->O            1   0.195   0.000  Madd_X_14_o_PWR_14_o_add_757_OUT_lut<5> (Madd_X_14_o_PWR_14_o_add_757_OUT_lut<5>)
     MUXCY:S->O            1   0.366   0.000  Madd_X_14_o_PWR_14_o_add_757_OUT_cy<5> (Madd_X_14_o_PWR_14_o_add_757_OUT_cy<5>)
     XORCY:CI->O           7   0.360   0.797  Madd_X_14_o_PWR_14_o_add_757_OUT_xor<6> (X_14_o_PWR_14_o_add_757_OUT<6>)
     LUT4:I0->O            1   0.195   0.688  Mmux_GND_14_o_PWR_14_o_MUX_2319_o11_SW1 (N1011)
     LUT4:I1->O            2   0.195   0.705  Mmux_GND_14_o_PWR_14_o_MUX_2319_o11 (Mmux_GND_14_o_PWR_14_o_MUX_2319_o11)
     LUT3:I0->O            1   0.195   0.523  GND_14_o_GND_14_o_OR_1026_o225_SW0 (N815)
     LUT4:I3->O           22   0.195   1.093  GND_14_o_GND_14_o_OR_1026_o225 (GND_14_o_GND_14_o_OR_1026_o2)
     LUT4:I0->O          137   0.195   1.719  Mmux_PWR_14_o_PWR_14_o_mux_769_OUT1 (Msub_PWR_14_o_GND_14_o_sub_773_OUT<9:0>_cy<0>)
     LUT4:I0->O           24   0.195   1.196  Msub_PWR_14_o_GND_14_o_sub_773_OUT<9:0>_xor<4>111 (Msub_PWR_14_o_GND_14_o_sub_773_OUT<9:0>_xor<4>11)
     LUT4:I0->O            9   0.195   0.850  Msub_PWR_14_o_GND_14_o_sub_773_OUT<9:0>_cy<4>11 (Msub_PWR_14_o_GND_14_o_sub_773_OUT<9:0>_cy<4>)
     LUT4:I0->O           33   0.195   1.260  GND_14_o_GND_14_o_OR_1026_o1052 (GND_14_o_GND_14_o_OR_1026_o10)
     LUT3:I0->O           12   0.195   0.901  GND_14_o_GND_14_o_AND_125_o<10>41 (GND_14_o_GND_14_o_AND_125_o<10>4)
     LUT4:I0->O            2   0.195   0.758  GND_14_o_GND_14_o_AND_125_o<10>383 (GND_14_o_GND_14_o_AND_125_o<10>383)
     LUT4:I0->O            1   0.195   0.000  GND_14_o_GND_14_o_AND_125_o<10>413_SW0_F (N1355)
     MUXF5:I0->O           1   0.382   0.523  GND_14_o_GND_14_o_AND_125_o<10>413_SW0 (N829)
     LUT4:I3->O            4   0.195   0.702  GND_14_o_GND_14_o_AND_125_o<10>413 (GND_14_o_GND_14_o_AND_125_o<10>413)
     LUT3:I0->O            4   0.195   0.537  Mmux_o_data25111 (Mmux_o_data2511)
     LUT4:I3->O            1   0.195   0.741  Mmux_o_data274_SW1 (N975)
     LUT4:I0->O            3   0.195   0.756  Mmux_o_data274 (Mmux_o_data274)
     LUT4:I0->O            1   0.195   0.741  Mmux_o_data2741 (Mmux_o_data2742)
     LUT4:I0->O            1   0.195   0.360  Mmux_o_data2721 (o_data_3_OBUF)
     OBUF:I->O                 3.957          o_data_3_OBUF (o_data<3>)
    ----------------------------------------
    Total                    211.916ns (82.119ns logic, 129.797ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clock
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
i_clock            |    3.162|         |         |         |
inst_i2c_r/scl_ping|    2.394|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_i2c_r/scl_ping
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
i_clock            |    2.190|         |         |         |
inst_i2c_r/scl_ping|    2.034|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 70.00 secs
Total CPU time to Xst completion: 67.40 secs
 
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
--> 


Total memory usage is 467232 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   78 (   0 filtered)
Number of infos    :   23 (   0 filtered)

