0.6
2017.4
Dec 15 2017
21:07:18
D:/FPGA/ProgH-Practicum/PROGH2/LES3_VGA_HD_timing_issues_smly_K/LES3_VGA_HD_timing_issues_smly/VGA_HD.sim/sim_1/synth/timing/xsim/TOP_time_synth.v,1550447766,verilog,,,,Clk_148;Clk_148_Clk_148_clk_wiz;Sprite;TOP;VGA;blk_mem_gen_0;blk_mem_gen_0__blk_mem_gen_generic_cstr;blk_mem_gen_0__blk_mem_gen_mux;blk_mem_gen_0__blk_mem_gen_prim_width;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized0;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized1;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized2;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized3;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized0;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized1;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized2;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized3;blk_mem_gen_0__blk_mem_gen_top;blk_mem_gen_0__blk_mem_gen_v8_4_1;blk_mem_gen_0__blk_mem_gen_v8_4_1_synth;glbl,,,../../../../../VGA_HD.srcs/sources_1/ip/Clk_148,,,,,
