// Seed: 1077816594
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    output tri id_2,
    output tri1 id_3
    , id_6,
    input tri0 id_4
);
  wire id_7;
  module_2 modCall_1 (
      id_4,
      id_2
  );
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input tri id_2,
    input tri id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_0,
      id_3
  );
  assign modCall_1.id_4 = 0;
  wire id_6;
endmodule
module module_2 (
    input  uwire id_0,
    output uwire id_1
);
endmodule
module module_3 (
    input tri1 id_0,
    input wand id_1,
    output supply0 id_2,
    input wor id_3,
    input supply0 id_4
);
  logic id_6;
  ;
  module_2 modCall_1 (
      id_3,
      id_2
  );
endmodule
